
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014078  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08014188  08014188  00024188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080148a8  080148a8  00030074  2**0
                  CONTENTS
  4 .ARM          00000000  080148a8  080148a8  00030074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080148a8  080148a8  00030074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080148a8  080148a8  000248a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080148b0  080148b0  000248b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080148b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000197c  20000078  0801492c  00030078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200019f4  0801492c  000319f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000294da  00000000  00000000  0003009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d42  00000000  00000000  00059577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0005e2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  0005f7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e612  00000000  00000000  00060b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b5c5  00000000  00000000  0007f12a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000956c2  00000000  00000000  0009a6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012fdb1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a0c  00000000  00000000  0012fe04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08014170 	.word	0x08014170

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08014170 	.word	0x08014170

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpun>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010dc:	d102      	bne.n	80010e4 <__aeabi_fcmpun+0x14>
 80010de:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010e2:	d108      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010e4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010e8:	d102      	bne.n	80010f0 <__aeabi_fcmpun+0x20>
 80010ea:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ee:	d102      	bne.n	80010f6 <__aeabi_fcmpun+0x26>
 80010f0:	f04f 0000 	mov.w	r0, #0
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0001 	mov.w	r0, #1
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2iz>:
 80010fc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30f      	bcc.n	8001126 <__aeabi_f2iz+0x2a>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d90d      	bls.n	800112c <__aeabi_f2iz+0x30>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800111c:	fa23 f002 	lsr.w	r0, r3, r2
 8001120:	bf18      	it	ne
 8001122:	4240      	negne	r0, r0
 8001124:	4770      	bx	lr
 8001126:	f04f 0000 	mov.w	r0, #0
 800112a:	4770      	bx	lr
 800112c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001130:	d101      	bne.n	8001136 <__aeabi_f2iz+0x3a>
 8001132:	0242      	lsls	r2, r0, #9
 8001134:	d105      	bne.n	8001142 <__aeabi_f2iz+0x46>
 8001136:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800113a:	bf08      	it	eq
 800113c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001140:	4770      	bx	lr
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4770      	bx	lr

08001148 <__aeabi_f2uiz>:
 8001148:	0042      	lsls	r2, r0, #1
 800114a:	d20e      	bcs.n	800116a <__aeabi_f2uiz+0x22>
 800114c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001150:	d30b      	bcc.n	800116a <__aeabi_f2uiz+0x22>
 8001152:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001156:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800115a:	d409      	bmi.n	8001170 <__aeabi_f2uiz+0x28>
 800115c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001164:	fa23 f002 	lsr.w	r0, r3, r2
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2uiz+0x32>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d102      	bne.n	8001180 <__aeabi_f2uiz+0x38>
 800117a:	f04f 30ff 	mov.w	r0, #4294967295
 800117e:	4770      	bx	lr
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800118e:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <HMC5883L_initialize+0x44>)
 8001190:	223c      	movs	r2, #60	; 0x3c
 8001192:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001194:	2378      	movs	r3, #120	; 0x78
 8001196:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001198:	4b0c      	ldr	r3, [pc, #48]	; (80011cc <HMC5883L_initialize+0x44>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b299      	uxth	r1, r3
 800119e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011a2:	9302      	str	r3, [sp, #8]
 80011a4:	2301      	movs	r3, #1
 80011a6:	9301      	str	r3, [sp, #4]
 80011a8:	1dfb      	adds	r3, r7, #7
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	2200      	movs	r2, #0
 80011b0:	4807      	ldr	r0, [pc, #28]	; (80011d0 <HMC5883L_initialize+0x48>)
 80011b2:	f006 faf1 	bl	8007798 <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f000 f80c 	bl	80011d4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011bc:	2000      	movs	r0, #0
 80011be:	f000 f829 	bl	8001214 <HMC5883L_setMode>
}
 80011c2:	bf00      	nop
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000094 	.word	0x20000094
 80011d0:	200008b8 	.word	0x200008b8

080011d4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af04      	add	r7, sp, #16
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	015b      	lsls	r3, r3, #5
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <HMC5883L_setGain+0x38>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b299      	uxth	r1, r3
 80011ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011f0:	9302      	str	r3, [sp, #8]
 80011f2:	2301      	movs	r3, #1
 80011f4:	9301      	str	r3, [sp, #4]
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2301      	movs	r3, #1
 80011fc:	2201      	movs	r2, #1
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <HMC5883L_setGain+0x3c>)
 8001200:	f006 faca 	bl	8007798 <HAL_I2C_Mem_Write>
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000094 	.word	0x20000094
 8001210:	200008b8 	.word	0x200008b8

08001214 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af04      	add	r7, sp, #16
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800121e:	79fb      	ldrb	r3, [r7, #7]
 8001220:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001222:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <HMC5883L_setMode+0x3c>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	b299      	uxth	r1, r3
 8001228:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800122c:	9302      	str	r3, [sp, #8]
 800122e:	2301      	movs	r3, #1
 8001230:	9301      	str	r3, [sp, #4]
 8001232:	1dfb      	adds	r3, r7, #7
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2301      	movs	r3, #1
 8001238:	2202      	movs	r2, #2
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <HMC5883L_setMode+0x40>)
 800123c:	f006 faac 	bl	8007798 <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001240:	79fa      	ldrb	r2, [r7, #7]
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HMC5883L_setMode+0x44>)
 8001244:	701a      	strb	r2, [r3, #0]
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000094 	.word	0x20000094
 8001254:	200008b8 	.word	0x200008b8
 8001258:	2000009e 	.word	0x2000009e

0800125c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af04      	add	r7, sp, #16
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <HMC5883L_getMagData+0x84>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b299      	uxth	r1, r3
 800126e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001272:	9302      	str	r3, [sp, #8]
 8001274:	2306      	movs	r3, #6
 8001276:	9301      	str	r3, [sp, #4]
 8001278:	4b1a      	ldr	r3, [pc, #104]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	2301      	movs	r3, #1
 800127e:	2203      	movs	r2, #3
 8001280:	4819      	ldr	r0, [pc, #100]	; (80012e8 <HMC5883L_getMagData+0x8c>)
 8001282:	f006 fb83 	bl	800798c <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <HMC5883L_getMagData+0x90>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d102      	bne.n	8001294 <HMC5883L_getMagData+0x38>
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ffc0 	bl	8001214 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001294:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <HMC5883L_getMagData+0x88>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	021b      	lsls	r3, r3, #8
 800129a:	b21a      	sxth	r2, r3
 800129c:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <HMC5883L_getMagData+0x88>)
 800129e:	785b      	ldrb	r3, [r3, #1]
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21a      	sxth	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ac:	791b      	ldrb	r3, [r3, #4]
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012b4:	795b      	ldrb	r3, [r3, #5]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012c2:	789b      	ldrb	r3, [r3, #2]
 80012c4:	021b      	lsls	r3, r3, #8
 80012c6:	b21a      	sxth	r2, r3
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HMC5883L_getMagData+0x88>)
 80012ca:	78db      	ldrb	r3, [r3, #3]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	4313      	orrs	r3, r2
 80012d0:	b21a      	sxth	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	801a      	strh	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000094 	.word	0x20000094
 80012e4:	20000098 	.word	0x20000098
 80012e8:	200008b8 	.word	0x200008b8
 80012ec:	2000009e 	.word	0x2000009e

080012f0 <getDataAt>:
   @returns the specified data as a string
*/



char *getDataAt (char * str, const char * delim, int pos) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b0b8      	sub	sp, #224	; 0xe0
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
	char *token;
	char copy[200] = "\0"; // modify size for larger strings
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	22c4      	movs	r2, #196	; 0xc4
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f011 fe71 	bl	8012ff0 <memset>

	strcpy(copy, str);
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	68f9      	ldr	r1, [r7, #12]
 8001314:	4618      	mov	r0, r3
 8001316:	f011 ff29 	bl	801316c <strcpy>
	token = strtok(copy, delim);
 800131a:	f107 0310 	add.w	r3, r7, #16
 800131e:	68b9      	ldr	r1, [r7, #8]
 8001320:	4618      	mov	r0, r3
 8001322:	f011 ff2b 	bl	801317c <strtok>
 8001326:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800132a:	2300      	movs	r3, #0
 800132c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001330:	e00a      	b.n	8001348 <getDataAt+0x58>
		token = strtok(NULL, delim);
 8001332:	68b9      	ldr	r1, [r7, #8]
 8001334:	2000      	movs	r0, #0
 8001336:	f011 ff21 	bl	801317c <strtok>
 800133a:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	for(int i = 0; i < pos; i++) {
 800133e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001342:	3301      	adds	r3, #1
 8001344:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001348:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	429a      	cmp	r2, r3
 8001350:	dbef      	blt.n	8001332 <getDataAt+0x42>
	}
	return token;
 8001352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
}
 8001356:	4618      	mov	r0, r3
 8001358:	37e0      	adds	r7, #224	; 0xe0
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <pow2>:


double pow2(long number, int pow2er) {
 800135e:	b580      	push	{r7, lr}
 8001360:	b08a      	sub	sp, #40	; 0x28
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	6039      	str	r1, [r7, #0]

	if(pow2er > 0) {
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	dd20      	ble.n	80013b0 <pow2+0x52>
		double result=number;
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f7ff f848 	bl	8000404 <__aeabi_i2d>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800137c:	2301      	movs	r3, #1
 800137e:	61fb      	str	r3, [r7, #28]
 8001380:	e00f      	b.n	80013a2 <pow2+0x44>
			result *= number;
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f7ff f83e 	bl	8000404 <__aeabi_i2d>
 8001388:	4602      	mov	r2, r0
 800138a:	460b      	mov	r3, r1
 800138c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001390:	f7ff f8a2 	bl	80004d8 <__aeabi_dmul>
 8001394:	4602      	mov	r2, r0
 8001396:	460b      	mov	r3, r1
 8001398:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for(int i=1;i<pow2er;i++) {
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	3301      	adds	r3, #1
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	69fa      	ldr	r2, [r7, #28]
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	dbeb      	blt.n	8001382 <pow2+0x24>
		}
		return result;
 80013aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013ae:	e023      	b.n	80013f8 <pow2+0x9a>
	}

	else {
		double result=1/number;
 80013b0:	2201      	movs	r2, #1
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	fb92 f3f3 	sdiv	r3, r2, r3
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff f823 	bl	8000404 <__aeabi_i2d>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013c6:	2301      	movs	r3, #1
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	e00f      	b.n	80013ec <pow2+0x8e>
				result /= number;
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7ff f819 	bl	8000404 <__aeabi_i2d>
 80013d2:	4602      	mov	r2, r0
 80013d4:	460b      	mov	r3, r1
 80013d6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013da:	f7ff f9a7 	bl	800072c <__aeabi_ddiv>
 80013de:	4602      	mov	r2, r0
 80013e0:	460b      	mov	r3, r1
 80013e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		for(int i=1;i>pow2er;i--) {
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3b01      	subs	r3, #1
 80013ea:	60fb      	str	r3, [r7, #12]
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	dceb      	bgt.n	80013cc <pow2+0x6e>
			}
		return result;
 80013f4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
	}



}
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	3728      	adds	r7, #40	; 0x28
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <decodeGGA>:
   @GGASTRUCT is the pointer to the GGA Structure (in the GPS Structure)
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga) {
 8001404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001408:	b08e      	sub	sp, #56	; 0x38
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]

	char buffer[12];

	strcpy(buffer, getDataAt(GGAbuffer, ",", 5));
 8001410:	2205      	movs	r2, #5
 8001412:	4983      	ldr	r1, [pc, #524]	; (8001620 <decodeGGA+0x21c>)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff6b 	bl	80012f0 <getDataAt>
 800141a:	4602      	mov	r2, r0
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	4611      	mov	r1, r2
 8001422:	4618      	mov	r0, r3
 8001424:	f011 fea2 	bl	801316c <strcpy>
	if (buffer[0] == '1' || buffer[0] == '2' || buffer[0] == '6')   // 0 indicates no fix yet
 8001428:	7b3b      	ldrb	r3, [r7, #12]
 800142a:	2b31      	cmp	r3, #49	; 0x31
 800142c:	d005      	beq.n	800143a <decodeGGA+0x36>
 800142e:	7b3b      	ldrb	r3, [r7, #12]
 8001430:	2b32      	cmp	r3, #50	; 0x32
 8001432:	d002      	beq.n	800143a <decodeGGA+0x36>
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	2b36      	cmp	r3, #54	; 0x36
 8001438:	d11e      	bne.n	8001478 <decodeGGA+0x74>
	{
		gga->isfixValid = 1;   // fix available
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	2201      	movs	r2, #1
 800143e:	61da      	str	r2, [r3, #28]
	gga->tim.min = min;
	gga->tim.sec = atoi(buffer)%100;
*/
	/***************** Get LATITUDE  **********************/

	memset(buffer, '\0', 12);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	220c      	movs	r2, #12
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f011 fdd1 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 1));
 800144e:	2201      	movs	r2, #1
 8001450:	4973      	ldr	r1, [pc, #460]	; (8001620 <decodeGGA+0x21c>)
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ff4c 	bl	80012f0 <getDataAt>
 8001458:	4602      	mov	r2, r0
 800145a:	f107 030c 	add.w	r3, r7, #12
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f011 fe83 	bl	801316c <strcpy>

	if (strlen(buffer) < 6) return 2;  	// If the buffer length is not appropriate, return error
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe fe70 	bl	8000150 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	2b05      	cmp	r3, #5
 8001474:	d905      	bls.n	8001482 <decodeGGA+0x7e>
 8001476:	e006      	b.n	8001486 <decodeGGA+0x82>
		gga->isfixValid = 0;   // If the fix is not available
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	2200      	movs	r2, #0
 800147c:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 800147e:	2301      	movs	r3, #1
 8001480:	e22d      	b.n	80018de <decodeGGA+0x4da>
	if (strlen(buffer) < 6) return 2;  	// If the buffer length is not appropriate, return error
 8001482:	2302      	movs	r3, #2
 8001484:	e22b      	b.n	80018de <decodeGGA+0x4da>

	int16_t num = (atoi(buffer));   	// change the buffer to a number. It will only convert up to decimal
 8001486:	f107 030c 	add.w	r3, r7, #12
 800148a:	4618      	mov	r0, r3
 800148c:	f011 fd64 	bl	8012f58 <atoi>
 8001490:	4603      	mov	r3, r0
 8001492:	867b      	strh	r3, [r7, #50]	; 0x32
	int dd = num/100;					// extract the degrees
 8001494:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001498:	4a62      	ldr	r2, [pc, #392]	; (8001624 <decodeGGA+0x220>)
 800149a:	fb82 1203 	smull	r1, r2, r2, r3
 800149e:	1152      	asrs	r2, r2, #5
 80014a0:	17db      	asrs	r3, r3, #31
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	int mmint = num%100;				// extract the integer part of minutes
 80014a8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80014ac:	4a5d      	ldr	r2, [pc, #372]	; (8001624 <decodeGGA+0x220>)
 80014ae:	fb82 1203 	smull	r1, r2, r2, r3
 80014b2:	1151      	asrs	r1, r2, #5
 80014b4:	17da      	asrs	r2, r3, #31
 80014b6:	1a8a      	subs	r2, r1, r2
 80014b8:	2164      	movs	r1, #100	; 0x64
 80014ba:	fb01 f202 	mul.w	r2, r1, r2
 80014be:	1a9b      	subs	r3, r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
	int j = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80014c8:	e00d      	b.n	80014e6 <decodeGGA+0xe2>
		if(j > strlen(buffer)) return 2;
 80014ca:	f107 030c 	add.w	r3, r7, #12
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7fe fe3e 	bl	8000150 <strlen>
 80014d4:	4602      	mov	r2, r0
 80014d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014d8:	429a      	cmp	r2, r3
 80014da:	d201      	bcs.n	80014e0 <decodeGGA+0xdc>
 80014dc:	2302      	movs	r3, #2
 80014de:	e1fe      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 80014e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014e2:	3301      	adds	r3, #1
 80014e4:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 80014e6:	f107 020c 	add.w	r2, r7, #12
 80014ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014ec:	4413      	add	r3, r2
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b2e      	cmp	r3, #46	; 0x2e
 80014f2:	d1ea      	bne.n	80014ca <decodeGGA+0xc6>
	}
	j++;
 80014f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80014f6:	3301      	adds	r3, #1
 80014f8:	637b      	str	r3, [r7, #52]	; 0x34
	int declen = (strlen(buffer))-j;  	// calculate the number of digit after decimal
 80014fa:	f107 030c 	add.w	r3, r7, #12
 80014fe:	4618      	mov	r0, r3
 8001500:	f7fe fe26 	bl	8000150 <strlen>
 8001504:	4602      	mov	r2, r0
 8001506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
	int mmdec = atoi ((char *) buffer+j);  // extract the decimal part of minutes
 800150c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800150e:	f107 020c 	add.w	r2, r7, #12
 8001512:	4413      	add	r3, r2
 8001514:	4618      	mov	r0, r3
 8001516:	f011 fd1f 	bl	8012f58 <atoi>
 800151a:	6238      	str	r0, [r7, #32]
	float lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;	// combine minutes and convert to degrees
 800151c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800151e:	f7fe ff71 	bl	8000404 <__aeabi_i2d>
 8001522:	4604      	mov	r4, r0
 8001524:	460d      	mov	r5, r1
 8001526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001528:	f7fe ff6c 	bl	8000404 <__aeabi_i2d>
 800152c:	4680      	mov	r8, r0
 800152e:	4689      	mov	r9, r1
 8001530:	6a38      	ldr	r0, [r7, #32]
 8001532:	f7fe ff67 	bl	8000404 <__aeabi_i2d>
 8001536:	4682      	mov	sl, r0
 8001538:	468b      	mov	fp, r1
 800153a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800153c:	200a      	movs	r0, #10
 800153e:	f7ff ff0e 	bl	800135e <pow2>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4650      	mov	r0, sl
 8001548:	4659      	mov	r1, fp
 800154a:	f7ff f8ef 	bl	800072c <__aeabi_ddiv>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4640      	mov	r0, r8
 8001554:	4649      	mov	r1, r9
 8001556:	f7fe fe09 	bl	800016c <__adddf3>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <decodeGGA+0x224>)
 8001568:	f7ff f8e0 	bl	800072c <__aeabi_ddiv>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4620      	mov	r0, r4
 8001572:	4629      	mov	r1, r5
 8001574:	f7fe fdfa 	bl	800016c <__adddf3>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	f7ff fa82 	bl	8000a88 <__aeabi_d2f>
 8001584:	4603      	mov	r3, r0
 8001586:	61fb      	str	r3, [r7, #28]
	gga->lcation.latitude = lat;  		// save the latitude data into the structure
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	69fa      	ldr	r2, [r7, #28]
 800158c:	601a      	str	r2, [r3, #0]

	gga->lcation.NS = *getDataAt(GGAbuffer, ",", 2);  // save the N/S into the structure
 800158e:	2202      	movs	r2, #2
 8001590:	4923      	ldr	r1, [pc, #140]	; (8001620 <decodeGGA+0x21c>)
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff feac 	bl	80012f0 <getDataAt>
 8001598:	4603      	mov	r3, r0
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	711a      	strb	r2, [r3, #4]


	/***********************  GET LONGITUDE **********************/

	memset(buffer, '\0', 12);
 80015a0:	f107 030c 	add.w	r3, r7, #12
 80015a4:	220c      	movs	r2, #12
 80015a6:	2100      	movs	r1, #0
 80015a8:	4618      	mov	r0, r3
 80015aa:	f011 fd21 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 3));
 80015ae:	2203      	movs	r2, #3
 80015b0:	491b      	ldr	r1, [pc, #108]	; (8001620 <decodeGGA+0x21c>)
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff fe9c 	bl	80012f0 <getDataAt>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4611      	mov	r1, r2
 80015c0:	4618      	mov	r0, r3
 80015c2:	f011 fdd3 	bl	801316c <strcpy>

	num = (atoi(buffer));  	// change the buffer to the number. It will only convert up to decimal
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	4618      	mov	r0, r3
 80015cc:	f011 fcc4 	bl	8012f58 <atoi>
 80015d0:	4603      	mov	r3, r0
 80015d2:	867b      	strh	r3, [r7, #50]	; 0x32
	dd = num/100;			// extract the degrees
 80015d4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015d8:	4a12      	ldr	r2, [pc, #72]	; (8001624 <decodeGGA+0x220>)
 80015da:	fb82 1203 	smull	r1, r2, r2, r3
 80015de:	1152      	asrs	r2, r2, #5
 80015e0:	17db      	asrs	r3, r3, #31
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	mmint = num%100;		// extract the integer part of minutes
 80015e8:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80015ec:	4a0d      	ldr	r2, [pc, #52]	; (8001624 <decodeGGA+0x220>)
 80015ee:	fb82 1203 	smull	r1, r2, r2, r3
 80015f2:	1151      	asrs	r1, r2, #5
 80015f4:	17da      	asrs	r2, r3, #31
 80015f6:	1a8a      	subs	r2, r1, r2
 80015f8:	2164      	movs	r1, #100	; 0x64
 80015fa:	fb01 f202 	mul.w	r2, r1, r2
 80015fe:	1a9b      	subs	r3, r3, r2
 8001600:	b21b      	sxth	r3, r3
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
	j = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001608:	e013      	b.n	8001632 <decodeGGA+0x22e>
		if(j > strlen(buffer)) return 2;
 800160a:	f107 030c 	add.w	r3, r7, #12
 800160e:	4618      	mov	r0, r3
 8001610:	f7fe fd9e 	bl	8000150 <strlen>
 8001614:	4602      	mov	r2, r0
 8001616:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001618:	429a      	cmp	r2, r3
 800161a:	d207      	bcs.n	800162c <decodeGGA+0x228>
 800161c:	2302      	movs	r3, #2
 800161e:	e15e      	b.n	80018de <decodeGGA+0x4da>
 8001620:	08014188 	.word	0x08014188
 8001624:	51eb851f 	.word	0x51eb851f
 8001628:	404e0000 	.word	0x404e0000
		j++;   	// Figure out how many digits before the decimal
 800162c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800162e:	3301      	adds	r3, #1
 8001630:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001632:	f107 020c 	add.w	r2, r7, #12
 8001636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001638:	4413      	add	r3, r2
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b2e      	cmp	r3, #46	; 0x2e
 800163e:	d1e4      	bne.n	800160a <decodeGGA+0x206>
	}
	j++;
 8001640:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001642:	3301      	adds	r3, #1
 8001644:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;  		// calculate the number of digit after decimal
 8001646:	f107 030c 	add.w	r3, r7, #12
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe fd80 	bl	8000150 <strlen>
 8001650:	4602      	mov	r2, r0
 8001652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
	mmdec = atoi ((char *) buffer+j);  	// extract the decimal part of minutes
 8001658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800165a:	f107 020c 	add.w	r2, r7, #12
 800165e:	4413      	add	r3, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f011 fc79 	bl	8012f58 <atoi>
 8001666:	6238      	str	r0, [r7, #32]
	lat = dd + (mmint + mmdec/pow2(10, (declen)))/60;  // combine minutes and convert to degrees
 8001668:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800166a:	f7fe fecb 	bl	8000404 <__aeabi_i2d>
 800166e:	4604      	mov	r4, r0
 8001670:	460d      	mov	r5, r1
 8001672:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001674:	f7fe fec6 	bl	8000404 <__aeabi_i2d>
 8001678:	4680      	mov	r8, r0
 800167a:	4689      	mov	r9, r1
 800167c:	6a38      	ldr	r0, [r7, #32]
 800167e:	f7fe fec1 	bl	8000404 <__aeabi_i2d>
 8001682:	4682      	mov	sl, r0
 8001684:	468b      	mov	fp, r1
 8001686:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001688:	200a      	movs	r0, #10
 800168a:	f7ff fe68 	bl	800135e <pow2>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4650      	mov	r0, sl
 8001694:	4659      	mov	r1, fp
 8001696:	f7ff f849 	bl	800072c <__aeabi_ddiv>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4640      	mov	r0, r8
 80016a0:	4649      	mov	r1, r9
 80016a2:	f7fe fd63 	bl	800016c <__adddf3>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4610      	mov	r0, r2
 80016ac:	4619      	mov	r1, r3
 80016ae:	f04f 0200 	mov.w	r2, #0
 80016b2:	4b8d      	ldr	r3, [pc, #564]	; (80018e8 <decodeGGA+0x4e4>)
 80016b4:	f7ff f83a 	bl	800072c <__aeabi_ddiv>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4620      	mov	r0, r4
 80016be:	4629      	mov	r1, r5
 80016c0:	f7fe fd54 	bl	800016c <__adddf3>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff f9dc 	bl	8000a88 <__aeabi_d2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	61fb      	str	r3, [r7, #28]
	gga->lcation.longitude = lat;  // save the longitude data into the structure
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	609a      	str	r2, [r3, #8]

	gga->lcation.EW = *getDataAt(GGAbuffer, ",", 4);  // save the E/W into the structure
 80016da:	2204      	movs	r2, #4
 80016dc:	4983      	ldr	r1, [pc, #524]	; (80018ec <decodeGGA+0x4e8>)
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fe06 	bl	80012f0 <getDataAt>
 80016e4:	4603      	mov	r3, r0
 80016e6:	781a      	ldrb	r2, [r3, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	731a      	strb	r2, [r3, #12]

	/***************** NUMMBER OF SATELLITES  *********************/

	strcpy(buffer, getDataAt(GGAbuffer, ",", 6));
 80016ec:	2206      	movs	r2, #6
 80016ee:	497f      	ldr	r1, [pc, #508]	; (80018ec <decodeGGA+0x4e8>)
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fdfd 	bl	80012f0 <getDataAt>
 80016f6:	4602      	mov	r2, r0
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4611      	mov	r1, r2
 80016fe:	4618      	mov	r0, r3
 8001700:	f011 fd34 	bl	801316c <strcpy>

	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 8001704:	f107 030c 	add.w	r3, r7, #12
 8001708:	4618      	mov	r0, r3
 800170a:	f011 fc25 	bl	8012f58 <atoi>
 800170e:	4602      	mov	r2, r0
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	629a      	str	r2, [r3, #40]	; 0x28

	/***************** HDOP  *********************/

	memset(buffer, '\0', 12);
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	220c      	movs	r2, #12
 800171a:	2100      	movs	r1, #0
 800171c:	4618      	mov	r0, r3
 800171e:	f011 fc67 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 7));
 8001722:	2207      	movs	r2, #7
 8001724:	4971      	ldr	r1, [pc, #452]	; (80018ec <decodeGGA+0x4e8>)
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f7ff fde2 	bl	80012f0 <getDataAt>
 800172c:	4602      	mov	r2, r0
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4611      	mov	r1, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f011 fd19 	bl	801316c <strcpy>

	num = (atoi(buffer));
 800173a:	f107 030c 	add.w	r3, r7, #12
 800173e:	4618      	mov	r0, r3
 8001740:	f011 fc0a 	bl	8012f58 <atoi>
 8001744:	4603      	mov	r3, r0
 8001746:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 8001748:	2300      	movs	r3, #0
 800174a:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800174c:	e00d      	b.n	800176a <decodeGGA+0x366>
		if(j > strlen(buffer)) return 2;
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fcfc 	bl	8000150 <strlen>
 8001758:	4602      	mov	r2, r0
 800175a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800175c:	429a      	cmp	r2, r3
 800175e:	d201      	bcs.n	8001764 <decodeGGA+0x360>
 8001760:	2302      	movs	r3, #2
 8001762:	e0bc      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 8001764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001766:	3301      	adds	r3, #1
 8001768:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800176a:	f107 020c 	add.w	r2, r7, #12
 800176e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001770:	4413      	add	r3, r2
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b2e      	cmp	r3, #46	; 0x2e
 8001776:	d1ea      	bne.n	800174e <decodeGGA+0x34a>
	}
	j++;
 8001778:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800177a:	3301      	adds	r3, #1
 800177c:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 800177e:	f107 030c 	add.w	r3, r7, #12
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe fce4 	bl	8000150 <strlen>
 8001788:	4602      	mov	r2, r0
 800178a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	627b      	str	r3, [r7, #36]	; 0x24
	int dec = atoi ((char *) buffer+j);
 8001790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001792:	f107 020c 	add.w	r2, r7, #12
 8001796:	4413      	add	r3, r2
 8001798:	4618      	mov	r0, r3
 800179a:	f011 fbdd 	bl	8012f58 <atoi>
 800179e:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 80017a0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fe2d 	bl	8000404 <__aeabi_i2d>
 80017aa:	4604      	mov	r4, r0
 80017ac:	460d      	mov	r5, r1
 80017ae:	69b8      	ldr	r0, [r7, #24]
 80017b0:	f7fe fe28 	bl	8000404 <__aeabi_i2d>
 80017b4:	4680      	mov	r8, r0
 80017b6:	4689      	mov	r9, r1
 80017b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80017ba:	200a      	movs	r0, #10
 80017bc:	f7ff fdcf 	bl	800135e <pow2>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4640      	mov	r0, r8
 80017c6:	4649      	mov	r1, r9
 80017c8:	f7fe ffb0 	bl	800072c <__aeabi_ddiv>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	4620      	mov	r0, r4
 80017d2:	4629      	mov	r1, r5
 80017d4:	f7fe fcca 	bl	800016c <__adddf3>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4610      	mov	r0, r2
 80017de:	4619      	mov	r1, r3
 80017e0:	f7ff f952 	bl	8000a88 <__aeabi_d2f>
 80017e4:	4603      	mov	r3, r0
 80017e6:	61fb      	str	r3, [r7, #28]
	gga->HDOP = lat;
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	69fa      	ldr	r2, [r7, #28]
 80017ec:	62da      	str	r2, [r3, #44]	; 0x2c

	/*************** ALTITUDE CALCULATION ********************/

	memset(buffer, '\0', 12);
 80017ee:	f107 030c 	add.w	r3, r7, #12
 80017f2:	220c      	movs	r2, #12
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f011 fbfa 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(GGAbuffer, ",", 8));
 80017fc:	2208      	movs	r2, #8
 80017fe:	493b      	ldr	r1, [pc, #236]	; (80018ec <decodeGGA+0x4e8>)
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fd75 	bl	80012f0 <getDataAt>
 8001806:	4602      	mov	r2, r0
 8001808:	f107 030c 	add.w	r3, r7, #12
 800180c:	4611      	mov	r1, r2
 800180e:	4618      	mov	r0, r3
 8001810:	f011 fcac 	bl	801316c <strcpy>

	num = (atoi(buffer));
 8001814:	f107 030c 	add.w	r3, r7, #12
 8001818:	4618      	mov	r0, r3
 800181a:	f011 fb9d 	bl	8012f58 <atoi>
 800181e:	4603      	mov	r3, r0
 8001820:	867b      	strh	r3, [r7, #50]	; 0x32
	j = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001826:	e00d      	b.n	8001844 <decodeGGA+0x440>
		if(j > strlen(buffer)) return 2;
 8001828:	f107 030c 	add.w	r3, r7, #12
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fc8f 	bl	8000150 <strlen>
 8001832:	4602      	mov	r2, r0
 8001834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001836:	429a      	cmp	r2, r3
 8001838:	d201      	bcs.n	800183e <decodeGGA+0x43a>
 800183a:	2302      	movs	r3, #2
 800183c:	e04f      	b.n	80018de <decodeGGA+0x4da>
		j++;   	// Figure out how many digits before the decimal
 800183e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001840:	3301      	adds	r3, #1
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001844:	f107 020c 	add.w	r2, r7, #12
 8001848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b2e      	cmp	r3, #46	; 0x2e
 8001850:	d1ea      	bne.n	8001828 <decodeGGA+0x424>
	}
	j++;
 8001852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001854:	3301      	adds	r3, #1
 8001856:	637b      	str	r3, [r7, #52]	; 0x34
	declen = (strlen(buffer))-j;
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe fc77 	bl	8000150 <strlen>
 8001862:	4602      	mov	r2, r0
 8001864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
	dec = atoi ((char *) buffer+j);
 800186a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800186c:	f107 020c 	add.w	r2, r7, #12
 8001870:	4413      	add	r3, r2
 8001872:	4618      	mov	r0, r3
 8001874:	f011 fb70 	bl	8012f58 <atoi>
 8001878:	61b8      	str	r0, [r7, #24]
	lat = (num) + (dec/pow2(10, (declen)));
 800187a:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fdc0 	bl	8000404 <__aeabi_i2d>
 8001884:	4604      	mov	r4, r0
 8001886:	460d      	mov	r5, r1
 8001888:	69b8      	ldr	r0, [r7, #24]
 800188a:	f7fe fdbb 	bl	8000404 <__aeabi_i2d>
 800188e:	4680      	mov	r8, r0
 8001890:	4689      	mov	r9, r1
 8001892:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001894:	200a      	movs	r0, #10
 8001896:	f7ff fd62 	bl	800135e <pow2>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4640      	mov	r0, r8
 80018a0:	4649      	mov	r1, r9
 80018a2:	f7fe ff43 	bl	800072c <__aeabi_ddiv>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4620      	mov	r0, r4
 80018ac:	4629      	mov	r1, r5
 80018ae:	f7fe fc5d 	bl	800016c <__adddf3>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4610      	mov	r0, r2
 80018b8:	4619      	mov	r1, r3
 80018ba:	f7ff f8e5 	bl	8000a88 <__aeabi_d2f>
 80018be:	4603      	mov	r3, r0
 80018c0:	61fb      	str	r3, [r7, #28]
	gga->alt.altitude = lat;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	69fa      	ldr	r2, [r7, #28]
 80018c6:	621a      	str	r2, [r3, #32]

	gga->alt.unit = *getDataAt(GGAbuffer, ",", 9);
 80018c8:	2209      	movs	r2, #9
 80018ca:	4908      	ldr	r1, [pc, #32]	; (80018ec <decodeGGA+0x4e8>)
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f7ff fd0f 	bl	80012f0 <getDataAt>
 80018d2:	4603      	mov	r3, r0
 80018d4:	781a      	ldrb	r2, [r3, #0]
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 80018dc:	2300      	movs	r3, #0

}
 80018de:	4618      	mov	r0, r3
 80018e0:	3738      	adds	r7, #56	; 0x38
 80018e2:	46bd      	mov	sp, r7
 80018e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018e8:	404e0000 	.word	0x404e0000
 80018ec:	08014188 	.word	0x08014188

080018f0 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc) {
 80018f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018f4:	b08e      	sub	sp, #56	; 0x38
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
 80018fa:	6039      	str	r1, [r7, #0]

	char buffer[12];

	if (*getDataAt(RMCbuffer, ",", 1) == 'A') rmc->isValid = 1; // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 80018fc:	2201      	movs	r2, #1
 80018fe:	4985      	ldr	r1, [pc, #532]	; (8001b14 <decodeRMC+0x224>)
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f7ff fcf5 	bl	80012f0 <getDataAt>
 8001906:	4603      	mov	r3, r0
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b41      	cmp	r3, #65	; 0x41
 800190c:	d118      	bne.n	8001940 <decodeRMC+0x50>
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	2201      	movs	r2, #1
 8001912:	615a      	str	r2, [r3, #20]
	else {
		rmc->isValid = 0;
		return 1;
	}

	memset(buffer, '\0', 12);
 8001914:	f107 0308 	add.w	r3, r7, #8
 8001918:	220c      	movs	r2, #12
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f011 fb67 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(RMCbuffer, ",", 6));
 8001922:	2206      	movs	r2, #6
 8001924:	497b      	ldr	r1, [pc, #492]	; (8001b14 <decodeRMC+0x224>)
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fce2 	bl	80012f0 <getDataAt>
 800192c:	4602      	mov	r2, r0
 800192e:	f107 0308 	add.w	r3, r7, #8
 8001932:	4611      	mov	r1, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f011 fc19 	bl	801316c <strcpy>

	int j = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 800193e:	e012      	b.n	8001966 <decodeRMC+0x76>
		rmc->isValid = 0;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
		return 1;
 8001946:	2301      	movs	r3, #1
 8001948:	e0df      	b.n	8001b0a <decodeRMC+0x21a>
		if(j > strlen(buffer)) return 2;
 800194a:	f107 0308 	add.w	r3, r7, #8
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fbfe 	bl	8000150 <strlen>
 8001954:	4602      	mov	r2, r0
 8001956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001958:	429a      	cmp	r2, r3
 800195a:	d201      	bcs.n	8001960 <decodeRMC+0x70>
 800195c:	2302      	movs	r3, #2
 800195e:	e0d4      	b.n	8001b0a <decodeRMC+0x21a>
		j++;   // same as above
 8001960:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001962:	3301      	adds	r3, #1
 8001964:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001966:	f107 0208 	add.w	r2, r7, #8
 800196a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800196c:	4413      	add	r3, r2
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b2e      	cmp	r3, #46	; 0x2e
 8001972:	d1ea      	bne.n	800194a <decodeRMC+0x5a>
	}

	if (strlen (buffer) > j) {          // if the speed have some valid data
 8001974:	f107 0308 	add.w	r3, r7, #8
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fbe9 	bl	8000150 <strlen>
 800197e:	4602      	mov	r2, r0
 8001980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001982:	429a      	cmp	r2, r3
 8001984:	d942      	bls.n	8001a0c <decodeRMC+0x11c>
		int16_t num = (atoi(buffer));  // convert the data into the number
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4618      	mov	r0, r3
 800198c:	f011 fae4 	bl	8012f58 <atoi>
 8001990:	4603      	mov	r3, r0
 8001992:	867b      	strh	r3, [r7, #50]	; 0x32
		j++;
 8001994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001996:	3301      	adds	r3, #1
 8001998:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 800199a:	f107 0308 	add.w	r3, r7, #8
 800199e:	4618      	mov	r0, r3
 80019a0:	f7fe fbd6 	bl	8000150 <strlen>
 80019a4:	4602      	mov	r2, r0
 80019a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a8:	1ad3      	subs	r3, r2, r3
 80019aa:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 80019ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ae:	f107 0208 	add.w	r2, r7, #8
 80019b2:	4413      	add	r3, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f011 facf 	bl	8012f58 <atoi>
 80019ba:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow2(10, (declen)));
 80019bc:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fd1f 	bl	8000404 <__aeabi_i2d>
 80019c6:	4604      	mov	r4, r0
 80019c8:	460d      	mov	r5, r1
 80019ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80019cc:	f7fe fd1a 	bl	8000404 <__aeabi_i2d>
 80019d0:	4680      	mov	r8, r0
 80019d2:	4689      	mov	r9, r1
 80019d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80019d6:	200a      	movs	r0, #10
 80019d8:	f7ff fcc1 	bl	800135e <pow2>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4640      	mov	r0, r8
 80019e2:	4649      	mov	r1, r9
 80019e4:	f7fe fea2 	bl	800072c <__aeabi_ddiv>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4620      	mov	r0, r4
 80019ee:	4629      	mov	r1, r5
 80019f0:	f7fe fbbc 	bl	800016c <__adddf3>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff f844 	bl	8000a88 <__aeabi_d2f>
 8001a00:	4603      	mov	r3, r0
 8001a02:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a08:	60da      	str	r2, [r3, #12]
 8001a0a:	e003      	b.n	8001a14 <decodeRMC+0x124>
	}
	else rmc->speed = 0;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	60da      	str	r2, [r3, #12]

	// Get Course

	memset(buffer, '\0', 12);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	220c      	movs	r2, #12
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f011 fae7 	bl	8012ff0 <memset>
	strcpy(buffer, getDataAt(RMCbuffer, ",", 7));
 8001a22:	2207      	movs	r2, #7
 8001a24:	493b      	ldr	r1, [pc, #236]	; (8001b14 <decodeRMC+0x224>)
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff fc62 	bl	80012f0 <getDataAt>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	f107 0308 	add.w	r3, r7, #8
 8001a32:	4611      	mov	r1, r2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f011 fb99 	bl	801316c <strcpy>

	j = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001a3e:	e00d      	b.n	8001a5c <decodeRMC+0x16c>
		if(j > strlen(buffer)) return 2;
 8001a40:	f107 0308 	add.w	r3, r7, #8
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fb83 	bl	8000150 <strlen>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d201      	bcs.n	8001a56 <decodeRMC+0x166>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e059      	b.n	8001b0a <decodeRMC+0x21a>
		j++;   	// Figure out how many digits before the decimal
 8001a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a58:	3301      	adds	r3, #1
 8001a5a:	637b      	str	r3, [r7, #52]	; 0x34
	while (buffer[j] != '.') {
 8001a5c:	f107 0208 	add.w	r2, r7, #8
 8001a60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a62:	4413      	add	r3, r2
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b2e      	cmp	r3, #46	; 0x2e
 8001a68:	d1ea      	bne.n	8001a40 <decodeRMC+0x150>
	}

	if (strlen (buffer) > j){  // if the course have some data
 8001a6a:	f107 0308 	add.w	r3, r7, #8
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fb6e 	bl	8000150 <strlen>
 8001a74:	4602      	mov	r2, r0
 8001a76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d942      	bls.n	8001b02 <decodeRMC+0x212>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 8001a7c:	f107 0308 	add.w	r3, r7, #8
 8001a80:	4618      	mov	r0, r3
 8001a82:	f011 fa69 	bl	8012f58 <atoi>
 8001a86:	4603      	mov	r3, r0
 8001a88:	847b      	strh	r3, [r7, #34]	; 0x22
		j++;
 8001a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8001a90:	f107 0308 	add.w	r3, r7, #8
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7fe fb5b 	bl	8000150 <strlen>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8001aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f011 fa54 	bl	8012f58 <atoi>
 8001ab0:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow2(10, (declen)));
 8001ab2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fca4 	bl	8000404 <__aeabi_i2d>
 8001abc:	4604      	mov	r4, r0
 8001abe:	460d      	mov	r5, r1
 8001ac0:	69b8      	ldr	r0, [r7, #24]
 8001ac2:	f7fe fc9f 	bl	8000404 <__aeabi_i2d>
 8001ac6:	4680      	mov	r8, r0
 8001ac8:	4689      	mov	r9, r1
 8001aca:	69f9      	ldr	r1, [r7, #28]
 8001acc:	200a      	movs	r0, #10
 8001ace:	f7ff fc46 	bl	800135e <pow2>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4640      	mov	r0, r8
 8001ad8:	4649      	mov	r1, r9
 8001ada:	f7fe fe27 	bl	800072c <__aeabi_ddiv>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	4620      	mov	r0, r4
 8001ae4:	4629      	mov	r1, r5
 8001ae6:	f7fe fb41 	bl	800016c <__adddf3>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7fe ffc9 	bl	8000a88 <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	611a      	str	r2, [r3, #16]
 8001b00:	e003      	b.n	8001b0a <decodeRMC+0x21a>
	}
	else rmc->course = 0;
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
		rmc->date.Mon = mon;
		rmc->date.Yr = yr;
	}
	return 0;
	*/
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3738      	adds	r7, #56	; 0x38
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b14:	08014188 	.word	0x08014188

08001b18 <getGPSData>:


void getGPSData (GPSSTRUCT *gpsData) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b0b8      	sub	sp, #224	; 0xe0
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	char GGA[100];
	char RMC[100];
	unsigned int tail = GetTail ();
 8001b20:	f000 f97a 	bl	8001e18 <GetTail>
 8001b24:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
	unsigned int head = GetHead ();
 8001b28:	f000 f99a 	bl	8001e60 <GetHead>
 8001b2c:	f8c7 00d8 	str.w	r0, [r7, #216]	; 0xd8
	ring_buffer* buf_prev = GetRxBuf ();
 8001b30:	f000 f97e 	bl	8001e30 <GetRxBuf>
 8001b34:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
	unsigned long _gga_time = gga_time;
 8001b38:	4b22      	ldr	r3, [pc, #136]	; (8001bc4 <getGPSData+0xac>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0


	if (Wait_for("GGA")) {
 8001b40:	4821      	ldr	r0, [pc, #132]	; (8001bc8 <getGPSData+0xb0>)
 8001b42:	f000 f999 	bl	8001e78 <Wait_for>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d019      	beq.n	8001b80 <getGPSData+0x68>
		gga_time = HAL_GetTick();
 8001b4c:	f004 fafc 	bl	8006148 <HAL_GetTick>
 8001b50:	4603      	mov	r3, r0
 8001b52:	4a1c      	ldr	r2, [pc, #112]	; (8001bc4 <getGPSData+0xac>)
 8001b54:	6013      	str	r3, [r2, #0]
		gga_time_dif = gga_time - _gga_time;
 8001b56:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <getGPSData+0xac>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	4a1a      	ldr	r2, [pc, #104]	; (8001bcc <getGPSData+0xb4>)
 8001b62:	6013      	str	r3, [r2, #0]
		Copy_upto("*", GGA);
 8001b64:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4819      	ldr	r0, [pc, #100]	; (8001bd0 <getGPSData+0xb8>)
 8001b6c:	f000 f8de 	bl	8001d2c <Copy_upto>
		decodeGGA(GGA, &gpsData->ggastruct);
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fc43 	bl	8001404 <decodeGGA>
 8001b7e:	e003      	b.n	8001b88 <getGPSData+0x70>
	}

	else {
		//SetTail(tail);
		//SetHead(head);
		SetRxBuf(buf_prev);
 8001b80:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001b84:	f000 f95e 	bl	8001e44 <SetRxBuf>
	}



	if (Wait_for("RMC")) {
 8001b88:	4812      	ldr	r0, [pc, #72]	; (8001bd4 <getGPSData+0xbc>)
 8001b8a:	f000 f975 	bl	8001e78 <Wait_for>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00f      	beq.n	8001bb4 <getGPSData+0x9c>
		Copy_upto("*", RMC);
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480d      	ldr	r0, [pc, #52]	; (8001bd0 <getGPSData+0xb8>)
 8001b9c:	f000 f8c6 	bl	8001d2c <Copy_upto>
		decodeRMC(RMC, &gpsData->rmcstruct);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001ba6:	f107 0308 	add.w	r3, r7, #8
 8001baa:	4611      	mov	r1, r2
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fe9f 	bl	80018f0 <decodeRMC>


	//Uart_flush();
	//return;

}
 8001bb2:	e003      	b.n	8001bbc <getGPSData+0xa4>
		SetRxBuf(buf_prev);
 8001bb4:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001bb8:	f000 f944 	bl	8001e44 <SetRxBuf>
}
 8001bbc:	bf00      	nop
 8001bbe:	37e0      	adds	r7, #224	; 0xe0
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20001904 	.word	0x20001904
 8001bc8:	0801418c 	.word	0x0801418c
 8001bcc:	20001908 	.word	0x20001908
 8001bd0:	08014190 	.word	0x08014190
 8001bd4:	08014194 	.word	0x08014194

08001bd8 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <Ringbuf_init+0x38>)
 8001bde:	4a0d      	ldr	r2, [pc, #52]	; (8001c14 <Ringbuf_init+0x3c>)
 8001be0:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <Ringbuf_init+0x40>)
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <Ringbuf_init+0x44>)
 8001be6:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8001be8:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <Ringbuf_init+0x48>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695a      	ldr	r2, [r3, #20]
 8001bee:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <Ringbuf_init+0x48>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f042 0201 	orr.w	r2, r2, #1
 8001bf6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <Ringbuf_init+0x48>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	68da      	ldr	r2, [r3, #12]
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <Ringbuf_init+0x48>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0220 	orr.w	r2, r2, #32
 8001c06:	60da      	str	r2, [r3, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	200019d8 	.word	0x200019d8
 8001c14:	200000a0 	.word	0x200000a0
 8001c18:	200019d4 	.word	0x200019d4
 8001c1c:	200004a8 	.word	0x200004a8
 8001c20:	20000aac 	.word	0x20000aac

08001c24 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001c36:	3301      	adds	r3, #1
 8001c38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c3c:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d009      	beq.n	8001c5e <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	79f9      	ldrb	r1, [r7, #7]
 8001c54:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  }
}
 8001c5e:	bf00      	nop
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bc80      	pop	{r7}
 8001c66:	4770      	bx	lr

08001c68 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8001c6e:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <Uart_read+0x54>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001c76:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <Uart_read+0x54>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d102      	bne.n	8001c88 <Uart_read+0x20>
  {
    return -1;
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	e013      	b.n	8001cb0 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <Uart_read+0x54>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <Uart_read+0x54>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001c94:	5cd3      	ldrb	r3, [r2, r3]
 8001c96:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <Uart_read+0x54>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ca0:	1c5a      	adds	r2, r3, #1
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <Uart_read+0x54>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001caa:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    return c;
 8001cae:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bc80      	pop	{r7}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	200019d8 	.word	0x200019d8

08001cc0 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8001cc4:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <IsDataAvailable+0x30>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	4b08      	ldr	r3, [pc, #32]	; (8001cf0 <IsDataAvailable+0x30>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	200019d8 	.word	0x200019d8

08001cf4 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	; (8001d28 <Uart_peek+0x34>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001d00:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <Uart_peek+0x34>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d102      	bne.n	8001d12 <Uart_peek+0x1e>
  {
    return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d10:	e006      	b.n	8001d20 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8001d12:	4b05      	ldr	r3, [pc, #20]	; (8001d28 <Uart_peek+0x34>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <Uart_peek+0x34>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d1e:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr
 8001d28:	200019d8 	.word	0x200019d8

08001d2c <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe fa08 	bl	8000150 <strlen>
 8001d40:	4603      	mov	r3, r0
 8001d42:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8001d48:	e01e      	b.n	8001d88 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8001d4a:	4b31      	ldr	r3, [pc, #196]	; (8001e10 <Copy_upto+0xe4>)
 8001d4c:	6819      	ldr	r1, [r3, #0]
 8001d4e:	4b30      	ldr	r3, [pc, #192]	; (8001e10 <Copy_upto+0xe4>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	6838      	ldr	r0, [r7, #0]
 8001d5a:	4403      	add	r3, r0
 8001d5c:	5c8a      	ldrb	r2, [r1, r2]
 8001d5e:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8001d60:	4b2b      	ldr	r3, [pc, #172]	; (8001e10 <Copy_upto+0xe4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	4b29      	ldr	r3, [pc, #164]	; (8001e10 <Copy_upto+0xe4>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001d72:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
			indx++;
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8001d7c:	bf00      	nop
 8001d7e:	f7ff ff9f 	bl	8001cc0 <IsDataAvailable>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d0fa      	beq.n	8001d7e <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8001d88:	f7ff ffb4 	bl	8001cf4 <Uart_peek>
 8001d8c:	4601      	mov	r1, r0
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	4413      	add	r3, r2
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	4299      	cmp	r1, r3
 8001d98:	d1d7      	bne.n	8001d4a <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8001d9a:	e01d      	b.n	8001dd8 <Copy_upto+0xac>
	{
		so_far++;
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8001da2:	f7ff ff61 	bl	8001c68 <Uart_read>
 8001da6:	4601      	mov	r1, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	613a      	str	r2, [r7, #16]
 8001dae:	461a      	mov	r2, r3
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4413      	add	r3, r2
 8001db4:	b2ca      	uxtb	r2, r1
 8001db6:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d101      	bne.n	8001dc4 <Copy_upto+0x98>
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e020      	b.n	8001e06 <Copy_upto+0xda>
		timeout = TIMEOUT_DEF;
 8001dc4:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <Copy_upto+0xe8>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001dca:	f7ff ff79 	bl	8001cc0 <IsDataAvailable>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d101      	bne.n	8001dd8 <Copy_upto+0xac>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	e016      	b.n	8001e06 <Copy_upto+0xda>
	while (Uart_peek() == string [so_far])
 8001dd8:	f7ff ff8c 	bl	8001cf4 <Uart_peek>
 8001ddc:	4601      	mov	r1, r0
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	4299      	cmp	r1, r3
 8001de8:	d0d8      	beq.n	8001d9c <Copy_upto+0x70>
	}

	if (so_far != len)
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d002      	beq.n	8001df8 <Copy_upto+0xcc>
	{
		so_far = 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
		goto again;
 8001df6:	e7a7      	b.n	8001d48 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d101      	bne.n	8001e04 <Copy_upto+0xd8>
 8001e00:	2301      	movs	r3, #1
 8001e02:	e000      	b.n	8001e06 <Copy_upto+0xda>
	else return 0;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200019d8 	.word	0x200019d8
 8001e14:	200019dc 	.word	0x200019dc

08001e18 <GetTail>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions

unsigned int GetTail () {
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
	return _rx_buffer->tail;
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <GetTail+0x14>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404

}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bc80      	pop	{r7}
 8001e2a:	4770      	bx	lr
 8001e2c:	200019d8 	.word	0x200019d8

08001e30 <GetRxBuf>:

ring_buffer* GetRxBuf () {
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
	return _rx_buffer;
 8001e34:	4b02      	ldr	r3, [pc, #8]	; (8001e40 <GetRxBuf+0x10>)
 8001e36:	681b      	ldr	r3, [r3, #0]

}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	200019d8 	.word	0x200019d8

08001e44 <SetRxBuf>:

void SetRxBuf(ring_buffer* buf) {
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	_rx_buffer = buf;
 8001e4c:	4a03      	ldr	r2, [pc, #12]	; (8001e5c <SetRxBuf+0x18>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6013      	str	r3, [r2, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr
 8001e5c:	200019d8 	.word	0x200019d8

08001e60 <GetHead>:


unsigned int GetHead () {
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
	return _rx_buffer->head;
 8001e64:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <GetHead+0x14>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400

}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	200019d8 	.word	0x200019d8

08001e78 <Wait_for>:
	_rx_buffer->head = _head;

}

int Wait_for (char *string)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	int so_far = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f7fe f963 	bl	8000150 <strlen>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 8001e8e:	4b33      	ldr	r3, [pc, #204]	; (8001f5c <Wait_for+0xe4>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	801a      	strh	r2, [r3, #0]
	if ((IsDataAvailable())) {  // let's wait for the data to show up
 8001e94:	f7ff ff14 	bl	8001cc0 <IsDataAvailable>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d058      	beq.n	8001f50 <Wait_for+0xd8>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001e9e:	e017      	b.n	8001ed0 <Wait_for+0x58>
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8001ea0:	4b2f      	ldr	r3, [pc, #188]	; (8001f60 <Wait_for+0xe8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <Wait_for+0xe8>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d00b      	beq.n	8001ecc <Wait_for+0x54>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	; (8001f60 <Wait_for+0xe8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	4b28      	ldr	r3, [pc, #160]	; (8001f60 <Wait_for+0xe8>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001ec6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8001eca:	e001      	b.n	8001ed0 <Wait_for+0x58>
		}

		else
		{
			//Uart_flush();
			return 0;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	e040      	b.n	8001f52 <Wait_for+0xda>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001ed0:	f7ff ff10 	bl	8001cf4 <Uart_peek>
 8001ed4:	4601      	mov	r1, r0
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	4299      	cmp	r1, r3
 8001ee0:	d1de      	bne.n	8001ea0 <Wait_for+0x28>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001ee2:	e01d      	b.n	8001f20 <Wait_for+0xa8>
	{
		// now we will peek for the other letters too
		so_far++;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8001eea:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <Wait_for+0xe8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <Wait_for+0xe8>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001efc:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
		if (so_far == len) return 1;
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d101      	bne.n	8001f0c <Wait_for+0x94>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e022      	b.n	8001f52 <Wait_for+0xda>
		timeout = TIMEOUT_DEF;
 8001f0c:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <Wait_for+0xe4>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	801a      	strh	r2, [r3, #0]
		if ((!IsDataAvailable())) return 0;
 8001f12:	f7ff fed5 	bl	8001cc0 <IsDataAvailable>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <Wait_for+0xa8>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	e018      	b.n	8001f52 <Wait_for+0xda>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8001f20:	f7ff fee8 	bl	8001cf4 <Uart_peek>
 8001f24:	4601      	mov	r1, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4299      	cmp	r1, r3
 8001f30:	d0d8      	beq.n	8001ee4 <Wait_for+0x6c>
	}

	if (so_far != len)
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d002      	beq.n	8001f40 <Wait_for+0xc8>
	{
		so_far = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
		goto again;
 8001f3e:	e7a6      	b.n	8001e8e <Wait_for+0x16>
	}

	if (so_far == len)
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d101      	bne.n	8001f4c <Wait_for+0xd4>
		{
		//Uart_flush();
		return 1;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e002      	b.n	8001f52 <Wait_for+0xda>

		}
	else {
		//Uart_flush();
		return 0;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	e000      	b.n	8001f52 <Wait_for+0xda>
	}
}

	else {
		return 0;
 8001f50:	2300      	movs	r3, #0
	}

}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	200019dc 	.word	0x200019dc
 8001f60:	200019d8 	.word	0x200019d8

08001f64 <Uart_isr>:


void Uart_isr (UART_HandleTypeDef *huart)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d013      	beq.n	8001fae <Uart_isr+0x4a>
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f003 0320 	and.w	r3, r3, #32
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d00e      	beq.n	8001fae <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8001f9e:	4b1e      	ldr	r3, [pc, #120]	; (8002018 <Uart_isr+0xb4>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fe3c 	bl	8001c24 <store_char>
        return;
 8001fac:	e031      	b.n	8002012 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d02c      	beq.n	8002012 <Uart_isr+0xae>
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d027      	beq.n	8002012 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8001fc2:	4b16      	ldr	r3, [pc, #88]	; (800201c <Uart_isr+0xb8>)
 8001fc4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <Uart_isr+0xb8>)
 8001fca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	d108      	bne.n	8001fe4 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68da      	ldr	r2, [r3, #12]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fe0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8001fe2:	e015      	b.n	8002010 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <Uart_isr+0xb8>)
 8001fe6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001fea:	4a0c      	ldr	r2, [pc, #48]	; (800201c <Uart_isr+0xb8>)
 8001fec:	5cd3      	ldrb	r3, [r2, r3]
 8001fee:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <Uart_isr+0xb8>)
 8001ff2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ffc:	4a07      	ldr	r2, [pc, #28]	; (800201c <Uart_isr+0xb8>)
 8001ffe:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
    	      huart->Instance->SR;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	7bba      	ldrb	r2, [r7, #14]
 800200e:	605a      	str	r2, [r3, #4]
    	return;
 8002010:	bf00      	nop
    }
}
 8002012:	3718      	adds	r7, #24
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	200019d8 	.word	0x200019d8
 800201c:	200004a8 	.word	0x200004a8

08002020 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 800202a:	2300      	movs	r3, #0
 800202c:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 800202e:	2301      	movs	r3, #1
 8002030:	9302      	str	r3, [sp, #8]
 8002032:	2301      	movs	r3, #1
 8002034:	9301      	str	r3, [sp, #4]
 8002036:	1dbb      	adds	r3, r7, #6
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	2301      	movs	r3, #1
 800203c:	22d0      	movs	r2, #208	; 0xd0
 800203e:	21ef      	movs	r1, #239	; 0xef
 8002040:	4806      	ldr	r0, [pc, #24]	; (800205c <read_chip_id+0x3c>)
 8002042:	f005 fca3 	bl	800798c <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	2b55      	cmp	r3, #85	; 0x55
 800204a:	d001      	beq.n	8002050 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 800204c:	2301      	movs	r3, #1
 800204e:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8002050:	79fb      	ldrb	r3, [r7, #7]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200008b8 	.word	0x200008b8

08002060 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af04      	add	r7, sp, #16
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	460b      	mov	r3, r1
 800206a:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 800206c:	2300      	movs	r3, #0
 800206e:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8002070:	78fb      	ldrb	r3, [r7, #3]
 8002072:	2b03      	cmp	r3, #3
 8002074:	d81a      	bhi.n	80020ac <set_oss+0x4c>
 8002076:	a201      	add	r2, pc, #4	; (adr r2, 800207c <set_oss+0x1c>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	0800208d 	.word	0x0800208d
 8002080:	08002095 	.word	0x08002095
 8002084:	0800209d 	.word	0x0800209d
 8002088:	080020a5 	.word	0x080020a5
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2205      	movs	r2, #5
 8002090:	705a      	strb	r2, [r3, #1]
			break;
 8002092:	e00f      	b.n	80020b4 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2208      	movs	r2, #8
 8002098:	705a      	strb	r2, [r3, #1]
			break;
 800209a:	e00b      	b.n	80020b4 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	220e      	movs	r2, #14
 80020a0:	705a      	strb	r2, [r3, #1]
			break;
 80020a2:	e007      	b.n	80020b4 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	221a      	movs	r2, #26
 80020a8:	705a      	strb	r2, [r3, #1]
			break;
 80020aa:	e003      	b.n	80020b4 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2208      	movs	r2, #8
 80020b0:	705a      	strb	r2, [r3, #1]
			break;
 80020b2:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	78fa      	ldrb	r2, [r7, #3]
 80020b8:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 80020ba:	78fb      	ldrb	r3, [r7, #3]
 80020bc:	019b      	lsls	r3, r3, #6
 80020be:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 80020c4:	2301      	movs	r3, #1
 80020c6:	9302      	str	r3, [sp, #8]
 80020c8:	2302      	movs	r3, #2
 80020ca:	9301      	str	r3, [sp, #4]
 80020cc:	f107 030c 	add.w	r3, r7, #12
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	2301      	movs	r3, #1
 80020d4:	22f4      	movs	r2, #244	; 0xf4
 80020d6:	21ee      	movs	r1, #238	; 0xee
 80020d8:	4803      	ldr	r0, [pc, #12]	; (80020e8 <set_oss+0x88>)
 80020da:	f005 fb5d 	bl	8007798 <HAL_I2C_Mem_Write>
}
 80020de:	bf00      	nop
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	200008b8 	.word	0x200008b8

080020ec <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08e      	sub	sp, #56	; 0x38
 80020f0:	af04      	add	r7, sp, #16
 80020f2:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 80020fa:	2300      	movs	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	f107 0310 	add.w	r3, r7, #16
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 800210e:	2300      	movs	r3, #0
 8002110:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 8002114:	2301      	movs	r3, #1
 8002116:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 800211a:	2301      	movs	r3, #1
 800211c:	9302      	str	r3, [sp, #8]
 800211e:	2316      	movs	r3, #22
 8002120:	9301      	str	r3, [sp, #4]
 8002122:	f107 030c 	add.w	r3, r7, #12
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2301      	movs	r3, #1
 800212a:	22aa      	movs	r2, #170	; 0xaa
 800212c:	21ef      	movs	r1, #239	; 0xef
 800212e:	4828      	ldr	r0, [pc, #160]	; (80021d0 <read_calib_data+0xe4>)
 8002130:	f005 fc2c 	bl	800798c <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8002134:	2300      	movs	r3, #0
 8002136:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800213a:	e03e      	b.n	80021ba <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 800213c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002146:	4413      	add	r3, r2
 8002148:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	b219      	sxth	r1, r3
 8002150:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002154:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002158:	4413      	add	r3, r2
 800215a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800215e:	b21a      	sxth	r2, r3
 8002160:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	4403      	add	r3, r0
 800216a:	430a      	orrs	r2, r1
 800216c:	b212      	sxth	r2, r2
 800216e:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 8002170:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800217e:	2b00      	cmp	r3, #0
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2da      	uxtb	r2, r3
 8002188:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	440b      	add	r3, r1
 8002192:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800219a:	bf0c      	ite	eq
 800219c:	2301      	moveq	r3, #1
 800219e:	2300      	movne	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	4313      	orrs	r3, r2
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 80021aa:	2302      	movs	r3, #2
 80021ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80021b0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021b4:	3301      	adds	r3, #1
 80021b6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80021ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80021be:	2b0b      	cmp	r3, #11
 80021c0:	d9bc      	bls.n	800213c <read_calib_data+0x50>
		}
	}

	return ret_val;
 80021c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3728      	adds	r7, #40	; 0x28
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	200008b8 	.word	0x200008b8

080021d4 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 80021d4:	b590      	push	{r4, r7, lr}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2204      	movs	r2, #4
 80021e0:	2100      	movs	r1, #0
 80021e2:	4618      	mov	r0, r3
 80021e4:	f010 ff04 	bl	8012ff0 <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80021e8:	687c      	ldr	r4, [r7, #4]
 80021ea:	f7ff ff19 	bl	8002020 <read_chip_id>
 80021ee:	4603      	mov	r3, r0
 80021f0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	687c      	ldr	r4, [r7, #4]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff77 	bl	80020ec <read_calib_data>
 80021fe:	4603      	mov	r3, r0
 8002200:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3338      	adds	r3, #56	; 0x38
 8002208:	2101      	movs	r1, #1
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff28 	bl	8002060 <set_oss>
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	bd90      	pop	{r4, r7, pc}

08002218 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 800221e:	232e      	movs	r3, #46	; 0x2e
 8002220:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002222:	2301      	movs	r3, #1
 8002224:	9302      	str	r3, [sp, #8]
 8002226:	2301      	movs	r3, #1
 8002228:	9301      	str	r3, [sp, #4]
 800222a:	1d3b      	adds	r3, r7, #4
 800222c:	9300      	str	r3, [sp, #0]
 800222e:	2301      	movs	r3, #1
 8002230:	22f4      	movs	r2, #244	; 0xf4
 8002232:	21ee      	movs	r1, #238	; 0xee
 8002234:	4803      	ldr	r0, [pc, #12]	; (8002244 <write_ut+0x2c>)
 8002236:	f005 faaf 	bl	8007798 <HAL_I2C_Mem_Write>
}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	200008b8 	.word	0x200008b8

08002248 <read_ut>:

int32_t read_ut (void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800224e:	2301      	movs	r3, #1
 8002250:	9302      	str	r3, [sp, #8]
 8002252:	2302      	movs	r3, #2
 8002254:	9301      	str	r3, [sp, #4]
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	2301      	movs	r3, #1
 800225c:	22f6      	movs	r2, #246	; 0xf6
 800225e:	21ef      	movs	r1, #239	; 0xef
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <read_ut+0x30>)
 8002262:	f005 fb93 	bl	800798c <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 8002266:	793b      	ldrb	r3, [r7, #4]
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	797a      	ldrb	r2, [r7, #5]
 800226c:	4313      	orrs	r3, r2
}
 800226e:	4618      	mov	r0, r3
 8002270:	3708      	adds	r7, #8
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200008b8 	.word	0x200008b8

0800227c <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	613b      	str	r3, [r7, #16]
	float temp = 0;
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	699b      	ldr	r3, [r3, #24]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe ff30 	bl	80010fc <__aeabi_f2iz>
 800229c:	4602      	mov	r2, r0
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	895b      	ldrh	r3, [r3, #10]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	8912      	ldrh	r2, [r2, #8]
 80022a8:	fb02 f303 	mul.w	r3, r2, r3
 80022ac:	13db      	asrs	r3, r3, #15
 80022ae:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80022b6:	02da      	lsls	r2, r3, #11
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80022be:	4619      	mov	r1, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	440b      	add	r3, r1
 80022c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80022c8:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 80022ca:	697a      	ldr	r2, [r7, #20]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	441a      	add	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	3308      	adds	r3, #8
 80022da:	111b      	asrs	r3, r3, #4
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe fcdd 	bl	8000c9c <__aeabi_i2f>
 80022e2:	4603      	mov	r3, r0
 80022e4:	490e      	ldr	r1, [pc, #56]	; (8002320 <get_temp+0xa4>)
 80022e6:	4618      	mov	r0, r3
 80022e8:	f7fe fd2c 	bl	8000d44 <__aeabi_fmul>
 80022ec:	4603      	mov	r3, r0
 80022ee:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80022f0:	490c      	ldr	r1, [pc, #48]	; (8002324 <get_temp+0xa8>)
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7fe fece 	bl	8001094 <__aeabi_fcmple>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <get_temp+0x90>
 80022fe:	490a      	ldr	r1, [pc, #40]	; (8002328 <get_temp+0xac>)
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7fe fed1 	bl	80010a8 <__aeabi_fcmpge>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2203      	movs	r2, #3
 8002310:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 8002314:	68fb      	ldr	r3, [r7, #12]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	3dcccccd 	.word	0x3dcccccd
 8002324:	c2200000 	.word	0xc2200000
 8002328:	42aa0000 	.word	0x42aa0000

0800232c <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 8002332:	4b0c      	ldr	r3, [pc, #48]	; (8002364 <write_up+0x38>)
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	803b      	strh	r3, [r7, #0]
 8002338:	2300      	movs	r3, #0
 800233a:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8002340:	2334      	movs	r3, #52	; 0x34
 8002342:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8002344:	2301      	movs	r3, #1
 8002346:	9302      	str	r3, [sp, #8]
 8002348:	2301      	movs	r3, #1
 800234a:	9301      	str	r3, [sp, #4]
 800234c:	463b      	mov	r3, r7
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	2301      	movs	r3, #1
 8002352:	22f4      	movs	r2, #244	; 0xf4
 8002354:	21ee      	movs	r1, #238	; 0xee
 8002356:	4804      	ldr	r0, [pc, #16]	; (8002368 <write_up+0x3c>)
 8002358:	f005 fa1e 	bl	8007798 <HAL_I2C_Mem_Write>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	08014198 	.word	0x08014198
 8002368:	200008b8 	.word	0x200008b8

0800236c <read_up>:

int32_t read_up (oss_t oss)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b088      	sub	sp, #32
 8002370:	af04      	add	r7, sp, #16
 8002372:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <read_up+0x54>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	813b      	strh	r3, [r7, #8]
 800237a:	2300      	movs	r3, #0
 800237c:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 8002382:	2301      	movs	r3, #1
 8002384:	9302      	str	r3, [sp, #8]
 8002386:	2303      	movs	r3, #3
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	2301      	movs	r3, #1
 8002392:	22f6      	movs	r2, #246	; 0xf6
 8002394:	21ef      	movs	r1, #239	; 0xef
 8002396:	480b      	ldr	r0, [pc, #44]	; (80023c4 <read_up+0x58>)
 8002398:	f005 faf8 	bl	800798c <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 800239c:	7a3b      	ldrb	r3, [r7, #8]
 800239e:	041a      	lsls	r2, r3, #16
 80023a0:	7a7b      	ldrb	r3, [r7, #9]
 80023a2:	021b      	lsls	r3, r3, #8
 80023a4:	4413      	add	r3, r2
 80023a6:	7aba      	ldrb	r2, [r7, #10]
 80023a8:	441a      	add	r2, r3
 80023aa:	793b      	ldrb	r3, [r7, #4]
 80023ac:	f1c3 0308 	rsb	r3, r3, #8
 80023b0:	fa42 f303 	asr.w	r3, r2, r3
 80023b4:	60fb      	str	r3, [r7, #12]
	return up;
 80023b6:	68fb      	ldr	r3, [r7, #12]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	08014198 	.word	0x08014198
 80023c4:	200008b8 	.word	0x200008b8

080023c8 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 80023c8:	b084      	sub	sp, #16
 80023ca:	b480      	push	{r7}
 80023cc:	b089      	sub	sp, #36	; 0x24
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80023d4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 80023dc:	2300      	movs	r3, #0
 80023de:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80023e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80023e2:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80023e6:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80023e8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80023ec:	461a      	mov	r2, r3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	fb03 f303 	mul.w	r3, r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	da01      	bge.n	80023fc <get_pressure+0x34>
 80023f8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80023fc:	131b      	asrs	r3, r3, #12
 80023fe:	fb03 f302 	mul.w	r3, r3, r2
 8002402:	2b00      	cmp	r3, #0
 8002404:	da01      	bge.n	800240a <get_pressure+0x42>
 8002406:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800240a:	12db      	asrs	r3, r3, #11
 800240c:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 800240e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002412:	461a      	mov	r2, r3
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	fb03 f302 	mul.w	r3, r3, r2
 800241a:	2b00      	cmp	r3, #0
 800241c:	da01      	bge.n	8002422 <get_pressure+0x5a>
 800241e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8002422:	12db      	asrs	r3, r3, #11
 8002424:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4413      	add	r3, r2
 800242c:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 800242e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002432:	009a      	lsls	r2, r3, #2
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	4413      	add	r3, r2
 8002438:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800243c:	4093      	lsls	r3, r2
 800243e:	3302      	adds	r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	da00      	bge.n	8002446 <get_pressure+0x7e>
 8002444:	3303      	adds	r3, #3
 8002446:	109b      	asrs	r3, r3, #2
 8002448:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800244a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800244e:	461a      	mov	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	fb03 f302 	mul.w	r3, r3, r2
 8002456:	2b00      	cmp	r3, #0
 8002458:	da02      	bge.n	8002460 <get_pressure+0x98>
 800245a:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800245e:	331f      	adds	r3, #31
 8002460:	135b      	asrs	r3, r3, #13
 8002462:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8002464:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8002468:	461a      	mov	r2, r3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	fb03 f303 	mul.w	r3, r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	da01      	bge.n	8002478 <get_pressure+0xb0>
 8002474:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8002478:	131b      	asrs	r3, r3, #12
 800247a:	fb03 f302 	mul.w	r3, r3, r2
 800247e:	2b00      	cmp	r3, #0
 8002480:	da02      	bge.n	8002488 <get_pressure+0xc0>
 8002482:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002486:	33ff      	adds	r3, #255	; 0xff
 8002488:	141b      	asrs	r3, r3, #16
 800248a:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	3302      	adds	r3, #2
 8002494:	2b00      	cmp	r3, #0
 8002496:	da00      	bge.n	800249a <get_pressure+0xd2>
 8002498:	3303      	adds	r3, #3
 800249a:	109b      	asrs	r3, r3, #2
 800249c:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 800249e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80024a0:	461a      	mov	r2, r3
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80024a8:	fb03 f302 	mul.w	r3, r3, r2
 80024ac:	0bdb      	lsrs	r3, r3, #15
 80024ae:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 80024b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024b2:	461a      	mov	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80024bc:	4611      	mov	r1, r2
 80024be:	f24c 3250 	movw	r2, #50000	; 0xc350
 80024c2:	410a      	asrs	r2, r1
 80024c4:	fb02 f303 	mul.w	r3, r2, r3
 80024c8:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	db06      	blt.n	80024de <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	005a      	lsls	r2, r3, #1
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	e005      	b.n	80024ea <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	da00      	bge.n	80024f2 <get_pressure+0x12a>
 80024f0:	33ff      	adds	r3, #255	; 0xff
 80024f2:	121b      	asrs	r3, r3, #8
 80024f4:	461a      	mov	r2, r3
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	da00      	bge.n	80024fe <get_pressure+0x136>
 80024fc:	33ff      	adds	r3, #255	; 0xff
 80024fe:	121b      	asrs	r3, r3, #8
 8002500:	fb03 f302 	mul.w	r3, r3, r2
 8002504:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f640 32de 	movw	r2, #3038	; 0xbde
 800250c:	fb02 f303 	mul.w	r3, r2, r3
 8002510:	2b00      	cmp	r3, #0
 8002512:	da02      	bge.n	800251a <get_pressure+0x152>
 8002514:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002518:	33ff      	adds	r3, #255	; 0xff
 800251a:	141b      	asrs	r3, r3, #16
 800251c:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	4a0e      	ldr	r2, [pc, #56]	; (800255c <get_pressure+0x194>)
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	2b00      	cmp	r3, #0
 8002528:	da02      	bge.n	8002530 <get_pressure+0x168>
 800252a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800252e:	33ff      	adds	r3, #255	; 0xff
 8002530:	141b      	asrs	r3, r3, #16
 8002532:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800253e:	2b00      	cmp	r3, #0
 8002540:	da00      	bge.n	8002544 <get_pressure+0x17c>
 8002542:	330f      	adds	r3, #15
 8002544:	111b      	asrs	r3, r3, #4
 8002546:	461a      	mov	r2, r3
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	4413      	add	r3, r2
 800254c:	61fb      	str	r3, [r7, #28]

	return p;
 800254e:	69fb      	ldr	r3, [r7, #28]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3724      	adds	r7, #36	; 0x24
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	b004      	add	sp, #16
 800255a:	4770      	bx	lr
 800255c:	ffffe343 	.word	0xffffe343

08002560 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe fb92 	bl	8000c9c <__aeabi_i2f>
 8002578:	4603      	mov	r3, r0
 800257a:	4923      	ldr	r1, [pc, #140]	; (8002608 <get_altitude+0xa8>)
 800257c:	4618      	mov	r0, r3
 800257e:	f7fe fc95 	bl	8000eac <__aeabi_fdiv>
 8002582:	4603      	mov	r3, r0
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ff4f 	bl	8000428 <__aeabi_f2d>
 800258a:	a31b      	add	r3, pc, #108	; (adr r3, 80025f8 <get_altitude+0x98>)
 800258c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002590:	f00e fd22 	bl	8010fd8 <pow>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	f04f 0000 	mov.w	r0, #0
 800259c:	491b      	ldr	r1, [pc, #108]	; (800260c <get_altitude+0xac>)
 800259e:	f7fd fde3 	bl	8000168 <__aeabi_dsub>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	4610      	mov	r0, r2
 80025a8:	4619      	mov	r1, r3
 80025aa:	a315      	add	r3, pc, #84	; (adr r3, 8002600 <get_altitude+0xa0>)
 80025ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b0:	f7fd ff92 	bl	80004d8 <__aeabi_dmul>
 80025b4:	4602      	mov	r2, r0
 80025b6:	460b      	mov	r3, r1
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f7fe fa64 	bl	8000a88 <__aeabi_d2f>
 80025c0:	4603      	mov	r3, r0
 80025c2:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 80025c4:	4912      	ldr	r1, [pc, #72]	; (8002610 <get_altitude+0xb0>)
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f7fe fd64 	bl	8001094 <__aeabi_fcmple>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d106      	bne.n	80025e0 <get_altitude+0x80>
 80025d2:	4910      	ldr	r1, [pc, #64]	; (8002614 <get_altitude+0xb4>)
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7fe fd67 	bl	80010a8 <__aeabi_fcmpge>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2205      	movs	r2, #5
 80025e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80025e8:	68fb      	ldr	r3, [r7, #12]
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	f3af 8000 	nop.w
 80025f8:	ccd9456c 	.word	0xccd9456c
 80025fc:	3fc85b95 	.word	0x3fc85b95
 8002600:	00000000 	.word	0x00000000
 8002604:	40e5a540 	.word	0x40e5a540
 8002608:	47c5e680 	.word	0x47c5e680
 800260c:	3ff00000 	.word	0x3ff00000
 8002610:	c3fa0000 	.word	0xc3fa0000
 8002614:	460ca000 	.word	0x460ca000

08002618 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
	return b_counter;
 800261c:	4b02      	ldr	r3, [pc, #8]	; (8002628 <get_b_counter+0x10>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr
 8002628:	200008b0 	.word	0x200008b0

0800262c <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

	b_counter++;
 8002634:	4b09      	ldr	r3, [pc, #36]	; (800265c <set_b_counter+0x30>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	3301      	adds	r3, #1
 800263a:	4a08      	ldr	r2, [pc, #32]	; (800265c <set_b_counter+0x30>)
 800263c:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 800263e:	4b07      	ldr	r3, [pc, #28]	; (800265c <set_b_counter+0x30>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4293      	cmp	r3, r2
 8002648:	d202      	bcs.n	8002650 <set_b_counter+0x24>
		b_counter = 0;
 800264a:	4b04      	ldr	r3, [pc, #16]	; (800265c <set_b_counter+0x30>)
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
	}
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	200008b0 	.word	0x200008b0

08002660 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6878      	ldr	r0, [r7, #4]
 800266a:	f00e fc47 	bl	8010efc <cosf>
 800266e:	4603      	mov	r3, r0
 8002670:	4618      	mov	r0, r3
 8002672:	3708      	adds	r7, #8
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f00e fc73 	bl	8010f6c <sinf>
 8002686:	4603      	mov	r3, r0
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_Z8lla2ecefPfS_>:
 *  Created on: Jul 21, 2022
 *      Author: Kerim
 */
#include <coordinates.hpp>

void lla2ecef(float lla[3], float ecef[3]) {
 8002690:	b5b0      	push	{r4, r5, r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
	float deg2rad = M_PI/180.0;
 800269a:	4b57      	ldr	r3, [pc, #348]	; (80027f8 <_Z8lla2ecefPfS_+0x168>)
 800269c:	617b      	str	r3, [r7, #20]

	float lat = deg2rad*lla[0];
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	6978      	ldr	r0, [r7, #20]
 80026a6:	f7fe fb4d 	bl	8000d44 <__aeabi_fmul>
 80026aa:	4603      	mov	r3, r0
 80026ac:	613b      	str	r3, [r7, #16]
	float lon = deg2rad*lla[1];
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3304      	adds	r3, #4
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4619      	mov	r1, r3
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7fe fb44 	bl	8000d44 <__aeabi_fmul>
 80026bc:	4603      	mov	r3, r0
 80026be:	60fb      	str	r3, [r7, #12]
	float h = lla[2];
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	60bb      	str	r3, [r7, #8]

	ecef[0] = (Nlla+h)*cos(lat)*cos(lon);
 80026c6:	68b8      	ldr	r0, [r7, #8]
 80026c8:	f7fd feae 	bl	8000428 <__aeabi_f2d>
 80026cc:	a346      	add	r3, pc, #280	; (adr r3, 80027e8 <_Z8lla2ecefPfS_+0x158>)
 80026ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026d2:	f7fd fd4b 	bl	800016c <__adddf3>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	4614      	mov	r4, r2
 80026dc:	461d      	mov	r5, r3
 80026de:	6938      	ldr	r0, [r7, #16]
 80026e0:	f7ff ffbe 	bl	8002660 <_ZSt3cosf>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd fe9e 	bl	8000428 <__aeabi_f2d>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	4620      	mov	r0, r4
 80026f2:	4629      	mov	r1, r5
 80026f4:	f7fd fef0 	bl	80004d8 <__aeabi_dmul>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4614      	mov	r4, r2
 80026fe:	461d      	mov	r5, r3
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f7ff ffad 	bl	8002660 <_ZSt3cosf>
 8002706:	4603      	mov	r3, r0
 8002708:	4618      	mov	r0, r3
 800270a:	f7fd fe8d 	bl	8000428 <__aeabi_f2d>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4620      	mov	r0, r4
 8002714:	4629      	mov	r1, r5
 8002716:	f7fd fedf 	bl	80004d8 <__aeabi_dmul>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	f7fe f9b1 	bl	8000a88 <__aeabi_d2f>
 8002726:	4602      	mov	r2, r0
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	601a      	str	r2, [r3, #0]
	ecef[1] = (Nlla+h)*cos(lat)*sin(lon);
 800272c:	68b8      	ldr	r0, [r7, #8]
 800272e:	f7fd fe7b 	bl	8000428 <__aeabi_f2d>
 8002732:	a32d      	add	r3, pc, #180	; (adr r3, 80027e8 <_Z8lla2ecefPfS_+0x158>)
 8002734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002738:	f7fd fd18 	bl	800016c <__adddf3>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4614      	mov	r4, r2
 8002742:	461d      	mov	r5, r3
 8002744:	6938      	ldr	r0, [r7, #16]
 8002746:	f7ff ff8b 	bl	8002660 <_ZSt3cosf>
 800274a:	4603      	mov	r3, r0
 800274c:	4618      	mov	r0, r3
 800274e:	f7fd fe6b 	bl	8000428 <__aeabi_f2d>
 8002752:	4602      	mov	r2, r0
 8002754:	460b      	mov	r3, r1
 8002756:	4620      	mov	r0, r4
 8002758:	4629      	mov	r1, r5
 800275a:	f7fd febd 	bl	80004d8 <__aeabi_dmul>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4614      	mov	r4, r2
 8002764:	461d      	mov	r5, r3
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f7ff ff86 	bl	8002678 <_ZSt3sinf>
 800276c:	4603      	mov	r3, r0
 800276e:	4618      	mov	r0, r3
 8002770:	f7fd fe5a 	bl	8000428 <__aeabi_f2d>
 8002774:	4602      	mov	r2, r0
 8002776:	460b      	mov	r3, r1
 8002778:	4620      	mov	r0, r4
 800277a:	4629      	mov	r1, r5
 800277c:	f7fd feac 	bl	80004d8 <__aeabi_dmul>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	1d1c      	adds	r4, r3, #4
 800278c:	f7fe f97c 	bl	8000a88 <__aeabi_d2f>
 8002790:	4603      	mov	r3, r0
 8002792:	6023      	str	r3, [r4, #0]
	ecef[2] = ((1-e*e)*Nlla+h)*sin(lat);
 8002794:	68b8      	ldr	r0, [r7, #8]
 8002796:	f7fd fe47 	bl	8000428 <__aeabi_f2d>
 800279a:	a315      	add	r3, pc, #84	; (adr r3, 80027f0 <_Z8lla2ecefPfS_+0x160>)
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f7fd fce4 	bl	800016c <__adddf3>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4614      	mov	r4, r2
 80027aa:	461d      	mov	r5, r3
 80027ac:	6938      	ldr	r0, [r7, #16]
 80027ae:	f7ff ff63 	bl	8002678 <_ZSt3sinf>
 80027b2:	4603      	mov	r3, r0
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fd fe37 	bl	8000428 <__aeabi_f2d>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4620      	mov	r0, r4
 80027c0:	4629      	mov	r1, r5
 80027c2:	f7fd fe89 	bl	80004d8 <__aeabi_dmul>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	f103 0408 	add.w	r4, r3, #8
 80027d4:	f7fe f958 	bl	8000a88 <__aeabi_d2f>
 80027d8:	4603      	mov	r3, r0
 80027da:	6023      	str	r3, [r4, #0]
/*
	ecef[0] = 1;
	ecef[1] = 2;
	ecef[2] = 4;
	*/
}
 80027dc:	bf00      	nop
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bdb0      	pop	{r4, r5, r7, pc}
 80027e4:	f3af 8000 	nop.w
 80027e8:	00000000 	.word	0x00000000
 80027ec:	4158549d 	.word	0x4158549d
 80027f0:	8ae0b0af 	.word	0x8ae0b0af
 80027f4:	41585457 	.word	0x41585457
 80027f8:	3c8efa35 	.word	0x3c8efa35

080027fc <_Z8ecef2nedPfS_S_S_>:

void ecef2ned(float ecef[3], float ecef0[3], float lla0[3], float vned[2]) {
 80027fc:	b5b0      	push	{r4, r5, r7, lr}
 80027fe:	b08a      	sub	sp, #40	; 0x28
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
 8002808:	603b      	str	r3, [r7, #0]
	float deg2rad = M_PI/180.0;
 800280a:	4b4a      	ldr	r3, [pc, #296]	; (8002934 <_Z8ecef2nedPfS_S_S_+0x138>)
 800280c:	627b      	str	r3, [r7, #36]	; 0x24


	float dxecef = ecef[0]- ecef0[0];
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4619      	mov	r1, r3
 8002818:	4610      	mov	r0, r2
 800281a:	f7fe f989 	bl	8000b30 <__aeabi_fsub>
 800281e:	4603      	mov	r3, r0
 8002820:	623b      	str	r3, [r7, #32]
	float dyecef = ecef[1]- ecef0[1];
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	3304      	adds	r3, #4
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	3304      	adds	r3, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4619      	mov	r1, r3
 8002830:	4610      	mov	r0, r2
 8002832:	f7fe f97d 	bl	8000b30 <__aeabi_fsub>
 8002836:	4603      	mov	r3, r0
 8002838:	61fb      	str	r3, [r7, #28]
	float dzecef = ecef[2] -ecef0[2];
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	3308      	adds	r3, #8
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	3308      	adds	r3, #8
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4619      	mov	r1, r3
 8002848:	4610      	mov	r0, r2
 800284a:	f7fe f971 	bl	8000b30 <__aeabi_fsub>
 800284e:	4603      	mov	r3, r0
 8002850:	61bb      	str	r3, [r7, #24]
	//dzecef = 0;

	float lat0 = deg2rad*lla0[0];
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4619      	mov	r1, r3
 8002858:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800285a:	f7fe fa73 	bl	8000d44 <__aeabi_fmul>
 800285e:	4603      	mov	r3, r0
 8002860:	617b      	str	r3, [r7, #20]
	float lon0 = deg2rad*lla0[1];
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	3304      	adds	r3, #4
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4619      	mov	r1, r3
 800286a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800286c:	f7fe fa6a 	bl	8000d44 <__aeabi_fmul>
 8002870:	4603      	mov	r3, r0
 8002872:	613b      	str	r3, [r7, #16]

	vned[1]=  -sin(lon0)*dxecef + cos(lon0)*dyecef;
 8002874:	6938      	ldr	r0, [r7, #16]
 8002876:	f7ff feff 	bl	8002678 <_ZSt3sinf>
 800287a:	4603      	mov	r3, r0
 800287c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002880:	6a39      	ldr	r1, [r7, #32]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fe fa5e 	bl	8000d44 <__aeabi_fmul>
 8002888:	4603      	mov	r3, r0
 800288a:	461d      	mov	r5, r3
 800288c:	6938      	ldr	r0, [r7, #16]
 800288e:	f7ff fee7 	bl	8002660 <_ZSt3cosf>
 8002892:	4603      	mov	r3, r0
 8002894:	69f9      	ldr	r1, [r7, #28]
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fa54 	bl	8000d44 <__aeabi_fmul>
 800289c:	4603      	mov	r3, r0
 800289e:	461a      	mov	r2, r3
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	1d1c      	adds	r4, r3, #4
 80028a4:	4611      	mov	r1, r2
 80028a6:	4628      	mov	r0, r5
 80028a8:	f7fe f944 	bl	8000b34 <__addsf3>
 80028ac:	4603      	mov	r3, r0
 80028ae:	6023      	str	r3, [r4, #0]
	vned[0] = -sin(lat0)*cos(lon0)*dxecef - sin(lat0)*sin(lon0)*dyecef + cos(lat0)*dzecef;
 80028b0:	6978      	ldr	r0, [r7, #20]
 80028b2:	f7ff fee1 	bl	8002678 <_ZSt3sinf>
 80028b6:	4603      	mov	r3, r0
 80028b8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 80028bc:	6938      	ldr	r0, [r7, #16]
 80028be:	f7ff fecf 	bl	8002660 <_ZSt3cosf>
 80028c2:	4603      	mov	r3, r0
 80028c4:	4619      	mov	r1, r3
 80028c6:	4620      	mov	r0, r4
 80028c8:	f7fe fa3c 	bl	8000d44 <__aeabi_fmul>
 80028cc:	4603      	mov	r3, r0
 80028ce:	6a39      	ldr	r1, [r7, #32]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe fa37 	bl	8000d44 <__aeabi_fmul>
 80028d6:	4603      	mov	r3, r0
 80028d8:	461d      	mov	r5, r3
 80028da:	6978      	ldr	r0, [r7, #20]
 80028dc:	f7ff fecc 	bl	8002678 <_ZSt3sinf>
 80028e0:	4604      	mov	r4, r0
 80028e2:	6938      	ldr	r0, [r7, #16]
 80028e4:	f7ff fec8 	bl	8002678 <_ZSt3sinf>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4619      	mov	r1, r3
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7fe fa29 	bl	8000d44 <__aeabi_fmul>
 80028f2:	4603      	mov	r3, r0
 80028f4:	69f9      	ldr	r1, [r7, #28]
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe fa24 	bl	8000d44 <__aeabi_fmul>
 80028fc:	4603      	mov	r3, r0
 80028fe:	4619      	mov	r1, r3
 8002900:	4628      	mov	r0, r5
 8002902:	f7fe f915 	bl	8000b30 <__aeabi_fsub>
 8002906:	4603      	mov	r3, r0
 8002908:	461c      	mov	r4, r3
 800290a:	6978      	ldr	r0, [r7, #20]
 800290c:	f7ff fea8 	bl	8002660 <_ZSt3cosf>
 8002910:	4603      	mov	r3, r0
 8002912:	69b9      	ldr	r1, [r7, #24]
 8002914:	4618      	mov	r0, r3
 8002916:	f7fe fa15 	bl	8000d44 <__aeabi_fmul>
 800291a:	4603      	mov	r3, r0
 800291c:	4619      	mov	r1, r3
 800291e:	4620      	mov	r0, r4
 8002920:	f7fe f908 	bl	8000b34 <__addsf3>
 8002924:	4603      	mov	r3, r0
 8002926:	461a      	mov	r2, r3
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	601a      	str	r2, [r3, #0]
}
 800292c:	bf00      	nop
 800292e:	3728      	adds	r7, #40	; 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bdb0      	pop	{r4, r5, r7, pc}
 8002934:	3c8efa35 	.word	0x3c8efa35

08002938 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 800293e:	2351      	movs	r3, #81	; 0x51
 8002940:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 8002942:	1dba      	adds	r2, r7, #6
 8002944:	2364      	movs	r3, #100	; 0x64
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2301      	movs	r3, #1
 800294a:	21e0      	movs	r1, #224	; 0xe0
 800294c:	4805      	ldr	r0, [pc, #20]	; (8002964 <request_range+0x2c>)
 800294e:	f004 fbc5 	bl	80070dc <HAL_I2C_Master_Transmit>
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 8002956:	4b04      	ldr	r3, [pc, #16]	; (8002968 <request_range+0x30>)
 8002958:	2200      	movs	r2, #0
 800295a:	701a      	strb	r2, [r3, #0]

}
 800295c:	bf00      	nop
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	200008b8 	.word	0x200008b8
 8002968:	20000000 	.word	0x20000000

0800296c <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 8002972:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <getRange+0x34>)
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
			write = 1;
 8002978:	4b0a      	ldr	r3, [pc, #40]	; (80029a4 <getRange+0x38>)
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 800297e:	1d3a      	adds	r2, r7, #4
 8002980:	2364      	movs	r3, #100	; 0x64
 8002982:	9300      	str	r3, [sp, #0]
 8002984:	2302      	movs	r3, #2
 8002986:	21e1      	movs	r1, #225	; 0xe1
 8002988:	4807      	ldr	r0, [pc, #28]	; (80029a8 <getRange+0x3c>)
 800298a:	f004 fca5 	bl	80072d8 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 800298e:	793b      	ldrb	r3, [r7, #4]
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	797a      	ldrb	r2, [r7, #5]
 8002994:	4313      	orrs	r3, r2



	//return -1;

}
 8002996:	4618      	mov	r0, r3
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200019de 	.word	0x200019de
 80029a4:	20000000 	.word	0x20000000
 80029a8:	200008b8 	.word	0x200008b8

080029ac <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]

	u_counter++;
 80029b4:	4b09      	ldr	r3, [pc, #36]	; (80029dc <set_ucounter+0x30>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	3301      	adds	r3, #1
 80029ba:	4a08      	ldr	r2, [pc, #32]	; (80029dc <set_ucounter+0x30>)
 80029bc:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 80029be:	4b07      	ldr	r3, [pc, #28]	; (80029dc <set_ucounter+0x30>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d202      	bcs.n	80029d0 <set_ucounter+0x24>
		u_counter = 0;
 80029ca:	4b04      	ldr	r3, [pc, #16]	; (80029dc <set_ucounter+0x30>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
	}
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	200008b4 	.word	0x200008b4

080029e0 <get_ucounter>:

int get_ucounter(void) {
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0
	return u_counter;
 80029e4:	4b02      	ldr	r3, [pc, #8]	; (80029f0 <get_ucounter+0x10>)
 80029e6:	681b      	ldr	r3, [r3, #0]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr
 80029f0:	200008b4 	.word	0x200008b4

080029f4 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <_ZSt4asinf>:
  { return __builtin_asinf(__x); }
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f00e fbb7 	bl	8011188 <asinf>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_ZSt4atanf>:
  { return __builtin_atanf(__x); }
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f00e f959 	bl	8010ce4 <atanf>
 8002a32:	4603      	mov	r3, r0
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_ZSt5atan2ff>:
  { return __builtin_atan2f(__y, __x); }
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
 8002a46:	6839      	ldr	r1, [r7, #0]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f00e fbc3 	bl	80111d4 <atan2f>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f00e fbb9 	bl	80111d8 <sqrtf>
 8002a66:	4603      	mov	r3, r0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a76:	f003 fb0f 	bl	8006098 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8002a7a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a7e:	f003 fb6d 	bl	800615c <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a82:	f000 f925 	bl	8002cd0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a86:	f000 fc67 	bl	8003358 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8002a8a:	f000 fc3f 	bl	800330c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8002a8e:	f000 f96f 	bl	8002d70 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8002a92:	f000 fa6b 	bl	8002f6c <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8002a96:	f000 f99f 	bl	8002dd8 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8002a9a:	f000 fbd9 	bl	8003250 <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8002a9e:	f000 fac1 	bl	8003024 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8002aa2:	f000 fb49 	bl	8003138 <_ZL12MX_TIM4_Initv>
  MX_USART1_UART_Init();
 8002aa6:	f000 fba5 	bl	80031f4 <_ZL19MX_USART1_UART_Initv>
  MX_USART3_UART_Init();
 8002aaa:	f000 fc01 	bl	80032b0 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 8002aae:	2209      	movs	r2, #9
 8002ab0:	496f      	ldr	r1, [pc, #444]	; (8002c70 <main+0x200>)
 8002ab2:	4870      	ldr	r0, [pc, #448]	; (8002c74 <main+0x204>)
 8002ab4:	f007 ff90 	bl	800a9d8 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2, (uint8_t*)ch_rcv_buf, sizeof(ch_rcv_buf));
 8002ab8:	2208      	movs	r2, #8
 8002aba:	496f      	ldr	r1, [pc, #444]	; (8002c78 <main+0x208>)
 8002abc:	486f      	ldr	r0, [pc, #444]	; (8002c7c <main+0x20c>)
 8002abe:	f007 ff8b 	bl	800a9d8 <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 8002ac2:	f000 fccd 	bl	8003460 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8002ac6:	486e      	ldr	r0, [pc, #440]	; (8002c80 <main+0x210>)
 8002ac8:	f7ff fb84 	bl	80021d4 <bmp_init>
  HMC5883L_initialize();
 8002acc:	f7fe fb5c 	bl	8001188 <HMC5883L_initialize>
  MotorBaslat();
 8002ad0:	f001 fe82 	bl	80047d8 <_Z11MotorBaslatv>
  GPSInit();
 8002ad4:	f001 fa46 	bl	8003f64 <_Z7GPSInitv>
  HAL_Delay(1000);
 8002ad8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002adc:	f003 fb3e 	bl	800615c <HAL_Delay>

  Ringbuf_init();
 8002ae0:	f7ff f87a 	bl	8001bd8 <Ringbuf_init>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 8002ae4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ae8:	f003 fb38 	bl	800615c <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8002aec:	201d      	movs	r0, #29
 8002aee:	f001 fe17 	bl	8004720 <_Z7GyroErrh>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4a63      	ldr	r2, [pc, #396]	; (8002c84 <main+0x214>)
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	201f      	movs	r0, #31
 8002afa:	f001 fe11 	bl	8004720 <_Z7GyroErrh>
 8002afe:	4603      	mov	r3, r0
 8002b00:	4a61      	ldr	r2, [pc, #388]	; (8002c88 <main+0x218>)
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	2021      	movs	r0, #33	; 0x21
 8002b06:	f001 fe0b 	bl	8004720 <_Z7GyroErrh>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	4a5f      	ldr	r2, [pc, #380]	; (8002c8c <main+0x21c>)
 8002b0e:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8002b10:	2032      	movs	r0, #50	; 0x32
 8002b12:	f001 fe33 	bl	800477c <_Z6AccErrh>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fd fc85 	bl	8000428 <__aeabi_f2d>
 8002b1e:	a352      	add	r3, pc, #328	; (adr r3, 8002c68 <main+0x1f8>)
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	f7fd fcd8 	bl	80004d8 <__aeabi_dmul>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4610      	mov	r0, r2
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f7fd ffaa 	bl	8000a88 <__aeabi_d2f>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4a56      	ldr	r2, [pc, #344]	; (8002c90 <main+0x220>)
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	2034      	movs	r0, #52	; 0x34
 8002b3c:	f001 fe1e 	bl	800477c <_Z6AccErrh>
 8002b40:	4603      	mov	r3, r0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fd fc70 	bl	8000428 <__aeabi_f2d>
 8002b48:	a347      	add	r3, pc, #284	; (adr r3, 8002c68 <main+0x1f8>)
 8002b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4e:	f7fd fcc3 	bl	80004d8 <__aeabi_dmul>
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4610      	mov	r0, r2
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f7fd ff95 	bl	8000a88 <__aeabi_d2f>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	4a4c      	ldr	r2, [pc, #304]	; (8002c94 <main+0x224>)
 8002b62:	6013      	str	r3, [r2, #0]
 8002b64:	2036      	movs	r0, #54	; 0x36
 8002b66:	f001 fe09 	bl	800477c <_Z6AccErrh>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fd fc5b 	bl	8000428 <__aeabi_f2d>
 8002b72:	a33d      	add	r3, pc, #244	; (adr r3, 8002c68 <main+0x1f8>)
 8002b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b78:	f7fd fcae 	bl	80004d8 <__aeabi_dmul>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4610      	mov	r0, r2
 8002b82:	4619      	mov	r1, r3
 8002b84:	f7fd ff80 	bl	8000a88 <__aeabi_d2f>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	4a43      	ldr	r2, [pc, #268]	; (8002c98 <main+0x228>)
 8002b8c:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 8002b8e:	2032      	movs	r0, #50	; 0x32
 8002b90:	f001 fa9e 	bl	80040d0 <_Z6AccOkuh>
 8002b94:	4603      	mov	r3, r0
 8002b96:	4618      	mov	r0, r3
 8002b98:	f7fe f880 	bl	8000c9c <__aeabi_i2f>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	4a3f      	ldr	r2, [pc, #252]	; (8002c9c <main+0x22c>)
 8002ba0:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8002ba2:	2034      	movs	r0, #52	; 0x34
 8002ba4:	f001 fa94 	bl	80040d0 <_Z6AccOkuh>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe f876 	bl	8000c9c <__aeabi_i2f>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	4a3b      	ldr	r2, [pc, #236]	; (8002ca0 <main+0x230>)
 8002bb4:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 8002bb6:	2036      	movs	r0, #54	; 0x36
 8002bb8:	f001 fa8a 	bl	80040d0 <_Z6AccOkuh>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe f86c 	bl	8000c9c <__aeabi_i2f>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	4a37      	ldr	r2, [pc, #220]	; (8002ca4 <main+0x234>)
 8002bc8:	6013      	str	r3, [r2, #0]

  ch[0] = 1500;
 8002bca:	4b37      	ldr	r3, [pc, #220]	; (8002ca8 <main+0x238>)
 8002bcc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002bd0:	601a      	str	r2, [r3, #0]
  _ch[0] = 1500;
 8002bd2:	4b36      	ldr	r3, [pc, #216]	; (8002cac <main+0x23c>)
 8002bd4:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002bd8:	601a      	str	r2, [r3, #0]


	for(int i=1; i< CH_NUM; i++) {
 8002bda:	2301      	movs	r3, #1
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2b09      	cmp	r3, #9
 8002be2:	dc0f      	bgt.n	8002c04 <main+0x194>
		ch[i] = 1000;
 8002be4:	4a30      	ldr	r2, [pc, #192]	; (8002ca8 <main+0x238>)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		_ch[i] = 1000;
 8002bf0:	4a2e      	ldr	r2, [pc, #184]	; (8002cac <main+0x23c>)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bf8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=1; i< CH_NUM; i++) {
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	607b      	str	r3, [r7, #4]
 8002c02:	e7ec      	b.n	8002bde <main+0x16e>
	}


	ch_init = true;
 8002c04:	4b2a      	ldr	r3, [pc, #168]	; (8002cb0 <main+0x240>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	701a      	strb	r2, [r3, #0]

	moving_median_create(&med_filter1, 3, 3);
 8002c0a:	2203      	movs	r2, #3
 8002c0c:	2103      	movs	r1, #3
 8002c0e:	4829      	ldr	r0, [pc, #164]	; (8002cb4 <main+0x244>)
 8002c10:	f002 fddc 	bl	80057cc <moving_median_create>
	moving_median_create(&med_filter2, 3, 3);
 8002c14:	2203      	movs	r2, #3
 8002c16:	2103      	movs	r1, #3
 8002c18:	4827      	ldr	r0, [pc, #156]	; (8002cb8 <main+0x248>)
 8002c1a:	f002 fdd7 	bl	80057cc <moving_median_create>
	moving_median_create(&med_filter3, 3, 3);
 8002c1e:	2203      	movs	r2, #3
 8002c20:	2103      	movs	r1, #3
 8002c22:	4826      	ldr	r0, [pc, #152]	; (8002cbc <main+0x24c>)
 8002c24:	f002 fdd2 	bl	80057cc <moving_median_create>
	moving_median_create(&med_filter4, 3, 3);
 8002c28:	2203      	movs	r2, #3
 8002c2a:	2103      	movs	r1, #3
 8002c2c:	4824      	ldr	r0, [pc, #144]	; (8002cc0 <main+0x250>)
 8002c2e:	f002 fdcd 	bl	80057cc <moving_median_create>
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 8002c32:	4824      	ldr	r0, [pc, #144]	; (8002cc4 <main+0x254>)
 8002c34:	f006 fa70 	bl	8009118 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8002c38:	4823      	ldr	r0, [pc, #140]	; (8002cc8 <main+0x258>)
 8002c3a:	f006 fa23 	bl	8009084 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002c3e:	2100      	movs	r1, #0
 8002c40:	4822      	ldr	r0, [pc, #136]	; (8002ccc <main+0x25c>)
 8002c42:	f006 fb0b 	bl	800925c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002c46:	2104      	movs	r1, #4
 8002c48:	4820      	ldr	r0, [pc, #128]	; (8002ccc <main+0x25c>)
 8002c4a:	f007 fc37 	bl	800a4bc <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002c4e:	2108      	movs	r1, #8
 8002c50:	481e      	ldr	r0, [pc, #120]	; (8002ccc <main+0x25c>)
 8002c52:	f007 fc33 	bl	800a4bc <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002c56:	210c      	movs	r1, #12
 8002c58:	481c      	ldr	r0, [pc, #112]	; (8002ccc <main+0x25c>)
 8002c5a:	f006 faff 	bl	800925c <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8002c5e:	2108      	movs	r1, #8
 8002c60:	4819      	ldr	r0, [pc, #100]	; (8002cc8 <main+0x258>)
 8002c62:	f006 fbf5 	bl	8009450 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002c66:	e7fe      	b.n	8002c66 <main+0x1f6>
 8002c68:	8e8a71de 	.word	0x8e8a71de
 8002c6c:	3f7ff2e4 	.word	0x3f7ff2e4
 8002c70:	200018e0 	.word	0x200018e0
 8002c74:	20000a2c 	.word	0x20000a2c
 8002c78:	2000191c 	.word	0x2000191c
 8002c7c:	20000a6c 	.word	0x20000a6c
 8002c80:	20001888 	.word	0x20001888
 8002c84:	20000ba4 	.word	0x20000ba4
 8002c88:	20000ba8 	.word	0x20000ba8
 8002c8c:	20000bac 	.word	0x20000bac
 8002c90:	20000bb0 	.word	0x20000bb0
 8002c94:	20000bb4 	.word	0x20000bb4
 8002c98:	20000bb8 	.word	0x20000bb8
 8002c9c:	20000b80 	.word	0x20000b80
 8002ca0:	20000b84 	.word	0x20000b84
 8002ca4:	20000b88 	.word	0x20000b88
 8002ca8:	200017d0 	.word	0x200017d0
 8002cac:	20001828 	.word	0x20001828
 8002cb0:	20001918 	.word	0x20001918
 8002cb4:	20001978 	.word	0x20001978
 8002cb8:	2000198c 	.word	0x2000198c
 8002cbc:	200019a0 	.word	0x200019a0
 8002cc0:	200019b4 	.word	0x200019b4
 8002cc4:	20000954 	.word	0x20000954
 8002cc8:	2000099c 	.word	0x2000099c
 8002ccc:	2000090c 	.word	0x2000090c

08002cd0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b090      	sub	sp, #64	; 0x40
 8002cd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cd6:	f107 0318 	add.w	r3, r7, #24
 8002cda:	2228      	movs	r2, #40	; 0x28
 8002cdc:	2100      	movs	r1, #0
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f010 f986 	bl	8012ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ce4:	1d3b      	adds	r3, r7, #4
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	605a      	str	r2, [r3, #4]
 8002cec:	609a      	str	r2, [r3, #8]
 8002cee:	60da      	str	r2, [r3, #12]
 8002cf0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002cf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cfa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d00:	2301      	movs	r3, #1
 8002d02:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d04:	2302      	movs	r3, #2
 8002d06:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d0c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002d0e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002d12:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d14:	f107 0318 	add.w	r3, r7, #24
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f005 fd49 	bl	80087b0 <HAL_RCC_OscConfig>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	bf14      	ite	ne
 8002d24:	2301      	movne	r3, #1
 8002d26:	2300      	moveq	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8002d2e:	f002 fd0d 	bl	800574c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d32:	230f      	movs	r3, #15
 8002d34:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d36:	2302      	movs	r3, #2
 8002d38:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d44:	2300      	movs	r3, #0
 8002d46:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d48:	1d3b      	adds	r3, r7, #4
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f005 ffaf 	bl	8008cb0 <HAL_RCC_ClockConfig>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf14      	ite	ne
 8002d58:	2301      	movne	r3, #1
 8002d5a:	2300      	moveq	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8002d62:	f002 fcf3 	bl	800574c <Error_Handler>
  }
}
 8002d66:	bf00      	nop
 8002d68:	3740      	adds	r7, #64	; 0x40
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d74:	4b15      	ldr	r3, [pc, #84]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d76:	4a16      	ldr	r2, [pc, #88]	; (8002dd0 <_ZL12MX_I2C1_Initv+0x60>)
 8002d78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002d7a:	4b14      	ldr	r3, [pc, #80]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d7c:	4a15      	ldr	r2, [pc, #84]	; (8002dd4 <_ZL12MX_I2C1_Initv+0x64>)
 8002d7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d80:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d86:	4b11      	ldr	r3, [pc, #68]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d8c:	4b0f      	ldr	r3, [pc, #60]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d8e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d92:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d94:	4b0d      	ldr	r3, [pc, #52]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d9a:	4b0c      	ldr	r3, [pc, #48]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002da0:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002dac:	4807      	ldr	r0, [pc, #28]	; (8002dcc <_ZL12MX_I2C1_Initv+0x5c>)
 8002dae:	f004 f851 	bl	8006e54 <HAL_I2C_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf14      	ite	ne
 8002db8:	2301      	movne	r3, #1
 8002dba:	2300      	moveq	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8002dc2:	f002 fcc3 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002dc6:	bf00      	nop
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	200008b8 	.word	0x200008b8
 8002dd0:	40005400 	.word	0x40005400
 8002dd4:	00061a80 	.word	0x00061a80

08002dd8 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b092      	sub	sp, #72	; 0x48
 8002ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dde:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002de2:	2200      	movs	r2, #0
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002de8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	611a      	str	r2, [r3, #16]
 8002df8:	615a      	str	r2, [r3, #20]
 8002dfa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	2220      	movs	r2, #32
 8002e00:	2100      	movs	r1, #0
 8002e02:	4618      	mov	r0, r3
 8002e04:	f010 f8f4 	bl	8012ff0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002e08:	4b56      	ldr	r3, [pc, #344]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e0a:	4a57      	ldr	r2, [pc, #348]	; (8002f68 <_ZL12MX_TIM1_Initv+0x190>)
 8002e0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002e0e:	4b55      	ldr	r3, [pc, #340]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e10:	2247      	movs	r2, #71	; 0x47
 8002e12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e14:	4b53      	ldr	r3, [pc, #332]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8002e1a:	4b52      	ldr	r3, [pc, #328]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e1c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002e20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e22:	4b50      	ldr	r3, [pc, #320]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002e28:	4b4e      	ldr	r3, [pc, #312]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e2e:	4b4d      	ldr	r3, [pc, #308]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002e34:	484b      	ldr	r0, [pc, #300]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e36:	f006 f9c1 	bl	80091bc <HAL_TIM_PWM_Init>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8002e4a:	f002 fc7f 	bl	800574c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e52:	2300      	movs	r3, #0
 8002e54:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002e56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4841      	ldr	r0, [pc, #260]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e5e:	f007 fbcb 	bl	800a5f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	bf14      	ite	ne
 8002e68:	2301      	movne	r3, #1
 8002e6a:	2300      	moveq	r3, #0
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8002e72:	f002 fc6b 	bl	800574c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e76:	2360      	movs	r3, #96	; 0x60
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002e82:	2300      	movs	r3, #0
 8002e84:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e86:	2300      	movs	r3, #0
 8002e88:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e96:	2200      	movs	r2, #0
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4832      	ldr	r0, [pc, #200]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002e9c:	f006 fd7a 	bl	8009994 <HAL_TIM_PWM_ConfigChannel>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	bf14      	ite	ne
 8002ea6:	2301      	movne	r3, #1
 8002ea8:	2300      	moveq	r3, #0
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8002eb0:	f002 fc4c 	bl	800574c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002eb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eb8:	2204      	movs	r2, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4829      	ldr	r0, [pc, #164]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002ebe:	f006 fd69 	bl	8009994 <HAL_TIM_PWM_ConfigChannel>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	bf14      	ite	ne
 8002ec8:	2301      	movne	r3, #1
 8002eca:	2300      	moveq	r3, #0
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8002ed2:	f002 fc3b 	bl	800574c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ed6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eda:	2208      	movs	r2, #8
 8002edc:	4619      	mov	r1, r3
 8002ede:	4821      	ldr	r0, [pc, #132]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002ee0:	f006 fd58 	bl	8009994 <HAL_TIM_PWM_ConfigChannel>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	bf14      	ite	ne
 8002eea:	2301      	movne	r3, #1
 8002eec:	2300      	moveq	r3, #0
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8002ef4:	f002 fc2a 	bl	800574c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002efc:	220c      	movs	r2, #12
 8002efe:	4619      	mov	r1, r3
 8002f00:	4818      	ldr	r0, [pc, #96]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002f02:	f006 fd47 	bl	8009994 <HAL_TIM_PWM_ConfigChannel>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf14      	ite	ne
 8002f0c:	2301      	movne	r3, #1
 8002f0e:	2300      	moveq	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8002f16:	f002 fc19 	bl	800574c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f32:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002f34:	2300      	movs	r3, #0
 8002f36:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002f38:	1d3b      	adds	r3, r7, #4
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4809      	ldr	r0, [pc, #36]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002f3e:	f007 fbb9 	bl	800a6b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	bf14      	ite	ne
 8002f48:	2301      	movne	r3, #1
 8002f4a:	2300      	moveq	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8002f52:	f002 fbfb 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002f56:	4803      	ldr	r0, [pc, #12]	; (8002f64 <_ZL12MX_TIM1_Initv+0x18c>)
 8002f58:	f002 fd72 	bl	8005a40 <HAL_TIM_MspPostInit>

}
 8002f5c:	bf00      	nop
 8002f5e:	3748      	adds	r7, #72	; 0x48
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	2000090c 	.word	0x2000090c
 8002f68:	40012c00 	.word	0x40012c00

08002f6c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f72:	f107 0308 	add.w	r3, r7, #8
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
 8002f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f80:	463b      	mov	r3, r7
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f88:	4b25      	ldr	r3, [pc, #148]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002f90:	4b23      	ldr	r3, [pc, #140]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f92:	2247      	movs	r2, #71	; 0x47
 8002f94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f96:	4b22      	ldr	r3, [pc, #136]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8002f9c:	4b20      	ldr	r3, [pc, #128]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa4:	4b1e      	ldr	r3, [pc, #120]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002faa:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fb0:	481b      	ldr	r0, [pc, #108]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002fb2:	f006 f817 	bl	8008fe4 <HAL_TIM_Base_Init>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf14      	ite	ne
 8002fbc:	2301      	movne	r3, #1
 8002fbe:	2300      	moveq	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002fc6:	f002 fbc1 	bl	800574c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fd0:	f107 0308 	add.w	r3, r7, #8
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4812      	ldr	r0, [pc, #72]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002fd8:	f006 fd9a 	bl	8009b10 <HAL_TIM_ConfigClockSource>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	bf14      	ite	ne
 8002fe2:	2301      	movne	r3, #1
 8002fe4:	2300      	moveq	r3, #0
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d001      	beq.n	8002ff0 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002fec:	f002 fbae 	bl	800574c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ff8:	463b      	mov	r3, r7
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4808      	ldr	r0, [pc, #32]	; (8003020 <_ZL12MX_TIM2_Initv+0xb4>)
 8002ffe:	f007 fafb 	bl	800a5f8 <HAL_TIMEx_MasterConfigSynchronization>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	bf14      	ite	ne
 8003008:	2301      	movne	r3, #1
 800300a:	2300      	moveq	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8003012:	f002 fb9b 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003016:	bf00      	nop
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000954 	.word	0x20000954

08003024 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800302a:	f107 0318 	add.w	r3, r7, #24
 800302e:	2200      	movs	r2, #0
 8003030:	601a      	str	r2, [r3, #0]
 8003032:	605a      	str	r2, [r3, #4]
 8003034:	609a      	str	r2, [r3, #8]
 8003036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003038:	f107 0310 	add.w	r3, r7, #16
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003042:	463b      	mov	r3, r7
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	605a      	str	r2, [r3, #4]
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800304e:	4b38      	ldr	r3, [pc, #224]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 8003050:	4a38      	ldr	r2, [pc, #224]	; (8003134 <_ZL12MX_TIM3_Initv+0x110>)
 8003052:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8003054:	4b36      	ldr	r3, [pc, #216]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 8003056:	2247      	movs	r2, #71	; 0x47
 8003058:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800305a:	4b35      	ldr	r3, [pc, #212]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 800305c:	2200      	movs	r2, #0
 800305e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003060:	4b33      	ldr	r3, [pc, #204]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 8003062:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003066:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003068:	4b31      	ldr	r3, [pc, #196]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 800306a:	2200      	movs	r2, #0
 800306c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800306e:	4b30      	ldr	r3, [pc, #192]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 8003070:	2200      	movs	r2, #0
 8003072:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003074:	482e      	ldr	r0, [pc, #184]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 8003076:	f005 ffb5 	bl	8008fe4 <HAL_TIM_Base_Init>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	bf14      	ite	ne
 8003080:	2301      	movne	r3, #1
 8003082:	2300      	moveq	r3, #0
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 800308a:	f002 fb5f 	bl	800574c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800308e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003092:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003094:	f107 0318 	add.w	r3, r7, #24
 8003098:	4619      	mov	r1, r3
 800309a:	4825      	ldr	r0, [pc, #148]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 800309c:	f006 fd38 	bl	8009b10 <HAL_TIM_ConfigClockSource>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 80030b0:	f002 fb4c 	bl	800574c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80030b4:	481e      	ldr	r0, [pc, #120]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 80030b6:	f006 f973 	bl	80093a0 <HAL_TIM_IC_Init>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf14      	ite	ne
 80030c0:	2301      	movne	r3, #1
 80030c2:	2300      	moveq	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d001      	beq.n	80030ce <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 80030ca:	f002 fb3f 	bl	800574c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030ce:	2300      	movs	r3, #0
 80030d0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030d6:	f107 0310 	add.w	r3, r7, #16
 80030da:	4619      	mov	r1, r3
 80030dc:	4814      	ldr	r0, [pc, #80]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 80030de:	f007 fa8b 	bl	800a5f8 <HAL_TIMEx_MasterConfigSynchronization>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 80030f2:	f002 fb2b 	bl	800574c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80030f6:	2300      	movs	r3, #0
 80030f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80030fa:	2301      	movs	r3, #1
 80030fc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80030fe:	2300      	movs	r3, #0
 8003100:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003106:	463b      	mov	r3, r7
 8003108:	2208      	movs	r2, #8
 800310a:	4619      	mov	r1, r3
 800310c:	4808      	ldr	r0, [pc, #32]	; (8003130 <_ZL12MX_TIM3_Initv+0x10c>)
 800310e:	f006 fbad 	bl	800986c <HAL_TIM_IC_ConfigChannel>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	bf14      	ite	ne
 8003118:	2301      	movne	r3, #1
 800311a:	2300      	moveq	r3, #0
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 8003122:	f002 fb13 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003126:	bf00      	nop
 8003128:	3728      	adds	r7, #40	; 0x28
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	2000099c 	.word	0x2000099c
 8003134:	40000400 	.word	0x40000400

08003138 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800313e:	f107 0308 	add.w	r3, r7, #8
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	605a      	str	r2, [r3, #4]
 8003148:	609a      	str	r2, [r3, #8]
 800314a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800314c:	463b      	mov	r3, r7
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 8003156:	4a26      	ldr	r2, [pc, #152]	; (80031f0 <_ZL12MX_TIM4_Initv+0xb8>)
 8003158:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 800315a:	4b24      	ldr	r3, [pc, #144]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 800315c:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8003160:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003162:	4b22      	ldr	r3, [pc, #136]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 8003164:	2200      	movs	r2, #0
 8003166:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8003168:	4b20      	ldr	r3, [pc, #128]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 800316a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800316e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003170:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 8003172:	2200      	movs	r2, #0
 8003174:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003176:	4b1d      	ldr	r3, [pc, #116]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800317c:	481b      	ldr	r0, [pc, #108]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 800317e:	f005 ff31 	bl	8008fe4 <HAL_TIM_Base_Init>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf14      	ite	ne
 8003188:	2301      	movne	r3, #1
 800318a:	2300      	moveq	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 8003192:	f002 fadb 	bl	800574c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800319a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800319c:	f107 0308 	add.w	r3, r7, #8
 80031a0:	4619      	mov	r1, r3
 80031a2:	4812      	ldr	r0, [pc, #72]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 80031a4:	f006 fcb4 	bl	8009b10 <HAL_TIM_ConfigClockSource>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	bf14      	ite	ne
 80031ae:	2301      	movne	r3, #1
 80031b0:	2300      	moveq	r3, #0
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 80031b8:	f002 fac8 	bl	800574c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031bc:	2300      	movs	r3, #0
 80031be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80031c4:	463b      	mov	r3, r7
 80031c6:	4619      	mov	r1, r3
 80031c8:	4808      	ldr	r0, [pc, #32]	; (80031ec <_ZL12MX_TIM4_Initv+0xb4>)
 80031ca:	f007 fa15 	bl	800a5f8 <HAL_TIMEx_MasterConfigSynchronization>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bf14      	ite	ne
 80031d4:	2301      	movne	r3, #1
 80031d6:	2300      	moveq	r3, #0
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d001      	beq.n	80031e2 <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 80031de:	f002 fab5 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80031e2:	bf00      	nop
 80031e4:	3718      	adds	r7, #24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	200009e4 	.word	0x200009e4
 80031f0:	40000800 	.word	0x40000800

080031f4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 80031fa:	4a14      	ldr	r2, [pc, #80]	; (800324c <_ZL19MX_USART1_UART_Initv+0x58>)
 80031fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80031fe:	4b12      	ldr	r3, [pc, #72]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003200:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003204:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003206:	4b10      	ldr	r3, [pc, #64]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003208:	2200      	movs	r2, #0
 800320a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800320c:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 800320e:	2200      	movs	r2, #0
 8003210:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003212:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003214:	2200      	movs	r2, #0
 8003216:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003218:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 800321a:	220c      	movs	r2, #12
 800321c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800321e:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003220:	2200      	movs	r2, #0
 8003222:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003224:	4b08      	ldr	r3, [pc, #32]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 8003226:	2200      	movs	r2, #0
 8003228:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800322a:	4807      	ldr	r0, [pc, #28]	; (8003248 <_ZL19MX_USART1_UART_Initv+0x54>)
 800322c:	f007 fac9 	bl	800a7c2 <HAL_UART_Init>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	bf14      	ite	ne
 8003236:	2301      	movne	r3, #1
 8003238:	2300      	moveq	r3, #0
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8003240:	f002 fa84 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000a2c 	.word	0x20000a2c
 800324c:	40013800 	.word	0x40013800

08003250 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003254:	4b13      	ldr	r3, [pc, #76]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003256:	4a14      	ldr	r2, [pc, #80]	; (80032a8 <_ZL19MX_USART2_UART_Initv+0x58>)
 8003258:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800325a:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800325c:	4a13      	ldr	r2, [pc, #76]	; (80032ac <_ZL19MX_USART2_UART_Initv+0x5c>)
 800325e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003260:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003266:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003268:	2200      	movs	r2, #0
 800326a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800326c:	4b0d      	ldr	r3, [pc, #52]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800326e:	2200      	movs	r2, #0
 8003270:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003272:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003274:	220c      	movs	r2, #12
 8003276:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003278:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 800327a:	2200      	movs	r2, #0
 800327c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800327e:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003280:	2200      	movs	r2, #0
 8003282:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003284:	4807      	ldr	r0, [pc, #28]	; (80032a4 <_ZL19MX_USART2_UART_Initv+0x54>)
 8003286:	f007 fa9c 	bl	800a7c2 <HAL_UART_Init>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	bf14      	ite	ne
 8003290:	2301      	movne	r3, #1
 8003292:	2300      	moveq	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 800329a:	f002 fa57 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20000a6c 	.word	0x20000a6c
 80032a8:	40004400 	.word	0x40004400
 80032ac:	000f4240 	.word	0x000f4240

080032b0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80032b4:	4b13      	ldr	r3, [pc, #76]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032b6:	4a14      	ldr	r2, [pc, #80]	; (8003308 <_ZL19MX_USART3_UART_Initv+0x58>)
 80032b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80032ba:	4b12      	ldr	r3, [pc, #72]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032bc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80032c0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032c2:	4b10      	ldr	r3, [pc, #64]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032c8:	4b0e      	ldr	r3, [pc, #56]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ce:	4b0d      	ldr	r3, [pc, #52]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032d4:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032d6:	220c      	movs	r2, #12
 80032d8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032dc:	2200      	movs	r2, #0
 80032de:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032e0:	4b08      	ldr	r3, [pc, #32]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032e6:	4807      	ldr	r0, [pc, #28]	; (8003304 <_ZL19MX_USART3_UART_Initv+0x54>)
 80032e8:	f007 fa6b 	bl	800a7c2 <HAL_UART_Init>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bf14      	ite	ne
 80032f2:	2301      	movne	r3, #1
 80032f4:	2300      	moveq	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80032fc:	f002 fa26 	bl	800574c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003300:	bf00      	nop
 8003302:	bd80      	pop	{r7, pc}
 8003304:	20000aac 	.word	0x20000aac
 8003308:	40004800 	.word	0x40004800

0800330c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003312:	4b10      	ldr	r3, [pc, #64]	; (8003354 <_ZL11MX_DMA_Initv+0x48>)
 8003314:	695b      	ldr	r3, [r3, #20]
 8003316:	4a0f      	ldr	r2, [pc, #60]	; (8003354 <_ZL11MX_DMA_Initv+0x48>)
 8003318:	f043 0301 	orr.w	r3, r3, #1
 800331c:	6153      	str	r3, [r2, #20]
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <_ZL11MX_DMA_Initv+0x48>)
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	607b      	str	r3, [r7, #4]
 8003328:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800332a:	2200      	movs	r2, #0
 800332c:	2100      	movs	r1, #0
 800332e:	200f      	movs	r0, #15
 8003330:	f003 f833 	bl	800639a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8003334:	200f      	movs	r0, #15
 8003336:	f003 f84c 	bl	80063d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800333a:	2200      	movs	r2, #0
 800333c:	2100      	movs	r1, #0
 800333e:	2010      	movs	r0, #16
 8003340:	f003 f82b 	bl	800639a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003344:	2010      	movs	r0, #16
 8003346:	f003 f844 	bl	80063d2 <HAL_NVIC_EnableIRQ>

}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000

08003358 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b088      	sub	sp, #32
 800335c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800335e:	f107 0310 	add.w	r3, r7, #16
 8003362:	2200      	movs	r2, #0
 8003364:	601a      	str	r2, [r3, #0]
 8003366:	605a      	str	r2, [r3, #4]
 8003368:	609a      	str	r2, [r3, #8]
 800336a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800336c:	4b38      	ldr	r3, [pc, #224]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	4a37      	ldr	r2, [pc, #220]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 8003372:	f043 0310 	orr.w	r3, r3, #16
 8003376:	6193      	str	r3, [r2, #24]
 8003378:	4b35      	ldr	r3, [pc, #212]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	60fb      	str	r3, [r7, #12]
 8003382:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003384:	4b32      	ldr	r3, [pc, #200]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	4a31      	ldr	r2, [pc, #196]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 800338a:	f043 0320 	orr.w	r3, r3, #32
 800338e:	6193      	str	r3, [r2, #24]
 8003390:	4b2f      	ldr	r3, [pc, #188]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 8003392:	699b      	ldr	r3, [r3, #24]
 8003394:	f003 0320 	and.w	r3, r3, #32
 8003398:	60bb      	str	r3, [r7, #8]
 800339a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800339c:	4b2c      	ldr	r3, [pc, #176]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	4a2b      	ldr	r2, [pc, #172]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 80033a2:	f043 0304 	orr.w	r3, r3, #4
 80033a6:	6193      	str	r3, [r2, #24]
 80033a8:	4b29      	ldr	r3, [pc, #164]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	f003 0304 	and.w	r3, r3, #4
 80033b0:	607b      	str	r3, [r7, #4]
 80033b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b4:	4b26      	ldr	r3, [pc, #152]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	4a25      	ldr	r2, [pc, #148]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 80033ba:	f043 0308 	orr.w	r3, r3, #8
 80033be:	6193      	str	r3, [r2, #24]
 80033c0:	4b23      	ldr	r3, [pc, #140]	; (8003450 <_ZL12MX_GPIO_Initv+0xf8>)
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	f003 0308 	and.w	r3, r3, #8
 80033c8:	603b      	str	r3, [r7, #0]
 80033ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80033cc:	2200      	movs	r2, #0
 80033ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033d2:	4820      	ldr	r0, [pc, #128]	; (8003454 <_ZL12MX_GPIO_Initv+0xfc>)
 80033d4:	f003 fd26 	bl	8006e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 80033d8:	2200      	movs	r2, #0
 80033da:	f248 0130 	movw	r1, #32816	; 0x8030
 80033de:	481e      	ldr	r0, [pc, #120]	; (8003458 <_ZL12MX_GPIO_Initv+0x100>)
 80033e0:	f003 fd20 	bl	8006e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80033e4:	2200      	movs	r2, #0
 80033e6:	2102      	movs	r1, #2
 80033e8:	481c      	ldr	r0, [pc, #112]	; (800345c <_ZL12MX_GPIO_Initv+0x104>)
 80033ea:	f003 fd1b 	bl	8006e24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80033ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033f4:	2301      	movs	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f8:	2300      	movs	r3, #0
 80033fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033fc:	2302      	movs	r3, #2
 80033fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003400:	f107 0310 	add.w	r3, r7, #16
 8003404:	4619      	mov	r1, r3
 8003406:	4813      	ldr	r0, [pc, #76]	; (8003454 <_ZL12MX_GPIO_Initv+0xfc>)
 8003408:	f003 facc 	bl	80069a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 800340c:	f248 0330 	movw	r3, #32816	; 0x8030
 8003410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003412:	2301      	movs	r3, #1
 8003414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003416:	2300      	movs	r3, #0
 8003418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800341a:	2302      	movs	r3, #2
 800341c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800341e:	f107 0310 	add.w	r3, r7, #16
 8003422:	4619      	mov	r1, r3
 8003424:	480c      	ldr	r0, [pc, #48]	; (8003458 <_ZL12MX_GPIO_Initv+0x100>)
 8003426:	f003 fabd 	bl	80069a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800342a:	2302      	movs	r3, #2
 800342c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800342e:	2301      	movs	r3, #1
 8003430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003432:	2300      	movs	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003436:	2302      	movs	r3, #2
 8003438:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800343a:	f107 0310 	add.w	r3, r7, #16
 800343e:	4619      	mov	r1, r3
 8003440:	4806      	ldr	r0, [pc, #24]	; (800345c <_ZL12MX_GPIO_Initv+0x104>)
 8003442:	f003 faaf 	bl	80069a4 <HAL_GPIO_Init>

}
 8003446:	bf00      	nop
 8003448:	3720      	adds	r7, #32
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40021000 	.word	0x40021000
 8003454:	40011000 	.word	0x40011000
 8003458:	40010800 	.word	0x40010800
 800345c:	40010c00 	.word	0x40010c00

08003460 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 8003466:	2300      	movs	r3, #0
 8003468:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 800346a:	2305      	movs	r3, #5
 800346c:	9302      	str	r3, [sp, #8]
 800346e:	2301      	movs	r3, #1
 8003470:	9301      	str	r3, [sp, #4]
 8003472:	1dfb      	adds	r3, r7, #7
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	2301      	movs	r3, #1
 8003478:	223e      	movs	r2, #62	; 0x3e
 800347a:	21d0      	movs	r1, #208	; 0xd0
 800347c:	4826      	ldr	r0, [pc, #152]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 800347e:	f004 f98b 	bl	8007798 <HAL_I2C_Mem_Write>
	config = 0x18;
 8003482:	2318      	movs	r3, #24
 8003484:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 8003486:	2305      	movs	r3, #5
 8003488:	9302      	str	r3, [sp, #8]
 800348a:	2301      	movs	r3, #1
 800348c:	9301      	str	r3, [sp, #4]
 800348e:	1dfb      	adds	r3, r7, #7
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	2301      	movs	r3, #1
 8003494:	2216      	movs	r2, #22
 8003496:	21d0      	movs	r1, #208	; 0xd0
 8003498:	481f      	ldr	r0, [pc, #124]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 800349a:	f004 f97d 	bl	8007798 <HAL_I2C_Mem_Write>
	config = 0x00;
 800349e:	2300      	movs	r3, #0
 80034a0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80034a2:	2305      	movs	r3, #5
 80034a4:	9302      	str	r3, [sp, #8]
 80034a6:	2301      	movs	r3, #1
 80034a8:	9301      	str	r3, [sp, #4]
 80034aa:	1dfb      	adds	r3, r7, #7
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	2301      	movs	r3, #1
 80034b0:	222d      	movs	r2, #45	; 0x2d
 80034b2:	21a6      	movs	r1, #166	; 0xa6
 80034b4:	4818      	ldr	r0, [pc, #96]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 80034b6:	f004 f96f 	bl	8007798 <HAL_I2C_Mem_Write>
	config = 0x08;
 80034ba:	2308      	movs	r3, #8
 80034bc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80034be:	2305      	movs	r3, #5
 80034c0:	9302      	str	r3, [sp, #8]
 80034c2:	2301      	movs	r3, #1
 80034c4:	9301      	str	r3, [sp, #4]
 80034c6:	1dfb      	adds	r3, r7, #7
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	2301      	movs	r3, #1
 80034cc:	222d      	movs	r2, #45	; 0x2d
 80034ce:	21a6      	movs	r1, #166	; 0xa6
 80034d0:	4811      	ldr	r0, [pc, #68]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 80034d2:	f004 f961 	bl	8007798 <HAL_I2C_Mem_Write>
	config = 0x0D;
 80034d6:	230d      	movs	r3, #13
 80034d8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80034da:	2305      	movs	r3, #5
 80034dc:	9302      	str	r3, [sp, #8]
 80034de:	2301      	movs	r3, #1
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	1dfb      	adds	r3, r7, #7
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	2301      	movs	r3, #1
 80034e8:	222c      	movs	r2, #44	; 0x2c
 80034ea:	21a6      	movs	r1, #166	; 0xa6
 80034ec:	480a      	ldr	r0, [pc, #40]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 80034ee:	f004 f953 	bl	8007798 <HAL_I2C_Mem_Write>
	config = 0x01;
 80034f2:	2301      	movs	r3, #1
 80034f4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80034f6:	2305      	movs	r3, #5
 80034f8:	9302      	str	r3, [sp, #8]
 80034fa:	2301      	movs	r3, #1
 80034fc:	9301      	str	r3, [sp, #4]
 80034fe:	1dfb      	adds	r3, r7, #7
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	2301      	movs	r3, #1
 8003504:	2231      	movs	r2, #49	; 0x31
 8003506:	21a6      	movs	r1, #166	; 0xa6
 8003508:	4803      	ldr	r0, [pc, #12]	; (8003518 <_Z14MPU6050_Baslatv+0xb8>)
 800350a:	f004 f945 	bl	8007798 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	200008b8 	.word	0x200008b8
 800351c:	00000000 	.word	0x00000000

08003520 <_Z8MagCalibsss>:
	}
}

#endif

void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 8003520:	b5b0      	push	{r4, r5, r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	80fb      	strh	r3, [r7, #6]
 800352a:	460b      	mov	r3, r1
 800352c:	80bb      	strh	r3, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	807b      	strh	r3, [r7, #2]
	/*
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
	*/
	MAG_X_CALIB = 0.9655*MAG_X + 0.01389*MAG_Y - 0.01816*MAG_Z + 16.0;
 8003532:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003536:	4618      	mov	r0, r3
 8003538:	f7fc ff64 	bl	8000404 <__aeabi_i2d>
 800353c:	a366      	add	r3, pc, #408	; (adr r3, 80036d8 <_Z8MagCalibsss+0x1b8>)
 800353e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003542:	f7fc ffc9 	bl	80004d8 <__aeabi_dmul>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4614      	mov	r4, r2
 800354c:	461d      	mov	r5, r3
 800354e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003552:	4618      	mov	r0, r3
 8003554:	f7fc ff56 	bl	8000404 <__aeabi_i2d>
 8003558:	a361      	add	r3, pc, #388	; (adr r3, 80036e0 <_Z8MagCalibsss+0x1c0>)
 800355a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355e:	f7fc ffbb 	bl	80004d8 <__aeabi_dmul>
 8003562:	4602      	mov	r2, r0
 8003564:	460b      	mov	r3, r1
 8003566:	4620      	mov	r0, r4
 8003568:	4629      	mov	r1, r5
 800356a:	f7fc fdff 	bl	800016c <__adddf3>
 800356e:	4602      	mov	r2, r0
 8003570:	460b      	mov	r3, r1
 8003572:	4614      	mov	r4, r2
 8003574:	461d      	mov	r5, r3
 8003576:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800357a:	4618      	mov	r0, r3
 800357c:	f7fc ff42 	bl	8000404 <__aeabi_i2d>
 8003580:	a359      	add	r3, pc, #356	; (adr r3, 80036e8 <_Z8MagCalibsss+0x1c8>)
 8003582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003586:	f7fc ffa7 	bl	80004d8 <__aeabi_dmul>
 800358a:	4602      	mov	r2, r0
 800358c:	460b      	mov	r3, r1
 800358e:	4620      	mov	r0, r4
 8003590:	4629      	mov	r1, r5
 8003592:	f7fc fde9 	bl	8000168 <__aeabi_dsub>
 8003596:	4602      	mov	r2, r0
 8003598:	460b      	mov	r3, r1
 800359a:	4610      	mov	r0, r2
 800359c:	4619      	mov	r1, r3
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	4b5d      	ldr	r3, [pc, #372]	; (8003718 <_Z8MagCalibsss+0x1f8>)
 80035a4:	f7fc fde2 	bl	800016c <__adddf3>
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4610      	mov	r0, r2
 80035ae:	4619      	mov	r1, r3
 80035b0:	f7fd fa42 	bl	8000a38 <__aeabi_d2iz>
 80035b4:	4603      	mov	r3, r0
 80035b6:	b21a      	sxth	r2, r3
 80035b8:	4b58      	ldr	r3, [pc, #352]	; (800371c <_Z8MagCalibsss+0x1fc>)
 80035ba:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.01389*MAG_X + 0.9476*MAG_Y + 0.006714*MAG_Z + 103.3;
 80035bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7fc ff1f 	bl	8000404 <__aeabi_i2d>
 80035c6:	a346      	add	r3, pc, #280	; (adr r3, 80036e0 <_Z8MagCalibsss+0x1c0>)
 80035c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035cc:	f7fc ff84 	bl	80004d8 <__aeabi_dmul>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4614      	mov	r4, r2
 80035d6:	461d      	mov	r5, r3
 80035d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fc ff11 	bl	8000404 <__aeabi_i2d>
 80035e2:	a343      	add	r3, pc, #268	; (adr r3, 80036f0 <_Z8MagCalibsss+0x1d0>)
 80035e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e8:	f7fc ff76 	bl	80004d8 <__aeabi_dmul>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4620      	mov	r0, r4
 80035f2:	4629      	mov	r1, r5
 80035f4:	f7fc fdba 	bl	800016c <__adddf3>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4614      	mov	r4, r2
 80035fe:	461d      	mov	r5, r3
 8003600:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc fefd 	bl	8000404 <__aeabi_i2d>
 800360a:	a33b      	add	r3, pc, #236	; (adr r3, 80036f8 <_Z8MagCalibsss+0x1d8>)
 800360c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003610:	f7fc ff62 	bl	80004d8 <__aeabi_dmul>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	4620      	mov	r0, r4
 800361a:	4629      	mov	r1, r5
 800361c:	f7fc fda6 	bl	800016c <__adddf3>
 8003620:	4602      	mov	r2, r0
 8003622:	460b      	mov	r3, r1
 8003624:	4610      	mov	r0, r2
 8003626:	4619      	mov	r1, r3
 8003628:	a335      	add	r3, pc, #212	; (adr r3, 8003700 <_Z8MagCalibsss+0x1e0>)
 800362a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800362e:	f7fc fd9d 	bl	800016c <__adddf3>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	4610      	mov	r0, r2
 8003638:	4619      	mov	r1, r3
 800363a:	f7fd f9fd 	bl	8000a38 <__aeabi_d2iz>
 800363e:	4603      	mov	r3, r0
 8003640:	b21a      	sxth	r2, r3
 8003642:	4b37      	ldr	r3, [pc, #220]	; (8003720 <_Z8MagCalibsss+0x200>)
 8003644:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.006714*MAG_Y - 0.01816*MAG_X + 1.094*MAG_Z - 8.554;
 8003646:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800364a:	4618      	mov	r0, r3
 800364c:	f7fc feda 	bl	8000404 <__aeabi_i2d>
 8003650:	a329      	add	r3, pc, #164	; (adr r3, 80036f8 <_Z8MagCalibsss+0x1d8>)
 8003652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003656:	f7fc ff3f 	bl	80004d8 <__aeabi_dmul>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	4614      	mov	r4, r2
 8003660:	461d      	mov	r5, r3
 8003662:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003666:	4618      	mov	r0, r3
 8003668:	f7fc fecc 	bl	8000404 <__aeabi_i2d>
 800366c:	a31e      	add	r3, pc, #120	; (adr r3, 80036e8 <_Z8MagCalibsss+0x1c8>)
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	f7fc ff31 	bl	80004d8 <__aeabi_dmul>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	4620      	mov	r0, r4
 800367c:	4629      	mov	r1, r5
 800367e:	f7fc fd73 	bl	8000168 <__aeabi_dsub>
 8003682:	4602      	mov	r2, r0
 8003684:	460b      	mov	r3, r1
 8003686:	4614      	mov	r4, r2
 8003688:	461d      	mov	r5, r3
 800368a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800368e:	4618      	mov	r0, r3
 8003690:	f7fc feb8 	bl	8000404 <__aeabi_i2d>
 8003694:	a31c      	add	r3, pc, #112	; (adr r3, 8003708 <_Z8MagCalibsss+0x1e8>)
 8003696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369a:	f7fc ff1d 	bl	80004d8 <__aeabi_dmul>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	4620      	mov	r0, r4
 80036a4:	4629      	mov	r1, r5
 80036a6:	f7fc fd61 	bl	800016c <__adddf3>
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	4610      	mov	r0, r2
 80036b0:	4619      	mov	r1, r3
 80036b2:	a317      	add	r3, pc, #92	; (adr r3, 8003710 <_Z8MagCalibsss+0x1f0>)
 80036b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b8:	f7fc fd56 	bl	8000168 <__aeabi_dsub>
 80036bc:	4602      	mov	r2, r0
 80036be:	460b      	mov	r3, r1
 80036c0:	4610      	mov	r0, r2
 80036c2:	4619      	mov	r1, r3
 80036c4:	f7fd f9b8 	bl	8000a38 <__aeabi_d2iz>
 80036c8:	4603      	mov	r3, r0
 80036ca:	b21a      	sxth	r2, r3
 80036cc:	4b15      	ldr	r3, [pc, #84]	; (8003724 <_Z8MagCalibsss+0x204>)
 80036ce:	801a      	strh	r2, [r3, #0]
}
 80036d0:	bf00      	nop
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bdb0      	pop	{r4, r5, r7, pc}
 80036d8:	4189374c 	.word	0x4189374c
 80036dc:	3feee560 	.word	0x3feee560
 80036e0:	3dee7818 	.word	0x3dee7818
 80036e4:	3f8c725c 	.word	0x3f8c725c
 80036e8:	f861a60d 	.word	0xf861a60d
 80036ec:	3f929888 	.word	0x3f929888
 80036f0:	3c361134 	.word	0x3c361134
 80036f4:	3fee52bd 	.word	0x3fee52bd
 80036f8:	a6ce3583 	.word	0xa6ce3583
 80036fc:	3f7b8023 	.word	0x3f7b8023
 8003700:	33333333 	.word	0x33333333
 8003704:	4059d333 	.word	0x4059d333
 8003708:	24dd2f1b 	.word	0x24dd2f1b
 800370c:	3ff18106 	.word	0x3ff18106
 8003710:	e353f7cf 	.word	0xe353f7cf
 8003714:	40211ba5 	.word	0x40211ba5
 8003718:	40300000 	.word	0x40300000
 800371c:	20001912 	.word	0x20001912
 8003720:	20001914 	.word	0x20001914
 8003724:	20001916 	.word	0x20001916

08003728 <_Z9checkModei>:

void checkMode(int mod_ch) {
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8003736:	da1f      	bge.n	8003778 <_Z9checkModei+0x50>

		  controller.mod = STABILIZE;
 8003738:	4b1d      	ldr	r3, [pc, #116]	; (80037b0 <_Z9checkModei+0x88>)
 800373a:	2200      	movs	r2, #0
 800373c:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
		  controller.z0 = EKF.alt_gnd;
 8003740:	4b1c      	ldr	r3, [pc, #112]	; (80037b4 <_Z9checkModei+0x8c>)
 8003742:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8003746:	4a1a      	ldr	r2, [pc, #104]	; (80037b0 <_Z9checkModei+0x88>)
 8003748:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c
		  controller.x0 = EKF.x;
 800374c:	4b19      	ldr	r3, [pc, #100]	; (80037b4 <_Z9checkModei+0x8c>)
 800374e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003752:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <_Z9checkModei+0x88>)
 8003754:	f8c2 31ac 	str.w	r3, [r2, #428]	; 0x1ac
		  controller.y0 = EKF.y;
 8003758:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <_Z9checkModei+0x8c>)
 800375a:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800375e:	4a14      	ldr	r2, [pc, #80]	; (80037b0 <_Z9checkModei+0x88>)
 8003760:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
		  controller.p_alt.reset();
 8003764:	4814      	ldr	r0, [pc, #80]	; (80037b8 <_Z9checkModei+0x90>)
 8003766:	f00d f957 	bl	8010a18 <_ZN3PID5resetEv>
		  controller.p_velx.reset();
 800376a:	4814      	ldr	r0, [pc, #80]	; (80037bc <_Z9checkModei+0x94>)
 800376c:	f00d f954 	bl	8010a18 <_ZN3PID5resetEv>
		  controller.p_vely.reset();
 8003770:	4813      	ldr	r0, [pc, #76]	; (80037c0 <_Z9checkModei+0x98>)
 8003772:	f00d f951 	bl	8010a18 <_ZN3PID5resetEv>

	  else {
		  //controller.mod = LOITER;
		  controller.mod = STABILIZE;
	  }
}
 8003776:	e016      	b.n	80037a6 <_Z9checkModei+0x7e>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800377e:	db0e      	blt.n	800379e <_Z9checkModei+0x76>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8003786:	4293      	cmp	r3, r2
 8003788:	dc09      	bgt.n	800379e <_Z9checkModei+0x76>
		  controller.mod = STABILIZE;
 800378a:	4b09      	ldr	r3, [pc, #36]	; (80037b0 <_Z9checkModei+0x88>)
 800378c:	2200      	movs	r2, #0
 800378e:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
		  z0 = controller.p_alt.zi;
 8003792:	4b07      	ldr	r3, [pc, #28]	; (80037b0 <_Z9checkModei+0x88>)
 8003794:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	; 0x4ac
 8003798:	4a0a      	ldr	r2, [pc, #40]	; (80037c4 <_Z9checkModei+0x9c>)
 800379a:	6013      	str	r3, [r2, #0]
}
 800379c:	e003      	b.n	80037a6 <_Z9checkModei+0x7e>
		  controller.mod = STABILIZE;
 800379e:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <_Z9checkModei+0x88>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
}
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20001170 	.word	0x20001170
 80037b4:	20000e30 	.word	0x20000e30
 80037b8:	20001570 	.word	0x20001570
 80037bc:	20001628 	.word	0x20001628
 80037c0:	200016e0 	.word	0x200016e0
 80037c4:	200018c4 	.word	0x200018c4

080037c8 <_Z9SwitchMagv>:

void SwitchMag() {
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0

	char state;

	// determine which state is the switch on
	if		(ch[MAGNET_CH-1] > 750  && ch[MAGNET_CH-1] < 1250) state = 0;
 80037ce:	4b2f      	ldr	r3, [pc, #188]	; (800388c <_Z9SwitchMagv+0xc4>)
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	f240 22ee 	movw	r2, #750	; 0x2ee
 80037d6:	4293      	cmp	r3, r2
 80037d8:	dd08      	ble.n	80037ec <_Z9SwitchMagv+0x24>
 80037da:	4b2c      	ldr	r3, [pc, #176]	; (800388c <_Z9SwitchMagv+0xc4>)
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80037e2:	4293      	cmp	r3, r2
 80037e4:	dc02      	bgt.n	80037ec <_Z9SwitchMagv+0x24>
 80037e6:	2300      	movs	r3, #0
 80037e8:	71fb      	strb	r3, [r7, #7]
 80037ea:	e01f      	b.n	800382c <_Z9SwitchMagv+0x64>
	else if (ch[MAGNET_CH-1] > 1250 && ch[MAGNET_CH-1] < 1750) state = 1;
 80037ec:	4b27      	ldr	r3, [pc, #156]	; (800388c <_Z9SwitchMagv+0xc4>)
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	f240 42e2 	movw	r2, #1250	; 0x4e2
 80037f4:	4293      	cmp	r3, r2
 80037f6:	dd08      	ble.n	800380a <_Z9SwitchMagv+0x42>
 80037f8:	4b24      	ldr	r3, [pc, #144]	; (800388c <_Z9SwitchMagv+0xc4>)
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	f240 62d5 	movw	r2, #1749	; 0x6d5
 8003800:	4293      	cmp	r3, r2
 8003802:	dc02      	bgt.n	800380a <_Z9SwitchMagv+0x42>
 8003804:	2301      	movs	r3, #1
 8003806:	71fb      	strb	r3, [r7, #7]
 8003808:	e010      	b.n	800382c <_Z9SwitchMagv+0x64>
	else if (ch[MAGNET_CH-1] > 1750 && ch[MAGNET_CH-1] < 2250) state = 2;
 800380a:	4b20      	ldr	r3, [pc, #128]	; (800388c <_Z9SwitchMagv+0xc4>)
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	f240 62d6 	movw	r2, #1750	; 0x6d6
 8003812:	4293      	cmp	r3, r2
 8003814:	dd08      	ble.n	8003828 <_Z9SwitchMagv+0x60>
 8003816:	4b1d      	ldr	r3, [pc, #116]	; (800388c <_Z9SwitchMagv+0xc4>)
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	f640 02c9 	movw	r2, #2249	; 0x8c9
 800381e:	4293      	cmp	r3, r2
 8003820:	dc02      	bgt.n	8003828 <_Z9SwitchMagv+0x60>
 8003822:	2302      	movs	r3, #2
 8003824:	71fb      	strb	r3, [r7, #7]
 8003826:	e001      	b.n	800382c <_Z9SwitchMagv+0x64>
	else state = -1;
 8003828:	23ff      	movs	r3, #255	; 0xff
 800382a:	71fb      	strb	r3, [r7, #7]
	// change magnet state based on state of switch
	// state = 0 -> off
	// state = 1 -> attach
	// state = 2 -> separate

	switch(state) {
 800382c:	79fb      	ldrb	r3, [r7, #7]
 800382e:	2b02      	cmp	r3, #2
 8003830:	d017      	beq.n	8003862 <_Z9SwitchMagv+0x9a>
 8003832:	2b02      	cmp	r3, #2
 8003834:	dc20      	bgt.n	8003878 <_Z9SwitchMagv+0xb0>
 8003836:	2b00      	cmp	r3, #0
 8003838:	d002      	beq.n	8003840 <_Z9SwitchMagv+0x78>
 800383a:	2b01      	cmp	r3, #1
 800383c:	d006      	beq.n	800384c <_Z9SwitchMagv+0x84>
 800383e:	e01b      	b.n	8003878 <_Z9SwitchMagv+0xb0>
	case 0:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8003840:	2200      	movs	r2, #0
 8003842:	2130      	movs	r1, #48	; 0x30
 8003844:	4812      	ldr	r0, [pc, #72]	; (8003890 <_Z9SwitchMagv+0xc8>)
 8003846:	f003 faed 	bl	8006e24 <HAL_GPIO_WritePin>
		break;
 800384a:	e01b      	b.n	8003884 <_Z9SwitchMagv+0xbc>
	case 1:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800384c:	2201      	movs	r2, #1
 800384e:	2110      	movs	r1, #16
 8003850:	480f      	ldr	r0, [pc, #60]	; (8003890 <_Z9SwitchMagv+0xc8>)
 8003852:	f003 fae7 	bl	8006e24 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8003856:	2200      	movs	r2, #0
 8003858:	2120      	movs	r1, #32
 800385a:	480d      	ldr	r0, [pc, #52]	; (8003890 <_Z9SwitchMagv+0xc8>)
 800385c:	f003 fae2 	bl	8006e24 <HAL_GPIO_WritePin>
		break;
 8003860:	e010      	b.n	8003884 <_Z9SwitchMagv+0xbc>
	case 2:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003862:	2200      	movs	r2, #0
 8003864:	2110      	movs	r1, #16
 8003866:	480a      	ldr	r0, [pc, #40]	; (8003890 <_Z9SwitchMagv+0xc8>)
 8003868:	f003 fadc 	bl	8006e24 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800386c:	2201      	movs	r2, #1
 800386e:	2120      	movs	r1, #32
 8003870:	4807      	ldr	r0, [pc, #28]	; (8003890 <_Z9SwitchMagv+0xc8>)
 8003872:	f003 fad7 	bl	8006e24 <HAL_GPIO_WritePin>
		break;
 8003876:	e005      	b.n	8003884 <_Z9SwitchMagv+0xbc>
	default:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8003878:	2200      	movs	r2, #0
 800387a:	2130      	movs	r1, #48	; 0x30
 800387c:	4804      	ldr	r0, [pc, #16]	; (8003890 <_Z9SwitchMagv+0xc8>)
 800387e:	f003 fad1 	bl	8006e24 <HAL_GPIO_WritePin>
		break;
 8003882:	bf00      	nop
	}
}
 8003884:	bf00      	nop
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	200017d0 	.word	0x200017d0
 8003890:	40010800 	.word	0x40010800

08003894 <_Z10CheckSwarmv>:

void CheckSwarm() {
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
	if(ch[SWARM_CH-1] > 1500) {
 8003898:	4b18      	ldr	r3, [pc, #96]	; (80038fc <_Z10CheckSwarmv+0x68>)
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80038a0:	4293      	cmp	r3, r2
 80038a2:	dd14      	ble.n	80038ce <_Z10CheckSwarmv+0x3a>
		if(swarm_mode != SWARM) {
 80038a4:	4b16      	ldr	r3, [pc, #88]	; (8003900 <_Z10CheckSwarmv+0x6c>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	2b01      	cmp	r3, #1
 80038aa:	d024      	beq.n	80038f6 <_Z10CheckSwarmv+0x62>
			swarm_mode = SWARM;
 80038ac:	4b14      	ldr	r3, [pc, #80]	; (8003900 <_Z10CheckSwarmv+0x6c>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	701a      	strb	r2, [r3, #0]

			controller.swarm = true;
 80038b2:	4b14      	ldr	r3, [pc, #80]	; (8003904 <_Z10CheckSwarmv+0x70>)
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9

			controller.pid_roll.reset();
 80038ba:	4813      	ldr	r0, [pc, #76]	; (8003908 <_Z10CheckSwarmv+0x74>)
 80038bc:	f00d f8ac 	bl	8010a18 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 80038c0:	4812      	ldr	r0, [pc, #72]	; (800390c <_Z10CheckSwarmv+0x78>)
 80038c2:	f00d f8a9 	bl	8010a18 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 80038c6:	4812      	ldr	r0, [pc, #72]	; (8003910 <_Z10CheckSwarmv+0x7c>)
 80038c8:	f00d f8a6 	bl	8010a18 <_ZN3PID5resetEv>
			controller.pid_roll.reset();
			controller.pid_pitch.reset();
			controller.pid_yaw.reset();
		}
	}
}
 80038cc:	e013      	b.n	80038f6 <_Z10CheckSwarmv+0x62>
		if(swarm_mode != NORMAL) {
 80038ce:	4b0c      	ldr	r3, [pc, #48]	; (8003900 <_Z10CheckSwarmv+0x6c>)
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d00f      	beq.n	80038f6 <_Z10CheckSwarmv+0x62>
			controller.swarm = false;
 80038d6:	4b0b      	ldr	r3, [pc, #44]	; (8003904 <_Z10CheckSwarmv+0x70>)
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
			swarm_mode = NORMAL;
 80038de:	4b08      	ldr	r3, [pc, #32]	; (8003900 <_Z10CheckSwarmv+0x6c>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
			controller.pid_roll.reset();
 80038e4:	4808      	ldr	r0, [pc, #32]	; (8003908 <_Z10CheckSwarmv+0x74>)
 80038e6:	f00d f897 	bl	8010a18 <_ZN3PID5resetEv>
			controller.pid_pitch.reset();
 80038ea:	4808      	ldr	r0, [pc, #32]	; (800390c <_Z10CheckSwarmv+0x78>)
 80038ec:	f00d f894 	bl	8010a18 <_ZN3PID5resetEv>
			controller.pid_yaw.reset();
 80038f0:	4807      	ldr	r0, [pc, #28]	; (8003910 <_Z10CheckSwarmv+0x7c>)
 80038f2:	f00d f891 	bl	8010a18 <_ZN3PID5resetEv>
}
 80038f6:	bf00      	nop
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	200017d0 	.word	0x200017d0
 8003900:	2000192c 	.word	0x2000192c
 8003904:	20001170 	.word	0x20001170
 8003908:	20001348 	.word	0x20001348
 800390c:	20001400 	.word	0x20001400
 8003910:	200014b8 	.word	0x200014b8

08003914 <_Z13CheckFailsafev>:

void CheckFailsafe() {
 8003914:	b598      	push	{r3, r4, r7, lr}
 8003916:	af00      	add	r7, sp, #0

	if(armed) {
 8003918:	4b27      	ldr	r3, [pc, #156]	; (80039b8 <_Z13CheckFailsafev+0xa4>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d048      	beq.n	80039b2 <_Z13CheckFailsafev+0x9e>
		if(ch[2] < 970 && !in_failsafe) {
 8003920:	4b26      	ldr	r3, [pc, #152]	; (80039bc <_Z13CheckFailsafev+0xa8>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f240 32c9 	movw	r2, #969	; 0x3c9
 8003928:	4293      	cmp	r3, r2
 800392a:	dc0d      	bgt.n	8003948 <_Z13CheckFailsafev+0x34>
 800392c:	4b24      	ldr	r3, [pc, #144]	; (80039c0 <_Z13CheckFailsafev+0xac>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	f083 0301 	eor.w	r3, r3, #1
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d006      	beq.n	8003948 <_Z13CheckFailsafev+0x34>
			in_failsafe = true;
 800393a:	4b21      	ldr	r3, [pc, #132]	; (80039c0 <_Z13CheckFailsafev+0xac>)
 800393c:	2201      	movs	r2, #1
 800393e:	701a      	strb	r2, [r3, #0]
			Fail_Acc = accXc;
 8003940:	4b20      	ldr	r3, [pc, #128]	; (80039c4 <_Z13CheckFailsafev+0xb0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a20      	ldr	r2, [pc, #128]	; (80039c8 <_Z13CheckFailsafev+0xb4>)
 8003946:	6013      	str	r3, [r2, #0]
		}

		if(failsafe_counter < 1000) {
 8003948:	4b20      	ldr	r3, [pc, #128]	; (80039cc <_Z13CheckFailsafev+0xb8>)
 800394a:	881b      	ldrh	r3, [r3, #0]
 800394c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003950:	d226      	bcs.n	80039a0 <_Z13CheckFailsafev+0x8c>

			if(in_failsafe) { //5 seconds
 8003952:	4b1b      	ldr	r3, [pc, #108]	; (80039c0 <_Z13CheckFailsafev+0xac>)
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d02b      	beq.n	80039b2 <_Z13CheckFailsafev+0x9e>
				if(abs(accXc - Fail_Acc) < ACC_FAIL_LIM) {
 800395a:	4b1a      	ldr	r3, [pc, #104]	; (80039c4 <_Z13CheckFailsafev+0xb0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a1a      	ldr	r2, [pc, #104]	; (80039c8 <_Z13CheckFailsafev+0xb4>)
 8003960:	6812      	ldr	r2, [r2, #0]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f7fd f8e3 	bl	8000b30 <__aeabi_fsub>
 800396a:	4603      	mov	r3, r0
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff f841 	bl	80029f4 <_ZSt3absf>
 8003972:	4603      	mov	r3, r0
 8003974:	2201      	movs	r2, #1
 8003976:	4614      	mov	r4, r2
 8003978:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800397c:	4618      	mov	r0, r3
 800397e:	f7fd fb7f 	bl	8001080 <__aeabi_fcmplt>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <_Z13CheckFailsafev+0x78>
 8003988:	2300      	movs	r3, #0
 800398a:	461c      	mov	r4, r3
 800398c:	b2e3      	uxtb	r3, r4
 800398e:	2b00      	cmp	r3, #0
 8003990:	d00f      	beq.n	80039b2 <_Z13CheckFailsafev+0x9e>
					failsafe_counter++;
 8003992:	4b0e      	ldr	r3, [pc, #56]	; (80039cc <_Z13CheckFailsafev+0xb8>)
 8003994:	881b      	ldrh	r3, [r3, #0]
 8003996:	3301      	adds	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	4b0c      	ldr	r3, [pc, #48]	; (80039cc <_Z13CheckFailsafev+0xb8>)
 800399c:	801a      	strh	r2, [r3, #0]
			failsafe_counter = 0;
		}
	}


}
 800399e:	e008      	b.n	80039b2 <_Z13CheckFailsafev+0x9e>
			armed = false;
 80039a0:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <_Z13CheckFailsafev+0xa4>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	701a      	strb	r2, [r3, #0]
			in_failsafe = false;
 80039a6:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <_Z13CheckFailsafev+0xac>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	701a      	strb	r2, [r3, #0]
			failsafe_counter = 0;
 80039ac:	4b07      	ldr	r3, [pc, #28]	; (80039cc <_Z13CheckFailsafev+0xb8>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	801a      	strh	r2, [r3, #0]
}
 80039b2:	bf00      	nop
 80039b4:	bd98      	pop	{r3, r4, r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20001865 	.word	0x20001865
 80039bc:	200017d0 	.word	0x200017d0
 80039c0:	20001926 	.word	0x20001926
 80039c4:	20000b8c 	.word	0x20000b8c
 80039c8:	20001928 	.word	0x20001928
 80039cc:	20001924 	.word	0x20001924

080039d0 <_Z9Check_Armv>:


void Check_Arm() {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	if(!armed) {
 80039d4:	4b28      	ldr	r3, [pc, #160]	; (8003a78 <_Z9Check_Armv+0xa8>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	f083 0301 	eor.w	r3, r3, #1
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d047      	beq.n	8003a72 <_Z9Check_Armv+0xa2>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 80039e2:	4b26      	ldr	r3, [pc, #152]	; (8003a7c <_Z9Check_Armv+0xac>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f240 424b 	movw	r2, #1099	; 0x44b
 80039ea:	4293      	cmp	r3, r2
 80039ec:	dc3d      	bgt.n	8003a6a <_Z9Check_Armv+0x9a>
 80039ee:	4b23      	ldr	r3, [pc, #140]	; (8003a7c <_Z9Check_Armv+0xac>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80039f6:	4293      	cmp	r3, r2
 80039f8:	dd37      	ble.n	8003a6a <_Z9Check_Armv+0x9a>
				if(!arm_start){
 80039fa:	4b21      	ldr	r3, [pc, #132]	; (8003a80 <_Z9Check_Armv+0xb0>)
 80039fc:	781b      	ldrb	r3, [r3, #0]
 80039fe:	f083 0301 	eor.w	r3, r3, #1
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d008      	beq.n	8003a1a <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8003a08:	f002 fb9e 	bl	8006148 <HAL_GetTick>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	4b1c      	ldr	r3, [pc, #112]	; (8003a84 <_Z9Check_Armv+0xb4>)
 8003a12:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8003a14:	4b1a      	ldr	r3, [pc, #104]	; (8003a80 <_Z9Check_Armv+0xb0>)
 8003a16:	2201      	movs	r2, #1
 8003a18:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 8003a1a:	f002 fb95 	bl	8006148 <HAL_GetTick>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4a18      	ldr	r2, [pc, #96]	; (8003a84 <_Z9Check_Armv+0xb4>)
 8003a22:	6812      	ldr	r2, [r2, #0]
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	bf8c      	ite	hi
 8003a2e:	2301      	movhi	r3, #1
 8003a30:	2300      	movls	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01c      	beq.n	8003a72 <_Z9Check_Armv+0xa2>
					controller.pid_roll.reset();
 8003a38:	4813      	ldr	r0, [pc, #76]	; (8003a88 <_Z9Check_Armv+0xb8>)
 8003a3a:	f00c ffed 	bl	8010a18 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 8003a3e:	4813      	ldr	r0, [pc, #76]	; (8003a8c <_Z9Check_Armv+0xbc>)
 8003a40:	f00c ffea 	bl	8010a18 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 8003a44:	4812      	ldr	r0, [pc, #72]	; (8003a90 <_Z9Check_Armv+0xc0>)
 8003a46:	f00c ffe7 	bl	8010a18 <_ZN3PID5resetEv>
					armed = true;
 8003a4a:	4b0b      	ldr	r3, [pc, #44]	; (8003a78 <_Z9Check_Armv+0xa8>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	701a      	strb	r2, [r3, #0]
					EKF.armed = true;
 8003a50:	4b10      	ldr	r3, [pc, #64]	; (8003a94 <_Z9Check_Armv+0xc4>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
					SetHome2();
 8003a58:	f000 ff4a 	bl	80048f0 <_Z8SetHome2v>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a62:	480d      	ldr	r0, [pc, #52]	; (8003a98 <_Z9Check_Armv+0xc8>)
 8003a64:	f003 f9de 	bl	8006e24 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - arm_timer > 3000) {
 8003a68:	e003      	b.n	8003a72 <_Z9Check_Armv+0xa2>
				}

		}

		else {
			arm_start = false;
 8003a6a:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <_Z9Check_Armv+0xb0>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8003a70:	e7ff      	b.n	8003a72 <_Z9Check_Armv+0xa2>
 8003a72:	bf00      	nop
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	20001865 	.word	0x20001865
 8003a7c:	200017d0 	.word	0x200017d0
 8003a80:	20001864 	.word	0x20001864
 8003a84:	20001858 	.word	0x20001858
 8003a88:	20001348 	.word	0x20001348
 8003a8c:	20001400 	.word	0x20001400
 8003a90:	200014b8 	.word	0x200014b8
 8003a94:	20000e30 	.word	0x20000e30
 8003a98:	40010800 	.word	0x40010800

08003a9c <_Z12Check_Disarmv>:

void Check_Disarm() {
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
	if(armed) {
 8003aa0:	4b21      	ldr	r3, [pc, #132]	; (8003b28 <_Z12Check_Disarmv+0x8c>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d03c      	beq.n	8003b22 <_Z12Check_Disarmv+0x86>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 8003aa8:	4b20      	ldr	r3, [pc, #128]	; (8003b2c <_Z12Check_Disarmv+0x90>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f240 424b 	movw	r2, #1099	; 0x44b
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	dc32      	bgt.n	8003b1a <_Z12Check_Disarmv+0x7e>
 8003ab4:	4b1d      	ldr	r3, [pc, #116]	; (8003b2c <_Z12Check_Disarmv+0x90>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f240 424b 	movw	r2, #1099	; 0x44b
 8003abc:	4293      	cmp	r3, r2
 8003abe:	dc2c      	bgt.n	8003b1a <_Z12Check_Disarmv+0x7e>
				if(!disarm_start){
 8003ac0:	4b1b      	ldr	r3, [pc, #108]	; (8003b30 <_Z12Check_Disarmv+0x94>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	f083 0301 	eor.w	r3, r3, #1
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 8003ace:	f002 fb3b 	bl	8006148 <HAL_GetTick>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	461a      	mov	r2, r3
 8003ad6:	4b17      	ldr	r3, [pc, #92]	; (8003b34 <_Z12Check_Disarmv+0x98>)
 8003ad8:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 8003ada:	4b15      	ldr	r3, [pc, #84]	; (8003b30 <_Z12Check_Disarmv+0x94>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 8003ae0:	f002 fb32 	bl	8006148 <HAL_GetTick>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	4a13      	ldr	r2, [pc, #76]	; (8003b34 <_Z12Check_Disarmv+0x98>)
 8003ae8:	6812      	ldr	r2, [r2, #0]
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003af0:	4293      	cmp	r3, r2
 8003af2:	bf8c      	ite	hi
 8003af4:	2301      	movhi	r3, #1
 8003af6:	2300      	movls	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d011      	beq.n	8003b22 <_Z12Check_Disarmv+0x86>
					armed = false;
 8003afe:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <_Z12Check_Disarmv+0x8c>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	701a      	strb	r2, [r3, #0]
					EKF.armed = false;
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <_Z12Check_Disarmv+0x9c>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003b12:	480a      	ldr	r0, [pc, #40]	; (8003b3c <_Z12Check_Disarmv+0xa0>)
 8003b14:	f003 f986 	bl	8006e24 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 8003b18:	e003      	b.n	8003b22 <_Z12Check_Disarmv+0x86>
				}

		}

		else {
			disarm_start = false;
 8003b1a:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <_Z12Check_Disarmv+0x94>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003b20:	e7ff      	b.n	8003b22 <_Z12Check_Disarmv+0x86>
 8003b22:	bf00      	nop
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20001865 	.word	0x20001865
 8003b2c:	200017d0 	.word	0x200017d0
 8003b30:	20001866 	.word	0x20001866
 8003b34:	2000185c 	.word	0x2000185c
 8003b38:	20000e30 	.word	0x20000e30
 8003b3c:	40010800 	.word	0x40010800

08003b40 <_Z9TelemPackv>:

void TelemPack() {
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8003b44:	4ba1      	ldr	r3, [pc, #644]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4aa1      	ldr	r2, [pc, #644]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b4a:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 8003b4c:	4b9f      	ldr	r3, [pc, #636]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	4a9f      	ldr	r2, [pc, #636]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b52:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = state.angles[2];
 8003b54:	4b9d      	ldr	r3, [pc, #628]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	4a9d      	ldr	r2, [pc, #628]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b5a:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 8003b5c:	4b9d      	ldr	r3, [pc, #628]	; (8003dd4 <_Z9TelemPackv+0x294>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	4b9b      	ldr	r3, [pc, #620]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b64:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 8003b66:	4b9b      	ldr	r3, [pc, #620]	; (8003dd4 <_Z9TelemPackv+0x294>)
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	4b98      	ldr	r3, [pc, #608]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b6e:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8003b70:	4b98      	ldr	r3, [pc, #608]	; (8003dd4 <_Z9TelemPackv+0x294>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	4b96      	ldr	r3, [pc, #600]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b78:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 8003b7a:	4b96      	ldr	r3, [pc, #600]	; (8003dd4 <_Z9TelemPackv+0x294>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	4b93      	ldr	r3, [pc, #588]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b82:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 8003b84:	4b94      	ldr	r3, [pc, #592]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003b86:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 8003b8a:	4a91      	ldr	r2, [pc, #580]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b8c:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 8003b8e:	4b92      	ldr	r3, [pc, #584]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003b90:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8003b94:	4a8e      	ldr	r2, [pc, #568]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003b96:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = yaw_counter;
 8003b98:	4b90      	ldr	r3, [pc, #576]	; (8003ddc <_Z9TelemPackv+0x29c>)
 8003b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fd f87c 	bl	8000c9c <__aeabi_i2f>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4a8a      	ldr	r2, [pc, #552]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003ba8:	6153      	str	r3, [r2, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 8003baa:	4b88      	ldr	r3, [pc, #544]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	4a88      	ldr	r2, [pc, #544]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bb0:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 8003bb2:	4b86      	ldr	r3, [pc, #536]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	4a86      	ldr	r2, [pc, #536]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bb8:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 8003bba:	4b84      	ldr	r3, [pc, #528]	; (8003dcc <_Z9TelemPackv+0x28c>)
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	4a84      	ldr	r2, [pc, #528]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bc0:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 8003bc2:	4b87      	ldr	r3, [pc, #540]	; (8003de0 <_Z9TelemPackv+0x2a0>)
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	4a82      	ldr	r2, [pc, #520]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bc8:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 8003bca:	4b85      	ldr	r3, [pc, #532]	; (8003de0 <_Z9TelemPackv+0x2a0>)
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	4a80      	ldr	r2, [pc, #512]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bd0:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 8003bd2:	4b84      	ldr	r3, [pc, #528]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003bd4:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 8003bd8:	4a7d      	ldr	r2, [pc, #500]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bda:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 8003bdc:	4b81      	ldr	r3, [pc, #516]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003bde:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 8003be2:	4a7b      	ldr	r2, [pc, #492]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003be4:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = EKF.gyro[0];
 8003be6:	4b7f      	ldr	r3, [pc, #508]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003be8:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8003bec:	4a78      	ldr	r2, [pc, #480]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bee:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = EKF.gyro[1];
 8003bf0:	4b7c      	ldr	r3, [pc, #496]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003bf2:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 8003bf6:	4a76      	ldr	r2, [pc, #472]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003bf8:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.roll_bias;
 8003bfa:	4b7a      	ldr	r3, [pc, #488]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003bfc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003c00:	4a73      	ldr	r2, [pc, #460]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c02:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_bias;
 8003c04:	4b77      	ldr	r3, [pc, #476]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c06:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8003c0a:	4a71      	ldr	r2, [pc, #452]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c0c:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8003c0e:	4b75      	ldr	r3, [pc, #468]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c10:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003c14:	4a6e      	ldr	r2, [pc, #440]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c16:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 8003c18:	4b72      	ldr	r3, [pc, #456]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c1a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8003c1e:	4a6c      	ldr	r2, [pc, #432]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c20:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8003c22:	4b6d      	ldr	r3, [pc, #436]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c24:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 8003c28:	4a69      	ldr	r2, [pc, #420]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c2a:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 8003c2c:	4b6a      	ldr	r3, [pc, #424]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c2e:	f8d3 3278 	ldr.w	r3, [r3, #632]	; 0x278
 8003c32:	4a67      	ldr	r2, [pc, #412]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c34:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8003c36:	4b68      	ldr	r3, [pc, #416]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c38:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 8003c3c:	4a64      	ldr	r2, [pc, #400]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c3e:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8003c40:	4b65      	ldr	r3, [pc, #404]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c42:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 8003c46:	4a62      	ldr	r2, [pc, #392]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c48:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 8003c4a:	4b63      	ldr	r3, [pc, #396]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c4c:	f8d3 332c 	ldr.w	r3, [r3, #812]	; 0x32c
 8003c50:	4a5f      	ldr	r2, [pc, #380]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c52:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8003c54:	4b60      	ldr	r3, [pc, #384]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c56:	f8d3 3330 	ldr.w	r3, [r3, #816]	; 0x330
 8003c5a:	4a5d      	ldr	r2, [pc, #372]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c5c:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8003c5e:	4b5e      	ldr	r3, [pc, #376]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c60:	f8d3 3334 	ldr.w	r3, [r3, #820]	; 0x334
 8003c64:	4a5a      	ldr	r2, [pc, #360]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c66:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 8003c68:	4b5b      	ldr	r3, [pc, #364]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003c6a:	f8d3 331c 	ldr.w	r3, [r3, #796]	; 0x31c
 8003c6e:	4a58      	ldr	r2, [pc, #352]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c70:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 8003c72:	4b5c      	ldr	r3, [pc, #368]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c74:	f8d3 3274 	ldr.w	r3, [r3, #628]	; 0x274
 8003c78:	4a55      	ldr	r2, [pc, #340]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c7a:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 8003c7c:	4b59      	ldr	r3, [pc, #356]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c7e:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8003c82:	4a53      	ldr	r2, [pc, #332]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c84:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 8003c88:	4b56      	ldr	r3, [pc, #344]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003c8a:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 8003c8e:	4a50      	ldr	r2, [pc, #320]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 8003c94:	4b54      	ldr	r3, [pc, #336]	; (8003de8 <_Z9TelemPackv+0x2a8>)
 8003c96:	781a      	ldrb	r2, [r3, #0]
 8003c98:	4b4d      	ldr	r3, [pc, #308]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003c9a:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 8003c9e:	4b52      	ldr	r3, [pc, #328]	; (8003de8 <_Z9TelemPackv+0x2a8>)
 8003ca0:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8003ca4:	b21a      	sxth	r2, r3
 8003ca6:	4b4a      	ldr	r3, [pc, #296]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003ca8:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 8003cac:	4b4e      	ldr	r3, [pc, #312]	; (8003de8 <_Z9TelemPackv+0x2a8>)
 8003cae:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 8003cb2:	b21a      	sxth	r2, r3
 8003cb4:	4b46      	ldr	r3, [pc, #280]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003cb6:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 8003cba:	4b4b      	ldr	r3, [pc, #300]	; (8003de8 <_Z9TelemPackv+0x2a8>)
 8003cbc:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 8003cc0:	b21a      	sxth	r2, r3
 8003cc2:	4b43      	ldr	r3, [pc, #268]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003cc4:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.x;
 8003cc8:	4b46      	ldr	r3, [pc, #280]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003cca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8003cce:	4a40      	ldr	r2, [pc, #256]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003cd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.vx;
 8003cd4:	4b43      	ldr	r3, [pc, #268]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003cd6:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8003cda:	4a3d      	ldr	r2, [pc, #244]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003cdc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  telem_pack.position_body.y = EKF.y;
 8003ce0:	4b40      	ldr	r3, [pc, #256]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003ce2:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8003ce6:	4a3a      	ldr	r2, [pc, #232]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003ce8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
	  telem_pack.velocity_body.y = EKF.vy;
 8003cec:	4b3d      	ldr	r3, [pc, #244]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003cee:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003cf2:	4a37      	ldr	r2, [pc, #220]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003cf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

	  telem_pack.alt_thr = controller.alt_thr;
 8003cf8:	4b37      	ldr	r3, [pc, #220]	; (8003dd8 <_Z9TelemPackv+0x298>)
 8003cfa:	f8d3 3628 	ldr.w	r3, [r3, #1576]	; 0x628
 8003cfe:	4a34      	ldr	r2, [pc, #208]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d00:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 8003d02:	f002 fa21 	bl	8006148 <HAL_GetTick>
 8003d06:	4603      	mov	r3, r0
 8003d08:	4a31      	ldr	r2, [pc, #196]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d0a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = accXc;
 8003d0e:	4b37      	ldr	r3, [pc, #220]	; (8003dec <_Z9TelemPackv+0x2ac>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b2f      	ldr	r3, [pc, #188]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d14:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = accYc;
 8003d18:	4b35      	ldr	r3, [pc, #212]	; (8003df0 <_Z9TelemPackv+0x2b0>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b2c      	ldr	r3, [pc, #176]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d1e:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZm;
 8003d22:	4b34      	ldr	r3, [pc, #208]	; (8003df4 <_Z9TelemPackv+0x2b4>)
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	4b2a      	ldr	r3, [pc, #168]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d28:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad

	  telem_pack.mag.x = MAG_X_CALIB;
 8003d2c:	4b32      	ldr	r3, [pc, #200]	; (8003df8 <_Z9TelemPackv+0x2b8>)
 8003d2e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003d32:	4b27      	ldr	r3, [pc, #156]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d34:	f8a3 20b1 	strh.w	r2, [r3, #177]	; 0xb1
	  telem_pack.mag.y = MAG_Y_CALIB;
 8003d38:	4b30      	ldr	r3, [pc, #192]	; (8003dfc <_Z9TelemPackv+0x2bc>)
 8003d3a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003d3e:	4b24      	ldr	r3, [pc, #144]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d40:	f8a3 20b3 	strh.w	r2, [r3, #179]	; 0xb3
	  telem_pack.mag.z = MAG_Z_CALIB;
 8003d44:	4b2e      	ldr	r3, [pc, #184]	; (8003e00 <_Z9TelemPackv+0x2c0>)
 8003d46:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003d4a:	4b21      	ldr	r3, [pc, #132]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d4c:	f8a3 20b5 	strh.w	r2, [r3, #181]	; 0xb5

	  telem_pack.gps.lla.x = gpsData.ggastruct.lcation.latitude;
 8003d50:	4b2c      	ldr	r3, [pc, #176]	; (8003e04 <_Z9TelemPackv+0x2c4>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4b1e      	ldr	r3, [pc, #120]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d56:	f8c3 20b7 	str.w	r2, [r3, #183]	; 0xb7
	  telem_pack.gps.lla.y = gpsData.ggastruct.lcation.longitude;
 8003d5a:	4b2a      	ldr	r3, [pc, #168]	; (8003e04 <_Z9TelemPackv+0x2c4>)
 8003d5c:	689a      	ldr	r2, [r3, #8]
 8003d5e:	4b1c      	ldr	r3, [pc, #112]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d60:	f8c3 20bb 	str.w	r2, [r3, #187]	; 0xbb

	  telem_pack.gps.pos_body.x = EKF.xbody;
 8003d64:	4b1f      	ldr	r3, [pc, #124]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003d66:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8003d6a:	4b19      	ldr	r3, [pc, #100]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d6c:	f8c3 20cf 	str.w	r2, [r3, #207]	; 0xcf
	  telem_pack.gps.pos_body.y = EKF.ybody;
 8003d70:	4b1c      	ldr	r3, [pc, #112]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003d72:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8003d76:	4b16      	ldr	r3, [pc, #88]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d78:	f8c3 20d3 	str.w	r2, [r3, #211]	; 0xd3

	  telem_pack.gps.pos_ned.x = EKF.xned;
 8003d7c:	4b19      	ldr	r3, [pc, #100]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003d7e:	f8d3 22b4 	ldr.w	r2, [r3, #692]	; 0x2b4
 8003d82:	4b13      	ldr	r3, [pc, #76]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d84:	f8c3 20c3 	str.w	r2, [r3, #195]	; 0xc3
	  telem_pack.gps.pos_ned.y = EKF.yned;
 8003d88:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003d8a:	f8d3 22b8 	ldr.w	r2, [r3, #696]	; 0x2b8
 8003d8e:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d90:	f8c3 20c7 	str.w	r2, [r3, #199]	; 0xc7

	  telem_pack.gps.vel_body.x = EKF.vgpsx;
 8003d94:	4b13      	ldr	r3, [pc, #76]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003d96:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
 8003d9a:	4b0d      	ldr	r3, [pc, #52]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003d9c:	f8c3 20db 	str.w	r2, [r3, #219]	; 0xdb
	  telem_pack.gps.vel_body.y = EKF.vgpsy;
 8003da0:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <_Z9TelemPackv+0x2a4>)
 8003da2:	f8d3 22a4 	ldr.w	r2, [r3, #676]	; 0x2a4
 8003da6:	4b0a      	ldr	r3, [pc, #40]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003da8:	f8c3 20df 	str.w	r2, [r3, #223]	; 0xdf

	  telem_pack.ch.ch1 = (uint16_t)ch[0];
 8003dac:	4b16      	ldr	r3, [pc, #88]	; (8003e08 <_Z9TelemPackv+0x2c8>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	4b07      	ldr	r3, [pc, #28]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003db4:	f8a3 20e7 	strh.w	r2, [r3, #231]	; 0xe7
	  telem_pack.ch.ch2 = (uint16_t)ch[1];
 8003db8:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <_Z9TelemPackv+0x2c8>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	b29a      	uxth	r2, r3
 8003dbe:	4b04      	ldr	r3, [pc, #16]	; (8003dd0 <_Z9TelemPackv+0x290>)
 8003dc0:	f8a3 20e9 	strh.w	r2, [r3, #233]	; 0xe9
	  telem_pack.ch.ch3 = (uint16_t)ch[2];
 8003dc4:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <_Z9TelemPackv+0x2c8>)
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	e01f      	b.n	8003e0c <_Z9TelemPackv+0x2cc>
 8003dcc:	20000bf8 	.word	0x20000bf8
 8003dd0:	20000c1c 	.word	0x20000c1c
 8003dd4:	200017a0 	.word	0x200017a0
 8003dd8:	20001170 	.word	0x20001170
 8003ddc:	2000192d 	.word	0x2000192d
 8003de0:	20000bd4 	.word	0x20000bd4
 8003de4:	20000e30 	.word	0x20000e30
 8003de8:	200018ec 	.word	0x200018ec
 8003dec:	20000b8c 	.word	0x20000b8c
 8003df0:	20000b90 	.word	0x20000b90
 8003df4:	20000ba0 	.word	0x20000ba0
 8003df8:	20001912 	.word	0x20001912
 8003dfc:	20001914 	.word	0x20001914
 8003e00:	20001916 	.word	0x20001916
 8003e04:	20001930 	.word	0x20001930
 8003e08:	200017d0 	.word	0x200017d0
 8003e0c:	4b2a      	ldr	r3, [pc, #168]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e0e:	f8a3 20eb 	strh.w	r2, [r3, #235]	; 0xeb
	  telem_pack.ch.ch4 = (uint16_t)ch[3];
 8003e12:	4b2a      	ldr	r3, [pc, #168]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e14:	68db      	ldr	r3, [r3, #12]
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	4b27      	ldr	r3, [pc, #156]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e1a:	f8a3 20ed 	strh.w	r2, [r3, #237]	; 0xed
	  telem_pack.ch.ch5 = (uint16_t)ch[4];
 8003e1e:	4b27      	ldr	r3, [pc, #156]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	4b24      	ldr	r3, [pc, #144]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e26:	f8a3 20ef 	strh.w	r2, [r3, #239]	; 0xef
	  telem_pack.ch.ch6 = (uint16_t)ch[5];
 8003e2a:	4b24      	ldr	r3, [pc, #144]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e32:	f8a3 20f1 	strh.w	r2, [r3, #241]	; 0xf1
	  telem_pack.ch.ch7 = (uint16_t)ch[6];
 8003e36:	4b21      	ldr	r3, [pc, #132]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	4b1e      	ldr	r3, [pc, #120]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e3e:	f8a3 20f3 	strh.w	r2, [r3, #243]	; 0xf3
	  telem_pack.ch.ch8 = (uint16_t)ch[7];
 8003e42:	4b1e      	ldr	r3, [pc, #120]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	4b1b      	ldr	r3, [pc, #108]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e4a:	f8a3 20f5 	strh.w	r2, [r3, #245]	; 0xf5
	  telem_pack.ch.ch9 = (uint16_t)ch[8];
 8003e4e:	4b1b      	ldr	r3, [pc, #108]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	4b18      	ldr	r3, [pc, #96]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e56:	f8a3 20f7 	strh.w	r2, [r3, #247]	; 0xf7
	  telem_pack.ch.ch10 = (uint16_t)ch[9];
 8003e5a:	4b18      	ldr	r3, [pc, #96]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	4b15      	ldr	r3, [pc, #84]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e62:	f8a3 20f9 	strh.w	r2, [r3, #249]	; 0xf9
	  telem_pack.ch.ch11 = (uint16_t)ch[10];
 8003e66:	4b15      	ldr	r3, [pc, #84]	; (8003ebc <_Z9TelemPackv+0x37c>)
 8003e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e6e:	f8a3 20fb 	strh.w	r2, [r3, #251]	; 0xfb

	  telem_pack.pwm2.w1 = controller_output_2[0];
 8003e72:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <_Z9TelemPackv+0x380>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	b29a      	uxth	r2, r3
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e7a:	f8a3 20fd 	strh.w	r2, [r3, #253]	; 0xfd
	  telem_pack.pwm2.w2 = controller_output_2[1];
 8003e7e:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <_Z9TelemPackv+0x380>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	4b0c      	ldr	r3, [pc, #48]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e86:	f8a3 20ff 	strh.w	r2, [r3, #255]	; 0xff
	  telem_pack.pwm2.w3 = controller_output_2[2];
 8003e8a:	4b0d      	ldr	r3, [pc, #52]	; (8003ec0 <_Z9TelemPackv+0x380>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e92:	f8a3 2101 	strh.w	r2, [r3, #257]	; 0x101
	  telem_pack.pwm2.w4 = controller_output_2[3];
 8003e96:	4b0a      	ldr	r3, [pc, #40]	; (8003ec0 <_Z9TelemPackv+0x380>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003e9e:	f8a3 2103 	strh.w	r2, [r3, #259]	; 0x103

	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8003ea2:	4a08      	ldr	r2, [pc, #32]	; (8003ec4 <_Z9TelemPackv+0x384>)
 8003ea4:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <_Z9TelemPackv+0x378>)
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	f240 1305 	movw	r3, #261	; 0x105
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f00f f890 	bl	8012fd4 <memcpy>
}
 8003eb4:	bf00      	nop
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	20000c1c 	.word	0x20000c1c
 8003ebc:	200017d0 	.word	0x200017d0
 8003ec0:	200017b0 	.word	0x200017b0
 8003ec4:	20000d24 	.word	0x20000d24

08003ec8 <_Z9SendTelemv>:

void SendTelem() {
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
	  TelemPack();
 8003ece:	f7ff fe37 	bl	8003b40 <_Z9TelemPackv>
	  char end_char = 0x01;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003ed6:	1df9      	adds	r1, r7, #7
 8003ed8:	2364      	movs	r3, #100	; 0x64
 8003eda:	2201      	movs	r2, #1
 8003edc:	480d      	ldr	r0, [pc, #52]	; (8003f14 <_Z9SendTelemv+0x4c>)
 8003ede:	f006 fce9 	bl	800a8b4 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 8003ee2:	2364      	movs	r3, #100	; 0x64
 8003ee4:	f240 1205 	movw	r2, #261	; 0x105
 8003ee8:	490b      	ldr	r1, [pc, #44]	; (8003f18 <_Z9SendTelemv+0x50>)
 8003eea:	480a      	ldr	r0, [pc, #40]	; (8003f14 <_Z9SendTelemv+0x4c>)
 8003eec:	f006 fce2 	bl	800a8b4 <HAL_UART_Transmit>
	  end_char = 0x04;
 8003ef0:	2304      	movs	r3, #4
 8003ef2:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8003ef4:	1df9      	adds	r1, r7, #7
 8003ef6:	2364      	movs	r3, #100	; 0x64
 8003ef8:	2201      	movs	r2, #1
 8003efa:	4806      	ldr	r0, [pc, #24]	; (8003f14 <_Z9SendTelemv+0x4c>)
 8003efc:	f006 fcda 	bl	800a8b4 <HAL_UART_Transmit>
	  /*
	  char end_char = '@';
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
	  */
	  sent_time = HAL_GetTick();
 8003f00:	f002 f922 	bl	8006148 <HAL_GetTick>
 8003f04:	4603      	mov	r3, r0
 8003f06:	461a      	mov	r2, r3
 8003f08:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <_Z9SendTelemv+0x54>)
 8003f0a:	601a      	str	r2, [r3, #0]


}
 8003f0c:	bf00      	nop
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000a6c 	.word	0x20000a6c
 8003f18:	20000d24 	.word	0x20000d24
 8003f1c:	20001860 	.word	0x20001860

08003f20 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b088      	sub	sp, #32
 8003f24:	af04      	add	r7, sp, #16
 8003f26:	4603      	mov	r3, r0
 8003f28:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	2301      	movs	r3, #1
 8003f30:	9302      	str	r3, [sp, #8]
 8003f32:	2302      	movs	r3, #2
 8003f34:	9301      	str	r3, [sp, #4]
 8003f36:	f107 030c 	add.w	r3, r7, #12
 8003f3a:	9300      	str	r3, [sp, #0]
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	21d1      	movs	r1, #209	; 0xd1
 8003f40:	4807      	ldr	r0, [pc, #28]	; (8003f60 <_Z7GyroOkuh+0x40>)
 8003f42:	f003 fd23 	bl	800798c <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8003f46:	7b3b      	ldrb	r3, [r7, #12]
 8003f48:	021b      	lsls	r3, r3, #8
 8003f4a:	b21a      	sxth	r2, r3
 8003f4c:	7b7b      	ldrb	r3, [r7, #13]
 8003f4e:	b21b      	sxth	r3, r3
 8003f50:	4313      	orrs	r3, r2
 8003f52:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8003f54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	200008b8 	.word	0x200008b8

08003f64 <_Z7GPSInitv>:

void GPSInit() {
 8003f64:	b5b0      	push	{r4, r5, r7, lr}
 8003f66:	b08e      	sub	sp, #56	; 0x38
 8003f68:	af00      	add	r7, sp, #0
	uint8_t Disable_GPGSV[11] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15};
 8003f6a:	4a23      	ldr	r2, [pc, #140]	; (8003ff8 <_Z7GPSInitv+0x94>)
 8003f6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f70:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f72:	c303      	stmia	r3!, {r0, r1}
 8003f74:	801a      	strh	r2, [r3, #0]
 8003f76:	3302      	adds	r3, #2
 8003f78:	0c12      	lsrs	r2, r2, #16
 8003f7a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Disable_GPGSV, 11, 100);
 8003f7c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8003f80:	2364      	movs	r3, #100	; 0x64
 8003f82:	220b      	movs	r2, #11
 8003f84:	481d      	ldr	r0, [pc, #116]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003f86:	f006 fc95 	bl	800a8b4 <HAL_UART_Transmit>
	uint8_t Set_to_5Hz[14] = {0xB5, 0x62, 0x06, 0x08, 0x06, 0x00, 0xC8, 0x00, 0x01, 0x00, 0x01, 0x00, 0xDE, 0x6A};
 8003f8a:	4b1d      	ldr	r3, [pc, #116]	; (8004000 <_Z7GPSInitv+0x9c>)
 8003f8c:	f107 041c 	add.w	r4, r7, #28
 8003f90:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f92:	c407      	stmia	r4!, {r0, r1, r2}
 8003f94:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_5Hz, 14, 100);
 8003f96:	f107 011c 	add.w	r1, r7, #28
 8003f9a:	2364      	movs	r3, #100	; 0x64
 8003f9c:	220e      	movs	r2, #14
 8003f9e:	4817      	ldr	r0, [pc, #92]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fa0:	f006 fc88 	bl	800a8b4 <HAL_UART_Transmit>
	uint8_t Set_to_115[28] = {0xB5, 0x62, 0x06, 0x00, 0x14, 0x00, 0x01, 0x00, 0x00, 0x00, 0xD0, 0x08, 0x00, 0x00, 0x00, 0xC2, 0x01, 0x00, 0x07, 0x00, 0x03, 0x00, 0x00, 0x00, 0x00, 0x00, 0xC0, 0x7E};
 8003fa4:	4b17      	ldr	r3, [pc, #92]	; (8004004 <_Z7GPSInitv+0xa0>)
 8003fa6:	463c      	mov	r4, r7
 8003fa8:	461d      	mov	r5, r3
 8003faa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003fb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit(&huart3, (uint8_t*)Set_to_115, 28, 100);
 8003fb6:	4639      	mov	r1, r7
 8003fb8:	2364      	movs	r3, #100	; 0x64
 8003fba:	221c      	movs	r2, #28
 8003fbc:	480f      	ldr	r0, [pc, #60]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fbe:	f006 fc79 	bl	800a8b4 <HAL_UART_Transmit>


    HAL_UART_Abort_IT(&huart3);
 8003fc2:	480e      	ldr	r0, [pc, #56]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fc4:	f006 fd88 	bl	800aad8 <HAL_UART_Abort_IT>

    HAL_UART_DeInit(&huart3);
 8003fc8:	480c      	ldr	r0, [pc, #48]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fca:	f006 fc47 	bl	800a85c <HAL_UART_DeInit>

    huart3.Init.BaudRate = 115200;
 8003fce:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fd0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003fd4:	605a      	str	r2, [r3, #4]

    if (HAL_UART_Init(&huart3) != HAL_OK) {
 8003fd6:	4809      	ldr	r0, [pc, #36]	; (8003ffc <_Z7GPSInitv+0x98>)
 8003fd8:	f006 fbf3 	bl	800a7c2 <HAL_UART_Init>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	bf14      	ite	ne
 8003fe2:	2301      	movne	r3, #1
 8003fe4:	2300      	moveq	r3, #0
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <_Z7GPSInitv+0x8c>
        Error_Handler();
 8003fec:	f001 fbae 	bl	800574c <Error_Handler>
    }


}
 8003ff0:	bf00      	nop
 8003ff2:	3738      	adds	r7, #56	; 0x38
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8003ff8:	080141ac 	.word	0x080141ac
 8003ffc:	20000aac 	.word	0x20000aac
 8004000:	080141b8 	.word	0x080141b8
 8004004:	080141c8 	.word	0x080141c8

08004008 <_Z7pwm2angt>:

float pwm2ang(unsigned short int pwm) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b088      	sub	sp, #32
 800400c:	af00      	add	r7, sp, #0
 800400e:	4603      	mov	r3, r0
 8004010:	80fb      	strh	r3, [r7, #6]
	int dead_zone = 5;
 8004012:	2305      	movs	r3, #5
 8004014:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 8004016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800401a:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800401c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004020:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -20;
 8004022:	f06f 0313 	mvn.w	r3, #19
 8004026:	60fb      	str	r3, [r7, #12]
	int out_max  = 20;
 8004028:	2314      	movs	r3, #20
 800402a:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 800402c:	88fa      	ldrh	r2, [r7, #6]
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8004034:	3304      	adds	r3, #4
 8004036:	429a      	cmp	r2, r3
 8004038:	dd09      	ble.n	800404e <_Z7pwm2angt+0x46>
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 8004040:	88fb      	ldrh	r3, [r7, #6]
 8004042:	429a      	cmp	r2, r3
 8004044:	db03      	blt.n	800404e <_Z7pwm2angt+0x46>
		pwm_out = 1500;
 8004046:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800404a:	83fb      	strh	r3, [r7, #30]
 800404c:	e001      	b.n	8004052 <_Z7pwm2angt+0x4a>
	}

	else {
		pwm_out = pwm;
 800404e:	88fb      	ldrh	r3, [r7, #6]
 8004050:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8004052:	8bfa      	ldrh	r2, [r7, #30]
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	1a8a      	subs	r2, r1, r2
 800405e:	fb02 f203 	mul.w	r2, r2, r3
 8004062:	6939      	ldr	r1, [r7, #16]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	1acb      	subs	r3, r1, r3
 8004068:	fb92 f2f3 	sdiv	r2, r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4413      	add	r3, r2
 8004070:	4618      	mov	r0, r3
 8004072:	f7fc fe13 	bl	8000c9c <__aeabi_i2f>
 8004076:	4603      	mov	r3, r0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3720      	adds	r7, #32
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <_Z8pwm2ratet>:

float pwm2rate(unsigned short int pwm) {
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	4603      	mov	r3, r0
 8004088:	80fb      	strh	r3, [r7, #6]

	int in_min  = 1000;
 800408a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800408e:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 8004090:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004094:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 8004096:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800409a:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 800409c:	2364      	movs	r3, #100	; 0x64
 800409e:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 80040a0:	88fa      	ldrh	r2, [r7, #6]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	68b9      	ldr	r1, [r7, #8]
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	1a8a      	subs	r2, r1, r2
 80040ac:	fb02 f203 	mul.w	r2, r2, r3
 80040b0:	6939      	ldr	r1, [r7, #16]
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	1acb      	subs	r3, r1, r3
 80040b6:	fb92 f2f3 	sdiv	r2, r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4413      	add	r3, r2
 80040be:	425b      	negs	r3, r3
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7fc fdeb 	bl	8000c9c <__aeabi_i2f>
 80040c6:	4603      	mov	r3, r0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b088      	sub	sp, #32
 80040d4:	af04      	add	r7, sp, #16
 80040d6:	4603      	mov	r3, r0
 80040d8:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 80040da:	79fb      	ldrb	r3, [r7, #7]
 80040dc:	b29a      	uxth	r2, r3
 80040de:	2301      	movs	r3, #1
 80040e0:	9302      	str	r3, [sp, #8]
 80040e2:	2302      	movs	r3, #2
 80040e4:	9301      	str	r3, [sp, #4]
 80040e6:	f107 030c 	add.w	r3, r7, #12
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	2301      	movs	r3, #1
 80040ee:	21a7      	movs	r1, #167	; 0xa7
 80040f0:	4807      	ldr	r0, [pc, #28]	; (8004110 <_Z6AccOkuh+0x40>)
 80040f2:	f003 fc4b 	bl	800798c <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 80040f6:	7b7b      	ldrb	r3, [r7, #13]
 80040f8:	021b      	lsls	r3, r3, #8
 80040fa:	b21a      	sxth	r2, r3
 80040fc:	7b3b      	ldrb	r3, [r7, #12]
 80040fe:	b21b      	sxth	r3, r3
 8004100:	4313      	orrs	r3, r2
 8004102:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8004104:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	200008b8 	.word	0x200008b8

08004114 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                    double>::__type
    sqrt(_Tp __x)
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
    { return __builtin_sqrt(__x); }
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7fc f971 	bl	8000404 <__aeabi_i2d>
 8004122:	4602      	mov	r2, r0
 8004124:	460b      	mov	r3, r1
 8004126:	4610      	mov	r0, r2
 8004128:	4619      	mov	r1, r3
 800412a:	f00d f801 	bl	8011130 <sqrt>
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	4610      	mov	r0, r2
 8004134:	4619      	mov	r1, r3
 8004136:	3708      	adds	r7, #8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 800413c:	b5b0      	push	{r4, r5, r7, lr}
 800413e:	b08e      	sub	sp, #56	; 0x38
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float rad2deg = 180.0/3.14;
 8004148:	4bc6      	ldr	r3, [pc, #792]	; (8004464 <_Z9DCM2EulerPsS_+0x328>)
 800414a:	637b      	str	r3, [r7, #52]	; 0x34
	float acctop = sqrt(acc[0]*acc[0] + acc[1]*acc[1] + acc[2]*acc[2]);
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004152:	461a      	mov	r2, r3
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800415a:	fb03 f202 	mul.w	r2, r3, r2
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	3302      	adds	r3, #2
 8004162:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004166:	4619      	mov	r1, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	3302      	adds	r3, #2
 800416c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004170:	fb03 f301 	mul.w	r3, r3, r1
 8004174:	441a      	add	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	3304      	adds	r3, #4
 800417a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800417e:	4619      	mov	r1, r3
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	3304      	adds	r3, #4
 8004184:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004188:	fb03 f301 	mul.w	r3, r3, r1
 800418c:	4413      	add	r3, r2
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff ffc0 	bl	8004114 <_ZSt4sqrtIiEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8004194:	4602      	mov	r2, r0
 8004196:	460b      	mov	r3, r1
 8004198:	4610      	mov	r0, r2
 800419a:	4619      	mov	r1, r3
 800419c:	f7fc fc74 	bl	8000a88 <__aeabi_d2f>
 80041a0:	4603      	mov	r3, r0
 80041a2:	633b      	str	r3, [r7, #48]	; 0x30

	//float A = (acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
	//float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/A;
	float DCM11 = (mag[0]*acc[1]*acc[1] - acc[0]*mag[1]*acc[1] + mag[0]*acc[2]*acc[2] - acc[0]*mag[2]*acc[2])/(acctop*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041aa:	461a      	mov	r2, r3
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	3302      	adds	r3, #2
 80041b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041b4:	fb03 f302 	mul.w	r3, r3, r2
 80041b8:	68ba      	ldr	r2, [r7, #8]
 80041ba:	3202      	adds	r2, #2
 80041bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80041c0:	fb02 f203 	mul.w	r2, r2, r3
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041ca:	4619      	mov	r1, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	3302      	adds	r3, #2
 80041d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041d4:	fb03 f301 	mul.w	r3, r3, r1
 80041d8:	68b9      	ldr	r1, [r7, #8]
 80041da:	3102      	adds	r1, #2
 80041dc:	f9b1 1000 	ldrsh.w	r1, [r1]
 80041e0:	fb01 f303 	mul.w	r3, r1, r3
 80041e4:	1ad2      	subs	r2, r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041ec:	4619      	mov	r1, r3
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	3304      	adds	r3, #4
 80041f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041f6:	fb03 f301 	mul.w	r3, r3, r1
 80041fa:	68b9      	ldr	r1, [r7, #8]
 80041fc:	3104      	adds	r1, #4
 80041fe:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004202:	fb01 f303 	mul.w	r3, r1, r3
 8004206:	441a      	add	r2, r3
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800420e:	4619      	mov	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3304      	adds	r3, #4
 8004214:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004218:	fb03 f301 	mul.w	r3, r3, r1
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	3104      	adds	r1, #4
 8004220:	f9b1 1000 	ldrsh.w	r1, [r1]
 8004224:	fb01 f303 	mul.w	r3, r1, r3
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc fd36 	bl	8000c9c <__aeabi_i2f>
 8004230:	4604      	mov	r4, r0
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004238:	461a      	mov	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	3302      	adds	r3, #2
 800423e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004242:	fb03 f202 	mul.w	r2, r3, r2
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	3302      	adds	r3, #2
 800424a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800424e:	4619      	mov	r1, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004256:	fb03 f301 	mul.w	r3, r3, r1
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	4618      	mov	r0, r3
 800425e:	f7fc fd1d 	bl	8000c9c <__aeabi_i2f>
 8004262:	4603      	mov	r3, r0
 8004264:	4618      	mov	r0, r3
 8004266:	f000 f9d3 	bl	8004610 <_Z6squaref>
 800426a:	4605      	mov	r5, r0
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004272:	461a      	mov	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3304      	adds	r3, #4
 8004278:	f9b3 3000 	ldrsh.w	r3, [r3]
 800427c:	fb03 f202 	mul.w	r2, r3, r2
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	3304      	adds	r3, #4
 8004284:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004288:	4619      	mov	r1, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004290:	fb03 f301 	mul.w	r3, r3, r1
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	4618      	mov	r0, r3
 8004298:	f7fc fd00 	bl	8000c9c <__aeabi_i2f>
 800429c:	4603      	mov	r3, r0
 800429e:	4618      	mov	r0, r3
 80042a0:	f000 f9b6 	bl	8004610 <_Z6squaref>
 80042a4:	4603      	mov	r3, r0
 80042a6:	4619      	mov	r1, r3
 80042a8:	4628      	mov	r0, r5
 80042aa:	f7fc fc43 	bl	8000b34 <__addsf3>
 80042ae:	4603      	mov	r3, r0
 80042b0:	461d      	mov	r5, r3
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	3302      	adds	r3, #2
 80042b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042ba:	461a      	mov	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3304      	adds	r3, #4
 80042c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042c4:	fb03 f202 	mul.w	r2, r3, r2
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	3304      	adds	r3, #4
 80042cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042d0:	4619      	mov	r1, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	3302      	adds	r3, #2
 80042d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042da:	fb03 f301 	mul.w	r3, r3, r1
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fc fcdb 	bl	8000c9c <__aeabi_i2f>
 80042e6:	4603      	mov	r3, r0
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 f991 	bl	8004610 <_Z6squaref>
 80042ee:	4603      	mov	r3, r0
 80042f0:	4619      	mov	r1, r3
 80042f2:	4628      	mov	r0, r5
 80042f4:	f7fc fc1e 	bl	8000b34 <__addsf3>
 80042f8:	4603      	mov	r3, r0
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7fe fbac 	bl	8002a58 <_ZSt4sqrtf>
 8004300:	4603      	mov	r3, r0
 8004302:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004304:	4618      	mov	r0, r3
 8004306:	f7fc fd1d 	bl	8000d44 <__aeabi_fmul>
 800430a:	4603      	mov	r3, r0
 800430c:	4619      	mov	r1, r3
 800430e:	4620      	mov	r0, r4
 8004310:	f7fc fdcc 	bl	8000eac <__aeabi_fdiv>
 8004314:	4603      	mov	r3, r0
 8004316:	62fb      	str	r3, [r7, #44]	; 0x2c
	//A = sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
	//float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/A;
	float DCM21 = -(acc[1]*mag[2] - acc[2]*mag[1])/sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1]));
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	3304      	adds	r3, #4
 800431c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004320:	461a      	mov	r2, r3
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	3302      	adds	r3, #2
 8004326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800432a:	fb03 f202 	mul.w	r2, r3, r2
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	3302      	adds	r3, #2
 8004332:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004336:	4619      	mov	r1, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3304      	adds	r3, #4
 800433c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004340:	fb03 f301 	mul.w	r3, r3, r1
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	4618      	mov	r0, r3
 8004348:	f7fc fca8 	bl	8000c9c <__aeabi_i2f>
 800434c:	4604      	mov	r4, r0
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004354:	461a      	mov	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	3302      	adds	r3, #2
 800435a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800435e:	fb03 f202 	mul.w	r2, r3, r2
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	3302      	adds	r3, #2
 8004366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800436a:	4619      	mov	r1, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004372:	fb03 f301 	mul.w	r3, r3, r1
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	4618      	mov	r0, r3
 800437a:	f7fc fc8f 	bl	8000c9c <__aeabi_i2f>
 800437e:	4603      	mov	r3, r0
 8004380:	4618      	mov	r0, r3
 8004382:	f000 f945 	bl	8004610 <_Z6squaref>
 8004386:	4605      	mov	r5, r0
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800438e:	461a      	mov	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	3304      	adds	r3, #4
 8004394:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004398:	fb03 f202 	mul.w	r2, r3, r2
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	3304      	adds	r3, #4
 80043a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043a4:	4619      	mov	r1, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043ac:	fb03 f301 	mul.w	r3, r3, r1
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7fc fc72 	bl	8000c9c <__aeabi_i2f>
 80043b8:	4603      	mov	r3, r0
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f928 	bl	8004610 <_Z6squaref>
 80043c0:	4603      	mov	r3, r0
 80043c2:	4619      	mov	r1, r3
 80043c4:	4628      	mov	r0, r5
 80043c6:	f7fc fbb5 	bl	8000b34 <__addsf3>
 80043ca:	4603      	mov	r3, r0
 80043cc:	461d      	mov	r5, r3
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	3302      	adds	r3, #2
 80043d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043d6:	461a      	mov	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3304      	adds	r3, #4
 80043dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043e0:	fb03 f202 	mul.w	r2, r3, r2
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	3304      	adds	r3, #4
 80043e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043ec:	4619      	mov	r1, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	3302      	adds	r3, #2
 80043f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043f6:	fb03 f301 	mul.w	r3, r3, r1
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	4618      	mov	r0, r3
 80043fe:	f7fc fc4d 	bl	8000c9c <__aeabi_i2f>
 8004402:	4603      	mov	r3, r0
 8004404:	4618      	mov	r0, r3
 8004406:	f000 f903 	bl	8004610 <_Z6squaref>
 800440a:	4603      	mov	r3, r0
 800440c:	4619      	mov	r1, r3
 800440e:	4628      	mov	r0, r5
 8004410:	f7fc fb90 	bl	8000b34 <__addsf3>
 8004414:	4603      	mov	r3, r0
 8004416:	4618      	mov	r0, r3
 8004418:	f7fe fb1e 	bl	8002a58 <_ZSt4sqrtf>
 800441c:	4603      	mov	r3, r0
 800441e:	4619      	mov	r1, r3
 8004420:	4620      	mov	r0, r4
 8004422:	f7fc fd43 	bl	8000eac <__aeabi_fdiv>
 8004426:	4603      	mov	r3, r0
 8004428:	62bb      	str	r3, [r7, #40]	; 0x28


	float DCM31 = -acc[0]/acctop;
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004430:	425b      	negs	r3, r3
 8004432:	4618      	mov	r0, r3
 8004434:	f7fc fc32 	bl	8000c9c <__aeabi_i2f>
 8004438:	4603      	mov	r3, r0
 800443a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800443c:	4618      	mov	r0, r3
 800443e:	f7fc fd35 	bl	8000eac <__aeabi_fdiv>
 8004442:	4603      	mov	r3, r0
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
	float DCM32 = -acc[1]/acctop;
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	3302      	adds	r3, #2
 800444a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800444e:	425b      	negs	r3, r3
 8004450:	4618      	mov	r0, r3
 8004452:	f7fc fc23 	bl	8000c9c <__aeabi_i2f>
 8004456:	4603      	mov	r3, r0
 8004458:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800445a:	4618      	mov	r0, r3
 800445c:	f7fc fd26 	bl	8000eac <__aeabi_fdiv>
 8004460:	4603      	mov	r3, r0
 8004462:	e001      	b.n	8004468 <_Z9DCM2EulerPsS_+0x32c>
 8004464:	42654ca3 	.word	0x42654ca3
 8004468:	623b      	str	r3, [r7, #32]
	float DCM33 = -acc[2]/acctop;
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	3304      	adds	r3, #4
 800446e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004472:	425b      	negs	r3, r3
 8004474:	4618      	mov	r0, r3
 8004476:	f7fc fc11 	bl	8000c9c <__aeabi_i2f>
 800447a:	4603      	mov	r3, r0
 800447c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800447e:	4618      	mov	r0, r3
 8004480:	f7fc fd14 	bl	8000eac <__aeabi_fdiv>
 8004484:	4603      	mov	r3, r0
 8004486:	61fb      	str	r3, [r7, #28]
	//euler_angles.pitch = rad2deg*atan2(-DCM31,x);
	float pitch = asin(-DCM31);
 8004488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800448e:	4618      	mov	r0, r3
 8004490:	f7fe fabc 	bl	8002a0c <_ZSt4asinf>
 8004494:	61b8      	str	r0, [r7, #24]
	float cp = cos(pitch);
 8004496:	69b8      	ldr	r0, [r7, #24]
 8004498:	f7fe f8e2 	bl	8002660 <_ZSt3cosf>
 800449c:	6178      	str	r0, [r7, #20]

	euler_angles.pitch = rad2deg*pitch;
 800449e:	69b9      	ldr	r1, [r7, #24]
 80044a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80044a2:	f7fc fc4f 	bl	8000d44 <__aeabi_fmul>
 80044a6:	4603      	mov	r3, r0
 80044a8:	461a      	mov	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	605a      	str	r2, [r3, #4]
	//pitch = asin(pitch);
	euler_angles.roll = rad2deg*atan(DCM32/DCM33);
 80044ae:	69f9      	ldr	r1, [r7, #28]
 80044b0:	6a38      	ldr	r0, [r7, #32]
 80044b2:	f7fc fcfb 	bl	8000eac <__aeabi_fdiv>
 80044b6:	4603      	mov	r3, r0
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fe fab3 	bl	8002a24 <_ZSt4atanf>
 80044be:	4603      	mov	r3, r0
 80044c0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7fc fc3e 	bl	8000d44 <__aeabi_fmul>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461a      	mov	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	601a      	str	r2, [r3, #0]
	float yaw = rad2deg*atan2(DCM21/cp,DCM11/cp);
 80044d0:	6979      	ldr	r1, [r7, #20]
 80044d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044d4:	f7fc fcea 	bl	8000eac <__aeabi_fdiv>
 80044d8:	4603      	mov	r3, r0
 80044da:	461c      	mov	r4, r3
 80044dc:	6979      	ldr	r1, [r7, #20]
 80044de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80044e0:	f7fc fce4 	bl	8000eac <__aeabi_fdiv>
 80044e4:	4603      	mov	r3, r0
 80044e6:	4619      	mov	r1, r3
 80044e8:	4620      	mov	r0, r4
 80044ea:	f7fe faa7 	bl	8002a3c <_ZSt5atan2ff>
 80044ee:	4603      	mov	r3, r0
 80044f0:	4619      	mov	r1, r3
 80044f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80044f4:	f7fc fc26 	bl	8000d44 <__aeabi_fmul>
 80044f8:	4603      	mov	r3, r0
 80044fa:	613b      	str	r3, [r7, #16]
	//-euler_angles.yaw  = rad2deg*atan2(DCM21,DCM11);
	if((int)yaw < -175 && (int)yaw >= -180) {
 80044fc:	6938      	ldr	r0, [r7, #16]
 80044fe:	f7fc fdfd 	bl	80010fc <__aeabi_f2iz>
 8004502:	4603      	mov	r3, r0
 8004504:	f113 0faf 	cmn.w	r3, #175	; 0xaf
 8004508:	da23      	bge.n	8004552 <_Z9DCM2EulerPsS_+0x416>
 800450a:	6938      	ldr	r0, [r7, #16]
 800450c:	f7fc fdf6 	bl	80010fc <__aeabi_f2iz>
 8004510:	4603      	mov	r3, r0
 8004512:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 8004516:	db1c      	blt.n	8004552 <_Z9DCM2EulerPsS_+0x416>
			//yaw_sign = POSITIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8004518:	4b39      	ldr	r3, [pc, #228]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d04b      	beq.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
 8004520:	4b38      	ldr	r3, [pc, #224]	; (8004604 <_Z9DCM2EulerPsS_+0x4c8>)
 8004522:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8004526:	f04f 0100 	mov.w	r1, #0
 800452a:	4618      	mov	r0, r3
 800452c:	f7fc fda8 	bl	8001080 <__aeabi_fcmplt>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d100      	bne.n	8004538 <_Z9DCM2EulerPsS_+0x3fc>
 8004536:	e03f      	b.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter++;
 8004538:	4b33      	ldr	r3, [pc, #204]	; (8004608 <_Z9DCM2EulerPsS_+0x4cc>)
 800453a:	f993 3000 	ldrsb.w	r3, [r3]
 800453e:	b2db      	uxtb	r3, r3
 8004540:	3301      	adds	r3, #1
 8004542:	b2db      	uxtb	r3, r3
 8004544:	b25a      	sxtb	r2, r3
 8004546:	4b30      	ldr	r3, [pc, #192]	; (8004608 <_Z9DCM2EulerPsS_+0x4cc>)
 8004548:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 800454a:	4b2d      	ldr	r3, [pc, #180]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 800454c:	2200      	movs	r2, #0
 800454e:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] > 0) {
 8004550:	e032      	b.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
		}

	}
	else if((int)yaw > 175 && (int)yaw <= 180) {
 8004552:	6938      	ldr	r0, [r7, #16]
 8004554:	f7fc fdd2 	bl	80010fc <__aeabi_f2iz>
 8004558:	4603      	mov	r3, r0
 800455a:	2baf      	cmp	r3, #175	; 0xaf
 800455c:	dd22      	ble.n	80045a4 <_Z9DCM2EulerPsS_+0x468>
 800455e:	6938      	ldr	r0, [r7, #16]
 8004560:	f7fc fdcc 	bl	80010fc <__aeabi_f2iz>
 8004564:	4603      	mov	r3, r0
 8004566:	2bb4      	cmp	r3, #180	; 0xb4
 8004568:	dc1c      	bgt.n	80045a4 <_Z9DCM2EulerPsS_+0x468>
			//yaw_sign = NEGATIVE;
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 800456a:	4b25      	ldr	r3, [pc, #148]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 800456c:	781b      	ldrb	r3, [r3, #0]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d022      	beq.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
 8004572:	4b24      	ldr	r3, [pc, #144]	; (8004604 <_Z9DCM2EulerPsS_+0x4c8>)
 8004574:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 8004578:	f04f 0100 	mov.w	r1, #0
 800457c:	4618      	mov	r0, r3
 800457e:	f7fc fd9d 	bl	80010bc <__aeabi_fcmpgt>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d100      	bne.n	800458a <_Z9DCM2EulerPsS_+0x44e>
 8004588:	e016      	b.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
			yaw_counter--;
 800458a:	4b1f      	ldr	r3, [pc, #124]	; (8004608 <_Z9DCM2EulerPsS_+0x4cc>)
 800458c:	f993 3000 	ldrsb.w	r3, [r3]
 8004590:	b2db      	uxtb	r3, r3
 8004592:	3b01      	subs	r3, #1
 8004594:	b2db      	uxtb	r3, r3
 8004596:	b25a      	sxtb	r2, r3
 8004598:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <_Z9DCM2EulerPsS_+0x4cc>)
 800459a:	701a      	strb	r2, [r3, #0]
			yaw_sign = POSITIVE;
 800459c:	4b18      	ldr	r3, [pc, #96]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 800459e:	2200      	movs	r2, #0
 80045a0:	701a      	strb	r2, [r3, #0]
		if(yaw_sign != POSITIVE && -1*EKF.gyro[2] < 0) {
 80045a2:	e009      	b.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
		}
	}

	else if(jump_counter > 50) { //Approx 1 sec.
 80045a4:	4b19      	ldr	r3, [pc, #100]	; (800460c <_Z9DCM2EulerPsS_+0x4d0>)
 80045a6:	881b      	ldrh	r3, [r3, #0]
 80045a8:	2b32      	cmp	r3, #50	; 0x32
 80045aa:	d905      	bls.n	80045b8 <_Z9DCM2EulerPsS_+0x47c>
		yaw_sign = NEUTRAL;
 80045ac:	4b14      	ldr	r3, [pc, #80]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 80045ae:	2202      	movs	r2, #2
 80045b0:	701a      	strb	r2, [r3, #0]
		jump_counter = 0;
 80045b2:	4b16      	ldr	r3, [pc, #88]	; (800460c <_Z9DCM2EulerPsS_+0x4d0>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	801a      	strh	r2, [r3, #0]
	}

	if(yaw_sign != NEUTRAL) {
 80045b8:	4b11      	ldr	r3, [pc, #68]	; (8004600 <_Z9DCM2EulerPsS_+0x4c4>)
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d005      	beq.n	80045cc <_Z9DCM2EulerPsS_+0x490>
		jump_counter++;
 80045c0:	4b12      	ldr	r3, [pc, #72]	; (800460c <_Z9DCM2EulerPsS_+0x4d0>)
 80045c2:	881b      	ldrh	r3, [r3, #0]
 80045c4:	3301      	adds	r3, #1
 80045c6:	b29a      	uxth	r2, r3
 80045c8:	4b10      	ldr	r3, [pc, #64]	; (800460c <_Z9DCM2EulerPsS_+0x4d0>)
 80045ca:	801a      	strh	r2, [r3, #0]
	}

	yaw += yaw_counter*360;
 80045cc:	4b0e      	ldr	r3, [pc, #56]	; (8004608 <_Z9DCM2EulerPsS_+0x4cc>)
 80045ce:	f993 3000 	ldrsb.w	r3, [r3]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80045d8:	fb03 f302 	mul.w	r3, r3, r2
 80045dc:	4618      	mov	r0, r3
 80045de:	f7fc fb5d 	bl	8000c9c <__aeabi_i2f>
 80045e2:	4603      	mov	r3, r0
 80045e4:	4619      	mov	r1, r3
 80045e6:	6938      	ldr	r0, [r7, #16]
 80045e8:	f7fc faa4 	bl	8000b34 <__addsf3>
 80045ec:	4603      	mov	r3, r0
 80045ee:	613b      	str	r3, [r7, #16]
	euler_angles.yaw = yaw;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	609a      	str	r2, [r3, #8]
	//euler_angles.yaw = (atan2((float) mag[1], (float) mag[0]) * 180 / M_PI);
	//yaw = acos(yaw);
	//euler_angles.pitch  = rad2deg*pitch;
	//euler_angles.roll   = rad2deg*roll;
	//euler_angles.yaw    = rad2deg*yaw;
	return euler_angles;
 80045f6:	bf00      	nop

}
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	3738      	adds	r7, #56	; 0x38
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004600:	20000001 	.word	0x20000001
 8004604:	20000e30 	.word	0x20000e30
 8004608:	2000192d 	.word	0x2000192d
 800460c:	2000192e 	.word	0x2000192e

08004610 <_Z6squaref>:

float square(float x) {
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
	float y = x*x;
 8004618:	6879      	ldr	r1, [r7, #4]
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fc fb92 	bl	8000d44 <__aeabi_fmul>
 8004620:	4603      	mov	r3, r0
 8004622:	60fb      	str	r3, [r7, #12]
	return y;
 8004624:	68fb      	ldr	r3, [r7, #12]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
	...

08004630 <_Z6PWMYazv>:

void PWMYaz() {
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
*/

#ifdef UAV1


		  if(armed) {
 8004634:	4b35      	ldr	r3, [pc, #212]	; (800470c <_Z6PWMYazv+0xdc>)
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d04f      	beq.n	80046dc <_Z6PWMYazv+0xac>

			  if(in_failsafe) {
 800463c:	4b34      	ldr	r3, [pc, #208]	; (8004710 <_Z6PWMYazv+0xe0>)
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d014      	beq.n	800466e <_Z6PWMYazv+0x3e>
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1300);
 8004644:	4b33      	ldr	r3, [pc, #204]	; (8004714 <_Z6PWMYazv+0xe4>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f240 5214 	movw	r2, #1300	; 0x514
 800464c:	635a      	str	r2, [r3, #52]	; 0x34
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1300);
 800464e:	4b31      	ldr	r3, [pc, #196]	; (8004714 <_Z6PWMYazv+0xe4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f240 5214 	movw	r2, #1300	; 0x514
 8004656:	639a      	str	r2, [r3, #56]	; 0x38
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1300);
 8004658:	4b2e      	ldr	r3, [pc, #184]	; (8004714 <_Z6PWMYazv+0xe4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f240 5214 	movw	r2, #1300	; 0x514
 8004660:	63da      	str	r2, [r3, #60]	; 0x3c
				  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1300);
 8004662:	4b2c      	ldr	r3, [pc, #176]	; (8004714 <_Z6PWMYazv+0xe4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f240 5214 	movw	r2, #1300	; 0x514
 800466a:	641a      	str	r2, [r3, #64]	; 0x40
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
	  }
#endif

}
 800466c:	e04a      	b.n	8004704 <_Z6PWMYazv+0xd4>
				  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 800466e:	4b2a      	ldr	r3, [pc, #168]	; (8004718 <_Z6PWMYazv+0xe8>)
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	f240 52db 	movw	r2, #1499	; 0x5db
 8004676:	4293      	cmp	r3, r2
 8004678:	dc1b      	bgt.n	80046b2 <_Z6PWMYazv+0x82>
 800467a:	4b27      	ldr	r3, [pc, #156]	; (8004718 <_Z6PWMYazv+0xe8>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f240 424c 	movw	r2, #1100	; 0x44c
 8004682:	4293      	cmp	r3, r2
 8004684:	dd15      	ble.n	80046b2 <_Z6PWMYazv+0x82>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 8004686:	4b25      	ldr	r3, [pc, #148]	; (800471c <_Z6PWMYazv+0xec>)
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	4b22      	ldr	r3, [pc, #136]	; (8004714 <_Z6PWMYazv+0xe4>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 8004690:	4b22      	ldr	r3, [pc, #136]	; (800471c <_Z6PWMYazv+0xec>)
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	4b1f      	ldr	r3, [pc, #124]	; (8004714 <_Z6PWMYazv+0xe4>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 800469a:	4b20      	ldr	r3, [pc, #128]	; (800471c <_Z6PWMYazv+0xec>)
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	4b1d      	ldr	r3, [pc, #116]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 80046a4:	4b1d      	ldr	r3, [pc, #116]	; (800471c <_Z6PWMYazv+0xec>)
 80046a6:	68da      	ldr	r2, [r3, #12]
 80046a8:	4b1a      	ldr	r3, [pc, #104]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	641a      	str	r2, [r3, #64]	; 0x40
 80046ae:	bf00      	nop
}
 80046b0:	e028      	b.n	8004704 <_Z6PWMYazv+0xd4>
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80046b2:	4b18      	ldr	r3, [pc, #96]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046ba:	635a      	str	r2, [r3, #52]	; 0x34
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80046bc:	4b15      	ldr	r3, [pc, #84]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046c4:	639a      	str	r2, [r3, #56]	; 0x38
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80046c6:	4b13      	ldr	r3, [pc, #76]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046ce:	63da      	str	r2, [r3, #60]	; 0x3c
						  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80046d0:	4b10      	ldr	r3, [pc, #64]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046d8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80046da:	e013      	b.n	8004704 <_Z6PWMYazv+0xd4>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80046dc:	4b0d      	ldr	r3, [pc, #52]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046e4:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80046e6:	4b0b      	ldr	r3, [pc, #44]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046ee:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80046f0:	4b08      	ldr	r3, [pc, #32]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046f8:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80046fa:	4b06      	ldr	r3, [pc, #24]	; (8004714 <_Z6PWMYazv+0xe4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004702:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004704:	bf00      	nop
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr
 800470c:	20001865 	.word	0x20001865
 8004710:	20001926 	.word	0x20001926
 8004714:	2000090c 	.word	0x2000090c
 8004718:	200017d0 	.word	0x200017d0
 800471c:	200017a0 	.word	0x200017a0

08004720 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	4603      	mov	r3, r0
 8004728:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 800472a:	f04f 0300 	mov.w	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8004730:	2300      	movs	r3, #0
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800473a:	da12      	bge.n	8004762 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff fbee 	bl	8003f20 <_Z7GyroOkuh>
 8004744:	4603      	mov	r3, r0
 8004746:	4618      	mov	r0, r3
 8004748:	f7fc faa8 	bl	8000c9c <__aeabi_i2f>
 800474c:	4603      	mov	r3, r0
 800474e:	4619      	mov	r1, r3
 8004750:	68f8      	ldr	r0, [r7, #12]
 8004752:	f7fc f9ef 	bl	8000b34 <__addsf3>
 8004756:	4603      	mov	r3, r0
 8004758:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	3301      	adds	r3, #1
 800475e:	60bb      	str	r3, [r7, #8]
 8004760:	e7e8      	b.n	8004734 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8004762:	4905      	ldr	r1, [pc, #20]	; (8004778 <_Z7GyroErrh+0x58>)
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f7fc fba1 	bl	8000eac <__aeabi_fdiv>
 800476a:	4603      	mov	r3, r0
 800476c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800476e:	68fb      	ldr	r3, [r7, #12]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}
 8004778:	44fa0000 	.word	0x44fa0000

0800477c <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	4603      	mov	r3, r0
 8004784:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 8004786:	f04f 0300 	mov.w	r3, #0
 800478a:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800478c:	2300      	movs	r3, #0
 800478e:	60bb      	str	r3, [r7, #8]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004796:	da12      	bge.n	80047be <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 8004798:	79fb      	ldrb	r3, [r7, #7]
 800479a:	4618      	mov	r0, r3
 800479c:	f7ff fc98 	bl	80040d0 <_Z6AccOkuh>
 80047a0:	4603      	mov	r3, r0
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7fc fa7a 	bl	8000c9c <__aeabi_i2f>
 80047a8:	4603      	mov	r3, r0
 80047aa:	4619      	mov	r1, r3
 80047ac:	68f8      	ldr	r0, [r7, #12]
 80047ae:	f7fc f9c1 	bl	8000b34 <__addsf3>
 80047b2:	4603      	mov	r3, r0
 80047b4:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	3301      	adds	r3, #1
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	e7e8      	b.n	8004790 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 80047be:	4905      	ldr	r1, [pc, #20]	; (80047d4 <_Z6AccErrh+0x58>)
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f7fc fb73 	bl	8000eac <__aeabi_fdiv>
 80047c6:	4603      	mov	r3, r0
 80047c8:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 80047ca:	68fb      	ldr	r3, [r7, #12]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	44fa0000 	.word	0x44fa0000

080047d8 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <_Z11MotorBaslatv+0x38>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047e4:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 80047e6:	4b0a      	ldr	r3, [pc, #40]	; (8004810 <_Z11MotorBaslatv+0x38>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047ee:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 80047f0:	4b07      	ldr	r3, [pc, #28]	; (8004810 <_Z11MotorBaslatv+0x38>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80047f8:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 80047fa:	4b05      	ldr	r3, [pc, #20]	; (8004810 <_Z11MotorBaslatv+0x38>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004802:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8004804:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004808:	f001 fca8 	bl	800615c <HAL_Delay>
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}
 8004810:	2000090c 	.word	0x2000090c

08004814 <_Z7SetHomev>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void SetHome() {
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	home_counter++;
 8004818:	4b2f      	ldr	r3, [pc, #188]	; (80048d8 <_Z7SetHomev+0xc4>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3301      	adds	r3, #1
 800481e:	4a2e      	ldr	r2, [pc, #184]	; (80048d8 <_Z7SetHomev+0xc4>)
 8004820:	6013      	str	r3, [r2, #0]
	if(home_counter != 11) {
 8004822:	4b2d      	ldr	r3, [pc, #180]	; (80048d8 <_Z7SetHomev+0xc4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2b0b      	cmp	r3, #11
 8004828:	d024      	beq.n	8004874 <_Z7SetHomev+0x60>
		lla0_mean[0]  += gpsData.ggastruct.lcation.latitude;
 800482a:	4b2c      	ldr	r3, [pc, #176]	; (80048dc <_Z7SetHomev+0xc8>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a2c      	ldr	r2, [pc, #176]	; (80048e0 <_Z7SetHomev+0xcc>)
 8004830:	6812      	ldr	r2, [r2, #0]
 8004832:	4611      	mov	r1, r2
 8004834:	4618      	mov	r0, r3
 8004836:	f7fc f97d 	bl	8000b34 <__addsf3>
 800483a:	4603      	mov	r3, r0
 800483c:	461a      	mov	r2, r3
 800483e:	4b27      	ldr	r3, [pc, #156]	; (80048dc <_Z7SetHomev+0xc8>)
 8004840:	601a      	str	r2, [r3, #0]
		lla0_mean[1] += gpsData.ggastruct.lcation.longitude;
 8004842:	4b26      	ldr	r3, [pc, #152]	; (80048dc <_Z7SetHomev+0xc8>)
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	4a26      	ldr	r2, [pc, #152]	; (80048e0 <_Z7SetHomev+0xcc>)
 8004848:	6892      	ldr	r2, [r2, #8]
 800484a:	4611      	mov	r1, r2
 800484c:	4618      	mov	r0, r3
 800484e:	f7fc f971 	bl	8000b34 <__addsf3>
 8004852:	4603      	mov	r3, r0
 8004854:	461a      	mov	r2, r3
 8004856:	4b21      	ldr	r3, [pc, #132]	; (80048dc <_Z7SetHomev+0xc8>)
 8004858:	605a      	str	r2, [r3, #4]
		lla0_mean[2] += gpsData.ggastruct.alt.altitude;
 800485a:	4b20      	ldr	r3, [pc, #128]	; (80048dc <_Z7SetHomev+0xc8>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	4a20      	ldr	r2, [pc, #128]	; (80048e0 <_Z7SetHomev+0xcc>)
 8004860:	6a12      	ldr	r2, [r2, #32]
 8004862:	4611      	mov	r1, r2
 8004864:	4618      	mov	r0, r3
 8004866:	f7fc f965 	bl	8000b34 <__addsf3>
 800486a:	4603      	mov	r3, r0
 800486c:	461a      	mov	r2, r3
 800486e:	4b1b      	ldr	r3, [pc, #108]	; (80048dc <_Z7SetHomev+0xc8>)
 8004870:	609a      	str	r2, [r3, #8]
		lla0_mean[2] = 0;

		home = true;
	}

}
 8004872:	e02f      	b.n	80048d4 <_Z7SetHomev+0xc0>
		home_counter = 0;
 8004874:	4b18      	ldr	r3, [pc, #96]	; (80048d8 <_Z7SetHomev+0xc4>)
 8004876:	2200      	movs	r2, #0
 8004878:	601a      	str	r2, [r3, #0]
		lla0[0] = lla0_mean[0]/10;
 800487a:	4b18      	ldr	r3, [pc, #96]	; (80048dc <_Z7SetHomev+0xc8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4919      	ldr	r1, [pc, #100]	; (80048e4 <_Z7SetHomev+0xd0>)
 8004880:	4618      	mov	r0, r3
 8004882:	f7fc fb13 	bl	8000eac <__aeabi_fdiv>
 8004886:	4603      	mov	r3, r0
 8004888:	461a      	mov	r2, r3
 800488a:	4b17      	ldr	r3, [pc, #92]	; (80048e8 <_Z7SetHomev+0xd4>)
 800488c:	601a      	str	r2, [r3, #0]
		lla0[1] = lla0_mean[1]/10;
 800488e:	4b13      	ldr	r3, [pc, #76]	; (80048dc <_Z7SetHomev+0xc8>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	4914      	ldr	r1, [pc, #80]	; (80048e4 <_Z7SetHomev+0xd0>)
 8004894:	4618      	mov	r0, r3
 8004896:	f7fc fb09 	bl	8000eac <__aeabi_fdiv>
 800489a:	4603      	mov	r3, r0
 800489c:	461a      	mov	r2, r3
 800489e:	4b12      	ldr	r3, [pc, #72]	; (80048e8 <_Z7SetHomev+0xd4>)
 80048a0:	605a      	str	r2, [r3, #4]
		lla0[2] = lla0_mean[2]/10;
 80048a2:	4b0e      	ldr	r3, [pc, #56]	; (80048dc <_Z7SetHomev+0xc8>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	490f      	ldr	r1, [pc, #60]	; (80048e4 <_Z7SetHomev+0xd0>)
 80048a8:	4618      	mov	r0, r3
 80048aa:	f7fc faff 	bl	8000eac <__aeabi_fdiv>
 80048ae:	4603      	mov	r3, r0
 80048b0:	461a      	mov	r2, r3
 80048b2:	4b0d      	ldr	r3, [pc, #52]	; (80048e8 <_Z7SetHomev+0xd4>)
 80048b4:	609a      	str	r2, [r3, #8]
		lla0_mean[0] = 0;
 80048b6:	4b09      	ldr	r3, [pc, #36]	; (80048dc <_Z7SetHomev+0xc8>)
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]
		lla0_mean[1] = 0;
 80048be:	4b07      	ldr	r3, [pc, #28]	; (80048dc <_Z7SetHomev+0xc8>)
 80048c0:	f04f 0200 	mov.w	r2, #0
 80048c4:	605a      	str	r2, [r3, #4]
		lla0_mean[2] = 0;
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <_Z7SetHomev+0xc8>)
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
		home = true;
 80048ce:	4b07      	ldr	r3, [pc, #28]	; (80048ec <_Z7SetHomev+0xd8>)
 80048d0:	2201      	movs	r2, #1
 80048d2:	701a      	strb	r2, [r3, #0]
}
 80048d4:	bf00      	nop
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	200018dc 	.word	0x200018dc
 80048dc:	20000bc8 	.word	0x20000bc8
 80048e0:	20001930 	.word	0x20001930
 80048e4:	41200000 	.word	0x41200000
 80048e8:	20000bbc 	.word	0x20000bbc
 80048ec:	200018cc 	.word	0x200018cc

080048f0 <_Z8SetHome2v>:

void SetHome2() {
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
		lla0[0] = gpsData.ggastruct.lcation.latitude;
 80048f4:	4b09      	ldr	r3, [pc, #36]	; (800491c <_Z8SetHome2v+0x2c>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a09      	ldr	r2, [pc, #36]	; (8004920 <_Z8SetHome2v+0x30>)
 80048fa:	6013      	str	r3, [r2, #0]
		lla0[1] = gpsData.ggastruct.lcation.longitude;
 80048fc:	4b07      	ldr	r3, [pc, #28]	; (800491c <_Z8SetHome2v+0x2c>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4a07      	ldr	r2, [pc, #28]	; (8004920 <_Z8SetHome2v+0x30>)
 8004902:	6053      	str	r3, [r2, #4]
		lla0[2] = gpsData.ggastruct.alt.altitude;
 8004904:	4b05      	ldr	r3, [pc, #20]	; (800491c <_Z8SetHome2v+0x2c>)
 8004906:	6a1b      	ldr	r3, [r3, #32]
 8004908:	4a05      	ldr	r2, [pc, #20]	; (8004920 <_Z8SetHome2v+0x30>)
 800490a:	6093      	str	r3, [r2, #8]

		home = true;
 800490c:	4b05      	ldr	r3, [pc, #20]	; (8004924 <_Z8SetHome2v+0x34>)
 800490e:	2201      	movs	r2, #1
 8004910:	701a      	strb	r2, [r3, #0]
}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	bc80      	pop	{r7}
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	20001930 	.word	0x20001930
 8004920:	20000bbc 	.word	0x20000bbc
 8004924:	200018cc 	.word	0x200018cc

08004928 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8004928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800492a:	b0ad      	sub	sp, #180	; 0xb4
 800492c:	af0c      	add	r7, sp, #48	; 0x30
 800492e:	6178      	str	r0, [r7, #20]

	if(htim == &htim2) {
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	4a9f      	ldr	r2, [pc, #636]	; (8004bb0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8004934:	4293      	cmp	r3, r2
 8004936:	f040 862e 	bne.w	8005596 <HAL_TIM_PeriodElapsedCallback+0xc6e>
		//1.25 ms || 800 Hz
		  Check_Arm();
 800493a:	f7ff f849 	bl	80039d0 <_Z9Check_Armv>
		  Check_Disarm();
 800493e:	f7ff f8ad 	bl	8003a9c <_Z12Check_Disarmv>

		set_ucounter(SONAR_CLOCK_RATE);
 8004942:	2014      	movs	r0, #20
 8004944:	f7fe f832 	bl	80029ac <set_ucounter>
		set_b_counter(12);
 8004948:	200c      	movs	r0, #12
 800494a:	f7fd fe6f 	bl	800262c <set_b_counter>

		controller_counter++;
 800494e:	4b99      	ldr	r3, [pc, #612]	; (8004bb4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	3301      	adds	r3, #1
 8004954:	b29a      	uxth	r2, r3
 8004956:	4b97      	ldr	r3, [pc, #604]	; (8004bb4 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8004958:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 800495a:	4b97      	ldr	r3, [pc, #604]	; (8004bb8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800495c:	881b      	ldrh	r3, [r3, #0]
 800495e:	3301      	adds	r3, #1
 8004960:	b29a      	uxth	r2, r3
 8004962:	4b95      	ldr	r3, [pc, #596]	; (8004bb8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004964:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 8004966:	4b95      	ldr	r3, [pc, #596]	; (8004bbc <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	3301      	adds	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	4b93      	ldr	r3, [pc, #588]	; (8004bbc <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004970:	801a      	strh	r2, [r3, #0]
		gps_counter++;
 8004972:	4b93      	ldr	r3, [pc, #588]	; (8004bc0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004974:	881b      	ldrh	r3, [r3, #0]
 8004976:	3301      	adds	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	4b91      	ldr	r3, [pc, #580]	; (8004bc0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800497c:	801a      	strh	r2, [r3, #0]
#ifdef UAV1
		if(gps_counter == GPS_CLOCK_RATE) {
 800497e:	4b90      	ldr	r3, [pc, #576]	; (8004bc0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	2b28      	cmp	r3, #40	; 0x28
 8004984:	f040 808d 	bne.w	8004aa2 <HAL_TIM_PeriodElapsedCallback+0x17a>
			gps_counter = 0;
 8004988:	4b8d      	ldr	r3, [pc, #564]	; (8004bc0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800498a:	2200      	movs	r2, #0
 800498c:	801a      	strh	r2, [r3, #0]
			getGPSData(&gpsData);
 800498e:	488d      	ldr	r0, [pc, #564]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004990:	f7fd f8c2 	bl	8001b18 <getGPSData>
			EKF.gps_fixed = gpsData.ggastruct.isfixValid;
 8004994:	4b8b      	ldr	r3, [pc, #556]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	2b00      	cmp	r3, #0
 800499a:	bf14      	ite	ne
 800499c:	2301      	movne	r3, #1
 800499e:	2300      	moveq	r3, #0
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	4b89      	ldr	r3, [pc, #548]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80049a4:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9

			if(!home && gpsData.ggastruct.isfixValid) {
 80049a8:	4b88      	ldr	r3, [pc, #544]	; (8004bcc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	f083 0301 	eor.w	r3, r3, #1
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d005      	beq.n	80049c2 <HAL_TIM_PeriodElapsedCallback+0x9a>
 80049b6:	4b83      	ldr	r3, [pc, #524]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <HAL_TIM_PeriodElapsedCallback+0x9a>
				SetHome();
 80049be:	f7ff ff29 	bl	8004814 <_Z7SetHomev>
			}

			if(home) {
 80049c2:	4b82      	ldr	r3, [pc, #520]	; (8004bcc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d06b      	beq.n	8004aa2 <HAL_TIM_PeriodElapsedCallback+0x17a>

				float lla[3];
				float ecef[3];
				float ecef0[3];

				lla[0] = gpsData.ggastruct.lcation.latitude;
 80049ca:	4b7e      	ldr	r3, [pc, #504]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	64fb      	str	r3, [r7, #76]	; 0x4c
				lla[1] = gpsData.ggastruct.lcation.longitude;
 80049d0:	4b7c      	ldr	r3, [pc, #496]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	653b      	str	r3, [r7, #80]	; 0x50
				lla[2] = gpsData.ggastruct.alt.altitude;
 80049d6:	4b7b      	ldr	r3, [pc, #492]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	657b      	str	r3, [r7, #84]	; 0x54

				lla2ecef(lla, ecef);
 80049dc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80049e0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80049e4:	4611      	mov	r1, r2
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fd fe52 	bl	8002690 <_Z8lla2ecefPfS_>
				lla2ecef(lla0, ecef0);
 80049ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80049f0:	4619      	mov	r1, r3
 80049f2:	4877      	ldr	r0, [pc, #476]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 80049f4:	f7fd fe4c 	bl	8002690 <_Z8lla2ecefPfS_>

				float vned[2];
				ecef2ned(ecef, ecef0, lla0, vned);
 80049f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049fc:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8004a00:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8004a04:	4a72      	ldr	r2, [pc, #456]	; (8004bd0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8004a06:	f7fd fef9 	bl	80027fc <_Z8ecef2nedPfS_S_S_>

				EKF.xned = vned[0];
 8004a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a0c:	4a6e      	ldr	r2, [pc, #440]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a0e:	f8c2 32b4 	str.w	r3, [r2, #692]	; 0x2b4
				EKF.yned = vned[1];
 8004a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a14:	4a6c      	ldr	r2, [pc, #432]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a16:	f8c2 32b8 	str.w	r3, [r2, #696]	; 0x2b8
				EKF.v_ground = gpsData.rmcstruct.speed * 0.514444444; //Knot to m/s
 8004a1a:	4b6a      	ldr	r3, [pc, #424]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7fb fd02 	bl	8000428 <__aeabi_f2d>
 8004a24:	a360      	add	r3, pc, #384	; (adr r3, 8004ba8 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f7fb fd55 	bl	80004d8 <__aeabi_dmul>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	4610      	mov	r0, r2
 8004a34:	4619      	mov	r1, r3
 8004a36:	f7fc f827 	bl	8000a88 <__aeabi_d2f>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	4a62      	ldr	r2, [pc, #392]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a3e:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc

				float deg2rad = M_PI/180.0;
 8004a42:	4b64      	ldr	r3, [pc, #400]	; (8004bd4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8004a44:	67fb      	str	r3, [r7, #124]	; 0x7c
				EKF.vgpsxned = EKF.v_ground * cos(gpsData.rmcstruct.course * deg2rad);
 8004a46:	4b60      	ldr	r3, [pc, #384]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a48:	f8d3 42bc 	ldr.w	r4, [r3, #700]	; 0x2bc
 8004a4c:	4b5d      	ldr	r3, [pc, #372]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a50:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fc f976 	bl	8000d44 <__aeabi_fmul>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fd fe00 	bl	8002660 <_ZSt3cosf>
 8004a60:	4603      	mov	r3, r0
 8004a62:	4619      	mov	r1, r3
 8004a64:	4620      	mov	r0, r4
 8004a66:	f7fc f96d 	bl	8000d44 <__aeabi_fmul>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	4b56      	ldr	r3, [pc, #344]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
				EKF.vgpsyned = EKF.v_ground * sin(gpsData.rmcstruct.course * deg2rad);
 8004a74:	4b54      	ldr	r3, [pc, #336]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a76:	f8d3 42bc 	ldr.w	r4, [r3, #700]	; 0x2bc
 8004a7a:	4b52      	ldr	r3, [pc, #328]	; (8004bc4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7fc f95f 	bl	8000d44 <__aeabi_fmul>
 8004a86:	4603      	mov	r3, r0
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7fd fdf5 	bl	8002678 <_ZSt3sinf>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	4619      	mov	r1, r3
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7fc f956 	bl	8000d44 <__aeabi_fmul>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	4b4a      	ldr	r3, [pc, #296]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004a9e:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

		//else {
		//	EKF.Qgps = 400 * gpsData.ggastruct.HDOP;
		//}

		if(mag_counter == MAG_CLOCK_RATE) {
 8004aa2:	4b46      	ldr	r3, [pc, #280]	; (8004bbc <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d146      	bne.n	8004b38 <HAL_TIM_PeriodElapsedCallback+0x210>
			mag_counter = 0;
 8004aaa:	4b44      	ldr	r3, [pc, #272]	; (8004bbc <HAL_TIM_PeriodElapsedCallback+0x294>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 8004ab0:	4a49      	ldr	r2, [pc, #292]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004ab2:	494a      	ldr	r1, [pc, #296]	; (8004bdc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8004ab4:	484a      	ldr	r0, [pc, #296]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004ab6:	f7fc fbd1 	bl	800125c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 8004aba:	4b49      	ldr	r3, [pc, #292]	; (8004be0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8004abc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ac0:	4a46      	ldr	r2, [pc, #280]	; (8004bdc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8004ac2:	f9b2 1000 	ldrsh.w	r1, [r2]
 8004ac6:	4a44      	ldr	r2, [pc, #272]	; (8004bd8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8004ac8:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7fe fd27 	bl	8003520 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 8004ad2:	4b44      	ldr	r3, [pc, #272]	; (8004be4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8004ad4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ad8:	84bb      	strh	r3, [r7, #36]	; 0x24
			mag[1] = MAG_Y_CALIB;
 8004ada:	4b43      	ldr	r3, [pc, #268]	; (8004be8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8004adc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ae0:	84fb      	strh	r3, [r7, #38]	; 0x26
			mag[2] = MAG_Z_CALIB;
 8004ae2:	4b42      	ldr	r3, [pc, #264]	; (8004bec <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8004ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ae8:	853b      	strh	r3, [r7, #40]	; 0x28

			int16_t acc[3];
			acc[0] = accX;
 8004aea:	4b41      	ldr	r3, [pc, #260]	; (8004bf0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fc fb04 	bl	80010fc <__aeabi_f2iz>
 8004af4:	4603      	mov	r3, r0
 8004af6:	b21b      	sxth	r3, r3
 8004af8:	83bb      	strh	r3, [r7, #28]
			acc[1] = accY;
 8004afa:	4b3e      	ldr	r3, [pc, #248]	; (8004bf4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7fc fafc 	bl	80010fc <__aeabi_f2iz>
 8004b04:	4603      	mov	r3, r0
 8004b06:	b21b      	sxth	r3, r3
 8004b08:	83fb      	strh	r3, [r7, #30]
			acc[2] = accZ;
 8004b0a:	4b3b      	ldr	r3, [pc, #236]	; (8004bf8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f7fc faf4 	bl	80010fc <__aeabi_f2iz>
 8004b14:	4603      	mov	r3, r0
 8004b16:	b21b      	sxth	r3, r3
 8004b18:	843b      	strh	r3, [r7, #32]
			euler_angles = DCM2Euler(acc, mag);
 8004b1a:	4c38      	ldr	r4, [pc, #224]	; (8004bfc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8004b1c:	463b      	mov	r3, r7
 8004b1e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8004b22:	f107 011c 	add.w	r1, r7, #28
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7ff fb08 	bl	800413c <_Z9DCM2EulerPsS_>
 8004b2c:	4623      	mov	r3, r4
 8004b2e:	463a      	mov	r2, r7
 8004b30:	6810      	ldr	r0, [r2, #0]
 8004b32:	6851      	ldr	r1, [r2, #4]
 8004b34:	6892      	ldr	r2, [r2, #8]
 8004b36:	c307      	stmia	r3!, {r0, r1, r2}

		}

		if(camera_counter == 40) {
 8004b38:	4b1f      	ldr	r3, [pc, #124]	; (8004bb8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004b3a:	881b      	ldrh	r3, [r3, #0]
 8004b3c:	2b28      	cmp	r3, #40	; 0x28
 8004b3e:	d125      	bne.n	8004b8c <HAL_TIM_PeriodElapsedCallback+0x264>
			  camera_counter = 0;
 8004b40:	4b1d      	ldr	r3, [pc, #116]	; (8004bb8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8004b42:	2200      	movs	r2, #0
 8004b44:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 8004b46:	4b2e      	ldr	r3, [pc, #184]	; (8004c00 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8004b48:	4a2e      	ldr	r2, [pc, #184]	; (8004c04 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004b4a:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b4c:	c303      	stmia	r3!, {r0, r1}
 8004b4e:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8004b50:	4b2c      	ldr	r3, [pc, #176]	; (8004c04 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004b52:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 8004b56:	b21b      	sxth	r3, r3
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f7fc f89f 	bl	8000c9c <__aeabi_i2f>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	4929      	ldr	r1, [pc, #164]	; (8004c08 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fc f9a2 	bl	8000eac <__aeabi_fdiv>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	4b16      	ldr	r3, [pc, #88]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004b6e:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288

			  if(!cam_data.detected) {
 8004b72:	4b24      	ldr	r3, [pc, #144]	; (8004c04 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d104      	bne.n	8004b84 <HAL_TIM_PeriodElapsedCallback+0x25c>
				  EKF.Qc = 9e9;
 8004b7a:	4b13      	ldr	r3, [pc, #76]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004b7c:	4a23      	ldr	r2, [pc, #140]	; (8004c0c <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8004b7e:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
 8004b82:	e003      	b.n	8004b8c <HAL_TIM_PeriodElapsedCallback+0x264>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 8004b84:	4b10      	ldr	r3, [pc, #64]	; (8004bc8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8004b86:	4a22      	ldr	r2, [pc, #136]	; (8004c10 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8004b88:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
			  }
		}

		if(get_ucounter() == 1) {
 8004b8c:	f7fd ff28 	bl	80029e0 <get_ucounter>
 8004b90:	4603      	mov	r3, r0
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	bf0c      	ite	eq
 8004b96:	2301      	moveq	r3, #1
 8004b98:	2300      	movne	r3, #0
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d039      	beq.n	8004c14 <HAL_TIM_PeriodElapsedCallback+0x2ec>
			request_range();
 8004ba0:	f7fd feca 	bl	8002938 <request_range>
 8004ba4:	e0f7      	b.n	8004d96 <HAL_TIM_PeriodElapsedCallback+0x46e>
 8004ba6:	bf00      	nop
 8004ba8:	31d2d84c 	.word	0x31d2d84c
 8004bac:	3fe07654 	.word	0x3fe07654
 8004bb0:	20000954 	.word	0x20000954
 8004bb4:	20001880 	.word	0x20001880
 8004bb8:	20001882 	.word	0x20001882
 8004bbc:	20001884 	.word	0x20001884
 8004bc0:	20001886 	.word	0x20001886
 8004bc4:	20001930 	.word	0x20001930
 8004bc8:	20000e30 	.word	0x20000e30
 8004bcc:	200018cc 	.word	0x200018cc
 8004bd0:	20000bbc 	.word	0x20000bbc
 8004bd4:	3c8efa35 	.word	0x3c8efa35
 8004bd8:	20001910 	.word	0x20001910
 8004bdc:	2000190e 	.word	0x2000190e
 8004be0:	2000190c 	.word	0x2000190c
 8004be4:	20001912 	.word	0x20001912
 8004be8:	20001914 	.word	0x20001914
 8004bec:	20001916 	.word	0x20001916
 8004bf0:	20000b80 	.word	0x20000b80
 8004bf4:	20000b84 	.word	0x20000b84
 8004bf8:	20000b88 	.word	0x20000b88
 8004bfc:	200018f8 	.word	0x200018f8
 8004c00:	200018ec 	.word	0x200018ec
 8004c04:	200018e0 	.word	0x200018e0
 8004c08:	42c80000 	.word	0x42c80000
 8004c0c:	50061c46 	.word	0x50061c46
 8004c10:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 8004c14:	f7fd fee4 	bl	80029e0 <get_ucounter>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b14      	cmp	r3, #20
 8004c1c:	bf0c      	ite	eq
 8004c1e:	2301      	moveq	r3, #1
 8004c20:	2300      	movne	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 80b6 	beq.w	8004d96 <HAL_TIM_PeriodElapsedCallback+0x46e>

		  sonar_range = getRange();
 8004c2a:	f7fd fe9f 	bl	800296c <getRange>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	461a      	mov	r2, r3
 8004c32:	4b6f      	ldr	r3, [pc, #444]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8004c34:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8004c36:	4b6f      	ldr	r3, [pc, #444]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a6f      	ldr	r2, [pc, #444]	; (8004df8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8004c3c:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 8004c3e:	4b6f      	ldr	r3, [pc, #444]	; (8004dfc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a6f      	ldr	r2, [pc, #444]	; (8004e00 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8004c44:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8004c46:	4b6f      	ldr	r3, [pc, #444]	; (8004e04 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	496f      	ldr	r1, [pc, #444]	; (8004e08 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7fc f879 	bl	8000d44 <__aeabi_fmul>
 8004c52:	4603      	mov	r3, r0
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fd fecd 	bl	80029f4 <_ZSt3absf>
 8004c5a:	67b8      	str	r0, [r7, #120]	; 0x78
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8004c5c:	4b69      	ldr	r3, [pc, #420]	; (8004e04 <HAL_TIM_PeriodElapsedCallback+0x4dc>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	4969      	ldr	r1, [pc, #420]	; (8004e08 <HAL_TIM_PeriodElapsedCallback+0x4e0>)
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fc f86e 	bl	8000d44 <__aeabi_fmul>
 8004c68:	4603      	mov	r3, r0
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fd fec2 	bl	80029f4 <_ZSt3absf>
 8004c70:	6778      	str	r0, [r7, #116]	; 0x74
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 8004c72:	4b5f      	ldr	r3, [pc, #380]	; (8004df0 <HAL_TIM_PeriodElapsedCallback+0x4c8>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fc f80c 	bl	8000c94 <__aeabi_ui2f>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fb fbd2 	bl	8000428 <__aeabi_f2d>
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	4b60      	ldr	r3, [pc, #384]	; (8004e0c <HAL_TIM_PeriodElapsedCallback+0x4e4>)
 8004c8a:	f7fb fd4f 	bl	800072c <__aeabi_ddiv>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4614      	mov	r4, r2
 8004c94:	461d      	mov	r5, r3
 8004c96:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8004c98:	f7fd fce2 	bl	8002660 <_ZSt3cosf>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fb fbc2 	bl	8000428 <__aeabi_f2d>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4620      	mov	r0, r4
 8004caa:	4629      	mov	r1, r5
 8004cac:	f7fb fc14 	bl	80004d8 <__aeabi_dmul>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	460b      	mov	r3, r1
 8004cb4:	4614      	mov	r4, r2
 8004cb6:	461d      	mov	r5, r3
 8004cb8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8004cba:	f7fd fcd1 	bl	8002660 <_ZSt3cosf>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7fb fbb1 	bl	8000428 <__aeabi_f2d>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	4620      	mov	r0, r4
 8004ccc:	4629      	mov	r1, r5
 8004cce:	f7fb fc03 	bl	80004d8 <__aeabi_dmul>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4610      	mov	r0, r2
 8004cd8:	4619      	mov	r1, r3
 8004cda:	f7fb fed5 	bl	8000a88 <__aeabi_d2f>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	4a44      	ldr	r2, [pc, #272]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004ce2:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 8004ce4:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8004ce8:	673b      	str	r3, [r7, #112]	; 0x70
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 8004cea:	4b42      	ldr	r3, [pc, #264]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a42      	ldr	r2, [pc, #264]	; (8004df8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7fb ff1b 	bl	8000b30 <__aeabi_fsub>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fc f8d4 	bl	8000eac <__aeabi_fdiv>
 8004d04:	4603      	mov	r3, r0
 8004d06:	461a      	mov	r2, r3
 8004d08:	4b3c      	ldr	r3, [pc, #240]	; (8004dfc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004d0a:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 8004d0c:	4b3b      	ldr	r3, [pc, #236]	; (8004dfc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7fd fe6f 	bl	80029f4 <_ZSt3absf>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2201      	movs	r2, #1
 8004d1a:	4614      	mov	r4, r2
 8004d1c:	493c      	ldr	r1, [pc, #240]	; (8004e10 <HAL_TIM_PeriodElapsedCallback+0x4e8>)
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7fc f9cc 	bl	80010bc <__aeabi_fcmpgt>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_TIM_PeriodElapsedCallback+0x406>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	461c      	mov	r4, r3
 8004d2e:	b2e3      	uxtb	r3, r4
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d007      	beq.n	8004d44 <HAL_TIM_PeriodElapsedCallback+0x41c>
			  sonar_alt = sonar_alt_;
 8004d34:	4b30      	ldr	r3, [pc, #192]	; (8004df8 <HAL_TIM_PeriodElapsedCallback+0x4d0>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	4a2e      	ldr	r2, [pc, #184]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004d3a:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8004d3c:	4b30      	ldr	r3, [pc, #192]	; (8004e00 <HAL_TIM_PeriodElapsedCallback+0x4d8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a2e      	ldr	r2, [pc, #184]	; (8004dfc <HAL_TIM_PeriodElapsedCallback+0x4d4>)
 8004d42:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8004d44:	4b2b      	ldr	r3, [pc, #172]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4932      	ldr	r1, [pc, #200]	; (8004e14 <HAL_TIM_PeriodElapsedCallback+0x4ec>)
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7fc f9b6 	bl	80010bc <__aeabi_fcmpgt>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d10c      	bne.n	8004d70 <HAL_TIM_PeriodElapsedCallback+0x448>
 8004d56:	4b27      	ldr	r3, [pc, #156]	; (8004df4 <HAL_TIM_PeriodElapsedCallback+0x4cc>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7fb fb64 	bl	8000428 <__aeabi_f2d>
 8004d60:	a321      	add	r3, pc, #132	; (adr r3, 8004de8 <HAL_TIM_PeriodElapsedCallback+0x4c0>)
 8004d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d66:	f7fb fe29 	bl	80009bc <__aeabi_dcmplt>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d008      	beq.n	8004d82 <HAL_TIM_PeriodElapsedCallback+0x45a>
			  EKF.Qs = 9e9;
 8004d70:	4b29      	ldr	r3, [pc, #164]	; (8004e18 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8004d72:	4a2a      	ldr	r2, [pc, #168]	; (8004e1c <HAL_TIM_PeriodElapsedCallback+0x4f4>)
 8004d74:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
			  EKF.salt = 50;
 8004d78:	4b27      	ldr	r3, [pc, #156]	; (8004e18 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8004d7a:	4a29      	ldr	r2, [pc, #164]	; (8004e20 <HAL_TIM_PeriodElapsedCallback+0x4f8>)
 8004d7c:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
 8004d80:	e009      	b.n	8004d96 <HAL_TIM_PeriodElapsedCallback+0x46e>
		  }

		  else {
			  EKF.Qs = 0.25;
 8004d82:	4b25      	ldr	r3, [pc, #148]	; (8004e18 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8004d84:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8004d88:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
			  EKF.salt = 1;
 8004d8c:	4b22      	ldr	r3, [pc, #136]	; (8004e18 <HAL_TIM_PeriodElapsedCallback+0x4f0>)
 8004d8e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004d92:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
		  }


		}

		if(get_b_counter() == 1) {
 8004d96:	f7fd fc3f 	bl	8002618 <get_b_counter>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	bf0c      	ite	eq
 8004da0:	2301      	moveq	r3, #1
 8004da2:	2300      	movne	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <HAL_TIM_PeriodElapsedCallback+0x488>
			write_ut();
 8004daa:	f7fd fa35 	bl	8002218 <write_ut>
 8004dae:	e069      	b.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x55c>
		}

		else if(get_b_counter() == 5) { //5 ms
 8004db0:	f7fd fc32 	bl	8002618 <get_b_counter>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b05      	cmp	r3, #5
 8004db8:	bf0c      	ite	eq
 8004dba:	2301      	moveq	r3, #1
 8004dbc:	2300      	movne	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d031      	beq.n	8004e28 <HAL_TIM_PeriodElapsedCallback+0x500>
			bmp.uncomp.temp = read_ut ();
 8004dc4:	f7fd fa40 	bl	8002248 <read_ut>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fb ff66 	bl	8000c9c <__aeabi_i2f>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	4a14      	ldr	r2, [pc, #80]	; (8004e24 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8004dd4:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 8004dd6:	4813      	ldr	r0, [pc, #76]	; (8004e24 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8004dd8:	f7fd fa50 	bl	800227c <get_temp>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	4a11      	ldr	r2, [pc, #68]	; (8004e24 <HAL_TIM_PeriodElapsedCallback+0x4fc>)
 8004de0:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 8004de2:	f7fd faa3 	bl	800232c <write_up>
 8004de6:	e04d      	b.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x55c>
 8004de8:	33333333 	.word	0x33333333
 8004dec:	3fd33333 	.word	0x3fd33333
 8004df0:	2000187c 	.word	0x2000187c
 8004df4:	2000186c 	.word	0x2000186c
 8004df8:	20001870 	.word	0x20001870
 8004dfc:	20001874 	.word	0x20001874
 8004e00:	20001878 	.word	0x20001878
 8004e04:	20000bf8 	.word	0x20000bf8
 8004e08:	3c8e8a72 	.word	0x3c8e8a72
 8004e0c:	40590000 	.word	0x40590000
 8004e10:	40e00000 	.word	0x40e00000
 8004e14:	40c00000 	.word	0x40c00000
 8004e18:	20000e30 	.word	0x20000e30
 8004e1c:	50061c46 	.word	0x50061c46
 8004e20:	42480000 	.word	0x42480000
 8004e24:	20001888 	.word	0x20001888
		}

		else if(get_b_counter() == 12) { //
 8004e28:	f7fd fbf6 	bl	8002618 <get_b_counter>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b0c      	cmp	r3, #12
 8004e30:	bf0c      	ite	eq
 8004e32:	2301      	moveq	r3, #1
 8004e34:	2300      	movne	r3, #0
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d023      	beq.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x55c>
			bmp.uncomp.press = read_up (bmp.oss);
 8004e3c:	4ba8      	ldr	r3, [pc, #672]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e3e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004e40:	f7fd fa94 	bl	800236c <read_up>
 8004e44:	4603      	mov	r3, r0
 8004e46:	4aa6      	ldr	r2, [pc, #664]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e48:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 8004e4a:	4ea5      	ldr	r6, [pc, #660]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e4c:	466d      	mov	r5, sp
 8004e4e:	f106 0410 	add.w	r4, r6, #16
 8004e52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e5a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8004e5e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004e62:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004e66:	f7fd faaf 	bl	80023c8 <get_pressure>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	4a9c      	ldr	r2, [pc, #624]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e6e:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8004e70:	489b      	ldr	r0, [pc, #620]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e72:	f7fd fb75 	bl	8002560 <get_altitude>
 8004e76:	4603      	mov	r3, r0
 8004e78:	4a99      	ldr	r2, [pc, #612]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e7a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 8004e7c:	4b98      	ldr	r3, [pc, #608]	; (80050e0 <HAL_TIM_PeriodElapsedCallback+0x7b8>)
 8004e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e80:	4a98      	ldr	r2, [pc, #608]	; (80050e4 <HAL_TIM_PeriodElapsedCallback+0x7bc>)
 8004e82:	6013      	str	r3, [r2, #0]

		}
#endif
		//}

		if(controller_counter == CONTROLLER_RATE) { //5 ms || 200 Hz
 8004e84:	4b98      	ldr	r3, [pc, #608]	; (80050e8 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8004e86:	881b      	ldrh	r3, [r3, #0]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	f040 8384 	bne.w	8005596 <HAL_TIM_PeriodElapsedCallback+0xc6e>
			_controller_timer = controller_timer;
 8004e8e:	4b97      	ldr	r3, [pc, #604]	; (80050ec <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a97      	ldr	r2, [pc, #604]	; (80050f0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8004e94:	6013      	str	r3, [r2, #0]
			controller_timer = HAL_GetTick();
 8004e96:	f001 f957 	bl	8006148 <HAL_GetTick>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4b93      	ldr	r3, [pc, #588]	; (80050ec <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8004ea0:	601a      	str	r2, [r3, #0]
			controller_timer_dif = controller_timer-_controller_timer;
 8004ea2:	4b92      	ldr	r3, [pc, #584]	; (80050ec <HAL_TIM_PeriodElapsedCallback+0x7c4>)
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	4b92      	ldr	r3, [pc, #584]	; (80050f0 <HAL_TIM_PeriodElapsedCallback+0x7c8>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	4a91      	ldr	r2, [pc, #580]	; (80050f4 <HAL_TIM_PeriodElapsedCallback+0x7cc>)
 8004eae:	6013      	str	r3, [r2, #0]
		  controller_counter = 0;
 8004eb0:	4b8d      	ldr	r3, [pc, #564]	; (80050e8 <HAL_TIM_PeriodElapsedCallback+0x7c0>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	801a      	strh	r2, [r3, #0]


#ifdef UAV1

		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 8004eb6:	201d      	movs	r0, #29
 8004eb8:	f7ff f832 	bl	8003f20 <_Z7GyroOkuh>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7fb feec 	bl	8000c9c <__aeabi_i2f>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	4b8c      	ldr	r3, [pc, #560]	; (80050f8 <HAL_TIM_PeriodElapsedCallback+0x7d0>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4619      	mov	r1, r3
 8004ecc:	4610      	mov	r0, r2
 8004ece:	f7fb fe2f 	bl	8000b30 <__aeabi_fsub>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	4989      	ldr	r1, [pc, #548]	; (80050fc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f7fb ffe8 	bl	8000eac <__aeabi_fdiv>
 8004edc:	4603      	mov	r3, r0
 8004ede:	461a      	mov	r2, r3
 8004ee0:	4b87      	ldr	r3, [pc, #540]	; (8005100 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8004ee2:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8004ee4:	201f      	movs	r0, #31
 8004ee6:	f7ff f81b 	bl	8003f20 <_Z7GyroOkuh>
 8004eea:	4603      	mov	r3, r0
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fb fed5 	bl	8000c9c <__aeabi_i2f>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	4b83      	ldr	r3, [pc, #524]	; (8005104 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4610      	mov	r0, r2
 8004efc:	f7fb fe18 	bl	8000b30 <__aeabi_fsub>
 8004f00:	4603      	mov	r3, r0
 8004f02:	497e      	ldr	r1, [pc, #504]	; (80050fc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fb ffd1 	bl	8000eac <__aeabi_fdiv>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	4b7e      	ldr	r3, [pc, #504]	; (8005108 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8004f10:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 8004f12:	2021      	movs	r0, #33	; 0x21
 8004f14:	f7ff f804 	bl	8003f20 <_Z7GyroOkuh>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fb febe 	bl	8000c9c <__aeabi_i2f>
 8004f20:	4602      	mov	r2, r0
 8004f22:	4b7a      	ldr	r3, [pc, #488]	; (800510c <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f7fb fe01 	bl	8000b30 <__aeabi_fsub>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	4972      	ldr	r1, [pc, #456]	; (80050fc <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fb ffba 	bl	8000eac <__aeabi_fdiv>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	4b74      	ldr	r3, [pc, #464]	; (8005110 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004f3e:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 8004f40:	4b6f      	ldr	r3, [pc, #444]	; (8005100 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a73      	ldr	r2, [pc, #460]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004f46:	f8c2 31f4 	str.w	r3, [r2, #500]	; 0x1f4
		  EKF.gyro[1] = -1*gyroY;
 8004f4a:	4b6f      	ldr	r3, [pc, #444]	; (8005108 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004f52:	4a70      	ldr	r2, [pc, #448]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004f54:	f8c2 31f8 	str.w	r3, [r2, #504]	; 0x1f8
		  EKF.gyro[2] = gyroZ;
 8004f58:	4b6d      	ldr	r3, [pc, #436]	; (8005110 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a6d      	ldr	r2, [pc, #436]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8004f5e:	f8c2 31fc 	str.w	r3, [r2, #508]	; 0x1fc

		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8004f62:	2032      	movs	r0, #50	; 0x32
 8004f64:	f7ff f8b4 	bl	80040d0 <_Z6AccOkuh>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fb fe96 	bl	8000c9c <__aeabi_i2f>
 8004f70:	4603      	mov	r3, r0
 8004f72:	4a69      	ldr	r2, [pc, #420]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004f74:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8004f76:	2034      	movs	r0, #52	; 0x34
 8004f78:	f7ff f8aa 	bl	80040d0 <_Z6AccOkuh>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7fb fe8c 	bl	8000c9c <__aeabi_i2f>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4a65      	ldr	r2, [pc, #404]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8004f88:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8004f8a:	2036      	movs	r0, #54	; 0x36
 8004f8c:	f7ff f8a0 	bl	80040d0 <_Z6AccOkuh>
 8004f90:	4603      	mov	r3, r0
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fb fe82 	bl	8000c9c <__aeabi_i2f>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4a61      	ldr	r2, [pc, #388]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8004f9c:	6013      	str	r3, [r2, #0]

		  accX = (1+Sx) * accX + bx;
 8004f9e:	4b5e      	ldr	r3, [pc, #376]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4960      	ldr	r1, [pc, #384]	; (8005124 <HAL_TIM_PeriodElapsedCallback+0x7fc>)
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fb fecd 	bl	8000d44 <__aeabi_fmul>
 8004faa:	4603      	mov	r3, r0
 8004fac:	495e      	ldr	r1, [pc, #376]	; (8005128 <HAL_TIM_PeriodElapsedCallback+0x800>)
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fb fdbe 	bl	8000b30 <__aeabi_fsub>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	4b57      	ldr	r3, [pc, #348]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004fba:	601a      	str	r2, [r3, #0]
		  accY = (1+Sy) * accY + by;
 8004fbc:	4b57      	ldr	r3, [pc, #348]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	495a      	ldr	r1, [pc, #360]	; (800512c <HAL_TIM_PeriodElapsedCallback+0x804>)
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fb febe 	bl	8000d44 <__aeabi_fmul>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	4959      	ldr	r1, [pc, #356]	; (8005130 <HAL_TIM_PeriodElapsedCallback+0x808>)
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7fb fdb1 	bl	8000b34 <__addsf3>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4b51      	ldr	r3, [pc, #324]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8004fd8:	601a      	str	r2, [r3, #0]
		  accZ = (1+Sz) * accZ + bz;
 8004fda:	4b51      	ldr	r3, [pc, #324]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4955      	ldr	r1, [pc, #340]	; (8005134 <HAL_TIM_PeriodElapsedCallback+0x80c>)
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fb feaf 	bl	8000d44 <__aeabi_fmul>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	4953      	ldr	r1, [pc, #332]	; (8005138 <HAL_TIM_PeriodElapsedCallback+0x810>)
 8004fea:	4618      	mov	r0, r3
 8004fec:	f7fb fda2 	bl	8000b34 <__addsf3>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	4b4a      	ldr	r3, [pc, #296]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8004ff6:	601a      	str	r2, [r3, #0]

		  accXc = (float)accX* 0.0078;
 8004ff8:	4b47      	ldr	r3, [pc, #284]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7fb fa13 	bl	8000428 <__aeabi_f2d>
 8005002:	a335      	add	r3, pc, #212	; (adr r3, 80050d8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8005004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005008:	f7fb fa66 	bl	80004d8 <__aeabi_dmul>
 800500c:	4602      	mov	r2, r0
 800500e:	460b      	mov	r3, r1
 8005010:	4610      	mov	r0, r2
 8005012:	4619      	mov	r1, r3
 8005014:	f7fb fd38 	bl	8000a88 <__aeabi_d2f>
 8005018:	4603      	mov	r3, r0
 800501a:	4a48      	ldr	r2, [pc, #288]	; (800513c <HAL_TIM_PeriodElapsedCallback+0x814>)
 800501c:	6013      	str	r3, [r2, #0]
		  accYc = (float)accY* 0.0078;
 800501e:	4b3f      	ldr	r3, [pc, #252]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4618      	mov	r0, r3
 8005024:	f7fb fa00 	bl	8000428 <__aeabi_f2d>
 8005028:	a32b      	add	r3, pc, #172	; (adr r3, 80050d8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 800502a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502e:	f7fb fa53 	bl	80004d8 <__aeabi_dmul>
 8005032:	4602      	mov	r2, r0
 8005034:	460b      	mov	r3, r1
 8005036:	4610      	mov	r0, r2
 8005038:	4619      	mov	r1, r3
 800503a:	f7fb fd25 	bl	8000a88 <__aeabi_d2f>
 800503e:	4603      	mov	r3, r0
 8005040:	4a3f      	ldr	r2, [pc, #252]	; (8005140 <HAL_TIM_PeriodElapsedCallback+0x818>)
 8005042:	6013      	str	r3, [r2, #0]
		  accZc = (float)accZ* 0.0078;
 8005044:	4b36      	ldr	r3, [pc, #216]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4618      	mov	r0, r3
 800504a:	f7fb f9ed 	bl	8000428 <__aeabi_f2d>
 800504e:	a322      	add	r3, pc, #136	; (adr r3, 80050d8 <HAL_TIM_PeriodElapsedCallback+0x7b0>)
 8005050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005054:	f7fb fa40 	bl	80004d8 <__aeabi_dmul>
 8005058:	4602      	mov	r2, r0
 800505a:	460b      	mov	r3, r1
 800505c:	4610      	mov	r0, r2
 800505e:	4619      	mov	r1, r3
 8005060:	f7fb fd12 	bl	8000a88 <__aeabi_d2f>
 8005064:	4603      	mov	r3, r0
 8005066:	4a37      	ldr	r2, [pc, #220]	; (8005144 <HAL_TIM_PeriodElapsedCallback+0x81c>)
 8005068:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accX;// - AccXh;
 800506a:	4b2b      	ldr	r3, [pc, #172]	; (8005118 <HAL_TIM_PeriodElapsedCallback+0x7f0>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a29      	ldr	r2, [pc, #164]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8005070:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
		  EKF.acc[1] = accY;// - AccYh;
 8005074:	4b29      	ldr	r3, [pc, #164]	; (800511c <HAL_TIM_PeriodElapsedCallback+0x7f4>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a26      	ldr	r2, [pc, #152]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800507a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		  EKF.acc[2] = accZ;// - AccZh;
 800507e:	4b28      	ldr	r3, [pc, #160]	; (8005120 <HAL_TIM_PeriodElapsedCallback+0x7f8>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a24      	ldr	r2, [pc, #144]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 8005084:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as

		  float g = 9.81;
 8005088:	4b2f      	ldr	r3, [pc, #188]	; (8005148 <HAL_TIM_PeriodElapsedCallback+0x820>)
 800508a:	66fb      	str	r3, [r7, #108]	; 0x6c
		  float roll_r  = deg2rad*EKF.state.angles[0];
 800508c:	4b21      	ldr	r3, [pc, #132]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 800508e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8005092:	492e      	ldr	r1, [pc, #184]	; (800514c <HAL_TIM_PeriodElapsedCallback+0x824>)
 8005094:	4618      	mov	r0, r3
 8005096:	f7fb fe55 	bl	8000d44 <__aeabi_fmul>
 800509a:	4603      	mov	r3, r0
 800509c:	66bb      	str	r3, [r7, #104]	; 0x68
		  float pitch_r = deg2rad*EKF.state.angles[1];
 800509e:	4b1d      	ldr	r3, [pc, #116]	; (8005114 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80050a0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80050a4:	4929      	ldr	r1, [pc, #164]	; (800514c <HAL_TIM_PeriodElapsedCallback+0x824>)
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7fb fe4c 	bl	8000d44 <__aeabi_fmul>
 80050ac:	4603      	mov	r3, r0
 80050ae:	667b      	str	r3, [r7, #100]	; 0x64

		  //g body components, Without * g
		  float gx = sin(pitch_r);
 80050b0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80050b2:	f7fd fae1 	bl	8002678 <_ZSt3sinf>
 80050b6:	6638      	str	r0, [r7, #96]	; 0x60
		  float gy = cos(pitch_r)*sin(roll_r);
 80050b8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80050ba:	f7fd fad1 	bl	8002660 <_ZSt3cosf>
 80050be:	4604      	mov	r4, r0
 80050c0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80050c2:	f7fd fad9 	bl	8002678 <_ZSt3sinf>
 80050c6:	4603      	mov	r3, r0
 80050c8:	4619      	mov	r1, r3
 80050ca:	4620      	mov	r0, r4
 80050cc:	f7fb fe3a 	bl	8000d44 <__aeabi_fmul>
 80050d0:	e03e      	b.n	8005150 <HAL_TIM_PeriodElapsedCallback+0x828>
 80050d2:	bf00      	nop
 80050d4:	f3af 8000 	nop.w
 80050d8:	8e8a71de 	.word	0x8e8a71de
 80050dc:	3f7ff2e4 	.word	0x3f7ff2e4
 80050e0:	20001888 	.word	0x20001888
 80050e4:	20001868 	.word	0x20001868
 80050e8:	20001880 	.word	0x20001880
 80050ec:	200018d0 	.word	0x200018d0
 80050f0:	200018d4 	.word	0x200018d4
 80050f4:	200018d8 	.word	0x200018d8
 80050f8:	20000ba4 	.word	0x20000ba4
 80050fc:	41660000 	.word	0x41660000
 8005100:	20000b74 	.word	0x20000b74
 8005104:	20000ba8 	.word	0x20000ba8
 8005108:	20000b78 	.word	0x20000b78
 800510c:	20000bac 	.word	0x20000bac
 8005110:	20000b7c 	.word	0x20000b7c
 8005114:	20000e30 	.word	0x20000e30
 8005118:	20000b80 	.word	0x20000b80
 800511c:	20000b84 	.word	0x20000b84
 8005120:	20000b88 	.word	0x20000b88
 8005124:	3f7f3b64 	.word	0x3f7f3b64
 8005128:	3efae148 	.word	0x3efae148
 800512c:	3f7e978d 	.word	0x3f7e978d
 8005130:	414d0a3d 	.word	0x414d0a3d
 8005134:	3f797f63 	.word	0x3f797f63
 8005138:	404d1eb8 	.word	0x404d1eb8
 800513c:	20000b8c 	.word	0x20000b8c
 8005140:	20000b90 	.word	0x20000b90
 8005144:	20000b94 	.word	0x20000b94
 8005148:	411cf5c3 	.word	0x411cf5c3
 800514c:	3c8e8a72 	.word	0x3c8e8a72
 8005150:	4603      	mov	r3, r0
 8005152:	65fb      	str	r3, [r7, #92]	; 0x5c
		  float gz = cos(roll_r)*cos(pitch_r);
 8005154:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8005156:	f7fd fa83 	bl	8002660 <_ZSt3cosf>
 800515a:	4604      	mov	r4, r0
 800515c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800515e:	f7fd fa7f 	bl	8002660 <_ZSt3cosf>
 8005162:	4603      	mov	r3, r0
 8005164:	4619      	mov	r1, r3
 8005166:	4620      	mov	r0, r4
 8005168:	f7fb fdec 	bl	8000d44 <__aeabi_fmul>
 800516c:	4603      	mov	r3, r0
 800516e:	65bb      	str	r3, [r7, #88]	; 0x58



		  accXc -= gx;
 8005170:	4b98      	ldr	r3, [pc, #608]	; (80053d4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005176:	4618      	mov	r0, r3
 8005178:	f7fb fcda 	bl	8000b30 <__aeabi_fsub>
 800517c:	4603      	mov	r3, r0
 800517e:	461a      	mov	r2, r3
 8005180:	4b94      	ldr	r3, [pc, #592]	; (80053d4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 8005182:	601a      	str	r2, [r3, #0]
		  accYc -= gy;
 8005184:	4b94      	ldr	r3, [pc, #592]	; (80053d8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800518a:	4618      	mov	r0, r3
 800518c:	f7fb fcd0 	bl	8000b30 <__aeabi_fsub>
 8005190:	4603      	mov	r3, r0
 8005192:	461a      	mov	r2, r3
 8005194:	4b90      	ldr	r3, [pc, #576]	; (80053d8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8005196:	601a      	str	r2, [r3, #0]
		  accZc -= gz;
 8005198:	4b90      	ldr	r3, [pc, #576]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fb fcc6 	bl	8000b30 <__aeabi_fsub>
 80051a4:	4603      	mov	r3, r0
 80051a6:	461a      	mov	r2, r3
 80051a8:	4b8c      	ldr	r3, [pc, #560]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80051aa:	601a      	str	r2, [r3, #0]

		  //Body to Local
		  accXm = accXc*cos(pitch_r) - accZc*cos(roll_r)*sin(pitch_r) - accYc*sin(roll_r)*sin(pitch_r);
 80051ac:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80051ae:	f7fd fa57 	bl	8002660 <_ZSt3cosf>
 80051b2:	4602      	mov	r2, r0
 80051b4:	4b87      	ldr	r3, [pc, #540]	; (80053d4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4619      	mov	r1, r3
 80051ba:	4610      	mov	r0, r2
 80051bc:	f7fb fdc2 	bl	8000d44 <__aeabi_fmul>
 80051c0:	4603      	mov	r3, r0
 80051c2:	461c      	mov	r4, r3
 80051c4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80051c6:	f7fd fa4b 	bl	8002660 <_ZSt3cosf>
 80051ca:	4602      	mov	r2, r0
 80051cc:	4b83      	ldr	r3, [pc, #524]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0xab4>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f7fb fdb6 	bl	8000d44 <__aeabi_fmul>
 80051d8:	4603      	mov	r3, r0
 80051da:	461d      	mov	r5, r3
 80051dc:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80051de:	f7fd fa4b 	bl	8002678 <_ZSt3sinf>
 80051e2:	4603      	mov	r3, r0
 80051e4:	4619      	mov	r1, r3
 80051e6:	4628      	mov	r0, r5
 80051e8:	f7fb fdac 	bl	8000d44 <__aeabi_fmul>
 80051ec:	4603      	mov	r3, r0
 80051ee:	4619      	mov	r1, r3
 80051f0:	4620      	mov	r0, r4
 80051f2:	f7fb fc9d 	bl	8000b30 <__aeabi_fsub>
 80051f6:	4603      	mov	r3, r0
 80051f8:	461c      	mov	r4, r3
 80051fa:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80051fc:	f7fd fa3c 	bl	8002678 <_ZSt3sinf>
 8005200:	4602      	mov	r2, r0
 8005202:	4b75      	ldr	r3, [pc, #468]	; (80053d8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4619      	mov	r1, r3
 8005208:	4610      	mov	r0, r2
 800520a:	f7fb fd9b 	bl	8000d44 <__aeabi_fmul>
 800520e:	4603      	mov	r3, r0
 8005210:	461d      	mov	r5, r3
 8005212:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8005214:	f7fd fa30 	bl	8002678 <_ZSt3sinf>
 8005218:	4603      	mov	r3, r0
 800521a:	4619      	mov	r1, r3
 800521c:	4628      	mov	r0, r5
 800521e:	f7fb fd91 	bl	8000d44 <__aeabi_fmul>
 8005222:	4603      	mov	r3, r0
 8005224:	4619      	mov	r1, r3
 8005226:	4620      	mov	r0, r4
 8005228:	f7fb fc82 	bl	8000b30 <__aeabi_fsub>
 800522c:	4603      	mov	r3, r0
 800522e:	461a      	mov	r2, r3
 8005230:	4b6b      	ldr	r3, [pc, #428]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8005232:	601a      	str	r2, [r3, #0]
		  accYm = accYc*cos(roll_r) - accZc*sin(roll_r);
 8005234:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8005236:	f7fd fa13 	bl	8002660 <_ZSt3cosf>
 800523a:	4602      	mov	r2, r0
 800523c:	4b66      	ldr	r3, [pc, #408]	; (80053d8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f7fb fd7e 	bl	8000d44 <__aeabi_fmul>
 8005248:	4603      	mov	r3, r0
 800524a:	461c      	mov	r4, r3
 800524c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800524e:	f7fd fa13 	bl	8002678 <_ZSt3sinf>
 8005252:	4602      	mov	r2, r0
 8005254:	4b61      	ldr	r3, [pc, #388]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0xab4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4619      	mov	r1, r3
 800525a:	4610      	mov	r0, r2
 800525c:	f7fb fd72 	bl	8000d44 <__aeabi_fmul>
 8005260:	4603      	mov	r3, r0
 8005262:	4619      	mov	r1, r3
 8005264:	4620      	mov	r0, r4
 8005266:	f7fb fc63 	bl	8000b30 <__aeabi_fsub>
 800526a:	4603      	mov	r3, r0
 800526c:	461a      	mov	r2, r3
 800526e:	4b5d      	ldr	r3, [pc, #372]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8005270:	601a      	str	r2, [r3, #0]
		  accZm = accZc*cos(roll_r)*cos(pitch_r) + accXc*sin(pitch_r) + accYc*cos(pitch_r)*sin(roll_r);
 8005272:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8005274:	f7fd f9f4 	bl	8002660 <_ZSt3cosf>
 8005278:	4602      	mov	r2, r0
 800527a:	4b58      	ldr	r3, [pc, #352]	; (80053dc <HAL_TIM_PeriodElapsedCallback+0xab4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4619      	mov	r1, r3
 8005280:	4610      	mov	r0, r2
 8005282:	f7fb fd5f 	bl	8000d44 <__aeabi_fmul>
 8005286:	4603      	mov	r3, r0
 8005288:	461c      	mov	r4, r3
 800528a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800528c:	f7fd f9e8 	bl	8002660 <_ZSt3cosf>
 8005290:	4603      	mov	r3, r0
 8005292:	4619      	mov	r1, r3
 8005294:	4620      	mov	r0, r4
 8005296:	f7fb fd55 	bl	8000d44 <__aeabi_fmul>
 800529a:	4603      	mov	r3, r0
 800529c:	461c      	mov	r4, r3
 800529e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80052a0:	f7fd f9ea 	bl	8002678 <_ZSt3sinf>
 80052a4:	4602      	mov	r2, r0
 80052a6:	4b4b      	ldr	r3, [pc, #300]	; (80053d4 <HAL_TIM_PeriodElapsedCallback+0xaac>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4619      	mov	r1, r3
 80052ac:	4610      	mov	r0, r2
 80052ae:	f7fb fd49 	bl	8000d44 <__aeabi_fmul>
 80052b2:	4603      	mov	r3, r0
 80052b4:	4619      	mov	r1, r3
 80052b6:	4620      	mov	r0, r4
 80052b8:	f7fb fc3c 	bl	8000b34 <__addsf3>
 80052bc:	4603      	mov	r3, r0
 80052be:	461c      	mov	r4, r3
 80052c0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80052c2:	f7fd f9cd 	bl	8002660 <_ZSt3cosf>
 80052c6:	4602      	mov	r2, r0
 80052c8:	4b43      	ldr	r3, [pc, #268]	; (80053d8 <HAL_TIM_PeriodElapsedCallback+0xab0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4619      	mov	r1, r3
 80052ce:	4610      	mov	r0, r2
 80052d0:	f7fb fd38 	bl	8000d44 <__aeabi_fmul>
 80052d4:	4603      	mov	r3, r0
 80052d6:	461d      	mov	r5, r3
 80052d8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80052da:	f7fd f9cd 	bl	8002678 <_ZSt3sinf>
 80052de:	4603      	mov	r3, r0
 80052e0:	4619      	mov	r1, r3
 80052e2:	4628      	mov	r0, r5
 80052e4:	f7fb fd2e 	bl	8000d44 <__aeabi_fmul>
 80052e8:	4603      	mov	r3, r0
 80052ea:	4619      	mov	r1, r3
 80052ec:	4620      	mov	r0, r4
 80052ee:	f7fb fc21 	bl	8000b34 <__addsf3>
 80052f2:	4603      	mov	r3, r0
 80052f4:	461a      	mov	r2, r3
 80052f6:	4b3c      	ldr	r3, [pc, #240]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 80052f8:	601a      	str	r2, [r3, #0]


		  accXm *= g; accYm *= g; accZm *= g;
 80052fa:	4b39      	ldr	r3, [pc, #228]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005300:	4618      	mov	r0, r3
 8005302:	f7fb fd1f 	bl	8000d44 <__aeabi_fmul>
 8005306:	4603      	mov	r3, r0
 8005308:	461a      	mov	r2, r3
 800530a:	4b35      	ldr	r3, [pc, #212]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	4b35      	ldr	r3, [pc, #212]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005314:	4618      	mov	r0, r3
 8005316:	f7fb fd15 	bl	8000d44 <__aeabi_fmul>
 800531a:	4603      	mov	r3, r0
 800531c:	461a      	mov	r2, r3
 800531e:	4b31      	ldr	r3, [pc, #196]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8005320:	601a      	str	r2, [r3, #0]
 8005322:	4b31      	ldr	r3, [pc, #196]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005328:	4618      	mov	r0, r3
 800532a:	f7fb fd0b 	bl	8000d44 <__aeabi_fmul>
 800532e:	4603      	mov	r3, r0
 8005330:	461a      	mov	r2, r3
 8005332:	4b2d      	ldr	r3, [pc, #180]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8005334:	601a      	str	r2, [r3, #0]

		  //EKF.acc_vert = (accZc - 1.0)  * g;
		  EKF.acc_vert = accZm;
 8005336:	4b2c      	ldr	r3, [pc, #176]	; (80053e8 <HAL_TIM_PeriodElapsedCallback+0xac0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a2c      	ldr	r2, [pc, #176]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800533c:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
		  float accXm = ax_b  * g;
		  float accYm = (accYc-AccYh)  * g;
		  */


		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8005340:	4b27      	ldr	r3, [pc, #156]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a29      	ldr	r2, [pc, #164]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005346:	f8c2 3280 	str.w	r3, [r2, #640]	; 0x280
		  EKF.accYm = accYm;
 800534a:	4b26      	ldr	r3, [pc, #152]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4a27      	ldr	r2, [pc, #156]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005350:	f8c2 3284 	str.w	r3, [r2, #644]	; 0x284
		  EKF.acc_pos_x = accXm;
 8005354:	4b22      	ldr	r3, [pc, #136]	; (80053e0 <HAL_TIM_PeriodElapsedCallback+0xab8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a24      	ldr	r2, [pc, #144]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800535a:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
		  EKF.acc_pos_y = -accYm;
 800535e:	4b21      	ldr	r3, [pc, #132]	; (80053e4 <HAL_TIM_PeriodElapsedCallback+0xabc>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005366:	4a21      	ldr	r2, [pc, #132]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005368:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190

		  EKF.sonar_alt = sonar_alt;
 800536c:	4b20      	ldr	r3, [pc, #128]	; (80053f0 <HAL_TIM_PeriodElapsedCallback+0xac8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a1e      	ldr	r2, [pc, #120]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005372:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
		  EKF.baro_alt = baro_alt;
 8005376:	4b1f      	ldr	r3, [pc, #124]	; (80053f4 <HAL_TIM_PeriodElapsedCallback+0xacc>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a1c      	ldr	r2, [pc, #112]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800537c:	f8c2 3278 	str.w	r3, [r2, #632]	; 0x278
		  EKF.yaw_acc  = -1*euler_angles.yaw;
 8005380:	4b1d      	ldr	r3, [pc, #116]	; (80053f8 <HAL_TIM_PeriodElapsedCallback+0xad0>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005388:	4a18      	ldr	r2, [pc, #96]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 800538a:	f8c2 31d4 	str.w	r3, [r2, #468]	; 0x1d4

		  EKF.Run();
 800538e:	4817      	ldr	r0, [pc, #92]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005390:	f00a ff94 	bl	80102bc <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 8005394:	4b15      	ldr	r3, [pc, #84]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 8005396:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800539a:	4a18      	ldr	r2, [pc, #96]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 800539c:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 800539e:	4b13      	ldr	r3, [pc, #76]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80053a0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80053a4:	4a15      	ldr	r2, [pc, #84]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80053a6:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 80053a8:	4b10      	ldr	r3, [pc, #64]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80053aa:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80053ae:	4a13      	ldr	r2, [pc, #76]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80053b0:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 80053b2:	4b0e      	ldr	r3, [pc, #56]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80053b4:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 80053b8:	4a10      	ldr	r2, [pc, #64]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80053ba:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 80053bc:	4b0b      	ldr	r3, [pc, #44]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80053be:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 80053c2:	4a0e      	ldr	r2, [pc, #56]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80053c4:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 80053c6:	4b09      	ldr	r3, [pc, #36]	; (80053ec <HAL_TIM_PeriodElapsedCallback+0xac4>)
 80053c8:	f8d3 31a8 	ldr.w	r3, [r3, #424]	; 0x1a8
 80053cc:	4a0b      	ldr	r2, [pc, #44]	; (80053fc <HAL_TIM_PeriodElapsedCallback+0xad4>)
 80053ce:	6153      	str	r3, [r2, #20]
 80053d0:	e016      	b.n	8005400 <HAL_TIM_PeriodElapsedCallback+0xad8>
 80053d2:	bf00      	nop
 80053d4:	20000b8c 	.word	0x20000b8c
 80053d8:	20000b90 	.word	0x20000b90
 80053dc:	20000b94 	.word	0x20000b94
 80053e0:	20000b98 	.word	0x20000b98
 80053e4:	20000b9c 	.word	0x20000b9c
 80053e8:	20000ba0 	.word	0x20000ba0
 80053ec:	20000e30 	.word	0x20000e30
 80053f0:	2000186c 	.word	0x2000186c
 80053f4:	20001868 	.word	0x20001868
 80053f8:	200018f8 	.word	0x200018f8
 80053fc:	20000bf8 	.word	0x20000bf8


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8005400:	4b67      	ldr	r3, [pc, #412]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8005402:	69db      	ldr	r3, [r3, #28]
 8005404:	4618      	mov	r0, r3
 8005406:	f7fe f98f 	bl	8003728 <_Z9checkModei>

			controller.z_vel = EKF.vz;
 800540a:	4b66      	ldr	r3, [pc, #408]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 800540c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 8005410:	4a65      	ldr	r2, [pc, #404]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005412:	f8c2 3198 	str.w	r3, [r2, #408]	; 0x198
			controller.z = EKF.alt_gnd;
 8005416:	4b63      	ldr	r3, [pc, #396]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8005418:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800541c:	4a62      	ldr	r2, [pc, #392]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800541e:	f8c2 31a0 	str.w	r3, [r2, #416]	; 0x1a0

			controller.vx	 = EKF.vx;
 8005422:	4b60      	ldr	r3, [pc, #384]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8005424:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8005428:	4a5f      	ldr	r2, [pc, #380]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800542a:	f8c2 31a8 	str.w	r3, [r2, #424]	; 0x1a8
			controller.x     = EKF.x;
 800542e:	4b5d      	ldr	r3, [pc, #372]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8005430:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8005434:	4a5c      	ldr	r2, [pc, #368]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005436:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0

			controller.vy	 = EKF.vy;
 800543a:	4b5a      	ldr	r3, [pc, #360]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 800543c:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8005440:	4a59      	ldr	r2, [pc, #356]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005442:	f8c2 31b8 	str.w	r3, [r2, #440]	; 0x1b8
			controller.y     = EKF.y;
 8005446:	4b57      	ldr	r3, [pc, #348]	; (80055a4 <HAL_TIM_PeriodElapsedCallback+0xc7c>)
 8005448:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800544c:	4a56      	ldr	r2, [pc, #344]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800544e:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0

		  controller.state = state;
 8005452:	4b55      	ldr	r3, [pc, #340]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005454:	4a55      	ldr	r2, [pc, #340]	; (80055ac <HAL_TIM_PeriodElapsedCallback+0xc84>)
 8005456:	f503 74a8 	add.w	r4, r3, #336	; 0x150
 800545a:	4615      	mov	r5, r2
 800545c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800545e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005462:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 8005468:	4b4f      	ldr	r3, [pc, #316]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800546a:	4a51      	ldr	r2, [pc, #324]	; (80055b0 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 800546c:	f503 74ba 	add.w	r4, r3, #372	; 0x174
 8005470:	4615      	mov	r5, r2
 8005472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005476:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005478:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800547a:	682b      	ldr	r3, [r5, #0]
 800547c:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 800547e:	4b48      	ldr	r3, [pc, #288]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	4618      	mov	r0, r3
 8005484:	f7fb fc0a 	bl	8000c9c <__aeabi_i2f>
 8005488:	4603      	mov	r3, r0
 800548a:	4a47      	ldr	r2, [pc, #284]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800548c:	f8c2 31a4 	str.w	r3, [r2, #420]	; 0x1a4
		  controller.ch2 = ch[1];
 8005490:	4b43      	ldr	r3, [pc, #268]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	4618      	mov	r0, r3
 8005496:	f7fb fc01 	bl	8000c9c <__aeabi_i2f>
 800549a:	4603      	mov	r3, r0
 800549c:	4a42      	ldr	r2, [pc, #264]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800549e:	f8c2 31b4 	str.w	r3, [r2, #436]	; 0x1b4
		  controller.ch1 = ch[0];
 80054a2:	4b3f      	ldr	r3, [pc, #252]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fb fbf8 	bl	8000c9c <__aeabi_i2f>
 80054ac:	4603      	mov	r3, r0
 80054ae:	4a3e      	ldr	r2, [pc, #248]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054b0:	f8c2 31c4 	str.w	r3, [r2, #452]	; 0x1c4
		  controller.Run();
 80054b4:	483c      	ldr	r0, [pc, #240]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054b6:	f006 f8c5 	bl	800b644 <_ZN10Controller3RunEv>

		  controller_output[0] = controller.controller_output_pwm[0];
 80054ba:	4b3b      	ldr	r3, [pc, #236]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054bc:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80054c0:	4a3c      	ldr	r2, [pc, #240]	; (80055b4 <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80054c2:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 80054c4:	4b38      	ldr	r3, [pc, #224]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054c6:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80054ca:	4a3a      	ldr	r2, [pc, #232]	; (80055b4 <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80054cc:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 80054ce:	4b36      	ldr	r3, [pc, #216]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054d0:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80054d4:	4a37      	ldr	r2, [pc, #220]	; (80055b4 <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80054d6:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 80054d8:	4b33      	ldr	r3, [pc, #204]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80054da:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80054de:	4a35      	ldr	r2, [pc, #212]	; (80055b4 <HAL_TIM_PeriodElapsedCallback+0xc8c>)
 80054e0:	60d3      	str	r3, [r2, #12]
#endif
		#ifdef UAV1

		  if(armed) {
 80054e2:	4b35      	ldr	r3, [pc, #212]	; (80055b8 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d031      	beq.n	800554e <HAL_TIM_PeriodElapsedCallback+0xc26>



			  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN + 100) {
 80054ea:	4b2d      	ldr	r3, [pc, #180]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f240 52db 	movw	r2, #1499	; 0x5db
 80054f2:	4293      	cmp	r3, r2
 80054f4:	dc1a      	bgt.n	800552c <HAL_TIM_PeriodElapsedCallback+0xc04>
 80054f6:	4b2a      	ldr	r3, [pc, #168]	; (80055a0 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f240 424c 	movw	r2, #1100	; 0x44c
 80054fe:	4293      	cmp	r3, r2
 8005500:	dd14      	ble.n	800552c <HAL_TIM_PeriodElapsedCallback+0xc04>

				  controller_output_2[0] = controller.controller_output_pwm2[0];
 8005502:	4b29      	ldr	r3, [pc, #164]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005504:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8005508:	4a2c      	ldr	r2, [pc, #176]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800550a:	6013      	str	r3, [r2, #0]
				  controller_output_2[1] = controller.controller_output_pwm2[1];
 800550c:	4b26      	ldr	r3, [pc, #152]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800550e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8005512:	4a2a      	ldr	r2, [pc, #168]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005514:	6053      	str	r3, [r2, #4]
				  controller_output_2[2] = controller.controller_output_pwm2[2];
 8005516:	4b24      	ldr	r3, [pc, #144]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005518:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800551c:	4a27      	ldr	r2, [pc, #156]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800551e:	6093      	str	r3, [r2, #8]
				  controller_output_2[3] = controller.controller_output_pwm2[3];
 8005520:	4b21      	ldr	r3, [pc, #132]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005522:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8005526:	4a25      	ldr	r2, [pc, #148]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005528:	60d3      	str	r3, [r2, #12]
 800552a:	e020      	b.n	800556e <HAL_TIM_PeriodElapsedCallback+0xc46>

			  }

			  else {
				  controller_output_2[0] = 1000;
 800552c:	4b23      	ldr	r3, [pc, #140]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800552e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005532:	601a      	str	r2, [r3, #0]
				  controller_output_2[1] = 1000;
 8005534:	4b21      	ldr	r3, [pc, #132]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005536:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800553a:	605a      	str	r2, [r3, #4]
				  controller_output_2[2] = 1000;
 800553c:	4b1f      	ldr	r3, [pc, #124]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800553e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005542:	609a      	str	r2, [r3, #8]
				  controller_output_2[3] = 1000;
 8005544:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005546:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800554a:	60da      	str	r2, [r3, #12]
 800554c:	e00f      	b.n	800556e <HAL_TIM_PeriodElapsedCallback+0xc46>
			  }

		  }

		  else {
			  controller_output_2[0] = 1000;
 800554e:	4b1b      	ldr	r3, [pc, #108]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005550:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005554:	601a      	str	r2, [r3, #0]
			  controller_output_2[1] = 1000;
 8005556:	4b19      	ldr	r3, [pc, #100]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005558:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800555c:	605a      	str	r2, [r3, #4]
			  controller_output_2[2] = 1000;
 800555e:	4b17      	ldr	r3, [pc, #92]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005560:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005564:	609a      	str	r2, [r3, #8]
			  controller_output_2[3] = 1000;
 8005566:	4b15      	ldr	r3, [pc, #84]	; (80055bc <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8005568:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800556c:	60da      	str	r2, [r3, #12]
		  }
		#endif

		  state_des.rates[0] = controller.roll_rate_des;
 800556e:	4b0e      	ldr	r3, [pc, #56]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 8005570:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8005574:	4a0e      	ldr	r2, [pc, #56]	; (80055b0 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 8005576:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8005578:	4b0b      	ldr	r3, [pc, #44]	; (80055a8 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 800557a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800557e:	4a0c      	ldr	r2, [pc, #48]	; (80055b0 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 8005580:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;

		  CheckFailsafe();
 8005582:	f7fe f9c7 	bl	8003914 <_Z13CheckFailsafev>
		  CheckSwarm();
 8005586:	f7fe f985 	bl	8003894 <_Z10CheckSwarmv>
		  PWMYaz();
 800558a:	f7ff f851 	bl	8004630 <_Z6PWMYazv>
		  SendTelem();
 800558e:	f7fe fc9b 	bl	8003ec8 <_Z9SendTelemv>
		  SwitchMag();
 8005592:	f7fe f919 	bl	80037c8 <_Z9SwitchMagv>


		  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
		}
		}
	}
 8005596:	bf00      	nop
 8005598:	3784      	adds	r7, #132	; 0x84
 800559a:	46bd      	mov	sp, r7
 800559c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800559e:	bf00      	nop
 80055a0:	200017d0 	.word	0x200017d0
 80055a4:	20000e30 	.word	0x20000e30
 80055a8:	20001170 	.word	0x20001170
 80055ac:	20000bf8 	.word	0x20000bf8
 80055b0:	20000bd4 	.word	0x20000bd4
 80055b4:	200017a0 	.word	0x200017a0
 80055b8:	20001865 	.word	0x20001865
 80055bc:	200017b0 	.word	0x200017b0

080055c0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a55      	ldr	r2, [pc, #340]	; (8005720 <HAL_TIM_IC_CaptureCallback+0x160>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	f040 80a2 	bne.w	8005716 <HAL_TIM_IC_CaptureCallback+0x156>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	7f1b      	ldrb	r3, [r3, #28]
 80055d6:	2b04      	cmp	r3, #4
 80055d8:	f040 809d 	bne.w	8005716 <HAL_TIM_IC_CaptureCallback+0x156>
	{
				IC_Val1 = IC_Val2;
 80055dc:	4b51      	ldr	r3, [pc, #324]	; (8005724 <HAL_TIM_IC_CaptureCallback+0x164>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a51      	ldr	r2, [pc, #324]	; (8005728 <HAL_TIM_IC_CaptureCallback+0x168>)
 80055e2:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 80055e4:	2108      	movs	r1, #8
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f004 fb56 	bl	8009c98 <HAL_TIM_ReadCapturedValue>
 80055ec:	4603      	mov	r3, r0
 80055ee:	461a      	mov	r2, r3
 80055f0:	4b4c      	ldr	r3, [pc, #304]	; (8005724 <HAL_TIM_IC_CaptureCallback+0x164>)
 80055f2:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 80055f4:	4b4b      	ldr	r3, [pc, #300]	; (8005724 <HAL_TIM_IC_CaptureCallback+0x164>)
 80055f6:	681a      	ldr	r2, [r3, #0]
 80055f8:	4b4b      	ldr	r3, [pc, #300]	; (8005728 <HAL_TIM_IC_CaptureCallback+0x168>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	4a4b      	ldr	r2, [pc, #300]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005600:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8005602:	4b4a      	ldr	r3, [pc, #296]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	0fdb      	lsrs	r3, r3, #31
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d006      	beq.n	800561c <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 800560e:	4b47      	ldr	r3, [pc, #284]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8005616:	33ff      	adds	r3, #255	; 0xff
 8005618:	4a44      	ldr	r2, [pc, #272]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800561a:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 800 && Diff <= 2000) {
 800561c:	4b43      	ldr	r3, [pc, #268]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8005624:	db06      	blt.n	8005634 <HAL_TIM_IC_CaptureCallback+0x74>
 8005626:	4b41      	ldr	r3, [pc, #260]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800562e:	dc01      	bgt.n	8005634 <HAL_TIM_IC_CaptureCallback+0x74>
 8005630:	2301      	movs	r3, #1
 8005632:	e000      	b.n	8005636 <HAL_TIM_IC_CaptureCallback+0x76>
 8005634:	2300      	movs	r3, #0
 8005636:	2b00      	cmp	r3, #0
 8005638:	d01c      	beq.n	8005674 <HAL_TIM_IC_CaptureCallback+0xb4>
					#ifdef UAV1
						ch_[i] = ch[i];
 800563a:	4b3d      	ldr	r3, [pc, #244]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 800563c:	881b      	ldrh	r3, [r3, #0]
 800563e:	b21b      	sxth	r3, r3
 8005640:	461a      	mov	r2, r3
 8005642:	4b3b      	ldr	r3, [pc, #236]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	b21b      	sxth	r3, r3
 8005648:	4619      	mov	r1, r3
 800564a:	4b3a      	ldr	r3, [pc, #232]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 800564c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005650:	4a39      	ldr	r2, [pc, #228]	; (8005738 <HAL_TIM_IC_CaptureCallback+0x178>)
 8005652:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8005656:	4b36      	ldr	r3, [pc, #216]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	b21b      	sxth	r3, r3
 800565c:	4619      	mov	r1, r3
 800565e:	4b33      	ldr	r3, [pc, #204]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a34      	ldr	r2, [pc, #208]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 8005664:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8005668:	4b34      	ldr	r3, [pc, #208]	; (800573c <HAL_TIM_IC_CaptureCallback+0x17c>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3301      	adds	r3, #1
 800566e:	4a33      	ldr	r2, [pc, #204]	; (800573c <HAL_TIM_IC_CaptureCallback+0x17c>)
 8005670:	6013      	str	r3, [r2, #0]
 8005672:	e015      	b.n	80056a0 <HAL_TIM_IC_CaptureCallback+0xe0>
						ch_count++;
					#endif

					}

					else if(Diff > CH0) {
 8005674:	4b2d      	ldr	r3, [pc, #180]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f241 3288 	movw	r2, #5000	; 0x1388
 800567c:	4293      	cmp	r3, r2
 800567e:	bfcc      	ite	gt
 8005680:	2301      	movgt	r3, #1
 8005682:	2300      	movle	r3, #0
 8005684:	b2db      	uxtb	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 800568a:	4b29      	ldr	r3, [pc, #164]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 800568c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005690:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 8005692:	4b26      	ldr	r3, [pc, #152]	; (800572c <HAL_TIM_IC_CaptureCallback+0x16c>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a27      	ldr	r2, [pc, #156]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 8005698:	6293      	str	r3, [r2, #40]	; 0x28
						sync = 1;
 800569a:	4b29      	ldr	r3, [pc, #164]	; (8005740 <HAL_TIM_IC_CaptureCallback+0x180>)
 800569c:	2201      	movs	r2, #1
 800569e:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pwm2ang(ch[0]);
 80056a0:	4b24      	ldr	r3, [pc, #144]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	4618      	mov	r0, r3
 80056a8:	f7fe fcae 	bl	8004008 <_Z7pwm2angt>
 80056ac:	4603      	mov	r3, r0
 80056ae:	4a25      	ldr	r2, [pc, #148]	; (8005744 <HAL_TIM_IC_CaptureCallback+0x184>)
 80056b0:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pwm2ang(ch[1]);
 80056b2:	4b20      	ldr	r3, [pc, #128]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fe fca5 	bl	8004008 <_Z7pwm2angt>
 80056be:	4603      	mov	r3, r0
 80056c0:	4a20      	ldr	r2, [pc, #128]	; (8005744 <HAL_TIM_IC_CaptureCallback+0x184>)
 80056c2:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 80056c4:	4b1f      	ldr	r3, [pc, #124]	; (8005744 <HAL_TIM_IC_CaptureCallback+0x184>)
 80056c6:	f04f 0200 	mov.w	r2, #0
 80056ca:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pwm2rate(ch[3]);
 80056cc:	4b19      	ldr	r3, [pc, #100]	; (8005734 <HAL_TIM_IC_CaptureCallback+0x174>)
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fe fcd4 	bl	8004080 <_Z8pwm2ratet>
 80056d8:	4603      	mov	r3, r0
 80056da:	4a1a      	ldr	r2, [pc, #104]	; (8005744 <HAL_TIM_IC_CaptureCallback+0x184>)
 80056dc:	6153      	str	r3, [r2, #20]

				i++;
 80056de:	4b14      	ldr	r3, [pc, #80]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 80056e0:	881b      	ldrh	r3, [r3, #0]
 80056e2:	b21b      	sxth	r3, r3
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	3301      	adds	r3, #1
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	b21a      	sxth	r2, r3
 80056ec:	4b10      	ldr	r3, [pc, #64]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 80056ee:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 80056f0:	4b0f      	ldr	r3, [pc, #60]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 80056f2:	881b      	ldrh	r3, [r3, #0]
 80056f4:	b21b      	sxth	r3, r3
 80056f6:	4619      	mov	r1, r3
 80056f8:	4b13      	ldr	r3, [pc, #76]	; (8005748 <HAL_TIM_IC_CaptureCallback+0x188>)
 80056fa:	fb83 2301 	smull	r2, r3, r3, r1
 80056fe:	105a      	asrs	r2, r3, #1
 8005700:	17cb      	asrs	r3, r1, #31
 8005702:	1ad2      	subs	r2, r2, r3
 8005704:	4613      	mov	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4413      	add	r3, r2
 800570a:	005b      	lsls	r3, r3, #1
 800570c:	4413      	add	r3, r2
 800570e:	1aca      	subs	r2, r1, r3
 8005710:	b212      	sxth	r2, r2
 8005712:	4b07      	ldr	r3, [pc, #28]	; (8005730 <HAL_TIM_IC_CaptureCallback+0x170>)
 8005714:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8005716:	bf00      	nop
 8005718:	3708      	adds	r7, #8
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	2000099c 	.word	0x2000099c
 8005724:	200017c0 	.word	0x200017c0
 8005728:	200017c4 	.word	0x200017c4
 800572c:	200017c8 	.word	0x200017c8
 8005730:	200017cc 	.word	0x200017cc
 8005734:	200017d0 	.word	0x200017d0
 8005738:	200017fc 	.word	0x200017fc
 800573c:	200018c8 	.word	0x200018c8
 8005740:	20001854 	.word	0x20001854
 8005744:	20000bd4 	.word	0x20000bd4
 8005748:	2e8ba2e9 	.word	0x2e8ba2e9

0800574c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005750:	b672      	cpsid	i
}
 8005752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005754:	e7fe      	b.n	8005754 <Error_Handler+0x8>
	...

08005758 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8005758:	b580      	push	{r7, lr}
 800575a:	b082      	sub	sp, #8
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d10a      	bne.n	800577e <_Z41__static_initialization_and_destruction_0ii+0x26>
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800576e:	4293      	cmp	r3, r2
 8005770:	d105      	bne.n	800577e <_Z41__static_initialization_and_destruction_0ii+0x26>
Kalman_Filtresi EKF;
 8005772:	480c      	ldr	r0, [pc, #48]	; (80057a4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005774:	f006 fc70 	bl	800c058 <_ZN15Kalman_FiltresiC1Ev>
Controller controller;
 8005778:	480b      	ldr	r0, [pc, #44]	; (80057a8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800577a:	f005 fe69 	bl	800b450 <_ZN10ControllerC1Ev>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10a      	bne.n	800579a <_Z41__static_initialization_and_destruction_0ii+0x42>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800578a:	4293      	cmp	r3, r2
 800578c:	d105      	bne.n	800579a <_Z41__static_initialization_and_destruction_0ii+0x42>
 800578e:	4806      	ldr	r0, [pc, #24]	; (80057a8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8005790:	f006 fc24 	bl	800bfdc <_ZN10ControllerD1Ev>
Kalman_Filtresi EKF;
 8005794:	4803      	ldr	r0, [pc, #12]	; (80057a4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8005796:	f00a fe05 	bl	80103a4 <_ZN15Kalman_FiltresiD1Ev>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000e30 	.word	0x20000e30
 80057a8:	20001170 	.word	0x20001170

080057ac <_GLOBAL__sub_I_hi2c1>:
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80057b4:	2001      	movs	r0, #1
 80057b6:	f7ff ffcf 	bl	8005758 <_Z41__static_initialization_and_destruction_0ii>
 80057ba:	bd80      	pop	{r7, pc}

080057bc <_GLOBAL__sub_D_hi2c1>:
 80057bc:	b580      	push	{r7, lr}
 80057be:	af00      	add	r7, sp, #0
 80057c0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80057c4:	2000      	movs	r0, #0
 80057c6:	f7ff ffc7 	bl	8005758 <_Z41__static_initialization_and_destruction_0ii>
 80057ca:	bd80      	pop	{r7, pc}

080057cc <moving_median_create>:

void
moving_median_create(movingMedian_t *context,
                     uint16_t filter_size,
                     uint16_t sample_time)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b082      	sub	sp, #8
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	460b      	mov	r3, r1
 80057d6:	807b      	strh	r3, [r7, #2]
 80057d8:	4613      	mov	r3, r2
 80057da:	803b      	strh	r3, [r7, #0]
  free(context->buffer);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f00d fbef 	bl	8012fc4 <free>

  if (filter_size % 2 == 0)
 80057e6:	887b      	ldrh	r3, [r7, #2]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d105      	bne.n	80057fe <moving_median_create+0x32>
  {
    context->size = filter_size - 1;
 80057f2:	887b      	ldrh	r3, [r7, #2]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	809a      	strh	r2, [r3, #4]
 80057fc:	e002      	b.n	8005804 <moving_median_create+0x38>
  }
  else
  {
    context->size = filter_size;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	887a      	ldrh	r2, [r7, #2]
 8005802:	809a      	strh	r2, [r3, #4]
  }

  context->buffer = (int16_t*)malloc(filter_size * sizeof(int16_t));
 8005804:	887b      	ldrh	r3, [r7, #2]
 8005806:	005b      	lsls	r3, r3, #1
 8005808:	4618      	mov	r0, r3
 800580a:	f00d fbd3 	bl	8012fb4 <malloc>
 800580e:	4603      	mov	r3, r0
 8005810:	461a      	mov	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	601a      	str	r2, [r3, #0]
  context->index = 0;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	80da      	strh	r2, [r3, #6]
  context->fill = 0;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	811a      	strh	r2, [r3, #8]
  context->filtered = 0;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	815a      	strh	r2, [r3, #10]
  context->sample_time = sample_time;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	883a      	ldrh	r2, [r7, #0]
 800582c:	819a      	strh	r2, [r3, #12]
  context->last_time = 0;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	611a      	str	r2, [r3, #16]
}
 8005834:	bf00      	nop
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005842:	4b15      	ldr	r3, [pc, #84]	; (8005898 <HAL_MspInit+0x5c>)
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	4a14      	ldr	r2, [pc, #80]	; (8005898 <HAL_MspInit+0x5c>)
 8005848:	f043 0301 	orr.w	r3, r3, #1
 800584c:	6193      	str	r3, [r2, #24]
 800584e:	4b12      	ldr	r3, [pc, #72]	; (8005898 <HAL_MspInit+0x5c>)
 8005850:	699b      	ldr	r3, [r3, #24]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	60bb      	str	r3, [r7, #8]
 8005858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800585a:	4b0f      	ldr	r3, [pc, #60]	; (8005898 <HAL_MspInit+0x5c>)
 800585c:	69db      	ldr	r3, [r3, #28]
 800585e:	4a0e      	ldr	r2, [pc, #56]	; (8005898 <HAL_MspInit+0x5c>)
 8005860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005864:	61d3      	str	r3, [r2, #28]
 8005866:	4b0c      	ldr	r3, [pc, #48]	; (8005898 <HAL_MspInit+0x5c>)
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800586e:	607b      	str	r3, [r7, #4]
 8005870:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005872:	4b0a      	ldr	r3, [pc, #40]	; (800589c <HAL_MspInit+0x60>)
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	60fb      	str	r3, [r7, #12]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800587e:	60fb      	str	r3, [r7, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	4a04      	ldr	r2, [pc, #16]	; (800589c <HAL_MspInit+0x60>)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800588e:	bf00      	nop
 8005890:	3714      	adds	r7, #20
 8005892:	46bd      	mov	sp, r7
 8005894:	bc80      	pop	{r7}
 8005896:	4770      	bx	lr
 8005898:	40021000 	.word	0x40021000
 800589c:	40010000 	.word	0x40010000

080058a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b088      	sub	sp, #32
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058a8:	f107 0310 	add.w	r3, r7, #16
 80058ac:	2200      	movs	r2, #0
 80058ae:	601a      	str	r2, [r3, #0]
 80058b0:	605a      	str	r2, [r3, #4]
 80058b2:	609a      	str	r2, [r3, #8]
 80058b4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a15      	ldr	r2, [pc, #84]	; (8005910 <HAL_I2C_MspInit+0x70>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d123      	bne.n	8005908 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058c0:	4b14      	ldr	r3, [pc, #80]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	4a13      	ldr	r2, [pc, #76]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058c6:	f043 0308 	orr.w	r3, r3, #8
 80058ca:	6193      	str	r3, [r2, #24]
 80058cc:	4b11      	ldr	r3, [pc, #68]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	60fb      	str	r3, [r7, #12]
 80058d6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80058d8:	23c0      	movs	r3, #192	; 0xc0
 80058da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058dc:	2312      	movs	r3, #18
 80058de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80058e0:	2303      	movs	r3, #3
 80058e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058e4:	f107 0310 	add.w	r3, r7, #16
 80058e8:	4619      	mov	r1, r3
 80058ea:	480b      	ldr	r0, [pc, #44]	; (8005918 <HAL_I2C_MspInit+0x78>)
 80058ec:	f001 f85a 	bl	80069a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80058f0:	4b08      	ldr	r3, [pc, #32]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058f2:	69db      	ldr	r3, [r3, #28]
 80058f4:	4a07      	ldr	r2, [pc, #28]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058fa:	61d3      	str	r3, [r2, #28]
 80058fc:	4b05      	ldr	r3, [pc, #20]	; (8005914 <HAL_I2C_MspInit+0x74>)
 80058fe:	69db      	ldr	r3, [r3, #28]
 8005900:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005904:	60bb      	str	r3, [r7, #8]
 8005906:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005908:	bf00      	nop
 800590a:	3720      	adds	r7, #32
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40005400 	.word	0x40005400
 8005914:	40021000 	.word	0x40021000
 8005918:	40010c00 	.word	0x40010c00

0800591c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a09      	ldr	r2, [pc, #36]	; (8005950 <HAL_TIM_PWM_MspInit+0x34>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d10b      	bne.n	8005946 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800592e:	4b09      	ldr	r3, [pc, #36]	; (8005954 <HAL_TIM_PWM_MspInit+0x38>)
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	4a08      	ldr	r2, [pc, #32]	; (8005954 <HAL_TIM_PWM_MspInit+0x38>)
 8005934:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005938:	6193      	str	r3, [r2, #24]
 800593a:	4b06      	ldr	r3, [pc, #24]	; (8005954 <HAL_TIM_PWM_MspInit+0x38>)
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005946:	bf00      	nop
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	bc80      	pop	{r7}
 800594e:	4770      	bx	lr
 8005950:	40012c00 	.word	0x40012c00
 8005954:	40021000 	.word	0x40021000

08005958 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	; 0x28
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005960:	f107 0318 	add.w	r3, r7, #24
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	605a      	str	r2, [r3, #4]
 800596a:	609a      	str	r2, [r3, #8]
 800596c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005976:	d114      	bne.n	80059a2 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005978:	4b2d      	ldr	r3, [pc, #180]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	4a2c      	ldr	r2, [pc, #176]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	61d3      	str	r3, [r2, #28]
 8005984:	4b2a      	ldr	r3, [pc, #168]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8005990:	2200      	movs	r2, #0
 8005992:	2101      	movs	r1, #1
 8005994:	201c      	movs	r0, #28
 8005996:	f000 fd00 	bl	800639a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800599a:	201c      	movs	r0, #28
 800599c:	f000 fd19 	bl	80063d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80059a0:	e042      	b.n	8005a28 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a23      	ldr	r2, [pc, #140]	; (8005a34 <HAL_TIM_Base_MspInit+0xdc>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d12c      	bne.n	8005a06 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80059ac:	4b20      	ldr	r3, [pc, #128]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059ae:	69db      	ldr	r3, [r3, #28]
 80059b0:	4a1f      	ldr	r2, [pc, #124]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059b2:	f043 0302 	orr.w	r3, r3, #2
 80059b6:	61d3      	str	r3, [r2, #28]
 80059b8:	4b1d      	ldr	r3, [pc, #116]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059ba:	69db      	ldr	r3, [r3, #28]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	613b      	str	r3, [r7, #16]
 80059c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059c4:	4b1a      	ldr	r3, [pc, #104]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	4a19      	ldr	r2, [pc, #100]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059ca:	f043 0308 	orr.w	r3, r3, #8
 80059ce:	6193      	str	r3, [r2, #24]
 80059d0:	4b17      	ldr	r3, [pc, #92]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80059dc:	2301      	movs	r3, #1
 80059de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80059e0:	2300      	movs	r3, #0
 80059e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059e4:	2300      	movs	r3, #0
 80059e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059e8:	f107 0318 	add.w	r3, r7, #24
 80059ec:	4619      	mov	r1, r3
 80059ee:	4812      	ldr	r0, [pc, #72]	; (8005a38 <HAL_TIM_Base_MspInit+0xe0>)
 80059f0:	f000 ffd8 	bl	80069a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80059f4:	2200      	movs	r2, #0
 80059f6:	2100      	movs	r1, #0
 80059f8:	201d      	movs	r0, #29
 80059fa:	f000 fcce 	bl	800639a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80059fe:	201d      	movs	r0, #29
 8005a00:	f000 fce7 	bl	80063d2 <HAL_NVIC_EnableIRQ>
}
 8005a04:	e010      	b.n	8005a28 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a0c      	ldr	r2, [pc, #48]	; (8005a3c <HAL_TIM_Base_MspInit+0xe4>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d10b      	bne.n	8005a28 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a10:	4b07      	ldr	r3, [pc, #28]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	4a06      	ldr	r2, [pc, #24]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 8005a16:	f043 0304 	orr.w	r3, r3, #4
 8005a1a:	61d3      	str	r3, [r2, #28]
 8005a1c:	4b04      	ldr	r3, [pc, #16]	; (8005a30 <HAL_TIM_Base_MspInit+0xd8>)
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	f003 0304 	and.w	r3, r3, #4
 8005a24:	60bb      	str	r3, [r7, #8]
 8005a26:	68bb      	ldr	r3, [r7, #8]
}
 8005a28:	bf00      	nop
 8005a2a:	3728      	adds	r7, #40	; 0x28
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40000400 	.word	0x40000400
 8005a38:	40010c00 	.word	0x40010c00
 8005a3c:	40000800 	.word	0x40000800

08005a40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b088      	sub	sp, #32
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a48:	f107 0310 	add.w	r3, r7, #16
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	605a      	str	r2, [r3, #4]
 8005a52:	609a      	str	r2, [r3, #8]
 8005a54:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a1c      	ldr	r2, [pc, #112]	; (8005acc <HAL_TIM_MspPostInit+0x8c>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d131      	bne.n	8005ac4 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a60:	4b1b      	ldr	r3, [pc, #108]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a62:	699b      	ldr	r3, [r3, #24]
 8005a64:	4a1a      	ldr	r2, [pc, #104]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a66:	f043 0308 	orr.w	r3, r3, #8
 8005a6a:	6193      	str	r3, [r2, #24]
 8005a6c:	4b18      	ldr	r3, [pc, #96]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	f003 0308 	and.w	r3, r3, #8
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a78:	4b15      	ldr	r3, [pc, #84]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	4a14      	ldr	r2, [pc, #80]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a7e:	f043 0304 	orr.w	r3, r3, #4
 8005a82:	6193      	str	r3, [r2, #24]
 8005a84:	4b12      	ldr	r3, [pc, #72]	; (8005ad0 <HAL_TIM_MspPostInit+0x90>)
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	60bb      	str	r3, [r7, #8]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005a90:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005a94:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a96:	2302      	movs	r3, #2
 8005a98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a9e:	f107 0310 	add.w	r3, r7, #16
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	480b      	ldr	r0, [pc, #44]	; (8005ad4 <HAL_TIM_MspPostInit+0x94>)
 8005aa6:	f000 ff7d 	bl	80069a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8005aaa:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005aae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ab8:	f107 0310 	add.w	r3, r7, #16
 8005abc:	4619      	mov	r1, r3
 8005abe:	4806      	ldr	r0, [pc, #24]	; (8005ad8 <HAL_TIM_MspPostInit+0x98>)
 8005ac0:	f000 ff70 	bl	80069a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005ac4:	bf00      	nop
 8005ac6:	3720      	adds	r7, #32
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	40012c00 	.word	0x40012c00
 8005ad0:	40021000 	.word	0x40021000
 8005ad4:	40010c00 	.word	0x40010c00
 8005ad8:	40010800 	.word	0x40010800

08005adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b08c      	sub	sp, #48	; 0x30
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ae4:	f107 0320 	add.w	r3, r7, #32
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	609a      	str	r2, [r3, #8]
 8005af0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a7e      	ldr	r2, [pc, #504]	; (8005cf0 <HAL_UART_MspInit+0x214>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d159      	bne.n	8005bb0 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005afc:	4b7d      	ldr	r3, [pc, #500]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005afe:	699b      	ldr	r3, [r3, #24]
 8005b00:	4a7c      	ldr	r2, [pc, #496]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005b02:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b06:	6193      	str	r3, [r2, #24]
 8005b08:	4b7a      	ldr	r3, [pc, #488]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005b14:	4b77      	ldr	r3, [pc, #476]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	4a76      	ldr	r2, [pc, #472]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005b1a:	f043 0304 	orr.w	r3, r3, #4
 8005b1e:	6193      	str	r3, [r2, #24]
 8005b20:	4b74      	ldr	r3, [pc, #464]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	f003 0304 	and.w	r3, r3, #4
 8005b28:	61bb      	str	r3, [r7, #24]
 8005b2a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005b2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b32:	2302      	movs	r3, #2
 8005b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b36:	2303      	movs	r3, #3
 8005b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b3a:	f107 0320 	add.w	r3, r7, #32
 8005b3e:	4619      	mov	r1, r3
 8005b40:	486d      	ldr	r0, [pc, #436]	; (8005cf8 <HAL_UART_MspInit+0x21c>)
 8005b42:	f000 ff2f 	bl	80069a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b50:	2300      	movs	r3, #0
 8005b52:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005b54:	f107 0320 	add.w	r3, r7, #32
 8005b58:	4619      	mov	r1, r3
 8005b5a:	4867      	ldr	r0, [pc, #412]	; (8005cf8 <HAL_UART_MspInit+0x21c>)
 8005b5c:	f000 ff22 	bl	80069a4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8005b60:	4b66      	ldr	r3, [pc, #408]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b62:	4a67      	ldr	r2, [pc, #412]	; (8005d00 <HAL_UART_MspInit+0x224>)
 8005b64:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005b66:	4b65      	ldr	r3, [pc, #404]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005b6c:	4b63      	ldr	r3, [pc, #396]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005b72:	4b62      	ldr	r3, [pc, #392]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b74:	2280      	movs	r2, #128	; 0x80
 8005b76:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005b78:	4b60      	ldr	r3, [pc, #384]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005b7e:	4b5f      	ldr	r3, [pc, #380]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8005b84:	4b5d      	ldr	r3, [pc, #372]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b86:	2220      	movs	r2, #32
 8005b88:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005b8a:	4b5c      	ldr	r3, [pc, #368]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005b92:	485a      	ldr	r0, [pc, #360]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005b94:	f000 fc46 	bl	8006424 <HAL_DMA_Init>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8005b9e:	f7ff fdd5 	bl	800574c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a55      	ldr	r2, [pc, #340]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005ba6:	635a      	str	r2, [r3, #52]	; 0x34
 8005ba8:	4a54      	ldr	r2, [pc, #336]	; (8005cfc <HAL_UART_MspInit+0x220>)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005bae:	e09b      	b.n	8005ce8 <HAL_UART_MspInit+0x20c>
  else if(huart->Instance==USART2)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a53      	ldr	r2, [pc, #332]	; (8005d04 <HAL_UART_MspInit+0x228>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d157      	bne.n	8005c6a <HAL_UART_MspInit+0x18e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005bba:	4b4e      	ldr	r3, [pc, #312]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005bbc:	69db      	ldr	r3, [r3, #28]
 8005bbe:	4a4d      	ldr	r2, [pc, #308]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bc4:	61d3      	str	r3, [r2, #28]
 8005bc6:	4b4b      	ldr	r3, [pc, #300]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bd2:	4b48      	ldr	r3, [pc, #288]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	4a47      	ldr	r2, [pc, #284]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005bd8:	f043 0304 	orr.w	r3, r3, #4
 8005bdc:	6193      	str	r3, [r2, #24]
 8005bde:	4b45      	ldr	r3, [pc, #276]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	f003 0304 	and.w	r3, r3, #4
 8005be6:	613b      	str	r3, [r7, #16]
 8005be8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005bea:	2304      	movs	r3, #4
 8005bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bee:	2302      	movs	r3, #2
 8005bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005bf6:	f107 0320 	add.w	r3, r7, #32
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	483e      	ldr	r0, [pc, #248]	; (8005cf8 <HAL_UART_MspInit+0x21c>)
 8005bfe:	f000 fed1 	bl	80069a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8005c02:	2308      	movs	r3, #8
 8005c04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c06:	2300      	movs	r3, #0
 8005c08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c0e:	f107 0320 	add.w	r3, r7, #32
 8005c12:	4619      	mov	r1, r3
 8005c14:	4838      	ldr	r0, [pc, #224]	; (8005cf8 <HAL_UART_MspInit+0x21c>)
 8005c16:	f000 fec5 	bl	80069a4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005c1a:	4b3b      	ldr	r3, [pc, #236]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c1c:	4a3b      	ldr	r2, [pc, #236]	; (8005d0c <HAL_UART_MspInit+0x230>)
 8005c1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005c20:	4b39      	ldr	r3, [pc, #228]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005c26:	4b38      	ldr	r3, [pc, #224]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005c2c:	4b36      	ldr	r3, [pc, #216]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c2e:	2280      	movs	r2, #128	; 0x80
 8005c30:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005c32:	4b35      	ldr	r3, [pc, #212]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c34:	2200      	movs	r2, #0
 8005c36:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005c38:	4b33      	ldr	r3, [pc, #204]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8005c3e:	4b32      	ldr	r3, [pc, #200]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c40:	2220      	movs	r2, #32
 8005c42:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8005c44:	4b30      	ldr	r3, [pc, #192]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005c4a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005c4c:	482e      	ldr	r0, [pc, #184]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c4e:	f000 fbe9 	bl	8006424 <HAL_DMA_Init>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <HAL_UART_MspInit+0x180>
      Error_Handler();
 8005c58:	f7ff fd78 	bl	800574c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a2a      	ldr	r2, [pc, #168]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c60:	635a      	str	r2, [r3, #52]	; 0x34
 8005c62:	4a29      	ldr	r2, [pc, #164]	; (8005d08 <HAL_UART_MspInit+0x22c>)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6253      	str	r3, [r2, #36]	; 0x24
}
 8005c68:	e03e      	b.n	8005ce8 <HAL_UART_MspInit+0x20c>
  else if(huart->Instance==USART3)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a28      	ldr	r2, [pc, #160]	; (8005d10 <HAL_UART_MspInit+0x234>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d139      	bne.n	8005ce8 <HAL_UART_MspInit+0x20c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c74:	4b1f      	ldr	r3, [pc, #124]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c76:	69db      	ldr	r3, [r3, #28]
 8005c78:	4a1e      	ldr	r2, [pc, #120]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c7e:	61d3      	str	r3, [r2, #28]
 8005c80:	4b1c      	ldr	r3, [pc, #112]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c82:	69db      	ldr	r3, [r3, #28]
 8005c84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c8c:	4b19      	ldr	r3, [pc, #100]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	4a18      	ldr	r2, [pc, #96]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c92:	f043 0308 	orr.w	r3, r3, #8
 8005c96:	6193      	str	r3, [r2, #24]
 8005c98:	4b16      	ldr	r3, [pc, #88]	; (8005cf4 <HAL_UART_MspInit+0x218>)
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	f003 0308 	and.w	r3, r3, #8
 8005ca0:	60bb      	str	r3, [r7, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005caa:	2302      	movs	r3, #2
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cb2:	f107 0320 	add.w	r3, r7, #32
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	4816      	ldr	r0, [pc, #88]	; (8005d14 <HAL_UART_MspInit+0x238>)
 8005cba:	f000 fe73 	bl	80069a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005cbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ccc:	f107 0320 	add.w	r3, r7, #32
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	4810      	ldr	r0, [pc, #64]	; (8005d14 <HAL_UART_MspInit+0x238>)
 8005cd4:	f000 fe66 	bl	80069a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005cd8:	2200      	movs	r2, #0
 8005cda:	2100      	movs	r1, #0
 8005cdc:	2027      	movs	r0, #39	; 0x27
 8005cde:	f000 fb5c 	bl	800639a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005ce2:	2027      	movs	r0, #39	; 0x27
 8005ce4:	f000 fb75 	bl	80063d2 <HAL_NVIC_EnableIRQ>
}
 8005ce8:	bf00      	nop
 8005cea:	3730      	adds	r7, #48	; 0x30
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40013800 	.word	0x40013800
 8005cf4:	40021000 	.word	0x40021000
 8005cf8:	40010800 	.word	0x40010800
 8005cfc:	20000aec 	.word	0x20000aec
 8005d00:	40020058 	.word	0x40020058
 8005d04:	40004400 	.word	0x40004400
 8005d08:	20000b30 	.word	0x20000b30
 8005d0c:	4002006c 	.word	0x4002006c
 8005d10:	40004800 	.word	0x40004800
 8005d14:	40010c00 	.word	0x40010c00

08005d18 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a1f      	ldr	r2, [pc, #124]	; (8005da4 <HAL_UART_MspDeInit+0x8c>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d110      	bne.n	8005d4c <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8005d2a:	4b1f      	ldr	r3, [pc, #124]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	4a1e      	ldr	r2, [pc, #120]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d34:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005d36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005d3a:	481c      	ldr	r0, [pc, #112]	; (8005dac <HAL_UART_MspDeInit+0x94>)
 8005d3c:	f000 ffb6 	bl	8006cac <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d44:	4618      	mov	r0, r3
 8005d46:	f000 fbc7 	bl	80064d8 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8005d4a:	e027      	b.n	8005d9c <HAL_UART_MspDeInit+0x84>
  else if(huart->Instance==USART2)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a17      	ldr	r2, [pc, #92]	; (8005db0 <HAL_UART_MspDeInit+0x98>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d10f      	bne.n	8005d76 <HAL_UART_MspDeInit+0x5e>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005d56:	4b14      	ldr	r3, [pc, #80]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	4a13      	ldr	r2, [pc, #76]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d60:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8005d62:	210c      	movs	r1, #12
 8005d64:	4811      	ldr	r0, [pc, #68]	; (8005dac <HAL_UART_MspDeInit+0x94>)
 8005d66:	f000 ffa1 	bl	8006cac <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fbb2 	bl	80064d8 <HAL_DMA_DeInit>
}
 8005d74:	e012      	b.n	8005d9c <HAL_UART_MspDeInit+0x84>
  else if(huart->Instance==USART3)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a0e      	ldr	r2, [pc, #56]	; (8005db4 <HAL_UART_MspDeInit+0x9c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d10d      	bne.n	8005d9c <HAL_UART_MspDeInit+0x84>
    __HAL_RCC_USART3_CLK_DISABLE();
 8005d80:	4b09      	ldr	r3, [pc, #36]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	4a08      	ldr	r2, [pc, #32]	; (8005da8 <HAL_UART_MspDeInit+0x90>)
 8005d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d8a:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 8005d8c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005d90:	4809      	ldr	r0, [pc, #36]	; (8005db8 <HAL_UART_MspDeInit+0xa0>)
 8005d92:	f000 ff8b 	bl	8006cac <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8005d96:	2027      	movs	r0, #39	; 0x27
 8005d98:	f000 fb29 	bl	80063ee <HAL_NVIC_DisableIRQ>
}
 8005d9c:	bf00      	nop
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40013800 	.word	0x40013800
 8005da8:	40021000 	.word	0x40021000
 8005dac:	40010800 	.word	0x40010800
 8005db0:	40004400 	.word	0x40004400
 8005db4:	40004800 	.word	0x40004800
 8005db8:	40010c00 	.word	0x40010c00

08005dbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005dc0:	e7fe      	b.n	8005dc0 <NMI_Handler+0x4>
	...

08005dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 8005dc8:	4b0a      	ldr	r3, [pc, #40]	; (8005df4 <HardFault_Handler+0x30>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005dd0:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8005dd2:	4b08      	ldr	r3, [pc, #32]	; (8005df4 <HardFault_Handler+0x30>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005dda:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8005ddc:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <HardFault_Handler+0x30>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005de4:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 8005de6:	4b03      	ldr	r3, [pc, #12]	; (8005df4 <HardFault_Handler+0x30>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005dee:	641a      	str	r2, [r3, #64]	; 0x40

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005df0:	e7fe      	b.n	8005df0 <HardFault_Handler+0x2c>
 8005df2:	bf00      	nop
 8005df4:	2000090c 	.word	0x2000090c

08005df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005dfc:	e7fe      	b.n	8005dfc <MemManage_Handler+0x4>

08005dfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e02:	e7fe      	b.n	8005e02 <BusFault_Handler+0x4>

08005e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e04:	b480      	push	{r7}
 8005e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e08:	e7fe      	b.n	8005e08 <UsageFault_Handler+0x4>

08005e0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e0e:	bf00      	nop
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bc80      	pop	{r7}
 8005e14:	4770      	bx	lr

08005e16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e16:	b480      	push	{r7}
 8005e18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e1a:	bf00      	nop
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	bc80      	pop	{r7}
 8005e20:	4770      	bx	lr

08005e22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e22:	b480      	push	{r7}
 8005e24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e26:	bf00      	nop
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bc80      	pop	{r7}
 8005e2c:	4770      	bx	lr
	...

08005e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  if(timeout >0)  timeout--;
 8005e34:	4b07      	ldr	r3, [pc, #28]	; (8005e54 <SysTick_Handler+0x24>)
 8005e36:	881b      	ldrh	r3, [r3, #0]
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d006      	beq.n	8005e4c <SysTick_Handler+0x1c>
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <SysTick_Handler+0x24>)
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	3b01      	subs	r3, #1
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	4b02      	ldr	r3, [pc, #8]	; (8005e54 <SysTick_Handler+0x24>)
 8005e4a:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e4c:	f000 f96a 	bl	8006124 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005e50:	bf00      	nop
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	200019dc 	.word	0x200019dc

08005e58 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005e5c:	4802      	ldr	r0, [pc, #8]	; (8005e68 <DMA1_Channel5_IRQHandler+0x10>)
 8005e5e:	f000 fc6d 	bl	800673c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005e62:	bf00      	nop
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20000aec 	.word	0x20000aec

08005e6c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005e70:	4802      	ldr	r0, [pc, #8]	; (8005e7c <DMA1_Channel6_IRQHandler+0x10>)
 8005e72:	f000 fc63 	bl	800673c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8005e76:	bf00      	nop
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20000b30 	.word	0x20000b30

08005e80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005e84:	4802      	ldr	r0, [pc, #8]	; (8005e90 <TIM2_IRQHandler+0x10>)
 8005e86:	f003 fbe9 	bl	800965c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005e8a:	bf00      	nop
 8005e8c:	bd80      	pop	{r7, pc}
 8005e8e:	bf00      	nop
 8005e90:	20000954 	.word	0x20000954

08005e94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005e98:	4802      	ldr	r0, [pc, #8]	; (8005ea4 <TIM3_IRQHandler+0x10>)
 8005e9a:	f003 fbdf 	bl	800965c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005e9e:	bf00      	nop
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	2000099c 	.word	0x2000099c

08005ea8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	  Uart_isr (&huart3);
 8005eac:	4803      	ldr	r0, [pc, #12]	; (8005ebc <USART3_IRQHandler+0x14>)
 8005eae:	f7fc f859 	bl	8001f64 <Uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005eb2:	4802      	ldr	r0, [pc, #8]	; (8005ebc <USART3_IRQHandler+0x14>)
 8005eb4:	f004 feb4 	bl	800ac20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005eb8:	bf00      	nop
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	20000aac 	.word	0x20000aac

08005ec0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	af00      	add	r7, sp, #0
	return 1;
 8005ec4:	2301      	movs	r3, #1
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <_kill>:

int _kill(int pid, int sig)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b082      	sub	sp, #8
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
 8005ed6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005ed8:	f00d f842 	bl	8012f60 <__errno>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2216      	movs	r2, #22
 8005ee0:	601a      	str	r2, [r3, #0]
	return -1;
 8005ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3708      	adds	r7, #8
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <_exit>:

void _exit (int status)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b082      	sub	sp, #8
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005ef6:	f04f 31ff 	mov.w	r1, #4294967295
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f7ff ffe7 	bl	8005ece <_kill>
	while (1) {}		/* Make sure we hang here */
 8005f00:	e7fe      	b.n	8005f00 <_exit+0x12>

08005f02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b086      	sub	sp, #24
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	60f8      	str	r0, [r7, #12]
 8005f0a:	60b9      	str	r1, [r7, #8]
 8005f0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f0e:	2300      	movs	r3, #0
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	e00a      	b.n	8005f2a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005f14:	f3af 8000 	nop.w
 8005f18:	4601      	mov	r1, r0
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	1c5a      	adds	r2, r3, #1
 8005f1e:	60ba      	str	r2, [r7, #8]
 8005f20:	b2ca      	uxtb	r2, r1
 8005f22:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	3301      	adds	r3, #1
 8005f28:	617b      	str	r3, [r7, #20]
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	dbf0      	blt.n	8005f14 <_read+0x12>
	}

return len;
 8005f32:	687b      	ldr	r3, [r7, #4]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3718      	adds	r7, #24
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}

08005f3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f48:	2300      	movs	r3, #0
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	e009      	b.n	8005f62 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	60ba      	str	r2, [r7, #8]
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	4618      	mov	r0, r3
 8005f58:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	617b      	str	r3, [r7, #20]
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	dbf1      	blt.n	8005f4e <_write+0x12>
	}
	return len;
 8005f6a:	687b      	ldr	r3, [r7, #4]
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3718      	adds	r7, #24
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <_close>:

int _close(int file)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
	return -1;
 8005f7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bc80      	pop	{r7}
 8005f88:	4770      	bx	lr

08005f8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005f8a:	b480      	push	{r7}
 8005f8c:	b083      	sub	sp, #12
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f9a:	605a      	str	r2, [r3, #4]
	return 0;
 8005f9c:	2300      	movs	r3, #0
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bc80      	pop	{r7}
 8005fa6:	4770      	bx	lr

08005fa8 <_isatty>:

int _isatty(int file)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
	return 1;
 8005fb0:	2301      	movs	r3, #1
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	370c      	adds	r7, #12
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bc80      	pop	{r7}
 8005fba:	4770      	bx	lr

08005fbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
	return 0;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bc80      	pop	{r7}
 8005fd2:	4770      	bx	lr

08005fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b086      	sub	sp, #24
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005fdc:	4a14      	ldr	r2, [pc, #80]	; (8006030 <_sbrk+0x5c>)
 8005fde:	4b15      	ldr	r3, [pc, #84]	; (8006034 <_sbrk+0x60>)
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005fe8:	4b13      	ldr	r3, [pc, #76]	; (8006038 <_sbrk+0x64>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d102      	bne.n	8005ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ff0:	4b11      	ldr	r3, [pc, #68]	; (8006038 <_sbrk+0x64>)
 8005ff2:	4a12      	ldr	r2, [pc, #72]	; (800603c <_sbrk+0x68>)
 8005ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ff6:	4b10      	ldr	r3, [pc, #64]	; (8006038 <_sbrk+0x64>)
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	429a      	cmp	r2, r3
 8006002:	d207      	bcs.n	8006014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006004:	f00c ffac 	bl	8012f60 <__errno>
 8006008:	4603      	mov	r3, r0
 800600a:	220c      	movs	r2, #12
 800600c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800600e:	f04f 33ff 	mov.w	r3, #4294967295
 8006012:	e009      	b.n	8006028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006014:	4b08      	ldr	r3, [pc, #32]	; (8006038 <_sbrk+0x64>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800601a:	4b07      	ldr	r3, [pc, #28]	; (8006038 <_sbrk+0x64>)
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4413      	add	r3, r2
 8006022:	4a05      	ldr	r2, [pc, #20]	; (8006038 <_sbrk+0x64>)
 8006024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006026:	68fb      	ldr	r3, [r7, #12]
}
 8006028:	4618      	mov	r0, r3
 800602a:	3718      	adds	r7, #24
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	20005000 	.word	0x20005000
 8006034:	00000400 	.word	0x00000400
 8006038:	200019c8 	.word	0x200019c8
 800603c:	200019f8 	.word	0x200019f8

08006040 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006040:	b480      	push	{r7}
 8006042:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006044:	bf00      	nop
 8006046:	46bd      	mov	sp, r7
 8006048:	bc80      	pop	{r7}
 800604a:	4770      	bx	lr

0800604c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800604c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800604e:	e003      	b.n	8006058 <LoopCopyDataInit>

08006050 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006050:	4b0b      	ldr	r3, [pc, #44]	; (8006080 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006052:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006054:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006056:	3104      	adds	r1, #4

08006058 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006058:	480a      	ldr	r0, [pc, #40]	; (8006084 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800605a:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800605c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800605e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006060:	d3f6      	bcc.n	8006050 <CopyDataInit>
  ldr r2, =_sbss
 8006062:	4a0a      	ldr	r2, [pc, #40]	; (800608c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006064:	e002      	b.n	800606c <LoopFillZerobss>

08006066 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006066:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006068:	f842 3b04 	str.w	r3, [r2], #4

0800606c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800606c:	4b08      	ldr	r3, [pc, #32]	; (8006090 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800606e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006070:	d3f9      	bcc.n	8006066 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006072:	f7ff ffe5 	bl	8006040 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006076:	f00c ff79 	bl	8012f6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800607a:	f7fc fcf9 	bl	8002a70 <main>
  bx lr
 800607e:	4770      	bx	lr
  ldr r3, =_sidata
 8006080:	080148b8 	.word	0x080148b8
  ldr r0, =_sdata
 8006084:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006088:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800608c:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8006090:	200019f4 	.word	0x200019f4

08006094 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006094:	e7fe      	b.n	8006094 <ADC1_2_IRQHandler>
	...

08006098 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800609c:	4b08      	ldr	r3, [pc, #32]	; (80060c0 <HAL_Init+0x28>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a07      	ldr	r2, [pc, #28]	; (80060c0 <HAL_Init+0x28>)
 80060a2:	f043 0310 	orr.w	r3, r3, #16
 80060a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060a8:	2003      	movs	r0, #3
 80060aa:	f000 f96b 	bl	8006384 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060ae:	2000      	movs	r0, #0
 80060b0:	f000 f808 	bl	80060c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80060b4:	f7ff fbc2 	bl	800583c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	bd80      	pop	{r7, pc}
 80060be:	bf00      	nop
 80060c0:	40022000 	.word	0x40022000

080060c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80060cc:	4b12      	ldr	r3, [pc, #72]	; (8006118 <HAL_InitTick+0x54>)
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	4b12      	ldr	r3, [pc, #72]	; (800611c <HAL_InitTick+0x58>)
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	4619      	mov	r1, r3
 80060d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80060da:	fbb3 f3f1 	udiv	r3, r3, r1
 80060de:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e2:	4618      	mov	r0, r3
 80060e4:	f000 f991 	bl	800640a <HAL_SYSTICK_Config>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d001      	beq.n	80060f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e00e      	b.n	8006110 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b0f      	cmp	r3, #15
 80060f6:	d80a      	bhi.n	800610e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80060f8:	2200      	movs	r2, #0
 80060fa:	6879      	ldr	r1, [r7, #4]
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006100:	f000 f94b 	bl	800639a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006104:	4a06      	ldr	r2, [pc, #24]	; (8006120 <HAL_InitTick+0x5c>)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	e000      	b.n	8006110 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
}
 8006110:	4618      	mov	r0, r3
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	20000004 	.word	0x20000004
 800611c:	2000000c 	.word	0x2000000c
 8006120:	20000008 	.word	0x20000008

08006124 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006124:	b480      	push	{r7}
 8006126:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006128:	4b05      	ldr	r3, [pc, #20]	; (8006140 <HAL_IncTick+0x1c>)
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	461a      	mov	r2, r3
 800612e:	4b05      	ldr	r3, [pc, #20]	; (8006144 <HAL_IncTick+0x20>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4413      	add	r3, r2
 8006134:	4a03      	ldr	r2, [pc, #12]	; (8006144 <HAL_IncTick+0x20>)
 8006136:	6013      	str	r3, [r2, #0]
}
 8006138:	bf00      	nop
 800613a:	46bd      	mov	sp, r7
 800613c:	bc80      	pop	{r7}
 800613e:	4770      	bx	lr
 8006140:	2000000c 	.word	0x2000000c
 8006144:	200019e0 	.word	0x200019e0

08006148 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006148:	b480      	push	{r7}
 800614a:	af00      	add	r7, sp, #0
  return uwTick;
 800614c:	4b02      	ldr	r3, [pc, #8]	; (8006158 <HAL_GetTick+0x10>)
 800614e:	681b      	ldr	r3, [r3, #0]
}
 8006150:	4618      	mov	r0, r3
 8006152:	46bd      	mov	sp, r7
 8006154:	bc80      	pop	{r7}
 8006156:	4770      	bx	lr
 8006158:	200019e0 	.word	0x200019e0

0800615c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006164:	f7ff fff0 	bl	8006148 <HAL_GetTick>
 8006168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d005      	beq.n	8006182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006176:	4b0a      	ldr	r3, [pc, #40]	; (80061a0 <HAL_Delay+0x44>)
 8006178:	781b      	ldrb	r3, [r3, #0]
 800617a:	461a      	mov	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	4413      	add	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006182:	bf00      	nop
 8006184:	f7ff ffe0 	bl	8006148 <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	429a      	cmp	r2, r3
 8006192:	d8f7      	bhi.n	8006184 <HAL_Delay+0x28>
  {
  }
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	2000000c 	.word	0x2000000c

080061a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b085      	sub	sp, #20
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f003 0307 	and.w	r3, r3, #7
 80061b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80061b4:	4b0c      	ldr	r3, [pc, #48]	; (80061e8 <__NVIC_SetPriorityGrouping+0x44>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80061ba:	68ba      	ldr	r2, [r7, #8]
 80061bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80061c0:	4013      	ands	r3, r2
 80061c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80061cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80061d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80061d6:	4a04      	ldr	r2, [pc, #16]	; (80061e8 <__NVIC_SetPriorityGrouping+0x44>)
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	60d3      	str	r3, [r2, #12]
}
 80061dc:	bf00      	nop
 80061de:	3714      	adds	r7, #20
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	e000ed00 	.word	0xe000ed00

080061ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80061f0:	4b04      	ldr	r3, [pc, #16]	; (8006204 <__NVIC_GetPriorityGrouping+0x18>)
 80061f2:	68db      	ldr	r3, [r3, #12]
 80061f4:	0a1b      	lsrs	r3, r3, #8
 80061f6:	f003 0307 	and.w	r3, r3, #7
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc80      	pop	{r7}
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	e000ed00 	.word	0xe000ed00

08006208 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	4603      	mov	r3, r0
 8006210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006216:	2b00      	cmp	r3, #0
 8006218:	db0b      	blt.n	8006232 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800621a:	79fb      	ldrb	r3, [r7, #7]
 800621c:	f003 021f 	and.w	r2, r3, #31
 8006220:	4906      	ldr	r1, [pc, #24]	; (800623c <__NVIC_EnableIRQ+0x34>)
 8006222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006226:	095b      	lsrs	r3, r3, #5
 8006228:	2001      	movs	r0, #1
 800622a:	fa00 f202 	lsl.w	r2, r0, r2
 800622e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006232:	bf00      	nop
 8006234:	370c      	adds	r7, #12
 8006236:	46bd      	mov	sp, r7
 8006238:	bc80      	pop	{r7}
 800623a:	4770      	bx	lr
 800623c:	e000e100 	.word	0xe000e100

08006240 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	4603      	mov	r3, r0
 8006248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800624a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800624e:	2b00      	cmp	r3, #0
 8006250:	db12      	blt.n	8006278 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006252:	79fb      	ldrb	r3, [r7, #7]
 8006254:	f003 021f 	and.w	r2, r3, #31
 8006258:	490a      	ldr	r1, [pc, #40]	; (8006284 <__NVIC_DisableIRQ+0x44>)
 800625a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800625e:	095b      	lsrs	r3, r3, #5
 8006260:	2001      	movs	r0, #1
 8006262:	fa00 f202 	lsl.w	r2, r0, r2
 8006266:	3320      	adds	r3, #32
 8006268:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800626c:	f3bf 8f4f 	dsb	sy
}
 8006270:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006272:	f3bf 8f6f 	isb	sy
}
 8006276:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006278:	bf00      	nop
 800627a:	370c      	adds	r7, #12
 800627c:	46bd      	mov	sp, r7
 800627e:	bc80      	pop	{r7}
 8006280:	4770      	bx	lr
 8006282:	bf00      	nop
 8006284:	e000e100 	.word	0xe000e100

08006288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	4603      	mov	r3, r0
 8006290:	6039      	str	r1, [r7, #0]
 8006292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006298:	2b00      	cmp	r3, #0
 800629a:	db0a      	blt.n	80062b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	490c      	ldr	r1, [pc, #48]	; (80062d4 <__NVIC_SetPriority+0x4c>)
 80062a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062a6:	0112      	lsls	r2, r2, #4
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	440b      	add	r3, r1
 80062ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80062b0:	e00a      	b.n	80062c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	4908      	ldr	r1, [pc, #32]	; (80062d8 <__NVIC_SetPriority+0x50>)
 80062b8:	79fb      	ldrb	r3, [r7, #7]
 80062ba:	f003 030f 	and.w	r3, r3, #15
 80062be:	3b04      	subs	r3, #4
 80062c0:	0112      	lsls	r2, r2, #4
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	440b      	add	r3, r1
 80062c6:	761a      	strb	r2, [r3, #24]
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bc80      	pop	{r7}
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	e000e100 	.word	0xe000e100
 80062d8:	e000ed00 	.word	0xe000ed00

080062dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062dc:	b480      	push	{r7}
 80062de:	b089      	sub	sp, #36	; 0x24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f1c3 0307 	rsb	r3, r3, #7
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	bf28      	it	cs
 80062fa:	2304      	movcs	r3, #4
 80062fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	3304      	adds	r3, #4
 8006302:	2b06      	cmp	r3, #6
 8006304:	d902      	bls.n	800630c <NVIC_EncodePriority+0x30>
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	3b03      	subs	r3, #3
 800630a:	e000      	b.n	800630e <NVIC_EncodePriority+0x32>
 800630c:	2300      	movs	r3, #0
 800630e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006310:	f04f 32ff 	mov.w	r2, #4294967295
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	43da      	mvns	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	401a      	ands	r2, r3
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006324:	f04f 31ff 	mov.w	r1, #4294967295
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	fa01 f303 	lsl.w	r3, r1, r3
 800632e:	43d9      	mvns	r1, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006334:	4313      	orrs	r3, r2
         );
}
 8006336:	4618      	mov	r0, r3
 8006338:	3724      	adds	r7, #36	; 0x24
 800633a:	46bd      	mov	sp, r7
 800633c:	bc80      	pop	{r7}
 800633e:	4770      	bx	lr

08006340 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	3b01      	subs	r3, #1
 800634c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006350:	d301      	bcc.n	8006356 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006352:	2301      	movs	r3, #1
 8006354:	e00f      	b.n	8006376 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006356:	4a0a      	ldr	r2, [pc, #40]	; (8006380 <SysTick_Config+0x40>)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	3b01      	subs	r3, #1
 800635c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800635e:	210f      	movs	r1, #15
 8006360:	f04f 30ff 	mov.w	r0, #4294967295
 8006364:	f7ff ff90 	bl	8006288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006368:	4b05      	ldr	r3, [pc, #20]	; (8006380 <SysTick_Config+0x40>)
 800636a:	2200      	movs	r2, #0
 800636c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800636e:	4b04      	ldr	r3, [pc, #16]	; (8006380 <SysTick_Config+0x40>)
 8006370:	2207      	movs	r2, #7
 8006372:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	e000e010 	.word	0xe000e010

08006384 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7ff ff09 	bl	80061a4 <__NVIC_SetPriorityGrouping>
}
 8006392:	bf00      	nop
 8006394:	3708      	adds	r7, #8
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800639a:	b580      	push	{r7, lr}
 800639c:	b086      	sub	sp, #24
 800639e:	af00      	add	r7, sp, #0
 80063a0:	4603      	mov	r3, r0
 80063a2:	60b9      	str	r1, [r7, #8]
 80063a4:	607a      	str	r2, [r7, #4]
 80063a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80063ac:	f7ff ff1e 	bl	80061ec <__NVIC_GetPriorityGrouping>
 80063b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	6978      	ldr	r0, [r7, #20]
 80063b8:	f7ff ff90 	bl	80062dc <NVIC_EncodePriority>
 80063bc:	4602      	mov	r2, r0
 80063be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063c2:	4611      	mov	r1, r2
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7ff ff5f 	bl	8006288 <__NVIC_SetPriority>
}
 80063ca:	bf00      	nop
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b082      	sub	sp, #8
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	4603      	mov	r3, r0
 80063da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80063dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7ff ff11 	bl	8006208 <__NVIC_EnableIRQ>
}
 80063e6:	bf00      	nop
 80063e8:	3708      	adds	r7, #8
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b082      	sub	sp, #8
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	4603      	mov	r3, r0
 80063f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80063f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7ff ff1f 	bl	8006240 <__NVIC_DisableIRQ>
}
 8006402:	bf00      	nop
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}

0800640a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b082      	sub	sp, #8
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7ff ff94 	bl	8006340 <SysTick_Config>
 8006418:	4603      	mov	r3, r0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3708      	adds	r7, #8
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
	...

08006424 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006424:	b480      	push	{r7}
 8006426:	b085      	sub	sp, #20
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e043      	b.n	80064c2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	461a      	mov	r2, r3
 8006440:	4b22      	ldr	r3, [pc, #136]	; (80064cc <HAL_DMA_Init+0xa8>)
 8006442:	4413      	add	r3, r2
 8006444:	4a22      	ldr	r2, [pc, #136]	; (80064d0 <HAL_DMA_Init+0xac>)
 8006446:	fba2 2303 	umull	r2, r3, r2, r3
 800644a:	091b      	lsrs	r3, r3, #4
 800644c:	009a      	lsls	r2, r3, #2
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a1f      	ldr	r2, [pc, #124]	; (80064d4 <HAL_DMA_Init+0xb0>)
 8006456:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2202      	movs	r2, #2
 800645c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800646e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006472:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800647c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006488:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006494:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	4313      	orrs	r3, r2
 80064a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68fa      	ldr	r2, [r7, #12]
 80064a8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bc80      	pop	{r7}
 80064ca:	4770      	bx	lr
 80064cc:	bffdfff8 	.word	0xbffdfff8
 80064d0:	cccccccd 	.word	0xcccccccd
 80064d4:	40020000 	.word	0x40020000

080064d8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d101      	bne.n	80064ea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e046      	b.n	8006578 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 0201 	bic.w	r2, r2, #1
 80064f8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2200      	movs	r2, #0
 8006500:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2200      	movs	r2, #0
 8006508:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	2200      	movs	r2, #0
 8006510:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2200      	movs	r2, #0
 8006518:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	461a      	mov	r2, r3
 8006520:	4b18      	ldr	r3, [pc, #96]	; (8006584 <HAL_DMA_DeInit+0xac>)
 8006522:	4413      	add	r3, r2
 8006524:	4a18      	ldr	r2, [pc, #96]	; (8006588 <HAL_DMA_DeInit+0xb0>)
 8006526:	fba2 2303 	umull	r2, r3, r2, r3
 800652a:	091b      	lsrs	r3, r3, #4
 800652c:	009a      	lsls	r2, r3, #2
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a15      	ldr	r2, [pc, #84]	; (800658c <HAL_DMA_DeInit+0xb4>)
 8006536:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006540:	2101      	movs	r1, #1
 8006542:	fa01 f202 	lsl.w	r2, r1, r2
 8006546:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	bffdfff8 	.word	0xbffdfff8
 8006588:	cccccccd 	.word	0xcccccccd
 800658c:	40020000 	.word	0x40020000

08006590 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800659e:	2300      	movs	r3, #0
 80065a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d101      	bne.n	80065b0 <HAL_DMA_Start_IT+0x20>
 80065ac:	2302      	movs	r3, #2
 80065ae:	e04a      	b.n	8006646 <HAL_DMA_Start_IT+0xb6>
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d13a      	bne.n	8006638 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2202      	movs	r2, #2
 80065c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0201 	bic.w	r2, r2, #1
 80065de:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	68b9      	ldr	r1, [r7, #8]
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f000 f9ae 	bl	8006948 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d008      	beq.n	8006606 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	681a      	ldr	r2, [r3, #0]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f042 020e 	orr.w	r2, r2, #14
 8006602:	601a      	str	r2, [r3, #0]
 8006604:	e00f      	b.n	8006626 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 0204 	bic.w	r2, r2, #4
 8006614:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 020a 	orr.w	r2, r2, #10
 8006624:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f042 0201 	orr.w	r2, r2, #1
 8006634:	601a      	str	r2, [r3, #0]
 8006636:	e005      	b.n	8006644 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006640:	2302      	movs	r3, #2
 8006642:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006644:	7dfb      	ldrb	r3, [r7, #23]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3718      	adds	r7, #24
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006658:	2300      	movs	r3, #0
 800665a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006662:	2b02      	cmp	r3, #2
 8006664:	d005      	beq.n	8006672 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2204      	movs	r2, #4
 800666a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	73fb      	strb	r3, [r7, #15]
 8006670:	e051      	b.n	8006716 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f022 020e 	bic.w	r2, r2, #14
 8006680:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f022 0201 	bic.w	r2, r2, #1
 8006690:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a22      	ldr	r2, [pc, #136]	; (8006720 <HAL_DMA_Abort_IT+0xd0>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d029      	beq.n	80066f0 <HAL_DMA_Abort_IT+0xa0>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a20      	ldr	r2, [pc, #128]	; (8006724 <HAL_DMA_Abort_IT+0xd4>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d022      	beq.n	80066ec <HAL_DMA_Abort_IT+0x9c>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a1f      	ldr	r2, [pc, #124]	; (8006728 <HAL_DMA_Abort_IT+0xd8>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d01a      	beq.n	80066e6 <HAL_DMA_Abort_IT+0x96>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a1d      	ldr	r2, [pc, #116]	; (800672c <HAL_DMA_Abort_IT+0xdc>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d012      	beq.n	80066e0 <HAL_DMA_Abort_IT+0x90>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a1c      	ldr	r2, [pc, #112]	; (8006730 <HAL_DMA_Abort_IT+0xe0>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d00a      	beq.n	80066da <HAL_DMA_Abort_IT+0x8a>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a1a      	ldr	r2, [pc, #104]	; (8006734 <HAL_DMA_Abort_IT+0xe4>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d102      	bne.n	80066d4 <HAL_DMA_Abort_IT+0x84>
 80066ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80066d2:	e00e      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80066d8:	e00b      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80066de:	e008      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80066e4:	e005      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80066ea:	e002      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066ec:	2310      	movs	r3, #16
 80066ee:	e000      	b.n	80066f2 <HAL_DMA_Abort_IT+0xa2>
 80066f0:	2301      	movs	r3, #1
 80066f2:	4a11      	ldr	r2, [pc, #68]	; (8006738 <HAL_DMA_Abort_IT+0xe8>)
 80066f4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670a:	2b00      	cmp	r3, #0
 800670c:	d003      	beq.n	8006716 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	4798      	blx	r3
    } 
  }
  return status;
 8006716:	7bfb      	ldrb	r3, [r7, #15]
}
 8006718:	4618      	mov	r0, r3
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}
 8006720:	40020008 	.word	0x40020008
 8006724:	4002001c 	.word	0x4002001c
 8006728:	40020030 	.word	0x40020030
 800672c:	40020044 	.word	0x40020044
 8006730:	40020058 	.word	0x40020058
 8006734:	4002006c 	.word	0x4002006c
 8006738:	40020000 	.word	0x40020000

0800673c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006758:	2204      	movs	r2, #4
 800675a:	409a      	lsls	r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	4013      	ands	r3, r2
 8006760:	2b00      	cmp	r3, #0
 8006762:	d04f      	beq.n	8006804 <HAL_DMA_IRQHandler+0xc8>
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b00      	cmp	r3, #0
 800676c:	d04a      	beq.n	8006804 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0320 	and.w	r3, r3, #32
 8006778:	2b00      	cmp	r3, #0
 800677a:	d107      	bne.n	800678c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f022 0204 	bic.w	r2, r2, #4
 800678a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a66      	ldr	r2, [pc, #408]	; (800692c <HAL_DMA_IRQHandler+0x1f0>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d029      	beq.n	80067ea <HAL_DMA_IRQHandler+0xae>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a65      	ldr	r2, [pc, #404]	; (8006930 <HAL_DMA_IRQHandler+0x1f4>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d022      	beq.n	80067e6 <HAL_DMA_IRQHandler+0xaa>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a63      	ldr	r2, [pc, #396]	; (8006934 <HAL_DMA_IRQHandler+0x1f8>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d01a      	beq.n	80067e0 <HAL_DMA_IRQHandler+0xa4>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a62      	ldr	r2, [pc, #392]	; (8006938 <HAL_DMA_IRQHandler+0x1fc>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d012      	beq.n	80067da <HAL_DMA_IRQHandler+0x9e>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a60      	ldr	r2, [pc, #384]	; (800693c <HAL_DMA_IRQHandler+0x200>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d00a      	beq.n	80067d4 <HAL_DMA_IRQHandler+0x98>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a5f      	ldr	r2, [pc, #380]	; (8006940 <HAL_DMA_IRQHandler+0x204>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d102      	bne.n	80067ce <HAL_DMA_IRQHandler+0x92>
 80067c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80067cc:	e00e      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80067d2:	e00b      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80067d8:	e008      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80067de:	e005      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067e4:	e002      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067e6:	2340      	movs	r3, #64	; 0x40
 80067e8:	e000      	b.n	80067ec <HAL_DMA_IRQHandler+0xb0>
 80067ea:	2304      	movs	r3, #4
 80067ec:	4a55      	ldr	r2, [pc, #340]	; (8006944 <HAL_DMA_IRQHandler+0x208>)
 80067ee:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f000 8094 	beq.w	8006922 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006802:	e08e      	b.n	8006922 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006808:	2202      	movs	r2, #2
 800680a:	409a      	lsls	r2, r3
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4013      	ands	r3, r2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d056      	beq.n	80068c2 <HAL_DMA_IRQHandler+0x186>
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	f003 0302 	and.w	r3, r3, #2
 800681a:	2b00      	cmp	r3, #0
 800681c:	d051      	beq.n	80068c2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0320 	and.w	r3, r3, #32
 8006828:	2b00      	cmp	r3, #0
 800682a:	d10b      	bne.n	8006844 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f022 020a 	bic.w	r2, r2, #10
 800683a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a38      	ldr	r2, [pc, #224]	; (800692c <HAL_DMA_IRQHandler+0x1f0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d029      	beq.n	80068a2 <HAL_DMA_IRQHandler+0x166>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a37      	ldr	r2, [pc, #220]	; (8006930 <HAL_DMA_IRQHandler+0x1f4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d022      	beq.n	800689e <HAL_DMA_IRQHandler+0x162>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a35      	ldr	r2, [pc, #212]	; (8006934 <HAL_DMA_IRQHandler+0x1f8>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d01a      	beq.n	8006898 <HAL_DMA_IRQHandler+0x15c>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a34      	ldr	r2, [pc, #208]	; (8006938 <HAL_DMA_IRQHandler+0x1fc>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d012      	beq.n	8006892 <HAL_DMA_IRQHandler+0x156>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a32      	ldr	r2, [pc, #200]	; (800693c <HAL_DMA_IRQHandler+0x200>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d00a      	beq.n	800688c <HAL_DMA_IRQHandler+0x150>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	4a31      	ldr	r2, [pc, #196]	; (8006940 <HAL_DMA_IRQHandler+0x204>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d102      	bne.n	8006886 <HAL_DMA_IRQHandler+0x14a>
 8006880:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006884:	e00e      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 8006886:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688a:	e00b      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 800688c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006890:	e008      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 8006892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006896:	e005      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 8006898:	f44f 7300 	mov.w	r3, #512	; 0x200
 800689c:	e002      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 800689e:	2320      	movs	r3, #32
 80068a0:	e000      	b.n	80068a4 <HAL_DMA_IRQHandler+0x168>
 80068a2:	2302      	movs	r3, #2
 80068a4:	4a27      	ldr	r2, [pc, #156]	; (8006944 <HAL_DMA_IRQHandler+0x208>)
 80068a6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d034      	beq.n	8006922 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80068c0:	e02f      	b.n	8006922 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068c6:	2208      	movs	r2, #8
 80068c8:	409a      	lsls	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	4013      	ands	r3, r2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d028      	beq.n	8006924 <HAL_DMA_IRQHandler+0x1e8>
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	f003 0308 	and.w	r3, r3, #8
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d023      	beq.n	8006924 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 020e 	bic.w	r2, r2, #14
 80068ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f4:	2101      	movs	r1, #1
 80068f6:	fa01 f202 	lsl.w	r2, r1, r2
 80068fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006916:	2b00      	cmp	r3, #0
 8006918:	d004      	beq.n	8006924 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	4798      	blx	r3
    }
  }
  return;
 8006922:	bf00      	nop
 8006924:	bf00      	nop
}
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	40020008 	.word	0x40020008
 8006930:	4002001c 	.word	0x4002001c
 8006934:	40020030 	.word	0x40020030
 8006938:	40020044 	.word	0x40020044
 800693c:	40020058 	.word	0x40020058
 8006940:	4002006c 	.word	0x4002006c
 8006944:	40020000 	.word	0x40020000

08006948 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
 8006954:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800695e:	2101      	movs	r1, #1
 8006960:	fa01 f202 	lsl.w	r2, r1, r2
 8006964:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	2b10      	cmp	r3, #16
 8006974:	d108      	bne.n	8006988 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68ba      	ldr	r2, [r7, #8]
 8006984:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006986:	e007      	b.n	8006998 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	60da      	str	r2, [r3, #12]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
	...

080069a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b08b      	sub	sp, #44	; 0x2c
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069ae:	2300      	movs	r3, #0
 80069b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80069b2:	2300      	movs	r3, #0
 80069b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069b6:	e169      	b.n	8006c8c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80069b8:	2201      	movs	r2, #1
 80069ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069bc:	fa02 f303 	lsl.w	r3, r2, r3
 80069c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	69fa      	ldr	r2, [r7, #28]
 80069c8:	4013      	ands	r3, r2
 80069ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	f040 8158 	bne.w	8006c86 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	4a9a      	ldr	r2, [pc, #616]	; (8006c44 <HAL_GPIO_Init+0x2a0>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d05e      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
 80069e0:	4a98      	ldr	r2, [pc, #608]	; (8006c44 <HAL_GPIO_Init+0x2a0>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d875      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 80069e6:	4a98      	ldr	r2, [pc, #608]	; (8006c48 <HAL_GPIO_Init+0x2a4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d058      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
 80069ec:	4a96      	ldr	r2, [pc, #600]	; (8006c48 <HAL_GPIO_Init+0x2a4>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d86f      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 80069f2:	4a96      	ldr	r2, [pc, #600]	; (8006c4c <HAL_GPIO_Init+0x2a8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d052      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
 80069f8:	4a94      	ldr	r2, [pc, #592]	; (8006c4c <HAL_GPIO_Init+0x2a8>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d869      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 80069fe:	4a94      	ldr	r2, [pc, #592]	; (8006c50 <HAL_GPIO_Init+0x2ac>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d04c      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
 8006a04:	4a92      	ldr	r2, [pc, #584]	; (8006c50 <HAL_GPIO_Init+0x2ac>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d863      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 8006a0a:	4a92      	ldr	r2, [pc, #584]	; (8006c54 <HAL_GPIO_Init+0x2b0>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d046      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
 8006a10:	4a90      	ldr	r2, [pc, #576]	; (8006c54 <HAL_GPIO_Init+0x2b0>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d85d      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 8006a16:	2b12      	cmp	r3, #18
 8006a18:	d82a      	bhi.n	8006a70 <HAL_GPIO_Init+0xcc>
 8006a1a:	2b12      	cmp	r3, #18
 8006a1c:	d859      	bhi.n	8006ad2 <HAL_GPIO_Init+0x12e>
 8006a1e:	a201      	add	r2, pc, #4	; (adr r2, 8006a24 <HAL_GPIO_Init+0x80>)
 8006a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a24:	08006a9f 	.word	0x08006a9f
 8006a28:	08006a79 	.word	0x08006a79
 8006a2c:	08006a8b 	.word	0x08006a8b
 8006a30:	08006acd 	.word	0x08006acd
 8006a34:	08006ad3 	.word	0x08006ad3
 8006a38:	08006ad3 	.word	0x08006ad3
 8006a3c:	08006ad3 	.word	0x08006ad3
 8006a40:	08006ad3 	.word	0x08006ad3
 8006a44:	08006ad3 	.word	0x08006ad3
 8006a48:	08006ad3 	.word	0x08006ad3
 8006a4c:	08006ad3 	.word	0x08006ad3
 8006a50:	08006ad3 	.word	0x08006ad3
 8006a54:	08006ad3 	.word	0x08006ad3
 8006a58:	08006ad3 	.word	0x08006ad3
 8006a5c:	08006ad3 	.word	0x08006ad3
 8006a60:	08006ad3 	.word	0x08006ad3
 8006a64:	08006ad3 	.word	0x08006ad3
 8006a68:	08006a81 	.word	0x08006a81
 8006a6c:	08006a95 	.word	0x08006a95
 8006a70:	4a79      	ldr	r2, [pc, #484]	; (8006c58 <HAL_GPIO_Init+0x2b4>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d013      	beq.n	8006a9e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006a76:	e02c      	b.n	8006ad2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	623b      	str	r3, [r7, #32]
          break;
 8006a7e:	e029      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	3304      	adds	r3, #4
 8006a86:	623b      	str	r3, [r7, #32]
          break;
 8006a88:	e024      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	3308      	adds	r3, #8
 8006a90:	623b      	str	r3, [r7, #32]
          break;
 8006a92:	e01f      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	623b      	str	r3, [r7, #32]
          break;
 8006a9c:	e01a      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d102      	bne.n	8006aac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006aa6:	2304      	movs	r3, #4
 8006aa8:	623b      	str	r3, [r7, #32]
          break;
 8006aaa:	e013      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	689b      	ldr	r3, [r3, #8]
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d105      	bne.n	8006ac0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ab4:	2308      	movs	r3, #8
 8006ab6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	69fa      	ldr	r2, [r7, #28]
 8006abc:	611a      	str	r2, [r3, #16]
          break;
 8006abe:	e009      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ac0:	2308      	movs	r3, #8
 8006ac2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	615a      	str	r2, [r3, #20]
          break;
 8006aca:	e003      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006acc:	2300      	movs	r3, #0
 8006ace:	623b      	str	r3, [r7, #32]
          break;
 8006ad0:	e000      	b.n	8006ad4 <HAL_GPIO_Init+0x130>
          break;
 8006ad2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	2bff      	cmp	r3, #255	; 0xff
 8006ad8:	d801      	bhi.n	8006ade <HAL_GPIO_Init+0x13a>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	e001      	b.n	8006ae2 <HAL_GPIO_Init+0x13e>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	2bff      	cmp	r3, #255	; 0xff
 8006ae8:	d802      	bhi.n	8006af0 <HAL_GPIO_Init+0x14c>
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	009b      	lsls	r3, r3, #2
 8006aee:	e002      	b.n	8006af6 <HAL_GPIO_Init+0x152>
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	3b08      	subs	r3, #8
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	681a      	ldr	r2, [r3, #0]
 8006afc:	210f      	movs	r1, #15
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	fa01 f303 	lsl.w	r3, r1, r3
 8006b04:	43db      	mvns	r3, r3
 8006b06:	401a      	ands	r2, r3
 8006b08:	6a39      	ldr	r1, [r7, #32]
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006b10:	431a      	orrs	r2, r3
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 80b1 	beq.w	8006c86 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006b24:	4b4d      	ldr	r3, [pc, #308]	; (8006c5c <HAL_GPIO_Init+0x2b8>)
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	4a4c      	ldr	r2, [pc, #304]	; (8006c5c <HAL_GPIO_Init+0x2b8>)
 8006b2a:	f043 0301 	orr.w	r3, r3, #1
 8006b2e:	6193      	str	r3, [r2, #24]
 8006b30:	4b4a      	ldr	r3, [pc, #296]	; (8006c5c <HAL_GPIO_Init+0x2b8>)
 8006b32:	699b      	ldr	r3, [r3, #24]
 8006b34:	f003 0301 	and.w	r3, r3, #1
 8006b38:	60bb      	str	r3, [r7, #8]
 8006b3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b3c:	4a48      	ldr	r2, [pc, #288]	; (8006c60 <HAL_GPIO_Init+0x2bc>)
 8006b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b40:	089b      	lsrs	r3, r3, #2
 8006b42:	3302      	adds	r3, #2
 8006b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4c:	f003 0303 	and.w	r3, r3, #3
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	220f      	movs	r2, #15
 8006b54:	fa02 f303 	lsl.w	r3, r2, r3
 8006b58:	43db      	mvns	r3, r3
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a40      	ldr	r2, [pc, #256]	; (8006c64 <HAL_GPIO_Init+0x2c0>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d013      	beq.n	8006b90 <HAL_GPIO_Init+0x1ec>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a3f      	ldr	r2, [pc, #252]	; (8006c68 <HAL_GPIO_Init+0x2c4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00d      	beq.n	8006b8c <HAL_GPIO_Init+0x1e8>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a3e      	ldr	r2, [pc, #248]	; (8006c6c <HAL_GPIO_Init+0x2c8>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d007      	beq.n	8006b88 <HAL_GPIO_Init+0x1e4>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	4a3d      	ldr	r2, [pc, #244]	; (8006c70 <HAL_GPIO_Init+0x2cc>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d101      	bne.n	8006b84 <HAL_GPIO_Init+0x1e0>
 8006b80:	2303      	movs	r3, #3
 8006b82:	e006      	b.n	8006b92 <HAL_GPIO_Init+0x1ee>
 8006b84:	2304      	movs	r3, #4
 8006b86:	e004      	b.n	8006b92 <HAL_GPIO_Init+0x1ee>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e002      	b.n	8006b92 <HAL_GPIO_Init+0x1ee>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e000      	b.n	8006b92 <HAL_GPIO_Init+0x1ee>
 8006b90:	2300      	movs	r3, #0
 8006b92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b94:	f002 0203 	and.w	r2, r2, #3
 8006b98:	0092      	lsls	r2, r2, #2
 8006b9a:	4093      	lsls	r3, r2
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006ba2:	492f      	ldr	r1, [pc, #188]	; (8006c60 <HAL_GPIO_Init+0x2bc>)
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	089b      	lsrs	r3, r3, #2
 8006ba8:	3302      	adds	r3, #2
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d006      	beq.n	8006bca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006bbc:	4b2d      	ldr	r3, [pc, #180]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	492c      	ldr	r1, [pc, #176]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	600b      	str	r3, [r1, #0]
 8006bc8:	e006      	b.n	8006bd8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006bca:	4b2a      	ldr	r3, [pc, #168]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	43db      	mvns	r3, r3
 8006bd2:	4928      	ldr	r1, [pc, #160]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bd4:	4013      	ands	r3, r2
 8006bd6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d006      	beq.n	8006bf2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006be4:	4b23      	ldr	r3, [pc, #140]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	4922      	ldr	r1, [pc, #136]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	604b      	str	r3, [r1, #4]
 8006bf0:	e006      	b.n	8006c00 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006bf2:	4b20      	ldr	r3, [pc, #128]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bf4:	685a      	ldr	r2, [r3, #4]
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	43db      	mvns	r3, r3
 8006bfa:	491e      	ldr	r1, [pc, #120]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006bfc:	4013      	ands	r3, r2
 8006bfe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d006      	beq.n	8006c1a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006c0c:	4b19      	ldr	r3, [pc, #100]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	4918      	ldr	r1, [pc, #96]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	608b      	str	r3, [r1, #8]
 8006c18:	e006      	b.n	8006c28 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006c1a:	4b16      	ldr	r3, [pc, #88]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c1c:	689a      	ldr	r2, [r3, #8]
 8006c1e:	69bb      	ldr	r3, [r7, #24]
 8006c20:	43db      	mvns	r3, r3
 8006c22:	4914      	ldr	r1, [pc, #80]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c24:	4013      	ands	r3, r2
 8006c26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d021      	beq.n	8006c78 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006c34:	4b0f      	ldr	r3, [pc, #60]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c36:	68da      	ldr	r2, [r3, #12]
 8006c38:	490e      	ldr	r1, [pc, #56]	; (8006c74 <HAL_GPIO_Init+0x2d0>)
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	60cb      	str	r3, [r1, #12]
 8006c40:	e021      	b.n	8006c86 <HAL_GPIO_Init+0x2e2>
 8006c42:	bf00      	nop
 8006c44:	10320000 	.word	0x10320000
 8006c48:	10310000 	.word	0x10310000
 8006c4c:	10220000 	.word	0x10220000
 8006c50:	10210000 	.word	0x10210000
 8006c54:	10120000 	.word	0x10120000
 8006c58:	10110000 	.word	0x10110000
 8006c5c:	40021000 	.word	0x40021000
 8006c60:	40010000 	.word	0x40010000
 8006c64:	40010800 	.word	0x40010800
 8006c68:	40010c00 	.word	0x40010c00
 8006c6c:	40011000 	.word	0x40011000
 8006c70:	40011400 	.word	0x40011400
 8006c74:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c78:	4b0b      	ldr	r3, [pc, #44]	; (8006ca8 <HAL_GPIO_Init+0x304>)
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	43db      	mvns	r3, r3
 8006c80:	4909      	ldr	r1, [pc, #36]	; (8006ca8 <HAL_GPIO_Init+0x304>)
 8006c82:	4013      	ands	r3, r2
 8006c84:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c88:	3301      	adds	r3, #1
 8006c8a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c92:	fa22 f303 	lsr.w	r3, r2, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f47f ae8e 	bne.w	80069b8 <HAL_GPIO_Init+0x14>
  }
}
 8006c9c:	bf00      	nop
 8006c9e:	bf00      	nop
 8006ca0:	372c      	adds	r7, #44	; 0x2c
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr
 8006ca8:	40010400 	.word	0x40010400

08006cac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	; 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8006cba:	e09a      	b.n	8006df2 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	69fb      	ldr	r3, [r7, #28]
 8006cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	f000 808d 	beq.w	8006dec <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8006cd2:	4a4e      	ldr	r2, [pc, #312]	; (8006e0c <HAL_GPIO_DeInit+0x160>)
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	089b      	lsrs	r3, r3, #2
 8006cd8:	3302      	adds	r3, #2
 8006cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cde:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f003 0303 	and.w	r3, r3, #3
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	220f      	movs	r2, #15
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	697a      	ldr	r2, [r7, #20]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a46      	ldr	r2, [pc, #280]	; (8006e10 <HAL_GPIO_DeInit+0x164>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d013      	beq.n	8006d24 <HAL_GPIO_DeInit+0x78>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a45      	ldr	r2, [pc, #276]	; (8006e14 <HAL_GPIO_DeInit+0x168>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d00d      	beq.n	8006d20 <HAL_GPIO_DeInit+0x74>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a44      	ldr	r2, [pc, #272]	; (8006e18 <HAL_GPIO_DeInit+0x16c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d007      	beq.n	8006d1c <HAL_GPIO_DeInit+0x70>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a43      	ldr	r2, [pc, #268]	; (8006e1c <HAL_GPIO_DeInit+0x170>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d101      	bne.n	8006d18 <HAL_GPIO_DeInit+0x6c>
 8006d14:	2303      	movs	r3, #3
 8006d16:	e006      	b.n	8006d26 <HAL_GPIO_DeInit+0x7a>
 8006d18:	2304      	movs	r3, #4
 8006d1a:	e004      	b.n	8006d26 <HAL_GPIO_DeInit+0x7a>
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	e002      	b.n	8006d26 <HAL_GPIO_DeInit+0x7a>
 8006d20:	2301      	movs	r3, #1
 8006d22:	e000      	b.n	8006d26 <HAL_GPIO_DeInit+0x7a>
 8006d24:	2300      	movs	r3, #0
 8006d26:	69fa      	ldr	r2, [r7, #28]
 8006d28:	f002 0203 	and.w	r2, r2, #3
 8006d2c:	0092      	lsls	r2, r2, #2
 8006d2e:	4093      	lsls	r3, r2
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d132      	bne.n	8006d9c <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	f003 0303 	and.w	r3, r3, #3
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	220f      	movs	r2, #15
 8006d40:	fa02 f303 	lsl.w	r3, r2, r3
 8006d44:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8006d46:	4a31      	ldr	r2, [pc, #196]	; (8006e0c <HAL_GPIO_DeInit+0x160>)
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	089b      	lsrs	r3, r3, #2
 8006d4c:	3302      	adds	r3, #2
 8006d4e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	43da      	mvns	r2, r3
 8006d56:	482d      	ldr	r0, [pc, #180]	; (8006e0c <HAL_GPIO_DeInit+0x160>)
 8006d58:	69fb      	ldr	r3, [r7, #28]
 8006d5a:	089b      	lsrs	r3, r3, #2
 8006d5c:	400a      	ands	r2, r1
 8006d5e:	3302      	adds	r3, #2
 8006d60:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8006d64:	4b2e      	ldr	r3, [pc, #184]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	43db      	mvns	r3, r3
 8006d6c:	492c      	ldr	r1, [pc, #176]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d6e:	4013      	ands	r3, r2
 8006d70:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8006d72:	4b2b      	ldr	r3, [pc, #172]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d74:	685a      	ldr	r2, [r3, #4]
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	43db      	mvns	r3, r3
 8006d7a:	4929      	ldr	r1, [pc, #164]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8006d80:	4b27      	ldr	r3, [pc, #156]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d82:	689a      	ldr	r2, [r3, #8]
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	43db      	mvns	r3, r3
 8006d88:	4925      	ldr	r1, [pc, #148]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8006d8e:	4b24      	ldr	r3, [pc, #144]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d90:	68da      	ldr	r2, [r3, #12]
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	43db      	mvns	r3, r3
 8006d96:	4922      	ldr	r1, [pc, #136]	; (8006e20 <HAL_GPIO_DeInit+0x174>)
 8006d98:	4013      	ands	r3, r2
 8006d9a:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006d9c:	69bb      	ldr	r3, [r7, #24]
 8006d9e:	2bff      	cmp	r3, #255	; 0xff
 8006da0:	d801      	bhi.n	8006da6 <HAL_GPIO_DeInit+0xfa>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	e001      	b.n	8006daa <HAL_GPIO_DeInit+0xfe>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	3304      	adds	r3, #4
 8006daa:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	2bff      	cmp	r3, #255	; 0xff
 8006db0:	d802      	bhi.n	8006db8 <HAL_GPIO_DeInit+0x10c>
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	e002      	b.n	8006dbe <HAL_GPIO_DeInit+0x112>
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	3b08      	subs	r3, #8
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	210f      	movs	r1, #15
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8006dcc:	43db      	mvns	r3, r3
 8006dce:	401a      	ands	r2, r3
 8006dd0:	2104      	movs	r1, #4
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8006dd8:	431a      	orrs	r2, r3
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68da      	ldr	r2, [r3, #12]
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	43db      	mvns	r3, r3
 8006de6:	401a      	ands	r2, r3
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	60da      	str	r2, [r3, #12]
    }

    position++;
 8006dec:	69fb      	ldr	r3, [r7, #28]
 8006dee:	3301      	adds	r3, #1
 8006df0:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f47f af5e 	bne.w	8006cbc <HAL_GPIO_DeInit+0x10>
  }
}
 8006e00:	bf00      	nop
 8006e02:	bf00      	nop
 8006e04:	3724      	adds	r7, #36	; 0x24
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bc80      	pop	{r7}
 8006e0a:	4770      	bx	lr
 8006e0c:	40010000 	.word	0x40010000
 8006e10:	40010800 	.word	0x40010800
 8006e14:	40010c00 	.word	0x40010c00
 8006e18:	40011000 	.word	0x40011000
 8006e1c:	40011400 	.word	0x40011400
 8006e20:	40010400 	.word	0x40010400

08006e24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	807b      	strh	r3, [r7, #2]
 8006e30:	4613      	mov	r3, r2
 8006e32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e34:	787b      	ldrb	r3, [r7, #1]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d003      	beq.n	8006e42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e3a:	887a      	ldrh	r2, [r7, #2]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006e40:	e003      	b.n	8006e4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006e42:	887b      	ldrh	r3, [r7, #2]
 8006e44:	041a      	lsls	r2, r3, #16
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	611a      	str	r2, [r3, #16]
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e12b      	b.n	80070be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d106      	bne.n	8006e80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7fe fd10 	bl	80058a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2224      	movs	r2, #36	; 0x24
 8006e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f022 0201 	bic.w	r2, r2, #1
 8006e96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ea6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006eb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006eb8:	f002 f84e 	bl	8008f58 <HAL_RCC_GetPCLK1Freq>
 8006ebc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	4a81      	ldr	r2, [pc, #516]	; (80070c8 <HAL_I2C_Init+0x274>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d807      	bhi.n	8006ed8 <HAL_I2C_Init+0x84>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	4a80      	ldr	r2, [pc, #512]	; (80070cc <HAL_I2C_Init+0x278>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	bf94      	ite	ls
 8006ed0:	2301      	movls	r3, #1
 8006ed2:	2300      	movhi	r3, #0
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	e006      	b.n	8006ee6 <HAL_I2C_Init+0x92>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	4a7d      	ldr	r2, [pc, #500]	; (80070d0 <HAL_I2C_Init+0x27c>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	bf94      	ite	ls
 8006ee0:	2301      	movls	r3, #1
 8006ee2:	2300      	movhi	r3, #0
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e0e7      	b.n	80070be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	4a78      	ldr	r2, [pc, #480]	; (80070d4 <HAL_I2C_Init+0x280>)
 8006ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ef6:	0c9b      	lsrs	r3, r3, #18
 8006ef8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	6a1b      	ldr	r3, [r3, #32]
 8006f14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	4a6a      	ldr	r2, [pc, #424]	; (80070c8 <HAL_I2C_Init+0x274>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d802      	bhi.n	8006f28 <HAL_I2C_Init+0xd4>
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	3301      	adds	r3, #1
 8006f26:	e009      	b.n	8006f3c <HAL_I2C_Init+0xe8>
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006f2e:	fb02 f303 	mul.w	r3, r2, r3
 8006f32:	4a69      	ldr	r2, [pc, #420]	; (80070d8 <HAL_I2C_Init+0x284>)
 8006f34:	fba2 2303 	umull	r2, r3, r2, r3
 8006f38:	099b      	lsrs	r3, r3, #6
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	6812      	ldr	r2, [r2, #0]
 8006f40:	430b      	orrs	r3, r1
 8006f42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69db      	ldr	r3, [r3, #28]
 8006f4a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006f4e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	495c      	ldr	r1, [pc, #368]	; (80070c8 <HAL_I2C_Init+0x274>)
 8006f58:	428b      	cmp	r3, r1
 8006f5a:	d819      	bhi.n	8006f90 <HAL_I2C_Init+0x13c>
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	1e59      	subs	r1, r3, #1
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	005b      	lsls	r3, r3, #1
 8006f66:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f6a:	1c59      	adds	r1, r3, #1
 8006f6c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006f70:	400b      	ands	r3, r1
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00a      	beq.n	8006f8c <HAL_I2C_Init+0x138>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	1e59      	subs	r1, r3, #1
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	005b      	lsls	r3, r3, #1
 8006f80:	fbb1 f3f3 	udiv	r3, r1, r3
 8006f84:	3301      	adds	r3, #1
 8006f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f8a:	e051      	b.n	8007030 <HAL_I2C_Init+0x1dc>
 8006f8c:	2304      	movs	r3, #4
 8006f8e:	e04f      	b.n	8007030 <HAL_I2C_Init+0x1dc>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d111      	bne.n	8006fbc <HAL_I2C_Init+0x168>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	1e58      	subs	r0, r3, #1
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6859      	ldr	r1, [r3, #4]
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	440b      	add	r3, r1
 8006fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8006faa:	3301      	adds	r3, #1
 8006fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	bf0c      	ite	eq
 8006fb4:	2301      	moveq	r3, #1
 8006fb6:	2300      	movne	r3, #0
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	e012      	b.n	8006fe2 <HAL_I2C_Init+0x18e>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	1e58      	subs	r0, r3, #1
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6859      	ldr	r1, [r3, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	009b      	lsls	r3, r3, #2
 8006fc8:	440b      	add	r3, r1
 8006fca:	0099      	lsls	r1, r3, #2
 8006fcc:	440b      	add	r3, r1
 8006fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8006fd2:	3301      	adds	r3, #1
 8006fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	bf0c      	ite	eq
 8006fdc:	2301      	moveq	r3, #1
 8006fde:	2300      	movne	r3, #0
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d001      	beq.n	8006fea <HAL_I2C_Init+0x196>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e022      	b.n	8007030 <HAL_I2C_Init+0x1dc>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10e      	bne.n	8007010 <HAL_I2C_Init+0x1bc>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	1e58      	subs	r0, r3, #1
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6859      	ldr	r1, [r3, #4]
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	005b      	lsls	r3, r3, #1
 8006ffe:	440b      	add	r3, r1
 8007000:	fbb0 f3f3 	udiv	r3, r0, r3
 8007004:	3301      	adds	r3, #1
 8007006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800700a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800700e:	e00f      	b.n	8007030 <HAL_I2C_Init+0x1dc>
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	1e58      	subs	r0, r3, #1
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6859      	ldr	r1, [r3, #4]
 8007018:	460b      	mov	r3, r1
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	440b      	add	r3, r1
 800701e:	0099      	lsls	r1, r3, #2
 8007020:	440b      	add	r3, r1
 8007022:	fbb0 f3f3 	udiv	r3, r0, r3
 8007026:	3301      	adds	r3, #1
 8007028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800702c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007030:	6879      	ldr	r1, [r7, #4]
 8007032:	6809      	ldr	r1, [r1, #0]
 8007034:	4313      	orrs	r3, r2
 8007036:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	69da      	ldr	r2, [r3, #28]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a1b      	ldr	r3, [r3, #32]
 800704a:	431a      	orrs	r2, r3
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	430a      	orrs	r2, r1
 8007052:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800705e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007062:	687a      	ldr	r2, [r7, #4]
 8007064:	6911      	ldr	r1, [r2, #16]
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	68d2      	ldr	r2, [r2, #12]
 800706a:	4311      	orrs	r1, r2
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	6812      	ldr	r2, [r2, #0]
 8007070:	430b      	orrs	r3, r1
 8007072:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	695a      	ldr	r2, [r3, #20]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	431a      	orrs	r2, r3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f042 0201 	orr.w	r2, r2, #1
 800709e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3710      	adds	r7, #16
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	000186a0 	.word	0x000186a0
 80070cc:	001e847f 	.word	0x001e847f
 80070d0:	003d08ff 	.word	0x003d08ff
 80070d4:	431bde83 	.word	0x431bde83
 80070d8:	10624dd3 	.word	0x10624dd3

080070dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b088      	sub	sp, #32
 80070e0:	af02      	add	r7, sp, #8
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	607a      	str	r2, [r7, #4]
 80070e6:	461a      	mov	r2, r3
 80070e8:	460b      	mov	r3, r1
 80070ea:	817b      	strh	r3, [r7, #10]
 80070ec:	4613      	mov	r3, r2
 80070ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80070f0:	f7ff f82a 	bl	8006148 <HAL_GetTick>
 80070f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	2b20      	cmp	r3, #32
 8007100:	f040 80e0 	bne.w	80072c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	2319      	movs	r3, #25
 800710a:	2201      	movs	r2, #1
 800710c:	4970      	ldr	r1, [pc, #448]	; (80072d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f001 f972 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007114:	4603      	mov	r3, r0
 8007116:	2b00      	cmp	r3, #0
 8007118:	d001      	beq.n	800711e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800711a:	2302      	movs	r3, #2
 800711c:	e0d3      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007124:	2b01      	cmp	r3, #1
 8007126:	d101      	bne.n	800712c <HAL_I2C_Master_Transmit+0x50>
 8007128:	2302      	movs	r3, #2
 800712a:	e0cc      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b01      	cmp	r3, #1
 8007140:	d007      	beq.n	8007152 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f042 0201 	orr.w	r2, r2, #1
 8007150:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007160:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2221      	movs	r2, #33	; 0x21
 8007166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2210      	movs	r2, #16
 800716e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2200      	movs	r2, #0
 8007176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	893a      	ldrh	r2, [r7, #8]
 8007182:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007188:	b29a      	uxth	r2, r3
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	4a50      	ldr	r2, [pc, #320]	; (80072d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8007192:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007194:	8979      	ldrh	r1, [r7, #10]
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	6a3a      	ldr	r2, [r7, #32]
 800719a:	68f8      	ldr	r0, [r7, #12]
 800719c:	f000 fe5e 	bl	8007e5c <I2C_MasterRequestWrite>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d001      	beq.n	80071aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e08d      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071aa:	2300      	movs	r3, #0
 80071ac:	613b      	str	r3, [r7, #16]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	613b      	str	r3, [r7, #16]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	699b      	ldr	r3, [r3, #24]
 80071bc:	613b      	str	r3, [r7, #16]
 80071be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80071c0:	e066      	b.n	8007290 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	6a39      	ldr	r1, [r7, #32]
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f001 f9ec 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d00d      	beq.n	80071ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d6:	2b04      	cmp	r3, #4
 80071d8:	d107      	bne.n	80071ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e06b      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f2:	781a      	ldrb	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fe:	1c5a      	adds	r2, r3, #1
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007208:	b29b      	uxth	r3, r3
 800720a:	3b01      	subs	r3, #1
 800720c:	b29a      	uxth	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007216:	3b01      	subs	r3, #1
 8007218:	b29a      	uxth	r2, r3
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	f003 0304 	and.w	r3, r3, #4
 8007228:	2b04      	cmp	r3, #4
 800722a:	d11b      	bne.n	8007264 <HAL_I2C_Master_Transmit+0x188>
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007230:	2b00      	cmp	r3, #0
 8007232:	d017      	beq.n	8007264 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007238:	781a      	ldrb	r2, [r3, #0]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007244:	1c5a      	adds	r2, r3, #1
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800724e:	b29b      	uxth	r3, r3
 8007250:	3b01      	subs	r3, #1
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725c:	3b01      	subs	r3, #1
 800725e:	b29a      	uxth	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	6a39      	ldr	r1, [r7, #32]
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f001 f9dc 	bl	8008626 <I2C_WaitOnBTFFlagUntilTimeout>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d00d      	beq.n	8007290 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007278:	2b04      	cmp	r3, #4
 800727a:	d107      	bne.n	800728c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800728a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	e01a      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007294:	2b00      	cmp	r3, #0
 8007296:	d194      	bne.n	80071c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2220      	movs	r2, #32
 80072ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80072c0:	2300      	movs	r3, #0
 80072c2:	e000      	b.n	80072c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80072c4:	2302      	movs	r3, #2
  }
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3718      	adds	r7, #24
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	00100002 	.word	0x00100002
 80072d4:	ffff0000 	.word	0xffff0000

080072d8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b08c      	sub	sp, #48	; 0x30
 80072dc:	af02      	add	r7, sp, #8
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	607a      	str	r2, [r7, #4]
 80072e2:	461a      	mov	r2, r3
 80072e4:	460b      	mov	r3, r1
 80072e6:	817b      	strh	r3, [r7, #10]
 80072e8:	4613      	mov	r3, r2
 80072ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80072ec:	2300      	movs	r3, #0
 80072ee:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80072f0:	f7fe ff2a 	bl	8006148 <HAL_GetTick>
 80072f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b20      	cmp	r3, #32
 8007300:	f040 823f 	bne.w	8007782 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	2319      	movs	r3, #25
 800730a:	2201      	movs	r2, #1
 800730c:	497f      	ldr	r1, [pc, #508]	; (800750c <HAL_I2C_Master_Receive+0x234>)
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f001 f872 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007314:	4603      	mov	r3, r0
 8007316:	2b00      	cmp	r3, #0
 8007318:	d001      	beq.n	800731e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800731a:	2302      	movs	r3, #2
 800731c:	e232      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007324:	2b01      	cmp	r3, #1
 8007326:	d101      	bne.n	800732c <HAL_I2C_Master_Receive+0x54>
 8007328:	2302      	movs	r3, #2
 800732a:	e22b      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d007      	beq.n	8007352 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f042 0201 	orr.w	r2, r2, #1
 8007350:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007360:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2222      	movs	r2, #34	; 0x22
 8007366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2210      	movs	r2, #16
 800736e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2200      	movs	r2, #0
 8007376:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	893a      	ldrh	r2, [r7, #8]
 8007382:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007388:	b29a      	uxth	r2, r3
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4a5f      	ldr	r2, [pc, #380]	; (8007510 <HAL_I2C_Master_Receive+0x238>)
 8007392:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007394:	8979      	ldrh	r1, [r7, #10]
 8007396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007398:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f000 fde0 	bl	8007f60 <I2C_MasterRequestRead>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d001      	beq.n	80073aa <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e1ec      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d113      	bne.n	80073da <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073b2:	2300      	movs	r3, #0
 80073b4:	61fb      	str	r3, [r7, #28]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	61fb      	str	r3, [r7, #28]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	61fb      	str	r3, [r7, #28]
 80073c6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073d6:	601a      	str	r2, [r3, #0]
 80073d8:	e1c0      	b.n	800775c <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d11e      	bne.n	8007420 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681a      	ldr	r2, [r3, #0]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80073f2:	b672      	cpsid	i
}
 80073f4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073f6:	2300      	movs	r3, #0
 80073f8:	61bb      	str	r3, [r7, #24]
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	61bb      	str	r3, [r7, #24]
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800741a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800741c:	b662      	cpsie	i
}
 800741e:	e035      	b.n	800748c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007424:	2b02      	cmp	r3, #2
 8007426:	d11e      	bne.n	8007466 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007436:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007438:	b672      	cpsid	i
}
 800743a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800743c:	2300      	movs	r3, #0
 800743e:	617b      	str	r3, [r7, #20]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	695b      	ldr	r3, [r3, #20]
 8007446:	617b      	str	r3, [r7, #20]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	617b      	str	r3, [r7, #20]
 8007450:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007460:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007462:	b662      	cpsie	i
}
 8007464:	e012      	b.n	800748c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007474:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007476:	2300      	movs	r3, #0
 8007478:	613b      	str	r3, [r7, #16]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	695b      	ldr	r3, [r3, #20]
 8007480:	613b      	str	r3, [r7, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	613b      	str	r3, [r7, #16]
 800748a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800748c:	e166      	b.n	800775c <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007492:	2b03      	cmp	r3, #3
 8007494:	f200 811f 	bhi.w	80076d6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800749c:	2b01      	cmp	r3, #1
 800749e:	d123      	bne.n	80074e8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f001 f8ff 	bl	80086a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d001      	beq.n	80074b4 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	e167      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691a      	ldr	r2, [r3, #16]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074be:	b2d2      	uxtb	r2, r2
 80074c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c6:	1c5a      	adds	r2, r3, #1
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d0:	3b01      	subs	r3, #1
 80074d2:	b29a      	uxth	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074dc:	b29b      	uxth	r3, r3
 80074de:	3b01      	subs	r3, #1
 80074e0:	b29a      	uxth	r2, r3
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80074e6:	e139      	b.n	800775c <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d152      	bne.n	8007596 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	9300      	str	r3, [sp, #0]
 80074f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074f6:	2200      	movs	r2, #0
 80074f8:	4906      	ldr	r1, [pc, #24]	; (8007514 <HAL_I2C_Master_Receive+0x23c>)
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 ff7c 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d008      	beq.n	8007518 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e13c      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
 800750a:	bf00      	nop
 800750c:	00100002 	.word	0x00100002
 8007510:	ffff0000 	.word	0xffff0000
 8007514:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007518:	b672      	cpsid	i
}
 800751a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800752a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	691a      	ldr	r2, [r3, #16]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	1c5a      	adds	r2, r3, #1
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007548:	3b01      	subs	r3, #1
 800754a:	b29a      	uxth	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007554:	b29b      	uxth	r3, r3
 8007556:	3b01      	subs	r3, #1
 8007558:	b29a      	uxth	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800755e:	b662      	cpsie	i
}
 8007560:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	691a      	ldr	r2, [r3, #16]
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756c:	b2d2      	uxtb	r2, r2
 800756e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007574:	1c5a      	adds	r2, r3, #1
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800757e:	3b01      	subs	r3, #1
 8007580:	b29a      	uxth	r2, r3
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758a:	b29b      	uxth	r3, r3
 800758c:	3b01      	subs	r3, #1
 800758e:	b29a      	uxth	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007594:	e0e2      	b.n	800775c <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759c:	2200      	movs	r2, #0
 800759e:	497b      	ldr	r1, [pc, #492]	; (800778c <HAL_I2C_Master_Receive+0x4b4>)
 80075a0:	68f8      	ldr	r0, [r7, #12]
 80075a2:	f000 ff29 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 80075a6:	4603      	mov	r3, r0
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d001      	beq.n	80075b0 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	e0e9      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075be:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80075c0:	b672      	cpsid	i
}
 80075c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	691a      	ldr	r2, [r3, #16]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ce:	b2d2      	uxtb	r2, r2
 80075d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d6:	1c5a      	adds	r2, r3, #1
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	3b01      	subs	r3, #1
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80075f6:	4b66      	ldr	r3, [pc, #408]	; (8007790 <HAL_I2C_Master_Receive+0x4b8>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	08db      	lsrs	r3, r3, #3
 80075fc:	4a65      	ldr	r2, [pc, #404]	; (8007794 <HAL_I2C_Master_Receive+0x4bc>)
 80075fe:	fba2 2303 	umull	r2, r3, r2, r3
 8007602:	0a1a      	lsrs	r2, r3, #8
 8007604:	4613      	mov	r3, r2
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	4413      	add	r3, r2
 800760a:	00da      	lsls	r2, r3, #3
 800760c:	1ad3      	subs	r3, r2, r3
 800760e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007610:	6a3b      	ldr	r3, [r7, #32]
 8007612:	3b01      	subs	r3, #1
 8007614:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007616:	6a3b      	ldr	r3, [r7, #32]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d118      	bne.n	800764e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2220      	movs	r2, #32
 8007626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2200      	movs	r2, #0
 800762e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007636:	f043 0220 	orr.w	r2, r3, #32
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800763e:	b662      	cpsie	i
}
 8007640:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e09a      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	695b      	ldr	r3, [r3, #20]
 8007654:	f003 0304 	and.w	r3, r3, #4
 8007658:	2b04      	cmp	r3, #4
 800765a:	d1d9      	bne.n	8007610 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800766a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	691a      	ldr	r2, [r3, #16]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007676:	b2d2      	uxtb	r2, r2
 8007678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767e:	1c5a      	adds	r2, r3, #1
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007688:	3b01      	subs	r3, #1
 800768a:	b29a      	uxth	r2, r3
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007694:	b29b      	uxth	r3, r3
 8007696:	3b01      	subs	r3, #1
 8007698:	b29a      	uxth	r2, r3
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800769e:	b662      	cpsie	i
}
 80076a0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	691a      	ldr	r2, [r3, #16]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ac:	b2d2      	uxtb	r2, r2
 80076ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	1c5a      	adds	r2, r3, #1
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076be:	3b01      	subs	r3, #1
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	3b01      	subs	r3, #1
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80076d4:	e042      	b.n	800775c <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 ffe4 	bl	80086a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e04c      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	691a      	ldr	r2, [r3, #16]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f4:	b2d2      	uxtb	r2, r2
 80076f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fc:	1c5a      	adds	r2, r3, #1
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007706:	3b01      	subs	r3, #1
 8007708:	b29a      	uxth	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007712:	b29b      	uxth	r3, r3
 8007714:	3b01      	subs	r3, #1
 8007716:	b29a      	uxth	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	695b      	ldr	r3, [r3, #20]
 8007722:	f003 0304 	and.w	r3, r3, #4
 8007726:	2b04      	cmp	r3, #4
 8007728:	d118      	bne.n	800775c <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	691a      	ldr	r2, [r3, #16]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007734:	b2d2      	uxtb	r2, r2
 8007736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800773c:	1c5a      	adds	r2, r3, #1
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007746:	3b01      	subs	r3, #1
 8007748:	b29a      	uxth	r2, r3
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007752:	b29b      	uxth	r3, r3
 8007754:	3b01      	subs	r3, #1
 8007756:	b29a      	uxth	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007760:	2b00      	cmp	r3, #0
 8007762:	f47f ae94 	bne.w	800748e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2220      	movs	r2, #32
 800776a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	e000      	b.n	8007784 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8007782:	2302      	movs	r3, #2
  }
}
 8007784:	4618      	mov	r0, r3
 8007786:	3728      	adds	r7, #40	; 0x28
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}
 800778c:	00010004 	.word	0x00010004
 8007790:	20000004 	.word	0x20000004
 8007794:	14f8b589 	.word	0x14f8b589

08007798 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b088      	sub	sp, #32
 800779c:	af02      	add	r7, sp, #8
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	4608      	mov	r0, r1
 80077a2:	4611      	mov	r1, r2
 80077a4:	461a      	mov	r2, r3
 80077a6:	4603      	mov	r3, r0
 80077a8:	817b      	strh	r3, [r7, #10]
 80077aa:	460b      	mov	r3, r1
 80077ac:	813b      	strh	r3, [r7, #8]
 80077ae:	4613      	mov	r3, r2
 80077b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077b2:	f7fe fcc9 	bl	8006148 <HAL_GetTick>
 80077b6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	2b20      	cmp	r3, #32
 80077c2:	f040 80d9 	bne.w	8007978 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077c6:	697b      	ldr	r3, [r7, #20]
 80077c8:	9300      	str	r3, [sp, #0]
 80077ca:	2319      	movs	r3, #25
 80077cc:	2201      	movs	r2, #1
 80077ce:	496d      	ldr	r1, [pc, #436]	; (8007984 <HAL_I2C_Mem_Write+0x1ec>)
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 fe11 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80077dc:	2302      	movs	r3, #2
 80077de:	e0cc      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d101      	bne.n	80077ee <HAL_I2C_Mem_Write+0x56>
 80077ea:	2302      	movs	r3, #2
 80077ec:	e0c5      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2201      	movs	r2, #1
 80077f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b01      	cmp	r3, #1
 8007802:	d007      	beq.n	8007814 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0201 	orr.w	r2, r2, #1
 8007812:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007822:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2221      	movs	r2, #33	; 0x21
 8007828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	2240      	movs	r2, #64	; 0x40
 8007830:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a3a      	ldr	r2, [r7, #32]
 800783e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007844:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800784a:	b29a      	uxth	r2, r3
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	4a4d      	ldr	r2, [pc, #308]	; (8007988 <HAL_I2C_Mem_Write+0x1f0>)
 8007854:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007856:	88f8      	ldrh	r0, [r7, #6]
 8007858:	893a      	ldrh	r2, [r7, #8]
 800785a:	8979      	ldrh	r1, [r7, #10]
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	9301      	str	r3, [sp, #4]
 8007860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	4603      	mov	r3, r0
 8007866:	68f8      	ldr	r0, [r7, #12]
 8007868:	f000 fc48 	bl	80080fc <I2C_RequestMemoryWrite>
 800786c:	4603      	mov	r3, r0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d052      	beq.n	8007918 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e081      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 fe92 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d00d      	beq.n	80078a2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788a:	2b04      	cmp	r3, #4
 800788c:	d107      	bne.n	800789e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800789c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e06b      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a6:	781a      	ldrb	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	1c5a      	adds	r2, r3, #1
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	3b01      	subs	r3, #1
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b04      	cmp	r3, #4
 80078de:	d11b      	bne.n	8007918 <HAL_I2C_Mem_Write+0x180>
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d017      	beq.n	8007918 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ec:	781a      	ldrb	r2, [r3, #0]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078f8:	1c5a      	adds	r2, r3, #1
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007902:	3b01      	subs	r3, #1
 8007904:	b29a      	uxth	r2, r3
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800790e:	b29b      	uxth	r3, r3
 8007910:	3b01      	subs	r3, #1
 8007912:	b29a      	uxth	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1aa      	bne.n	8007876 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007920:	697a      	ldr	r2, [r7, #20]
 8007922:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f000 fe7e 	bl	8008626 <I2C_WaitOnBTFFlagUntilTimeout>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00d      	beq.n	800794c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007934:	2b04      	cmp	r3, #4
 8007936:	d107      	bne.n	8007948 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007946:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e016      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800795a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2220      	movs	r2, #32
 8007960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	e000      	b.n	800797a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007978:	2302      	movs	r3, #2
  }
}
 800797a:	4618      	mov	r0, r3
 800797c:	3718      	adds	r7, #24
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	00100002 	.word	0x00100002
 8007988:	ffff0000 	.word	0xffff0000

0800798c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b08c      	sub	sp, #48	; 0x30
 8007990:	af02      	add	r7, sp, #8
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	4608      	mov	r0, r1
 8007996:	4611      	mov	r1, r2
 8007998:	461a      	mov	r2, r3
 800799a:	4603      	mov	r3, r0
 800799c:	817b      	strh	r3, [r7, #10]
 800799e:	460b      	mov	r3, r1
 80079a0:	813b      	strh	r3, [r7, #8]
 80079a2:	4613      	mov	r3, r2
 80079a4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80079a6:	2300      	movs	r3, #0
 80079a8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079aa:	f7fe fbcd 	bl	8006148 <HAL_GetTick>
 80079ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b20      	cmp	r3, #32
 80079ba:	f040 8244 	bne.w	8007e46 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c0:	9300      	str	r3, [sp, #0]
 80079c2:	2319      	movs	r3, #25
 80079c4:	2201      	movs	r2, #1
 80079c6:	4982      	ldr	r1, [pc, #520]	; (8007bd0 <HAL_I2C_Mem_Read+0x244>)
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f000 fd15 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80079d4:	2302      	movs	r3, #2
 80079d6:	e237      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d101      	bne.n	80079e6 <HAL_I2C_Mem_Read+0x5a>
 80079e2:	2302      	movs	r3, #2
 80079e4:	e230      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0301 	and.w	r3, r3, #1
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d007      	beq.n	8007a0c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f042 0201 	orr.w	r2, r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2222      	movs	r2, #34	; 0x22
 8007a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2240      	movs	r2, #64	; 0x40
 8007a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a42:	b29a      	uxth	r2, r3
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4a62      	ldr	r2, [pc, #392]	; (8007bd4 <HAL_I2C_Mem_Read+0x248>)
 8007a4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007a4e:	88f8      	ldrh	r0, [r7, #6]
 8007a50:	893a      	ldrh	r2, [r7, #8]
 8007a52:	8979      	ldrh	r1, [r7, #10]
 8007a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a56:	9301      	str	r3, [sp, #4]
 8007a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a5a:	9300      	str	r3, [sp, #0]
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 fbe2 	bl	8008228 <I2C_RequestMemoryRead>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e1ec      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d113      	bne.n	8007a9e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a76:	2300      	movs	r3, #0
 8007a78:	61fb      	str	r3, [r7, #28]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	695b      	ldr	r3, [r3, #20]
 8007a80:	61fb      	str	r3, [r7, #28]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	699b      	ldr	r3, [r3, #24]
 8007a88:	61fb      	str	r3, [r7, #28]
 8007a8a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	e1c0      	b.n	8007e20 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d11e      	bne.n	8007ae4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681a      	ldr	r2, [r3, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ab4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ab6:	b672      	cpsid	i
}
 8007ab8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007aba:	2300      	movs	r3, #0
 8007abc:	61bb      	str	r3, [r7, #24]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	695b      	ldr	r3, [r3, #20]
 8007ac4:	61bb      	str	r3, [r7, #24]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	699b      	ldr	r3, [r3, #24]
 8007acc:	61bb      	str	r3, [r7, #24]
 8007ace:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ade:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007ae0:	b662      	cpsie	i
}
 8007ae2:	e035      	b.n	8007b50 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d11e      	bne.n	8007b2a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	681a      	ldr	r2, [r3, #0]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007afa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007afc:	b672      	cpsid	i
}
 8007afe:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b00:	2300      	movs	r3, #0
 8007b02:	617b      	str	r3, [r7, #20]
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	617b      	str	r3, [r7, #20]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	617b      	str	r3, [r7, #20]
 8007b14:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b24:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007b26:	b662      	cpsie	i
}
 8007b28:	e012      	b.n	8007b50 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b38:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	613b      	str	r3, [r7, #16]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	695b      	ldr	r3, [r3, #20]
 8007b44:	613b      	str	r3, [r7, #16]
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	613b      	str	r3, [r7, #16]
 8007b4e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007b50:	e166      	b.n	8007e20 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b56:	2b03      	cmp	r3, #3
 8007b58:	f200 811f 	bhi.w	8007d9a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d123      	bne.n	8007bac <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007b68:	68f8      	ldr	r0, [r7, #12]
 8007b6a:	f000 fd9d 	bl	80086a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d001      	beq.n	8007b78 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e167      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	691a      	ldr	r2, [r3, #16]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8a:	1c5a      	adds	r2, r3, #1
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b94:	3b01      	subs	r3, #1
 8007b96:	b29a      	uxth	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	3b01      	subs	r3, #1
 8007ba4:	b29a      	uxth	r2, r3
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007baa:	e139      	b.n	8007e20 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d152      	bne.n	8007c5a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb6:	9300      	str	r3, [sp, #0]
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bba:	2200      	movs	r2, #0
 8007bbc:	4906      	ldr	r1, [pc, #24]	; (8007bd8 <HAL_I2C_Mem_Read+0x24c>)
 8007bbe:	68f8      	ldr	r0, [r7, #12]
 8007bc0:	f000 fc1a 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d008      	beq.n	8007bdc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e13c      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
 8007bce:	bf00      	nop
 8007bd0:	00100002 	.word	0x00100002
 8007bd4:	ffff0000 	.word	0xffff0000
 8007bd8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007bdc:	b672      	cpsid	i
}
 8007bde:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	691a      	ldr	r2, [r3, #16]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007c22:	b662      	cpsie	i
}
 8007c24:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	691a      	ldr	r2, [r3, #16]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c30:	b2d2      	uxtb	r2, r2
 8007c32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c38:	1c5a      	adds	r2, r3, #1
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c42:	3b01      	subs	r3, #1
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	3b01      	subs	r3, #1
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c58:	e0e2      	b.n	8007e20 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c60:	2200      	movs	r2, #0
 8007c62:	497b      	ldr	r1, [pc, #492]	; (8007e50 <HAL_I2C_Mem_Read+0x4c4>)
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 fbc7 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d001      	beq.n	8007c74 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e0e9      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c82:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c84:	b672      	cpsid	i
}
 8007c86:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	691a      	ldr	r2, [r3, #16]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	b2d2      	uxtb	r2, r2
 8007c94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	1c5a      	adds	r2, r3, #1
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ca4:	3b01      	subs	r3, #1
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007cba:	4b66      	ldr	r3, [pc, #408]	; (8007e54 <HAL_I2C_Mem_Read+0x4c8>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	08db      	lsrs	r3, r3, #3
 8007cc0:	4a65      	ldr	r2, [pc, #404]	; (8007e58 <HAL_I2C_Mem_Read+0x4cc>)
 8007cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc6:	0a1a      	lsrs	r2, r3, #8
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	00da      	lsls	r2, r3, #3
 8007cd0:	1ad3      	subs	r3, r2, r3
 8007cd2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007cd4:	6a3b      	ldr	r3, [r7, #32]
 8007cd6:	3b01      	subs	r3, #1
 8007cd8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007cda:	6a3b      	ldr	r3, [r7, #32]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d118      	bne.n	8007d12 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2220      	movs	r2, #32
 8007cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfa:	f043 0220 	orr.w	r2, r3, #32
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007d02:	b662      	cpsie	i
}
 8007d04:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e09a      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	f003 0304 	and.w	r3, r3, #4
 8007d1c:	2b04      	cmp	r3, #4
 8007d1e:	d1d9      	bne.n	8007cd4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	691a      	ldr	r2, [r3, #16]
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3a:	b2d2      	uxtb	r2, r2
 8007d3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007d62:	b662      	cpsie	i
}
 8007d64:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	691a      	ldr	r2, [r3, #16]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d70:	b2d2      	uxtb	r2, r2
 8007d72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d78:	1c5a      	adds	r2, r3, #1
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d98:	e042      	b.n	8007e20 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007d9e:	68f8      	ldr	r0, [r7, #12]
 8007da0:	f000 fc82 	bl	80086a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d001      	beq.n	8007dae <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e04c      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db8:	b2d2      	uxtb	r2, r2
 8007dba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	695b      	ldr	r3, [r3, #20]
 8007de6:	f003 0304 	and.w	r3, r3, #4
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	d118      	bne.n	8007e20 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	691a      	ldr	r2, [r3, #16]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df8:	b2d2      	uxtb	r2, r2
 8007dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	1c5a      	adds	r2, r3, #1
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	b29a      	uxth	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	b29a      	uxth	r2, r3
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f47f ae94 	bne.w	8007b52 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2220      	movs	r2, #32
 8007e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007e42:	2300      	movs	r3, #0
 8007e44:	e000      	b.n	8007e48 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8007e46:	2302      	movs	r3, #2
  }
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	3728      	adds	r7, #40	; 0x28
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	bd80      	pop	{r7, pc}
 8007e50:	00010004 	.word	0x00010004
 8007e54:	20000004 	.word	0x20000004
 8007e58:	14f8b589 	.word	0x14f8b589

08007e5c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af02      	add	r7, sp, #8
 8007e62:	60f8      	str	r0, [r7, #12]
 8007e64:	607a      	str	r2, [r7, #4]
 8007e66:	603b      	str	r3, [r7, #0]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e70:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	2b08      	cmp	r3, #8
 8007e76:	d006      	beq.n	8007e86 <I2C_MasterRequestWrite+0x2a>
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	2b01      	cmp	r3, #1
 8007e7c:	d003      	beq.n	8007e86 <I2C_MasterRequestWrite+0x2a>
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e84:	d108      	bne.n	8007e98 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e94:	601a      	str	r2, [r3, #0]
 8007e96:	e00b      	b.n	8007eb0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e9c:	2b12      	cmp	r3, #18
 8007e9e:	d107      	bne.n	8007eb0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007eae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ebc:	68f8      	ldr	r0, [r7, #12]
 8007ebe:	f000 fa9b 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00d      	beq.n	8007ee4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ed2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ed6:	d103      	bne.n	8007ee0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ede:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ee0:	2303      	movs	r3, #3
 8007ee2:	e035      	b.n	8007f50 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007eec:	d108      	bne.n	8007f00 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007eee:	897b      	ldrh	r3, [r7, #10]
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007efc:	611a      	str	r2, [r3, #16]
 8007efe:	e01b      	b.n	8007f38 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007f00:	897b      	ldrh	r3, [r7, #10]
 8007f02:	11db      	asrs	r3, r3, #7
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	f003 0306 	and.w	r3, r3, #6
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	f063 030f 	orn	r3, r3, #15
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	490e      	ldr	r1, [pc, #56]	; (8007f58 <I2C_MasterRequestWrite+0xfc>)
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f000 fac1 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d001      	beq.n	8007f2e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e010      	b.n	8007f50 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007f2e:	897b      	ldrh	r3, [r7, #10]
 8007f30:	b2da      	uxtb	r2, r3
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	4907      	ldr	r1, [pc, #28]	; (8007f5c <I2C_MasterRequestWrite+0x100>)
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f000 fab1 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e000      	b.n	8007f50 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3718      	adds	r7, #24
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	00010008 	.word	0x00010008
 8007f5c:	00010002 	.word	0x00010002

08007f60 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b088      	sub	sp, #32
 8007f64:	af02      	add	r7, sp, #8
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	607a      	str	r2, [r7, #4]
 8007f6a:	603b      	str	r3, [r7, #0]
 8007f6c:	460b      	mov	r3, r1
 8007f6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f74:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f84:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007f86:	697b      	ldr	r3, [r7, #20]
 8007f88:	2b08      	cmp	r3, #8
 8007f8a:	d006      	beq.n	8007f9a <I2C_MasterRequestRead+0x3a>
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d003      	beq.n	8007f9a <I2C_MasterRequestRead+0x3a>
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007f98:	d108      	bne.n	8007fac <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fa8:	601a      	str	r2, [r3, #0]
 8007faa:	e00b      	b.n	8007fc4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fb0:	2b11      	cmp	r3, #17
 8007fb2:	d107      	bne.n	8007fc4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	681a      	ldr	r2, [r3, #0]
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fc2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007fd0:	68f8      	ldr	r0, [r7, #12]
 8007fd2:	f000 fa11 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00d      	beq.n	8007ff8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fe6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007fea:	d103      	bne.n	8007ff4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ff2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	e079      	b.n	80080ec <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	691b      	ldr	r3, [r3, #16]
 8007ffc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008000:	d108      	bne.n	8008014 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008002:	897b      	ldrh	r3, [r7, #10]
 8008004:	b2db      	uxtb	r3, r3
 8008006:	f043 0301 	orr.w	r3, r3, #1
 800800a:	b2da      	uxtb	r2, r3
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	611a      	str	r2, [r3, #16]
 8008012:	e05f      	b.n	80080d4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008014:	897b      	ldrh	r3, [r7, #10]
 8008016:	11db      	asrs	r3, r3, #7
 8008018:	b2db      	uxtb	r3, r3
 800801a:	f003 0306 	and.w	r3, r3, #6
 800801e:	b2db      	uxtb	r3, r3
 8008020:	f063 030f 	orn	r3, r3, #15
 8008024:	b2da      	uxtb	r2, r3
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	4930      	ldr	r1, [pc, #192]	; (80080f4 <I2C_MasterRequestRead+0x194>)
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 fa37 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008038:	4603      	mov	r3, r0
 800803a:	2b00      	cmp	r3, #0
 800803c:	d001      	beq.n	8008042 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e054      	b.n	80080ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008042:	897b      	ldrh	r3, [r7, #10]
 8008044:	b2da      	uxtb	r2, r3
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	4929      	ldr	r1, [pc, #164]	; (80080f8 <I2C_MasterRequestRead+0x198>)
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f000 fa27 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e044      	b.n	80080ec <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008062:	2300      	movs	r3, #0
 8008064:	613b      	str	r3, [r7, #16]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	695b      	ldr	r3, [r3, #20]
 800806c:	613b      	str	r3, [r7, #16]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	699b      	ldr	r3, [r3, #24]
 8008074:	613b      	str	r3, [r7, #16]
 8008076:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008086:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f9af 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00d      	beq.n	80080bc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ae:	d103      	bne.n	80080b8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080b6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e017      	b.n	80080ec <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80080bc:	897b      	ldrh	r3, [r7, #10]
 80080be:	11db      	asrs	r3, r3, #7
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	f003 0306 	and.w	r3, r3, #6
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	f063 030e 	orn	r3, r3, #14
 80080cc:	b2da      	uxtb	r2, r3
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	4907      	ldr	r1, [pc, #28]	; (80080f8 <I2C_MasterRequestRead+0x198>)
 80080da:	68f8      	ldr	r0, [r7, #12]
 80080dc:	f000 f9e3 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d001      	beq.n	80080ea <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e000      	b.n	80080ec <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3718      	adds	r7, #24
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	00010008 	.word	0x00010008
 80080f8:	00010002 	.word	0x00010002

080080fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b088      	sub	sp, #32
 8008100:	af02      	add	r7, sp, #8
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	4608      	mov	r0, r1
 8008106:	4611      	mov	r1, r2
 8008108:	461a      	mov	r2, r3
 800810a:	4603      	mov	r3, r0
 800810c:	817b      	strh	r3, [r7, #10]
 800810e:	460b      	mov	r3, r1
 8008110:	813b      	strh	r3, [r7, #8]
 8008112:	4613      	mov	r3, r2
 8008114:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008124:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	6a3b      	ldr	r3, [r7, #32]
 800812c:	2200      	movs	r2, #0
 800812e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008132:	68f8      	ldr	r0, [r7, #12]
 8008134:	f000 f960 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00d      	beq.n	800815a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800814c:	d103      	bne.n	8008156 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008154:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008156:	2303      	movs	r3, #3
 8008158:	e05f      	b.n	800821a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800815a:	897b      	ldrh	r3, [r7, #10]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	461a      	mov	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008168:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800816a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816c:	6a3a      	ldr	r2, [r7, #32]
 800816e:	492d      	ldr	r1, [pc, #180]	; (8008224 <I2C_RequestMemoryWrite+0x128>)
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f000 f998 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d001      	beq.n	8008180 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800817c:	2301      	movs	r3, #1
 800817e:	e04c      	b.n	800821a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008180:	2300      	movs	r3, #0
 8008182:	617b      	str	r3, [r7, #20]
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	695b      	ldr	r3, [r3, #20]
 800818a:	617b      	str	r3, [r7, #20]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	617b      	str	r3, [r7, #20]
 8008194:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008196:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008198:	6a39      	ldr	r1, [r7, #32]
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 fa02 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d00d      	beq.n	80081c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081aa:	2b04      	cmp	r3, #4
 80081ac:	d107      	bne.n	80081be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	681a      	ldr	r2, [r3, #0]
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e02b      	b.n	800821a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081c2:	88fb      	ldrh	r3, [r7, #6]
 80081c4:	2b01      	cmp	r3, #1
 80081c6:	d105      	bne.n	80081d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081c8:	893b      	ldrh	r3, [r7, #8]
 80081ca:	b2da      	uxtb	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	611a      	str	r2, [r3, #16]
 80081d2:	e021      	b.n	8008218 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80081d4:	893b      	ldrh	r3, [r7, #8]
 80081d6:	0a1b      	lsrs	r3, r3, #8
 80081d8:	b29b      	uxth	r3, r3
 80081da:	b2da      	uxtb	r2, r3
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081e4:	6a39      	ldr	r1, [r7, #32]
 80081e6:	68f8      	ldr	r0, [r7, #12]
 80081e8:	f000 f9dc 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00d      	beq.n	800820e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081f6:	2b04      	cmp	r3, #4
 80081f8:	d107      	bne.n	800820a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008208:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e005      	b.n	800821a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800820e:	893b      	ldrh	r3, [r7, #8]
 8008210:	b2da      	uxtb	r2, r3
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3718      	adds	r7, #24
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	00010002 	.word	0x00010002

08008228 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b088      	sub	sp, #32
 800822c:	af02      	add	r7, sp, #8
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	4608      	mov	r0, r1
 8008232:	4611      	mov	r1, r2
 8008234:	461a      	mov	r2, r3
 8008236:	4603      	mov	r3, r0
 8008238:	817b      	strh	r3, [r7, #10]
 800823a:	460b      	mov	r3, r1
 800823c:	813b      	strh	r3, [r7, #8]
 800823e:	4613      	mov	r3, r2
 8008240:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008250:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008260:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	6a3b      	ldr	r3, [r7, #32]
 8008268:	2200      	movs	r2, #0
 800826a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f000 f8c2 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00d      	beq.n	8008296 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008288:	d103      	bne.n	8008292 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008290:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008292:	2303      	movs	r3, #3
 8008294:	e0aa      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008296:	897b      	ldrh	r3, [r7, #10]
 8008298:	b2db      	uxtb	r3, r3
 800829a:	461a      	mov	r2, r3
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80082a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80082a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a8:	6a3a      	ldr	r2, [r7, #32]
 80082aa:	4952      	ldr	r1, [pc, #328]	; (80083f4 <I2C_RequestMemoryRead+0x1cc>)
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f000 f8fa 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80082b2:	4603      	mov	r3, r0
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d001      	beq.n	80082bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e097      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082bc:	2300      	movs	r3, #0
 80082be:	617b      	str	r3, [r7, #20]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	617b      	str	r3, [r7, #20]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	617b      	str	r3, [r7, #20]
 80082d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80082d4:	6a39      	ldr	r1, [r7, #32]
 80082d6:	68f8      	ldr	r0, [r7, #12]
 80082d8:	f000 f964 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00d      	beq.n	80082fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e6:	2b04      	cmp	r3, #4
 80082e8:	d107      	bne.n	80082fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e076      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80082fe:	88fb      	ldrh	r3, [r7, #6]
 8008300:	2b01      	cmp	r3, #1
 8008302:	d105      	bne.n	8008310 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008304:	893b      	ldrh	r3, [r7, #8]
 8008306:	b2da      	uxtb	r2, r3
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	611a      	str	r2, [r3, #16]
 800830e:	e021      	b.n	8008354 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008310:	893b      	ldrh	r3, [r7, #8]
 8008312:	0a1b      	lsrs	r3, r3, #8
 8008314:	b29b      	uxth	r3, r3
 8008316:	b2da      	uxtb	r2, r3
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800831e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008320:	6a39      	ldr	r1, [r7, #32]
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f000 f93e 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d00d      	beq.n	800834a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008332:	2b04      	cmp	r3, #4
 8008334:	d107      	bne.n	8008346 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008344:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008346:	2301      	movs	r3, #1
 8008348:	e050      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800834a:	893b      	ldrh	r3, [r7, #8]
 800834c:	b2da      	uxtb	r2, r3
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008356:	6a39      	ldr	r1, [r7, #32]
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f000 f923 	bl	80085a4 <I2C_WaitOnTXEFlagUntilTimeout>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d00d      	beq.n	8008380 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008368:	2b04      	cmp	r3, #4
 800836a:	d107      	bne.n	800837c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	681a      	ldr	r2, [r3, #0]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800837a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e035      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800838e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008392:	9300      	str	r3, [sp, #0]
 8008394:	6a3b      	ldr	r3, [r7, #32]
 8008396:	2200      	movs	r2, #0
 8008398:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800839c:	68f8      	ldr	r0, [r7, #12]
 800839e:	f000 f82b 	bl	80083f8 <I2C_WaitOnFlagUntilTimeout>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00d      	beq.n	80083c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80083b6:	d103      	bne.n	80083c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80083be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e013      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80083c4:	897b      	ldrh	r3, [r7, #10]
 80083c6:	b2db      	uxtb	r3, r3
 80083c8:	f043 0301 	orr.w	r3, r3, #1
 80083cc:	b2da      	uxtb	r2, r3
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80083d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d6:	6a3a      	ldr	r2, [r7, #32]
 80083d8:	4906      	ldr	r1, [pc, #24]	; (80083f4 <I2C_RequestMemoryRead+0x1cc>)
 80083da:	68f8      	ldr	r0, [r7, #12]
 80083dc:	f000 f863 	bl	80084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083e0:	4603      	mov	r3, r0
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d001      	beq.n	80083ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e000      	b.n	80083ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80083ea:	2300      	movs	r3, #0
}
 80083ec:	4618      	mov	r0, r3
 80083ee:	3718      	adds	r7, #24
 80083f0:	46bd      	mov	sp, r7
 80083f2:	bd80      	pop	{r7, pc}
 80083f4:	00010002 	.word	0x00010002

080083f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	b084      	sub	sp, #16
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	60f8      	str	r0, [r7, #12]
 8008400:	60b9      	str	r1, [r7, #8]
 8008402:	603b      	str	r3, [r7, #0]
 8008404:	4613      	mov	r3, r2
 8008406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008408:	e025      	b.n	8008456 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008410:	d021      	beq.n	8008456 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008412:	f7fd fe99 	bl	8006148 <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	683a      	ldr	r2, [r7, #0]
 800841e:	429a      	cmp	r2, r3
 8008420:	d302      	bcc.n	8008428 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d116      	bne.n	8008456 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2220      	movs	r2, #32
 8008432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008442:	f043 0220 	orr.w	r2, r3, #32
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008452:	2301      	movs	r3, #1
 8008454:	e023      	b.n	800849e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	0c1b      	lsrs	r3, r3, #16
 800845a:	b2db      	uxtb	r3, r3
 800845c:	2b01      	cmp	r3, #1
 800845e:	d10d      	bne.n	800847c <I2C_WaitOnFlagUntilTimeout+0x84>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	43da      	mvns	r2, r3
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	4013      	ands	r3, r2
 800846c:	b29b      	uxth	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	bf0c      	ite	eq
 8008472:	2301      	moveq	r3, #1
 8008474:	2300      	movne	r3, #0
 8008476:	b2db      	uxtb	r3, r3
 8008478:	461a      	mov	r2, r3
 800847a:	e00c      	b.n	8008496 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	43da      	mvns	r2, r3
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	4013      	ands	r3, r2
 8008488:	b29b      	uxth	r3, r3
 800848a:	2b00      	cmp	r3, #0
 800848c:	bf0c      	ite	eq
 800848e:	2301      	moveq	r3, #1
 8008490:	2300      	movne	r3, #0
 8008492:	b2db      	uxtb	r3, r3
 8008494:	461a      	mov	r2, r3
 8008496:	79fb      	ldrb	r3, [r7, #7]
 8008498:	429a      	cmp	r2, r3
 800849a:	d0b6      	beq.n	800840a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800849c:	2300      	movs	r3, #0
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b084      	sub	sp, #16
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	60f8      	str	r0, [r7, #12]
 80084ae:	60b9      	str	r1, [r7, #8]
 80084b0:	607a      	str	r2, [r7, #4]
 80084b2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80084b4:	e051      	b.n	800855a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	695b      	ldr	r3, [r3, #20]
 80084bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084c4:	d123      	bne.n	800850e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084d4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80084de:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2220      	movs	r2, #32
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	f043 0204 	orr.w	r2, r3, #4
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e046      	b.n	800859c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008514:	d021      	beq.n	800855a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008516:	f7fd fe17 	bl	8006148 <HAL_GetTick>
 800851a:	4602      	mov	r2, r0
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	429a      	cmp	r2, r3
 8008524:	d302      	bcc.n	800852c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d116      	bne.n	800855a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	2200      	movs	r2, #0
 8008530:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2220      	movs	r2, #32
 8008536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008546:	f043 0220 	orr.w	r2, r3, #32
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2200      	movs	r2, #0
 8008552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008556:	2301      	movs	r3, #1
 8008558:	e020      	b.n	800859c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	0c1b      	lsrs	r3, r3, #16
 800855e:	b2db      	uxtb	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	d10c      	bne.n	800857e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	43da      	mvns	r2, r3
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	4013      	ands	r3, r2
 8008570:	b29b      	uxth	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	bf14      	ite	ne
 8008576:	2301      	movne	r3, #1
 8008578:	2300      	moveq	r3, #0
 800857a:	b2db      	uxtb	r3, r3
 800857c:	e00b      	b.n	8008596 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	699b      	ldr	r3, [r3, #24]
 8008584:	43da      	mvns	r2, r3
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	4013      	ands	r3, r2
 800858a:	b29b      	uxth	r3, r3
 800858c:	2b00      	cmp	r3, #0
 800858e:	bf14      	ite	ne
 8008590:	2301      	movne	r3, #1
 8008592:	2300      	moveq	r3, #0
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b00      	cmp	r3, #0
 8008598:	d18d      	bne.n	80084b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800859a:	2300      	movs	r3, #0
}
 800859c:	4618      	mov	r0, r3
 800859e:	3710      	adds	r7, #16
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80085b0:	e02d      	b.n	800860e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f000 f8ce 	bl	8008754 <I2C_IsAcknowledgeFailed>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d001      	beq.n	80085c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e02d      	b.n	800861e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c8:	d021      	beq.n	800860e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085ca:	f7fd fdbd 	bl	8006148 <HAL_GetTick>
 80085ce:	4602      	mov	r2, r0
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	1ad3      	subs	r3, r2, r3
 80085d4:	68ba      	ldr	r2, [r7, #8]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d302      	bcc.n	80085e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d116      	bne.n	800860e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2200      	movs	r2, #0
 80085e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2220      	movs	r2, #32
 80085ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085fa:	f043 0220 	orr.w	r2, r3, #32
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800860a:	2301      	movs	r3, #1
 800860c:	e007      	b.n	800861e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	695b      	ldr	r3, [r3, #20]
 8008614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008618:	2b80      	cmp	r3, #128	; 0x80
 800861a:	d1ca      	bne.n	80085b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	60f8      	str	r0, [r7, #12]
 800862e:	60b9      	str	r1, [r7, #8]
 8008630:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008632:	e02d      	b.n	8008690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f000 f88d 	bl	8008754 <I2C_IsAcknowledgeFailed>
 800863a:	4603      	mov	r3, r0
 800863c:	2b00      	cmp	r3, #0
 800863e:	d001      	beq.n	8008644 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008640:	2301      	movs	r3, #1
 8008642:	e02d      	b.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864a:	d021      	beq.n	8008690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800864c:	f7fd fd7c 	bl	8006148 <HAL_GetTick>
 8008650:	4602      	mov	r2, r0
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	1ad3      	subs	r3, r2, r3
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	429a      	cmp	r2, r3
 800865a:	d302      	bcc.n	8008662 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d116      	bne.n	8008690 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2220      	movs	r2, #32
 800866c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800867c:	f043 0220 	orr.w	r2, r3, #32
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e007      	b.n	80086a0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	f003 0304 	and.w	r3, r3, #4
 800869a:	2b04      	cmp	r3, #4
 800869c:	d1ca      	bne.n	8008634 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800869e:	2300      	movs	r3, #0
}
 80086a0:	4618      	mov	r0, r3
 80086a2:	3710      	adds	r7, #16
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086b4:	e042      	b.n	800873c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	695b      	ldr	r3, [r3, #20]
 80086bc:	f003 0310 	and.w	r3, r3, #16
 80086c0:	2b10      	cmp	r3, #16
 80086c2:	d119      	bne.n	80086f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f06f 0210 	mvn.w	r2, #16
 80086cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2200      	movs	r2, #0
 80086d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e029      	b.n	800874c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80086f8:	f7fd fd26 	bl	8006148 <HAL_GetTick>
 80086fc:	4602      	mov	r2, r0
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	429a      	cmp	r2, r3
 8008706:	d302      	bcc.n	800870e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d116      	bne.n	800873c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2200      	movs	r2, #0
 8008712:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2220      	movs	r2, #32
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008728:	f043 0220 	orr.w	r2, r3, #32
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e007      	b.n	800874c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	695b      	ldr	r3, [r3, #20]
 8008742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008746:	2b40      	cmp	r3, #64	; 0x40
 8008748:	d1b5      	bne.n	80086b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	695b      	ldr	r3, [r3, #20]
 8008762:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800876a:	d11b      	bne.n	80087a4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008774:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2200      	movs	r2, #0
 800877a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2220      	movs	r2, #32
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	f043 0204 	orr.w	r2, r3, #4
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80087a0:	2301      	movs	r3, #1
 80087a2:	e000      	b.n	80087a6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	370c      	adds	r7, #12
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bc80      	pop	{r7}
 80087ae:	4770      	bx	lr

080087b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b086      	sub	sp, #24
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d101      	bne.n	80087c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80087be:	2301      	movs	r3, #1
 80087c0:	e26c      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f003 0301 	and.w	r3, r3, #1
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f000 8087 	beq.w	80088de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80087d0:	4b92      	ldr	r3, [pc, #584]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	f003 030c 	and.w	r3, r3, #12
 80087d8:	2b04      	cmp	r3, #4
 80087da:	d00c      	beq.n	80087f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80087dc:	4b8f      	ldr	r3, [pc, #572]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	f003 030c 	and.w	r3, r3, #12
 80087e4:	2b08      	cmp	r3, #8
 80087e6:	d112      	bne.n	800880e <HAL_RCC_OscConfig+0x5e>
 80087e8:	4b8c      	ldr	r3, [pc, #560]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80087f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087f4:	d10b      	bne.n	800880e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087f6:	4b89      	ldr	r3, [pc, #548]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d06c      	beq.n	80088dc <HAL_RCC_OscConfig+0x12c>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d168      	bne.n	80088dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800880a:	2301      	movs	r3, #1
 800880c:	e246      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008816:	d106      	bne.n	8008826 <HAL_RCC_OscConfig+0x76>
 8008818:	4b80      	ldr	r3, [pc, #512]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a7f      	ldr	r2, [pc, #508]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800881e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008822:	6013      	str	r3, [r2, #0]
 8008824:	e02e      	b.n	8008884 <HAL_RCC_OscConfig+0xd4>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10c      	bne.n	8008848 <HAL_RCC_OscConfig+0x98>
 800882e:	4b7b      	ldr	r3, [pc, #492]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a7a      	ldr	r2, [pc, #488]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008838:	6013      	str	r3, [r2, #0]
 800883a:	4b78      	ldr	r3, [pc, #480]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a77      	ldr	r2, [pc, #476]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008840:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	e01d      	b.n	8008884 <HAL_RCC_OscConfig+0xd4>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008850:	d10c      	bne.n	800886c <HAL_RCC_OscConfig+0xbc>
 8008852:	4b72      	ldr	r3, [pc, #456]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a71      	ldr	r2, [pc, #452]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800885c:	6013      	str	r3, [r2, #0]
 800885e:	4b6f      	ldr	r3, [pc, #444]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a6e      	ldr	r2, [pc, #440]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	e00b      	b.n	8008884 <HAL_RCC_OscConfig+0xd4>
 800886c:	4b6b      	ldr	r3, [pc, #428]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	4a6a      	ldr	r2, [pc, #424]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008876:	6013      	str	r3, [r2, #0]
 8008878:	4b68      	ldr	r3, [pc, #416]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a67      	ldr	r2, [pc, #412]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 800887e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008882:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	685b      	ldr	r3, [r3, #4]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d013      	beq.n	80088b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800888c:	f7fd fc5c 	bl	8006148 <HAL_GetTick>
 8008890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008892:	e008      	b.n	80088a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008894:	f7fd fc58 	bl	8006148 <HAL_GetTick>
 8008898:	4602      	mov	r2, r0
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	1ad3      	subs	r3, r2, r3
 800889e:	2b64      	cmp	r3, #100	; 0x64
 80088a0:	d901      	bls.n	80088a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80088a2:	2303      	movs	r3, #3
 80088a4:	e1fa      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088a6:	4b5d      	ldr	r3, [pc, #372]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d0f0      	beq.n	8008894 <HAL_RCC_OscConfig+0xe4>
 80088b2:	e014      	b.n	80088de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088b4:	f7fd fc48 	bl	8006148 <HAL_GetTick>
 80088b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80088ba:	e008      	b.n	80088ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80088bc:	f7fd fc44 	bl	8006148 <HAL_GetTick>
 80088c0:	4602      	mov	r2, r0
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	1ad3      	subs	r3, r2, r3
 80088c6:	2b64      	cmp	r3, #100	; 0x64
 80088c8:	d901      	bls.n	80088ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80088ca:	2303      	movs	r3, #3
 80088cc:	e1e6      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80088ce:	4b53      	ldr	r3, [pc, #332]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d1f0      	bne.n	80088bc <HAL_RCC_OscConfig+0x10c>
 80088da:	e000      	b.n	80088de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 0302 	and.w	r3, r3, #2
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d063      	beq.n	80089b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80088ea:	4b4c      	ldr	r3, [pc, #304]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	f003 030c 	and.w	r3, r3, #12
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d00b      	beq.n	800890e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80088f6:	4b49      	ldr	r3, [pc, #292]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f003 030c 	and.w	r3, r3, #12
 80088fe:	2b08      	cmp	r3, #8
 8008900:	d11c      	bne.n	800893c <HAL_RCC_OscConfig+0x18c>
 8008902:	4b46      	ldr	r3, [pc, #280]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800890a:	2b00      	cmp	r3, #0
 800890c:	d116      	bne.n	800893c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800890e:	4b43      	ldr	r3, [pc, #268]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f003 0302 	and.w	r3, r3, #2
 8008916:	2b00      	cmp	r3, #0
 8008918:	d005      	beq.n	8008926 <HAL_RCC_OscConfig+0x176>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d001      	beq.n	8008926 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e1ba      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008926:	4b3d      	ldr	r3, [pc, #244]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	695b      	ldr	r3, [r3, #20]
 8008932:	00db      	lsls	r3, r3, #3
 8008934:	4939      	ldr	r1, [pc, #228]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008936:	4313      	orrs	r3, r2
 8008938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800893a:	e03a      	b.n	80089b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d020      	beq.n	8008986 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008944:	4b36      	ldr	r3, [pc, #216]	; (8008a20 <HAL_RCC_OscConfig+0x270>)
 8008946:	2201      	movs	r2, #1
 8008948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800894a:	f7fd fbfd 	bl	8006148 <HAL_GetTick>
 800894e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008950:	e008      	b.n	8008964 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008952:	f7fd fbf9 	bl	8006148 <HAL_GetTick>
 8008956:	4602      	mov	r2, r0
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	1ad3      	subs	r3, r2, r3
 800895c:	2b02      	cmp	r3, #2
 800895e:	d901      	bls.n	8008964 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	e19b      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008964:	4b2d      	ldr	r3, [pc, #180]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 0302 	and.w	r3, r3, #2
 800896c:	2b00      	cmp	r3, #0
 800896e:	d0f0      	beq.n	8008952 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008970:	4b2a      	ldr	r3, [pc, #168]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	695b      	ldr	r3, [r3, #20]
 800897c:	00db      	lsls	r3, r3, #3
 800897e:	4927      	ldr	r1, [pc, #156]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 8008980:	4313      	orrs	r3, r2
 8008982:	600b      	str	r3, [r1, #0]
 8008984:	e015      	b.n	80089b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008986:	4b26      	ldr	r3, [pc, #152]	; (8008a20 <HAL_RCC_OscConfig+0x270>)
 8008988:	2200      	movs	r2, #0
 800898a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800898c:	f7fd fbdc 	bl	8006148 <HAL_GetTick>
 8008990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008992:	e008      	b.n	80089a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008994:	f7fd fbd8 	bl	8006148 <HAL_GetTick>
 8008998:	4602      	mov	r2, r0
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	1ad3      	subs	r3, r2, r3
 800899e:	2b02      	cmp	r3, #2
 80089a0:	d901      	bls.n	80089a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80089a2:	2303      	movs	r3, #3
 80089a4:	e17a      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80089a6:	4b1d      	ldr	r3, [pc, #116]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 0302 	and.w	r3, r3, #2
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1f0      	bne.n	8008994 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0308 	and.w	r3, r3, #8
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d03a      	beq.n	8008a34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d019      	beq.n	80089fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80089c6:	4b17      	ldr	r3, [pc, #92]	; (8008a24 <HAL_RCC_OscConfig+0x274>)
 80089c8:	2201      	movs	r2, #1
 80089ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089cc:	f7fd fbbc 	bl	8006148 <HAL_GetTick>
 80089d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089d2:	e008      	b.n	80089e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089d4:	f7fd fbb8 	bl	8006148 <HAL_GetTick>
 80089d8:	4602      	mov	r2, r0
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	1ad3      	subs	r3, r2, r3
 80089de:	2b02      	cmp	r3, #2
 80089e0:	d901      	bls.n	80089e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e15a      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80089e6:	4b0d      	ldr	r3, [pc, #52]	; (8008a1c <HAL_RCC_OscConfig+0x26c>)
 80089e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ea:	f003 0302 	and.w	r3, r3, #2
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d0f0      	beq.n	80089d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80089f2:	2001      	movs	r0, #1
 80089f4:	f000 fad8 	bl	8008fa8 <RCC_Delay>
 80089f8:	e01c      	b.n	8008a34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80089fa:	4b0a      	ldr	r3, [pc, #40]	; (8008a24 <HAL_RCC_OscConfig+0x274>)
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008a00:	f7fd fba2 	bl	8006148 <HAL_GetTick>
 8008a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a06:	e00f      	b.n	8008a28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a08:	f7fd fb9e 	bl	8006148 <HAL_GetTick>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	2b02      	cmp	r3, #2
 8008a14:	d908      	bls.n	8008a28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e140      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
 8008a1a:	bf00      	nop
 8008a1c:	40021000 	.word	0x40021000
 8008a20:	42420000 	.word	0x42420000
 8008a24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008a28:	4b9e      	ldr	r3, [pc, #632]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2c:	f003 0302 	and.w	r3, r3, #2
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e9      	bne.n	8008a08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	f000 80a6 	beq.w	8008b8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008a42:	2300      	movs	r3, #0
 8008a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008a46:	4b97      	ldr	r3, [pc, #604]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008a48:	69db      	ldr	r3, [r3, #28]
 8008a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d10d      	bne.n	8008a6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008a52:	4b94      	ldr	r3, [pc, #592]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008a54:	69db      	ldr	r3, [r3, #28]
 8008a56:	4a93      	ldr	r2, [pc, #588]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a5c:	61d3      	str	r3, [r2, #28]
 8008a5e:	4b91      	ldr	r3, [pc, #580]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008a60:	69db      	ldr	r3, [r3, #28]
 8008a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a66:	60bb      	str	r3, [r7, #8]
 8008a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a6e:	4b8e      	ldr	r3, [pc, #568]	; (8008ca8 <HAL_RCC_OscConfig+0x4f8>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d118      	bne.n	8008aac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a7a:	4b8b      	ldr	r3, [pc, #556]	; (8008ca8 <HAL_RCC_OscConfig+0x4f8>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a8a      	ldr	r2, [pc, #552]	; (8008ca8 <HAL_RCC_OscConfig+0x4f8>)
 8008a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a86:	f7fd fb5f 	bl	8006148 <HAL_GetTick>
 8008a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a8c:	e008      	b.n	8008aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a8e:	f7fd fb5b 	bl	8006148 <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	2b64      	cmp	r3, #100	; 0x64
 8008a9a:	d901      	bls.n	8008aa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008a9c:	2303      	movs	r3, #3
 8008a9e:	e0fd      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008aa0:	4b81      	ldr	r3, [pc, #516]	; (8008ca8 <HAL_RCC_OscConfig+0x4f8>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d0f0      	beq.n	8008a8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	68db      	ldr	r3, [r3, #12]
 8008ab0:	2b01      	cmp	r3, #1
 8008ab2:	d106      	bne.n	8008ac2 <HAL_RCC_OscConfig+0x312>
 8008ab4:	4b7b      	ldr	r3, [pc, #492]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008ab6:	6a1b      	ldr	r3, [r3, #32]
 8008ab8:	4a7a      	ldr	r2, [pc, #488]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008aba:	f043 0301 	orr.w	r3, r3, #1
 8008abe:	6213      	str	r3, [r2, #32]
 8008ac0:	e02d      	b.n	8008b1e <HAL_RCC_OscConfig+0x36e>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d10c      	bne.n	8008ae4 <HAL_RCC_OscConfig+0x334>
 8008aca:	4b76      	ldr	r3, [pc, #472]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	4a75      	ldr	r2, [pc, #468]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008ad0:	f023 0301 	bic.w	r3, r3, #1
 8008ad4:	6213      	str	r3, [r2, #32]
 8008ad6:	4b73      	ldr	r3, [pc, #460]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	4a72      	ldr	r2, [pc, #456]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008adc:	f023 0304 	bic.w	r3, r3, #4
 8008ae0:	6213      	str	r3, [r2, #32]
 8008ae2:	e01c      	b.n	8008b1e <HAL_RCC_OscConfig+0x36e>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	2b05      	cmp	r3, #5
 8008aea:	d10c      	bne.n	8008b06 <HAL_RCC_OscConfig+0x356>
 8008aec:	4b6d      	ldr	r3, [pc, #436]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008aee:	6a1b      	ldr	r3, [r3, #32]
 8008af0:	4a6c      	ldr	r2, [pc, #432]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008af2:	f043 0304 	orr.w	r3, r3, #4
 8008af6:	6213      	str	r3, [r2, #32]
 8008af8:	4b6a      	ldr	r3, [pc, #424]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008afa:	6a1b      	ldr	r3, [r3, #32]
 8008afc:	4a69      	ldr	r2, [pc, #420]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008afe:	f043 0301 	orr.w	r3, r3, #1
 8008b02:	6213      	str	r3, [r2, #32]
 8008b04:	e00b      	b.n	8008b1e <HAL_RCC_OscConfig+0x36e>
 8008b06:	4b67      	ldr	r3, [pc, #412]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b08:	6a1b      	ldr	r3, [r3, #32]
 8008b0a:	4a66      	ldr	r2, [pc, #408]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b0c:	f023 0301 	bic.w	r3, r3, #1
 8008b10:	6213      	str	r3, [r2, #32]
 8008b12:	4b64      	ldr	r3, [pc, #400]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	4a63      	ldr	r2, [pc, #396]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b18:	f023 0304 	bic.w	r3, r3, #4
 8008b1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d015      	beq.n	8008b52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b26:	f7fd fb0f 	bl	8006148 <HAL_GetTick>
 8008b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b2c:	e00a      	b.n	8008b44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b2e:	f7fd fb0b 	bl	8006148 <HAL_GetTick>
 8008b32:	4602      	mov	r2, r0
 8008b34:	693b      	ldr	r3, [r7, #16]
 8008b36:	1ad3      	subs	r3, r2, r3
 8008b38:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d901      	bls.n	8008b44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008b40:	2303      	movs	r3, #3
 8008b42:	e0ab      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b44:	4b57      	ldr	r3, [pc, #348]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b46:	6a1b      	ldr	r3, [r3, #32]
 8008b48:	f003 0302 	and.w	r3, r3, #2
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d0ee      	beq.n	8008b2e <HAL_RCC_OscConfig+0x37e>
 8008b50:	e014      	b.n	8008b7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b52:	f7fd faf9 	bl	8006148 <HAL_GetTick>
 8008b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b58:	e00a      	b.n	8008b70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b5a:	f7fd faf5 	bl	8006148 <HAL_GetTick>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d901      	bls.n	8008b70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008b6c:	2303      	movs	r3, #3
 8008b6e:	e095      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008b70:	4b4c      	ldr	r3, [pc, #304]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f003 0302 	and.w	r3, r3, #2
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1ee      	bne.n	8008b5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008b7c:	7dfb      	ldrb	r3, [r7, #23]
 8008b7e:	2b01      	cmp	r3, #1
 8008b80:	d105      	bne.n	8008b8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b82:	4b48      	ldr	r3, [pc, #288]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b84:	69db      	ldr	r3, [r3, #28]
 8008b86:	4a47      	ldr	r2, [pc, #284]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	69db      	ldr	r3, [r3, #28]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	f000 8081 	beq.w	8008c9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008b98:	4b42      	ldr	r3, [pc, #264]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	f003 030c 	and.w	r3, r3, #12
 8008ba0:	2b08      	cmp	r3, #8
 8008ba2:	d061      	beq.n	8008c68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	69db      	ldr	r3, [r3, #28]
 8008ba8:	2b02      	cmp	r3, #2
 8008baa:	d146      	bne.n	8008c3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bac:	4b3f      	ldr	r3, [pc, #252]	; (8008cac <HAL_RCC_OscConfig+0x4fc>)
 8008bae:	2200      	movs	r2, #0
 8008bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bb2:	f7fd fac9 	bl	8006148 <HAL_GetTick>
 8008bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bb8:	e008      	b.n	8008bcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008bba:	f7fd fac5 	bl	8006148 <HAL_GetTick>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	1ad3      	subs	r3, r2, r3
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d901      	bls.n	8008bcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e067      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008bcc:	4b35      	ldr	r3, [pc, #212]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1f0      	bne.n	8008bba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008be0:	d108      	bne.n	8008bf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008be2:	4b30      	ldr	r3, [pc, #192]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008be4:	685b      	ldr	r3, [r3, #4]
 8008be6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	689b      	ldr	r3, [r3, #8]
 8008bee:	492d      	ldr	r1, [pc, #180]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008bf4:	4b2b      	ldr	r3, [pc, #172]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6a19      	ldr	r1, [r3, #32]
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c04:	430b      	orrs	r3, r1
 8008c06:	4927      	ldr	r1, [pc, #156]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c0c:	4b27      	ldr	r3, [pc, #156]	; (8008cac <HAL_RCC_OscConfig+0x4fc>)
 8008c0e:	2201      	movs	r2, #1
 8008c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c12:	f7fd fa99 	bl	8006148 <HAL_GetTick>
 8008c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c18:	e008      	b.n	8008c2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c1a:	f7fd fa95 	bl	8006148 <HAL_GetTick>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	d901      	bls.n	8008c2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8008c28:	2303      	movs	r3, #3
 8008c2a:	e037      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8008c2c:	4b1d      	ldr	r3, [pc, #116]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d0f0      	beq.n	8008c1a <HAL_RCC_OscConfig+0x46a>
 8008c38:	e02f      	b.n	8008c9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c3a:	4b1c      	ldr	r3, [pc, #112]	; (8008cac <HAL_RCC_OscConfig+0x4fc>)
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c40:	f7fd fa82 	bl	8006148 <HAL_GetTick>
 8008c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c46:	e008      	b.n	8008c5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c48:	f7fd fa7e 	bl	8006148 <HAL_GetTick>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	1ad3      	subs	r3, r2, r3
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d901      	bls.n	8008c5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8008c56:	2303      	movs	r3, #3
 8008c58:	e020      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008c5a:	4b12      	ldr	r3, [pc, #72]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d1f0      	bne.n	8008c48 <HAL_RCC_OscConfig+0x498>
 8008c66:	e018      	b.n	8008c9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	69db      	ldr	r3, [r3, #28]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d101      	bne.n	8008c74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	e013      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008c74:	4b0b      	ldr	r3, [pc, #44]	; (8008ca4 <HAL_RCC_OscConfig+0x4f4>)
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6a1b      	ldr	r3, [r3, #32]
 8008c84:	429a      	cmp	r2, r3
 8008c86:	d106      	bne.n	8008c96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d001      	beq.n	8008c9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e000      	b.n	8008c9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8008c9a:	2300      	movs	r3, #0
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3718      	adds	r7, #24
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	40021000 	.word	0x40021000
 8008ca8:	40007000 	.word	0x40007000
 8008cac:	42420060 	.word	0x42420060

08008cb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
 8008cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d101      	bne.n	8008cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	e0d0      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008cc4:	4b6a      	ldr	r3, [pc, #424]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f003 0307 	and.w	r3, r3, #7
 8008ccc:	683a      	ldr	r2, [r7, #0]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d910      	bls.n	8008cf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cd2:	4b67      	ldr	r3, [pc, #412]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f023 0207 	bic.w	r2, r3, #7
 8008cda:	4965      	ldr	r1, [pc, #404]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ce2:	4b63      	ldr	r3, [pc, #396]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0307 	and.w	r3, r3, #7
 8008cea:	683a      	ldr	r2, [r7, #0]
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d001      	beq.n	8008cf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e0b8      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0302 	and.w	r3, r3, #2
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d020      	beq.n	8008d42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f003 0304 	and.w	r3, r3, #4
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d005      	beq.n	8008d18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008d0c:	4b59      	ldr	r3, [pc, #356]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	4a58      	ldr	r2, [pc, #352]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8008d16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0308 	and.w	r3, r3, #8
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d005      	beq.n	8008d30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008d24:	4b53      	ldr	r3, [pc, #332]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	4a52      	ldr	r2, [pc, #328]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8008d2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d30:	4b50      	ldr	r3, [pc, #320]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	494d      	ldr	r1, [pc, #308]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f003 0301 	and.w	r3, r3, #1
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d040      	beq.n	8008dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d107      	bne.n	8008d66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d56:	4b47      	ldr	r3, [pc, #284]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d115      	bne.n	8008d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	e07f      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	685b      	ldr	r3, [r3, #4]
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d107      	bne.n	8008d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d6e:	4b41      	ldr	r3, [pc, #260]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d109      	bne.n	8008d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e073      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d7e:	4b3d      	ldr	r3, [pc, #244]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f003 0302 	and.w	r3, r3, #2
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d101      	bne.n	8008d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	e06b      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d8e:	4b39      	ldr	r3, [pc, #228]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	f023 0203 	bic.w	r2, r3, #3
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	4936      	ldr	r1, [pc, #216]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008da0:	f7fd f9d2 	bl	8006148 <HAL_GetTick>
 8008da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008da6:	e00a      	b.n	8008dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008da8:	f7fd f9ce 	bl	8006148 <HAL_GetTick>
 8008dac:	4602      	mov	r2, r0
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d901      	bls.n	8008dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008dba:	2303      	movs	r3, #3
 8008dbc:	e053      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dbe:	4b2d      	ldr	r3, [pc, #180]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	f003 020c 	and.w	r2, r3, #12
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d1eb      	bne.n	8008da8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008dd0:	4b27      	ldr	r3, [pc, #156]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f003 0307 	and.w	r3, r3, #7
 8008dd8:	683a      	ldr	r2, [r7, #0]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	d210      	bcs.n	8008e00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dde:	4b24      	ldr	r3, [pc, #144]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f023 0207 	bic.w	r2, r3, #7
 8008de6:	4922      	ldr	r1, [pc, #136]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008dee:	4b20      	ldr	r3, [pc, #128]	; (8008e70 <HAL_RCC_ClockConfig+0x1c0>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0307 	and.w	r3, r3, #7
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	429a      	cmp	r2, r3
 8008dfa:	d001      	beq.n	8008e00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e032      	b.n	8008e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0304 	and.w	r3, r3, #4
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d008      	beq.n	8008e1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008e0c:	4b19      	ldr	r3, [pc, #100]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	4916      	ldr	r1, [pc, #88]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0308 	and.w	r3, r3, #8
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d009      	beq.n	8008e3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008e2a:	4b12      	ldr	r3, [pc, #72]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	00db      	lsls	r3, r3, #3
 8008e38:	490e      	ldr	r1, [pc, #56]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008e3e:	f000 f821 	bl	8008e84 <HAL_RCC_GetSysClockFreq>
 8008e42:	4602      	mov	r2, r0
 8008e44:	4b0b      	ldr	r3, [pc, #44]	; (8008e74 <HAL_RCC_ClockConfig+0x1c4>)
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	091b      	lsrs	r3, r3, #4
 8008e4a:	f003 030f 	and.w	r3, r3, #15
 8008e4e:	490a      	ldr	r1, [pc, #40]	; (8008e78 <HAL_RCC_ClockConfig+0x1c8>)
 8008e50:	5ccb      	ldrb	r3, [r1, r3]
 8008e52:	fa22 f303 	lsr.w	r3, r2, r3
 8008e56:	4a09      	ldr	r2, [pc, #36]	; (8008e7c <HAL_RCC_ClockConfig+0x1cc>)
 8008e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008e5a:	4b09      	ldr	r3, [pc, #36]	; (8008e80 <HAL_RCC_ClockConfig+0x1d0>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7fd f930 	bl	80060c4 <HAL_InitTick>

  return HAL_OK;
 8008e64:	2300      	movs	r3, #0
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	40022000 	.word	0x40022000
 8008e74:	40021000 	.word	0x40021000
 8008e78:	080141f4 	.word	0x080141f4
 8008e7c:	20000004 	.word	0x20000004
 8008e80:	20000008 	.word	0x20000008

08008e84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e84:	b490      	push	{r4, r7}
 8008e86:	b08a      	sub	sp, #40	; 0x28
 8008e88:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8008e8a:	4b2a      	ldr	r3, [pc, #168]	; (8008f34 <HAL_RCC_GetSysClockFreq+0xb0>)
 8008e8c:	1d3c      	adds	r4, r7, #4
 8008e8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008e90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008e94:	f240 2301 	movw	r3, #513	; 0x201
 8008e98:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61fb      	str	r3, [r7, #28]
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	61bb      	str	r3, [r7, #24]
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8008eae:	4b22      	ldr	r3, [pc, #136]	; (8008f38 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	f003 030c 	and.w	r3, r3, #12
 8008eba:	2b04      	cmp	r3, #4
 8008ebc:	d002      	beq.n	8008ec4 <HAL_RCC_GetSysClockFreq+0x40>
 8008ebe:	2b08      	cmp	r3, #8
 8008ec0:	d003      	beq.n	8008eca <HAL_RCC_GetSysClockFreq+0x46>
 8008ec2:	e02d      	b.n	8008f20 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008ec4:	4b1d      	ldr	r3, [pc, #116]	; (8008f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ec6:	623b      	str	r3, [r7, #32]
      break;
 8008ec8:	e02d      	b.n	8008f26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008eca:	69fb      	ldr	r3, [r7, #28]
 8008ecc:	0c9b      	lsrs	r3, r3, #18
 8008ece:	f003 030f 	and.w	r3, r3, #15
 8008ed2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8008edc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d013      	beq.n	8008f10 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008ee8:	4b13      	ldr	r3, [pc, #76]	; (8008f38 <HAL_RCC_GetSysClockFreq+0xb4>)
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	0c5b      	lsrs	r3, r3, #17
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8008efc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	4a0e      	ldr	r2, [pc, #56]	; (8008f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f02:	fb02 f203 	mul.w	r2, r2, r3
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8008f0e:	e004      	b.n	8008f1a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	4a0b      	ldr	r2, [pc, #44]	; (8008f40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008f14:	fb02 f303 	mul.w	r3, r2, r3
 8008f18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1c:	623b      	str	r3, [r7, #32]
      break;
 8008f1e:	e002      	b.n	8008f26 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008f20:	4b06      	ldr	r3, [pc, #24]	; (8008f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008f22:	623b      	str	r3, [r7, #32]
      break;
 8008f24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008f26:	6a3b      	ldr	r3, [r7, #32]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	3728      	adds	r7, #40	; 0x28
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	bc90      	pop	{r4, r7}
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	080141e4 	.word	0x080141e4
 8008f38:	40021000 	.word	0x40021000
 8008f3c:	007a1200 	.word	0x007a1200
 8008f40:	003d0900 	.word	0x003d0900

08008f44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f44:	b480      	push	{r7}
 8008f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008f48:	4b02      	ldr	r3, [pc, #8]	; (8008f54 <HAL_RCC_GetHCLKFreq+0x10>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bc80      	pop	{r7}
 8008f52:	4770      	bx	lr
 8008f54:	20000004 	.word	0x20000004

08008f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008f5c:	f7ff fff2 	bl	8008f44 <HAL_RCC_GetHCLKFreq>
 8008f60:	4602      	mov	r2, r0
 8008f62:	4b05      	ldr	r3, [pc, #20]	; (8008f78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	0a1b      	lsrs	r3, r3, #8
 8008f68:	f003 0307 	and.w	r3, r3, #7
 8008f6c:	4903      	ldr	r1, [pc, #12]	; (8008f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f6e:	5ccb      	ldrb	r3, [r1, r3]
 8008f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	bd80      	pop	{r7, pc}
 8008f78:	40021000 	.word	0x40021000
 8008f7c:	08014204 	.word	0x08014204

08008f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008f84:	f7ff ffde 	bl	8008f44 <HAL_RCC_GetHCLKFreq>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	4b05      	ldr	r3, [pc, #20]	; (8008fa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	0adb      	lsrs	r3, r3, #11
 8008f90:	f003 0307 	and.w	r3, r3, #7
 8008f94:	4903      	ldr	r1, [pc, #12]	; (8008fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f96:	5ccb      	ldrb	r3, [r1, r3]
 8008f98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	08014204 	.word	0x08014204

08008fa8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8008fb0:	4b0a      	ldr	r3, [pc, #40]	; (8008fdc <RCC_Delay+0x34>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a0a      	ldr	r2, [pc, #40]	; (8008fe0 <RCC_Delay+0x38>)
 8008fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8008fba:	0a5b      	lsrs	r3, r3, #9
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	fb02 f303 	mul.w	r3, r2, r3
 8008fc2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8008fc4:	bf00      	nop
  }
  while (Delay --);
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	1e5a      	subs	r2, r3, #1
 8008fca:	60fa      	str	r2, [r7, #12]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d1f9      	bne.n	8008fc4 <RCC_Delay+0x1c>
}
 8008fd0:	bf00      	nop
 8008fd2:	bf00      	nop
 8008fd4:	3714      	adds	r7, #20
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bc80      	pop	{r7}
 8008fda:	4770      	bx	lr
 8008fdc:	20000004 	.word	0x20000004
 8008fe0:	10624dd3 	.word	0x10624dd3

08008fe4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b082      	sub	sp, #8
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d101      	bne.n	8008ff6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e041      	b.n	800907a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d106      	bne.n	8009010 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2200      	movs	r2, #0
 8009006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f7fc fca4 	bl	8005958 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2202      	movs	r2, #2
 8009014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	3304      	adds	r3, #4
 8009020:	4619      	mov	r1, r3
 8009022:	4610      	mov	r0, r2
 8009024:	f000 fe98 	bl	8009d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2201      	movs	r2, #1
 800903c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2201      	movs	r2, #1
 800905c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2201      	movs	r2, #1
 800906c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2201      	movs	r2, #1
 8009074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009078:	2300      	movs	r3, #0
}
 800907a:	4618      	mov	r0, r3
 800907c:	3708      	adds	r7, #8
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
	...

08009084 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009092:	b2db      	uxtb	r3, r3
 8009094:	2b01      	cmp	r3, #1
 8009096:	d001      	beq.n	800909c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009098:	2301      	movs	r3, #1
 800909a:	e032      	b.n	8009102 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2202      	movs	r2, #2
 80090a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a18      	ldr	r2, [pc, #96]	; (800910c <HAL_TIM_Base_Start+0x88>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d00e      	beq.n	80090cc <HAL_TIM_Base_Start+0x48>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b6:	d009      	beq.n	80090cc <HAL_TIM_Base_Start+0x48>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a14      	ldr	r2, [pc, #80]	; (8009110 <HAL_TIM_Base_Start+0x8c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d004      	beq.n	80090cc <HAL_TIM_Base_Start+0x48>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a13      	ldr	r2, [pc, #76]	; (8009114 <HAL_TIM_Base_Start+0x90>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d111      	bne.n	80090f0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f003 0307 	and.w	r3, r3, #7
 80090d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	2b06      	cmp	r3, #6
 80090dc:	d010      	beq.n	8009100 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	681a      	ldr	r2, [r3, #0]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f042 0201 	orr.w	r2, r2, #1
 80090ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090ee:	e007      	b.n	8009100 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	681a      	ldr	r2, [r3, #0]
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f042 0201 	orr.w	r2, r2, #1
 80090fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009100:	2300      	movs	r3, #0
}
 8009102:	4618      	mov	r0, r3
 8009104:	3714      	adds	r7, #20
 8009106:	46bd      	mov	sp, r7
 8009108:	bc80      	pop	{r7}
 800910a:	4770      	bx	lr
 800910c:	40012c00 	.word	0x40012c00
 8009110:	40000400 	.word	0x40000400
 8009114:	40000800 	.word	0x40000800

08009118 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b01      	cmp	r3, #1
 800912a:	d001      	beq.n	8009130 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	e03a      	b.n	80091a6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2202      	movs	r2, #2
 8009134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68da      	ldr	r2, [r3, #12]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f042 0201 	orr.w	r2, r2, #1
 8009146:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a18      	ldr	r2, [pc, #96]	; (80091b0 <HAL_TIM_Base_Start_IT+0x98>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d00e      	beq.n	8009170 <HAL_TIM_Base_Start_IT+0x58>
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800915a:	d009      	beq.n	8009170 <HAL_TIM_Base_Start_IT+0x58>
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a14      	ldr	r2, [pc, #80]	; (80091b4 <HAL_TIM_Base_Start_IT+0x9c>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d004      	beq.n	8009170 <HAL_TIM_Base_Start_IT+0x58>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a13      	ldr	r2, [pc, #76]	; (80091b8 <HAL_TIM_Base_Start_IT+0xa0>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d111      	bne.n	8009194 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2b06      	cmp	r3, #6
 8009180:	d010      	beq.n	80091a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f042 0201 	orr.w	r2, r2, #1
 8009190:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009192:	e007      	b.n	80091a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f042 0201 	orr.w	r2, r2, #1
 80091a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3714      	adds	r7, #20
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bc80      	pop	{r7}
 80091ae:	4770      	bx	lr
 80091b0:	40012c00 	.word	0x40012c00
 80091b4:	40000400 	.word	0x40000400
 80091b8:	40000800 	.word	0x40000800

080091bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d101      	bne.n	80091ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091ca:	2301      	movs	r3, #1
 80091cc:	e041      	b.n	8009252 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d106      	bne.n	80091e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f7fc fb9a 	bl	800591c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2202      	movs	r2, #2
 80091ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	3304      	adds	r3, #4
 80091f8:	4619      	mov	r1, r3
 80091fa:	4610      	mov	r0, r2
 80091fc:	f000 fdac 	bl	8009d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	2201      	movs	r2, #1
 8009224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2201      	movs	r2, #1
 8009234:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2201      	movs	r2, #1
 800923c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3708      	adds	r7, #8
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
	...

0800925c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d109      	bne.n	8009280 <HAL_TIM_PWM_Start+0x24>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009272:	b2db      	uxtb	r3, r3
 8009274:	2b01      	cmp	r3, #1
 8009276:	bf14      	ite	ne
 8009278:	2301      	movne	r3, #1
 800927a:	2300      	moveq	r3, #0
 800927c:	b2db      	uxtb	r3, r3
 800927e:	e022      	b.n	80092c6 <HAL_TIM_PWM_Start+0x6a>
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	2b04      	cmp	r3, #4
 8009284:	d109      	bne.n	800929a <HAL_TIM_PWM_Start+0x3e>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b01      	cmp	r3, #1
 8009290:	bf14      	ite	ne
 8009292:	2301      	movne	r3, #1
 8009294:	2300      	moveq	r3, #0
 8009296:	b2db      	uxtb	r3, r3
 8009298:	e015      	b.n	80092c6 <HAL_TIM_PWM_Start+0x6a>
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	2b08      	cmp	r3, #8
 800929e:	d109      	bne.n	80092b4 <HAL_TIM_PWM_Start+0x58>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	bf14      	ite	ne
 80092ac:	2301      	movne	r3, #1
 80092ae:	2300      	moveq	r3, #0
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	e008      	b.n	80092c6 <HAL_TIM_PWM_Start+0x6a>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b01      	cmp	r3, #1
 80092be:	bf14      	ite	ne
 80092c0:	2301      	movne	r3, #1
 80092c2:	2300      	moveq	r3, #0
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d001      	beq.n	80092ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80092ca:	2301      	movs	r3, #1
 80092cc:	e05e      	b.n	800938c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d104      	bne.n	80092de <HAL_TIM_PWM_Start+0x82>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092dc:	e013      	b.n	8009306 <HAL_TIM_PWM_Start+0xaa>
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	2b04      	cmp	r3, #4
 80092e2:	d104      	bne.n	80092ee <HAL_TIM_PWM_Start+0x92>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2202      	movs	r2, #2
 80092e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092ec:	e00b      	b.n	8009306 <HAL_TIM_PWM_Start+0xaa>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	2b08      	cmp	r3, #8
 80092f2:	d104      	bne.n	80092fe <HAL_TIM_PWM_Start+0xa2>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2202      	movs	r2, #2
 80092f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092fc:	e003      	b.n	8009306 <HAL_TIM_PWM_Start+0xaa>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2202      	movs	r2, #2
 8009302:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	2201      	movs	r2, #1
 800930c:	6839      	ldr	r1, [r7, #0]
 800930e:	4618      	mov	r0, r3
 8009310:	f001 f8af 	bl	800a472 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	4a1e      	ldr	r2, [pc, #120]	; (8009394 <HAL_TIM_PWM_Start+0x138>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d107      	bne.n	800932e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800932c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a18      	ldr	r2, [pc, #96]	; (8009394 <HAL_TIM_PWM_Start+0x138>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d00e      	beq.n	8009356 <HAL_TIM_PWM_Start+0xfa>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009340:	d009      	beq.n	8009356 <HAL_TIM_PWM_Start+0xfa>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a14      	ldr	r2, [pc, #80]	; (8009398 <HAL_TIM_PWM_Start+0x13c>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d004      	beq.n	8009356 <HAL_TIM_PWM_Start+0xfa>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a12      	ldr	r2, [pc, #72]	; (800939c <HAL_TIM_PWM_Start+0x140>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d111      	bne.n	800937a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f003 0307 	and.w	r3, r3, #7
 8009360:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2b06      	cmp	r3, #6
 8009366:	d010      	beq.n	800938a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0201 	orr.w	r2, r2, #1
 8009376:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009378:	e007      	b.n	800938a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	681a      	ldr	r2, [r3, #0]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f042 0201 	orr.w	r2, r2, #1
 8009388:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	40012c00 	.word	0x40012c00
 8009398:	40000400 	.word	0x40000400
 800939c:	40000800 	.word	0x40000800

080093a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d101      	bne.n	80093b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80093ae:	2301      	movs	r3, #1
 80093b0:	e041      	b.n	8009436 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d106      	bne.n	80093cc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	2200      	movs	r2, #0
 80093c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f000 f839 	bl	800943e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2202      	movs	r2, #2
 80093d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	3304      	adds	r3, #4
 80093dc:	4619      	mov	r1, r3
 80093de:	4610      	mov	r0, r2
 80093e0:	f000 fcba 	bl	8009d58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2201      	movs	r2, #1
 80093e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2201      	movs	r2, #1
 80093f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	2201      	movs	r2, #1
 8009420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2201      	movs	r2, #1
 8009430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}

0800943e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800943e:	b480      	push	{r7}
 8009440:	b083      	sub	sp, #12
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009446:	bf00      	nop
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	bc80      	pop	{r7}
 800944e:	4770      	bx	lr

08009450 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b084      	sub	sp, #16
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
 8009458:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d104      	bne.n	800946a <HAL_TIM_IC_Start_IT+0x1a>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009466:	b2db      	uxtb	r3, r3
 8009468:	e013      	b.n	8009492 <HAL_TIM_IC_Start_IT+0x42>
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	2b04      	cmp	r3, #4
 800946e:	d104      	bne.n	800947a <HAL_TIM_IC_Start_IT+0x2a>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009476:	b2db      	uxtb	r3, r3
 8009478:	e00b      	b.n	8009492 <HAL_TIM_IC_Start_IT+0x42>
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	2b08      	cmp	r3, #8
 800947e:	d104      	bne.n	800948a <HAL_TIM_IC_Start_IT+0x3a>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009486:	b2db      	uxtb	r3, r3
 8009488:	e003      	b.n	8009492 <HAL_TIM_IC_Start_IT+0x42>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009490:	b2db      	uxtb	r3, r3
 8009492:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d104      	bne.n	80094a4 <HAL_TIM_IC_Start_IT+0x54>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	e013      	b.n	80094cc <HAL_TIM_IC_Start_IT+0x7c>
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	2b04      	cmp	r3, #4
 80094a8:	d104      	bne.n	80094b4 <HAL_TIM_IC_Start_IT+0x64>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80094b0:	b2db      	uxtb	r3, r3
 80094b2:	e00b      	b.n	80094cc <HAL_TIM_IC_Start_IT+0x7c>
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	2b08      	cmp	r3, #8
 80094b8:	d104      	bne.n	80094c4 <HAL_TIM_IC_Start_IT+0x74>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	e003      	b.n	80094cc <HAL_TIM_IC_Start_IT+0x7c>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80094ce:	7bfb      	ldrb	r3, [r7, #15]
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d102      	bne.n	80094da <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80094d4:	7bbb      	ldrb	r3, [r7, #14]
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d001      	beq.n	80094de <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	e0b3      	b.n	8009646 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80094de:	683b      	ldr	r3, [r7, #0]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d104      	bne.n	80094ee <HAL_TIM_IC_Start_IT+0x9e>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2202      	movs	r2, #2
 80094e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094ec:	e013      	b.n	8009516 <HAL_TIM_IC_Start_IT+0xc6>
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	2b04      	cmp	r3, #4
 80094f2:	d104      	bne.n	80094fe <HAL_TIM_IC_Start_IT+0xae>
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2202      	movs	r2, #2
 80094f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094fc:	e00b      	b.n	8009516 <HAL_TIM_IC_Start_IT+0xc6>
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	2b08      	cmp	r3, #8
 8009502:	d104      	bne.n	800950e <HAL_TIM_IC_Start_IT+0xbe>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800950c:	e003      	b.n	8009516 <HAL_TIM_IC_Start_IT+0xc6>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2202      	movs	r2, #2
 8009512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d104      	bne.n	8009526 <HAL_TIM_IC_Start_IT+0xd6>
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2202      	movs	r2, #2
 8009520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009524:	e013      	b.n	800954e <HAL_TIM_IC_Start_IT+0xfe>
 8009526:	683b      	ldr	r3, [r7, #0]
 8009528:	2b04      	cmp	r3, #4
 800952a:	d104      	bne.n	8009536 <HAL_TIM_IC_Start_IT+0xe6>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2202      	movs	r2, #2
 8009530:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009534:	e00b      	b.n	800954e <HAL_TIM_IC_Start_IT+0xfe>
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	2b08      	cmp	r3, #8
 800953a:	d104      	bne.n	8009546 <HAL_TIM_IC_Start_IT+0xf6>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2202      	movs	r2, #2
 8009540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009544:	e003      	b.n	800954e <HAL_TIM_IC_Start_IT+0xfe>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2202      	movs	r2, #2
 800954a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	2b0c      	cmp	r3, #12
 8009552:	d841      	bhi.n	80095d8 <HAL_TIM_IC_Start_IT+0x188>
 8009554:	a201      	add	r2, pc, #4	; (adr r2, 800955c <HAL_TIM_IC_Start_IT+0x10c>)
 8009556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800955a:	bf00      	nop
 800955c:	08009591 	.word	0x08009591
 8009560:	080095d9 	.word	0x080095d9
 8009564:	080095d9 	.word	0x080095d9
 8009568:	080095d9 	.word	0x080095d9
 800956c:	080095a3 	.word	0x080095a3
 8009570:	080095d9 	.word	0x080095d9
 8009574:	080095d9 	.word	0x080095d9
 8009578:	080095d9 	.word	0x080095d9
 800957c:	080095b5 	.word	0x080095b5
 8009580:	080095d9 	.word	0x080095d9
 8009584:	080095d9 	.word	0x080095d9
 8009588:	080095d9 	.word	0x080095d9
 800958c:	080095c7 	.word	0x080095c7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	68da      	ldr	r2, [r3, #12]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f042 0202 	orr.w	r2, r2, #2
 800959e:	60da      	str	r2, [r3, #12]
      break;
 80095a0:	e01b      	b.n	80095da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68da      	ldr	r2, [r3, #12]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f042 0204 	orr.w	r2, r2, #4
 80095b0:	60da      	str	r2, [r3, #12]
      break;
 80095b2:	e012      	b.n	80095da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	68da      	ldr	r2, [r3, #12]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f042 0208 	orr.w	r2, r2, #8
 80095c2:	60da      	str	r2, [r3, #12]
      break;
 80095c4:	e009      	b.n	80095da <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	68da      	ldr	r2, [r3, #12]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f042 0210 	orr.w	r2, r2, #16
 80095d4:	60da      	str	r2, [r3, #12]
      break;
 80095d6:	e000      	b.n	80095da <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80095d8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	2201      	movs	r2, #1
 80095e0:	6839      	ldr	r1, [r7, #0]
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 ff45 	bl	800a472 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	4a18      	ldr	r2, [pc, #96]	; (8009650 <HAL_TIM_IC_Start_IT+0x200>)
 80095ee:	4293      	cmp	r3, r2
 80095f0:	d00e      	beq.n	8009610 <HAL_TIM_IC_Start_IT+0x1c0>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095fa:	d009      	beq.n	8009610 <HAL_TIM_IC_Start_IT+0x1c0>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	4a14      	ldr	r2, [pc, #80]	; (8009654 <HAL_TIM_IC_Start_IT+0x204>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d004      	beq.n	8009610 <HAL_TIM_IC_Start_IT+0x1c0>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	4a13      	ldr	r2, [pc, #76]	; (8009658 <HAL_TIM_IC_Start_IT+0x208>)
 800960c:	4293      	cmp	r3, r2
 800960e:	d111      	bne.n	8009634 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	f003 0307 	and.w	r3, r3, #7
 800961a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	2b06      	cmp	r3, #6
 8009620:	d010      	beq.n	8009644 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f042 0201 	orr.w	r2, r2, #1
 8009630:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009632:	e007      	b.n	8009644 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f042 0201 	orr.w	r2, r2, #1
 8009642:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	40012c00 	.word	0x40012c00
 8009654:	40000400 	.word	0x40000400
 8009658:	40000800 	.word	0x40000800

0800965c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	691b      	ldr	r3, [r3, #16]
 800966a:	f003 0302 	and.w	r3, r3, #2
 800966e:	2b02      	cmp	r3, #2
 8009670:	d122      	bne.n	80096b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	f003 0302 	and.w	r3, r3, #2
 800967c:	2b02      	cmp	r3, #2
 800967e:	d11b      	bne.n	80096b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f06f 0202 	mvn.w	r2, #2
 8009688:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	699b      	ldr	r3, [r3, #24]
 8009696:	f003 0303 	and.w	r3, r3, #3
 800969a:	2b00      	cmp	r3, #0
 800969c:	d003      	beq.n	80096a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f7fb ff8e 	bl	80055c0 <HAL_TIM_IC_CaptureCallback>
 80096a4:	e005      	b.n	80096b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 fb3a 	bl	8009d20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 fb40 	bl	8009d32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	691b      	ldr	r3, [r3, #16]
 80096be:	f003 0304 	and.w	r3, r3, #4
 80096c2:	2b04      	cmp	r3, #4
 80096c4:	d122      	bne.n	800970c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	f003 0304 	and.w	r3, r3, #4
 80096d0:	2b04      	cmp	r3, #4
 80096d2:	d11b      	bne.n	800970c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f06f 0204 	mvn.w	r2, #4
 80096dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2202      	movs	r2, #2
 80096e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	699b      	ldr	r3, [r3, #24]
 80096ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d003      	beq.n	80096fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f7fb ff64 	bl	80055c0 <HAL_TIM_IC_CaptureCallback>
 80096f8:	e005      	b.n	8009706 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f000 fb10 	bl	8009d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fb16 	bl	8009d32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	f003 0308 	and.w	r3, r3, #8
 8009716:	2b08      	cmp	r3, #8
 8009718:	d122      	bne.n	8009760 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	f003 0308 	and.w	r3, r3, #8
 8009724:	2b08      	cmp	r3, #8
 8009726:	d11b      	bne.n	8009760 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f06f 0208 	mvn.w	r2, #8
 8009730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2204      	movs	r2, #4
 8009736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	f003 0303 	and.w	r3, r3, #3
 8009742:	2b00      	cmp	r3, #0
 8009744:	d003      	beq.n	800974e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f7fb ff3a 	bl	80055c0 <HAL_TIM_IC_CaptureCallback>
 800974c:	e005      	b.n	800975a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 fae6 	bl	8009d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 faec 	bl	8009d32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	f003 0310 	and.w	r3, r3, #16
 800976a:	2b10      	cmp	r3, #16
 800976c:	d122      	bne.n	80097b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	f003 0310 	and.w	r3, r3, #16
 8009778:	2b10      	cmp	r3, #16
 800977a:	d11b      	bne.n	80097b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f06f 0210 	mvn.w	r2, #16
 8009784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2208      	movs	r2, #8
 800978a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009796:	2b00      	cmp	r3, #0
 8009798:	d003      	beq.n	80097a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f7fb ff10 	bl	80055c0 <HAL_TIM_IC_CaptureCallback>
 80097a0:	e005      	b.n	80097ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 fabc 	bl	8009d20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 fac2 	bl	8009d32 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	f003 0301 	and.w	r3, r3, #1
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d10e      	bne.n	80097e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	f003 0301 	and.w	r3, r3, #1
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d107      	bne.n	80097e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f06f 0201 	mvn.w	r2, #1
 80097d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f7fb f8a4 	bl	8004928 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097ea:	2b80      	cmp	r3, #128	; 0x80
 80097ec:	d10e      	bne.n	800980c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097f8:	2b80      	cmp	r3, #128	; 0x80
 80097fa:	d107      	bne.n	800980c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 ffae 	bl	800a768 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	691b      	ldr	r3, [r3, #16]
 8009812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009816:	2b40      	cmp	r3, #64	; 0x40
 8009818:	d10e      	bne.n	8009838 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68db      	ldr	r3, [r3, #12]
 8009820:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009824:	2b40      	cmp	r3, #64	; 0x40
 8009826:	d107      	bne.n	8009838 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 fa86 	bl	8009d44 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	691b      	ldr	r3, [r3, #16]
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b20      	cmp	r3, #32
 8009844:	d10e      	bne.n	8009864 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	f003 0320 	and.w	r3, r3, #32
 8009850:	2b20      	cmp	r3, #32
 8009852:	d107      	bne.n	8009864 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f06f 0220 	mvn.w	r2, #32
 800985c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 ff79 	bl	800a756 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009864:	bf00      	nop
 8009866:	3708      	adds	r7, #8
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800987e:	2b01      	cmp	r3, #1
 8009880:	d101      	bne.n	8009886 <HAL_TIM_IC_ConfigChannel+0x1a>
 8009882:	2302      	movs	r3, #2
 8009884:	e082      	b.n	800998c <HAL_TIM_IC_ConfigChannel+0x120>
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2201      	movs	r2, #1
 800988a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d11b      	bne.n	80098cc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	6818      	ldr	r0, [r3, #0]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	6819      	ldr	r1, [r3, #0]
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	685a      	ldr	r2, [r3, #4]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	f000 fc42 	bl	800a12c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	699a      	ldr	r2, [r3, #24]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f022 020c 	bic.w	r2, r2, #12
 80098b6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	6999      	ldr	r1, [r3, #24]
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	689a      	ldr	r2, [r3, #8]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	430a      	orrs	r2, r1
 80098c8:	619a      	str	r2, [r3, #24]
 80098ca:	e05a      	b.n	8009982 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2b04      	cmp	r3, #4
 80098d0:	d11c      	bne.n	800990c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6818      	ldr	r0, [r3, #0]
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	6819      	ldr	r1, [r3, #0]
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	685a      	ldr	r2, [r3, #4]
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	f000 fcab 	bl	800a23c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	699a      	ldr	r2, [r3, #24]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80098f4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	6999      	ldr	r1, [r3, #24]
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	021a      	lsls	r2, r3, #8
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	430a      	orrs	r2, r1
 8009908:	619a      	str	r2, [r3, #24]
 800990a:	e03a      	b.n	8009982 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2b08      	cmp	r3, #8
 8009910:	d11b      	bne.n	800994a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6818      	ldr	r0, [r3, #0]
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	6819      	ldr	r1, [r3, #0]
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	685a      	ldr	r2, [r3, #4]
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	68db      	ldr	r3, [r3, #12]
 8009922:	f000 fcf6 	bl	800a312 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	69da      	ldr	r2, [r3, #28]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f022 020c 	bic.w	r2, r2, #12
 8009934:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	69d9      	ldr	r1, [r3, #28]
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	689a      	ldr	r2, [r3, #8]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	430a      	orrs	r2, r1
 8009946:	61da      	str	r2, [r3, #28]
 8009948:	e01b      	b.n	8009982 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	6819      	ldr	r1, [r3, #0]
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	685a      	ldr	r2, [r3, #4]
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	f000 fd15 	bl	800a388 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	69da      	ldr	r2, [r3, #28]
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800996c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	69d9      	ldr	r1, [r3, #28]
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	021a      	lsls	r2, r3, #8
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3710      	adds	r7, #16
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099a6:	2b01      	cmp	r3, #1
 80099a8:	d101      	bne.n	80099ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80099aa:	2302      	movs	r3, #2
 80099ac:	e0ac      	b.n	8009b08 <HAL_TIM_PWM_ConfigChannel+0x174>
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2201      	movs	r2, #1
 80099b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	2b0c      	cmp	r3, #12
 80099ba:	f200 809f 	bhi.w	8009afc <HAL_TIM_PWM_ConfigChannel+0x168>
 80099be:	a201      	add	r2, pc, #4	; (adr r2, 80099c4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80099c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c4:	080099f9 	.word	0x080099f9
 80099c8:	08009afd 	.word	0x08009afd
 80099cc:	08009afd 	.word	0x08009afd
 80099d0:	08009afd 	.word	0x08009afd
 80099d4:	08009a39 	.word	0x08009a39
 80099d8:	08009afd 	.word	0x08009afd
 80099dc:	08009afd 	.word	0x08009afd
 80099e0:	08009afd 	.word	0x08009afd
 80099e4:	08009a7b 	.word	0x08009a7b
 80099e8:	08009afd 	.word	0x08009afd
 80099ec:	08009afd 	.word	0x08009afd
 80099f0:	08009afd 	.word	0x08009afd
 80099f4:	08009abb 	.word	0x08009abb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	68b9      	ldr	r1, [r7, #8]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 fa0c 	bl	8009e1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	699a      	ldr	r2, [r3, #24]
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	f042 0208 	orr.w	r2, r2, #8
 8009a12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	699a      	ldr	r2, [r3, #24]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f022 0204 	bic.w	r2, r2, #4
 8009a22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	6999      	ldr	r1, [r3, #24]
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	691a      	ldr	r2, [r3, #16]
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	430a      	orrs	r2, r1
 8009a34:	619a      	str	r2, [r3, #24]
      break;
 8009a36:	e062      	b.n	8009afe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	68b9      	ldr	r1, [r7, #8]
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f000 fa52 	bl	8009ee8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	699a      	ldr	r2, [r3, #24]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009a52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	699a      	ldr	r2, [r3, #24]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	6999      	ldr	r1, [r3, #24]
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	021a      	lsls	r2, r3, #8
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	430a      	orrs	r2, r1
 8009a76:	619a      	str	r2, [r3, #24]
      break;
 8009a78:	e041      	b.n	8009afe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	68b9      	ldr	r1, [r7, #8]
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 fa9b 	bl	8009fbc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	69da      	ldr	r2, [r3, #28]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f042 0208 	orr.w	r2, r2, #8
 8009a94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	69da      	ldr	r2, [r3, #28]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f022 0204 	bic.w	r2, r2, #4
 8009aa4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	69d9      	ldr	r1, [r3, #28]
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	691a      	ldr	r2, [r3, #16]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	430a      	orrs	r2, r1
 8009ab6:	61da      	str	r2, [r3, #28]
      break;
 8009ab8:	e021      	b.n	8009afe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	68b9      	ldr	r1, [r7, #8]
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f000 fae5 	bl	800a090 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	69da      	ldr	r2, [r3, #28]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009ad4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	69da      	ldr	r2, [r3, #28]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ae4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	69d9      	ldr	r1, [r3, #28]
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	691b      	ldr	r3, [r3, #16]
 8009af0:	021a      	lsls	r2, r3, #8
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	430a      	orrs	r2, r1
 8009af8:	61da      	str	r2, [r3, #28]
      break;
 8009afa:	e000      	b.n	8009afe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8009afc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b06:	2300      	movs	r3, #0
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d101      	bne.n	8009b28 <HAL_TIM_ConfigClockSource+0x18>
 8009b24:	2302      	movs	r3, #2
 8009b26:	e0b3      	b.n	8009c90 <HAL_TIM_ConfigClockSource+0x180>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2202      	movs	r2, #2
 8009b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009b46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b4e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	68fa      	ldr	r2, [r7, #12]
 8009b56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b60:	d03e      	beq.n	8009be0 <HAL_TIM_ConfigClockSource+0xd0>
 8009b62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b66:	f200 8087 	bhi.w	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b6e:	f000 8085 	beq.w	8009c7c <HAL_TIM_ConfigClockSource+0x16c>
 8009b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b76:	d87f      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b78:	2b70      	cmp	r3, #112	; 0x70
 8009b7a:	d01a      	beq.n	8009bb2 <HAL_TIM_ConfigClockSource+0xa2>
 8009b7c:	2b70      	cmp	r3, #112	; 0x70
 8009b7e:	d87b      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b80:	2b60      	cmp	r3, #96	; 0x60
 8009b82:	d050      	beq.n	8009c26 <HAL_TIM_ConfigClockSource+0x116>
 8009b84:	2b60      	cmp	r3, #96	; 0x60
 8009b86:	d877      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b88:	2b50      	cmp	r3, #80	; 0x50
 8009b8a:	d03c      	beq.n	8009c06 <HAL_TIM_ConfigClockSource+0xf6>
 8009b8c:	2b50      	cmp	r3, #80	; 0x50
 8009b8e:	d873      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b90:	2b40      	cmp	r3, #64	; 0x40
 8009b92:	d058      	beq.n	8009c46 <HAL_TIM_ConfigClockSource+0x136>
 8009b94:	2b40      	cmp	r3, #64	; 0x40
 8009b96:	d86f      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009b98:	2b30      	cmp	r3, #48	; 0x30
 8009b9a:	d064      	beq.n	8009c66 <HAL_TIM_ConfigClockSource+0x156>
 8009b9c:	2b30      	cmp	r3, #48	; 0x30
 8009b9e:	d86b      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009ba0:	2b20      	cmp	r3, #32
 8009ba2:	d060      	beq.n	8009c66 <HAL_TIM_ConfigClockSource+0x156>
 8009ba4:	2b20      	cmp	r3, #32
 8009ba6:	d867      	bhi.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d05c      	beq.n	8009c66 <HAL_TIM_ConfigClockSource+0x156>
 8009bac:	2b10      	cmp	r3, #16
 8009bae:	d05a      	beq.n	8009c66 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8009bb0:	e062      	b.n	8009c78 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6818      	ldr	r0, [r3, #0]
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	6899      	ldr	r1, [r3, #8]
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	685a      	ldr	r2, [r3, #4]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	f000 fc37 	bl	800a434 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	689b      	ldr	r3, [r3, #8]
 8009bcc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009bd4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	609a      	str	r2, [r3, #8]
      break;
 8009bde:	e04e      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6818      	ldr	r0, [r3, #0]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	6899      	ldr	r1, [r3, #8]
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	68db      	ldr	r3, [r3, #12]
 8009bf0:	f000 fc20 	bl	800a434 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	689a      	ldr	r2, [r3, #8]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c02:	609a      	str	r2, [r3, #8]
      break;
 8009c04:	e03b      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6818      	ldr	r0, [r3, #0]
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	6859      	ldr	r1, [r3, #4]
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	461a      	mov	r2, r3
 8009c14:	f000 fae4 	bl	800a1e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	2150      	movs	r1, #80	; 0x50
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 fbee 	bl	800a400 <TIM_ITRx_SetConfig>
      break;
 8009c24:	e02b      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6818      	ldr	r0, [r3, #0]
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	6859      	ldr	r1, [r3, #4]
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	68db      	ldr	r3, [r3, #12]
 8009c32:	461a      	mov	r2, r3
 8009c34:	f000 fb3e 	bl	800a2b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	2160      	movs	r1, #96	; 0x60
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f000 fbde 	bl	800a400 <TIM_ITRx_SetConfig>
      break;
 8009c44:	e01b      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6818      	ldr	r0, [r3, #0]
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	6859      	ldr	r1, [r3, #4]
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	68db      	ldr	r3, [r3, #12]
 8009c52:	461a      	mov	r2, r3
 8009c54:	f000 fac4 	bl	800a1e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	2140      	movs	r1, #64	; 0x40
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f000 fbce 	bl	800a400 <TIM_ITRx_SetConfig>
      break;
 8009c64:	e00b      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4619      	mov	r1, r3
 8009c70:	4610      	mov	r0, r2
 8009c72:	f000 fbc5 	bl	800a400 <TIM_ITRx_SetConfig>
        break;
 8009c76:	e002      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009c78:	bf00      	nop
 8009c7a:	e000      	b.n	8009c7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8009c7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	2201      	movs	r2, #1
 8009c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60fb      	str	r3, [r7, #12]
 8009ca6:	683b      	ldr	r3, [r7, #0]
 8009ca8:	2b0c      	cmp	r3, #12
 8009caa:	d831      	bhi.n	8009d10 <HAL_TIM_ReadCapturedValue+0x78>
 8009cac:	a201      	add	r2, pc, #4	; (adr r2, 8009cb4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cb2:	bf00      	nop
 8009cb4:	08009ce9 	.word	0x08009ce9
 8009cb8:	08009d11 	.word	0x08009d11
 8009cbc:	08009d11 	.word	0x08009d11
 8009cc0:	08009d11 	.word	0x08009d11
 8009cc4:	08009cf3 	.word	0x08009cf3
 8009cc8:	08009d11 	.word	0x08009d11
 8009ccc:	08009d11 	.word	0x08009d11
 8009cd0:	08009d11 	.word	0x08009d11
 8009cd4:	08009cfd 	.word	0x08009cfd
 8009cd8:	08009d11 	.word	0x08009d11
 8009cdc:	08009d11 	.word	0x08009d11
 8009ce0:	08009d11 	.word	0x08009d11
 8009ce4:	08009d07 	.word	0x08009d07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cee:	60fb      	str	r3, [r7, #12]

      break;
 8009cf0:	e00f      	b.n	8009d12 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf8:	60fb      	str	r3, [r7, #12]

      break;
 8009cfa:	e00a      	b.n	8009d12 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d02:	60fb      	str	r3, [r7, #12]

      break;
 8009d04:	e005      	b.n	8009d12 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d0c:	60fb      	str	r3, [r7, #12]

      break;
 8009d0e:	e000      	b.n	8009d12 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009d10:	bf00      	nop
  }

  return tmpreg;
 8009d12:	68fb      	ldr	r3, [r7, #12]
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3714      	adds	r7, #20
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bc80      	pop	{r7}
 8009d1c:	4770      	bx	lr
 8009d1e:	bf00      	nop

08009d20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bc80      	pop	{r7}
 8009d30:	4770      	bx	lr

08009d32 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009d32:	b480      	push	{r7}
 8009d34:	b083      	sub	sp, #12
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009d3a:	bf00      	nop
 8009d3c:	370c      	adds	r7, #12
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bc80      	pop	{r7}
 8009d42:	4770      	bx	lr

08009d44 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009d4c:	bf00      	nop
 8009d4e:	370c      	adds	r7, #12
 8009d50:	46bd      	mov	sp, r7
 8009d52:	bc80      	pop	{r7}
 8009d54:	4770      	bx	lr
	...

08009d58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b085      	sub	sp, #20
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
 8009d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	4a29      	ldr	r2, [pc, #164]	; (8009e10 <TIM_Base_SetConfig+0xb8>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d00b      	beq.n	8009d88 <TIM_Base_SetConfig+0x30>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d76:	d007      	beq.n	8009d88 <TIM_Base_SetConfig+0x30>
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4a26      	ldr	r2, [pc, #152]	; (8009e14 <TIM_Base_SetConfig+0xbc>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	d003      	beq.n	8009d88 <TIM_Base_SetConfig+0x30>
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4a25      	ldr	r2, [pc, #148]	; (8009e18 <TIM_Base_SetConfig+0xc0>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d108      	bne.n	8009d9a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	68fa      	ldr	r2, [r7, #12]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a1c      	ldr	r2, [pc, #112]	; (8009e10 <TIM_Base_SetConfig+0xb8>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d00b      	beq.n	8009dba <TIM_Base_SetConfig+0x62>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009da8:	d007      	beq.n	8009dba <TIM_Base_SetConfig+0x62>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a19      	ldr	r2, [pc, #100]	; (8009e14 <TIM_Base_SetConfig+0xbc>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d003      	beq.n	8009dba <TIM_Base_SetConfig+0x62>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a18      	ldr	r2, [pc, #96]	; (8009e18 <TIM_Base_SetConfig+0xc0>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d108      	bne.n	8009dcc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	68db      	ldr	r3, [r3, #12]
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	695b      	ldr	r3, [r3, #20]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	689a      	ldr	r2, [r3, #8]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a07      	ldr	r2, [pc, #28]	; (8009e10 <TIM_Base_SetConfig+0xb8>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d103      	bne.n	8009e00 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	691a      	ldr	r2, [r3, #16]
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2201      	movs	r2, #1
 8009e04:	615a      	str	r2, [r3, #20]
}
 8009e06:	bf00      	nop
 8009e08:	3714      	adds	r7, #20
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bc80      	pop	{r7}
 8009e0e:	4770      	bx	lr
 8009e10:	40012c00 	.word	0x40012c00
 8009e14:	40000400 	.word	0x40000400
 8009e18:	40000800 	.word	0x40000800

08009e1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b087      	sub	sp, #28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	6078      	str	r0, [r7, #4]
 8009e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6a1b      	ldr	r3, [r3, #32]
 8009e2a:	f023 0201 	bic.w	r2, r3, #1
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a1b      	ldr	r3, [r3, #32]
 8009e36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f023 0303 	bic.w	r3, r3, #3
 8009e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	68fa      	ldr	r2, [r7, #12]
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	f023 0302 	bic.w	r3, r3, #2
 8009e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	689b      	ldr	r3, [r3, #8]
 8009e6a:	697a      	ldr	r2, [r7, #20]
 8009e6c:	4313      	orrs	r3, r2
 8009e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	4a1c      	ldr	r2, [pc, #112]	; (8009ee4 <TIM_OC1_SetConfig+0xc8>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d10c      	bne.n	8009e92 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009e78:	697b      	ldr	r3, [r7, #20]
 8009e7a:	f023 0308 	bic.w	r3, r3, #8
 8009e7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	697a      	ldr	r2, [r7, #20]
 8009e86:	4313      	orrs	r3, r2
 8009e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	f023 0304 	bic.w	r3, r3, #4
 8009e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	4a13      	ldr	r2, [pc, #76]	; (8009ee4 <TIM_OC1_SetConfig+0xc8>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d111      	bne.n	8009ebe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ea0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	695b      	ldr	r3, [r3, #20]
 8009eae:	693a      	ldr	r2, [r7, #16]
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	699b      	ldr	r3, [r3, #24]
 8009eb8:	693a      	ldr	r2, [r7, #16]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	693a      	ldr	r2, [r7, #16]
 8009ec2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	697a      	ldr	r2, [r7, #20]
 8009ed6:	621a      	str	r2, [r3, #32]
}
 8009ed8:	bf00      	nop
 8009eda:	371c      	adds	r7, #28
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bc80      	pop	{r7}
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop
 8009ee4:	40012c00 	.word	0x40012c00

08009ee8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b087      	sub	sp, #28
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
 8009ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	f023 0210 	bic.w	r2, r3, #16
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6a1b      	ldr	r3, [r3, #32]
 8009f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	685b      	ldr	r3, [r3, #4]
 8009f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	699b      	ldr	r3, [r3, #24]
 8009f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	021b      	lsls	r3, r3, #8
 8009f26:	68fa      	ldr	r2, [r7, #12]
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	f023 0320 	bic.w	r3, r3, #32
 8009f32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	011b      	lsls	r3, r3, #4
 8009f3a:	697a      	ldr	r2, [r7, #20]
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4a1d      	ldr	r2, [pc, #116]	; (8009fb8 <TIM_OC2_SetConfig+0xd0>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d10d      	bne.n	8009f64 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	011b      	lsls	r3, r3, #4
 8009f56:	697a      	ldr	r2, [r7, #20]
 8009f58:	4313      	orrs	r3, r2
 8009f5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	4a14      	ldr	r2, [pc, #80]	; (8009fb8 <TIM_OC2_SetConfig+0xd0>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d113      	bne.n	8009f94 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009f72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009f7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	693a      	ldr	r2, [r7, #16]
 8009f84:	4313      	orrs	r3, r2
 8009f86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	699b      	ldr	r3, [r3, #24]
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	693a      	ldr	r2, [r7, #16]
 8009f90:	4313      	orrs	r3, r2
 8009f92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	693a      	ldr	r2, [r7, #16]
 8009f98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	68fa      	ldr	r2, [r7, #12]
 8009f9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	685a      	ldr	r2, [r3, #4]
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	697a      	ldr	r2, [r7, #20]
 8009fac:	621a      	str	r2, [r3, #32]
}
 8009fae:	bf00      	nop
 8009fb0:	371c      	adds	r7, #28
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bc80      	pop	{r7}
 8009fb6:	4770      	bx	lr
 8009fb8:	40012c00 	.word	0x40012c00

08009fbc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b087      	sub	sp, #28
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a1b      	ldr	r3, [r3, #32]
 8009fca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6a1b      	ldr	r3, [r3, #32]
 8009fd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	69db      	ldr	r3, [r3, #28]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68fa      	ldr	r2, [r7, #12]
 8009ffa:	4313      	orrs	r3, r2
 8009ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a004:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	021b      	lsls	r3, r3, #8
 800a00c:	697a      	ldr	r2, [r7, #20]
 800a00e:	4313      	orrs	r3, r2
 800a010:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a1d      	ldr	r2, [pc, #116]	; (800a08c <TIM_OC3_SetConfig+0xd0>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d10d      	bne.n	800a036 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a020:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	021b      	lsls	r3, r3, #8
 800a028:	697a      	ldr	r2, [r7, #20]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a02e:	697b      	ldr	r3, [r7, #20]
 800a030:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a034:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a14      	ldr	r2, [pc, #80]	; (800a08c <TIM_OC3_SetConfig+0xd0>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d113      	bne.n	800a066 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a044:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a04c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	695b      	ldr	r3, [r3, #20]
 800a052:	011b      	lsls	r3, r3, #4
 800a054:	693a      	ldr	r2, [r7, #16]
 800a056:	4313      	orrs	r3, r2
 800a058:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	699b      	ldr	r3, [r3, #24]
 800a05e:	011b      	lsls	r3, r3, #4
 800a060:	693a      	ldr	r2, [r7, #16]
 800a062:	4313      	orrs	r3, r2
 800a064:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	693a      	ldr	r2, [r7, #16]
 800a06a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	685a      	ldr	r2, [r3, #4]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	697a      	ldr	r2, [r7, #20]
 800a07e:	621a      	str	r2, [r3, #32]
}
 800a080:	bf00      	nop
 800a082:	371c      	adds	r7, #28
 800a084:	46bd      	mov	sp, r7
 800a086:	bc80      	pop	{r7}
 800a088:	4770      	bx	lr
 800a08a:	bf00      	nop
 800a08c:	40012c00 	.word	0x40012c00

0800a090 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a090:	b480      	push	{r7}
 800a092:	b087      	sub	sp, #28
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
 800a098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	6a1b      	ldr	r3, [r3, #32]
 800a09e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6a1b      	ldr	r3, [r3, #32]
 800a0aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	69db      	ldr	r3, [r3, #28]
 800a0b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a0be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a0c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	021b      	lsls	r3, r3, #8
 800a0ce:	68fa      	ldr	r2, [r7, #12]
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a0da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a0dc:	683b      	ldr	r3, [r7, #0]
 800a0de:	689b      	ldr	r3, [r3, #8]
 800a0e0:	031b      	lsls	r3, r3, #12
 800a0e2:	693a      	ldr	r2, [r7, #16]
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4a0f      	ldr	r2, [pc, #60]	; (800a128 <TIM_OC4_SetConfig+0x98>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d109      	bne.n	800a104 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a0f0:	697b      	ldr	r3, [r7, #20]
 800a0f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a0f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	695b      	ldr	r3, [r3, #20]
 800a0fc:	019b      	lsls	r3, r3, #6
 800a0fe:	697a      	ldr	r2, [r7, #20]
 800a100:	4313      	orrs	r3, r2
 800a102:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	697a      	ldr	r2, [r7, #20]
 800a108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	68fa      	ldr	r2, [r7, #12]
 800a10e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	685a      	ldr	r2, [r3, #4]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	621a      	str	r2, [r3, #32]
}
 800a11e:	bf00      	nop
 800a120:	371c      	adds	r7, #28
 800a122:	46bd      	mov	sp, r7
 800a124:	bc80      	pop	{r7}
 800a126:	4770      	bx	lr
 800a128:	40012c00 	.word	0x40012c00

0800a12c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b087      	sub	sp, #28
 800a130:	af00      	add	r7, sp, #0
 800a132:	60f8      	str	r0, [r7, #12]
 800a134:	60b9      	str	r1, [r7, #8]
 800a136:	607a      	str	r2, [r7, #4]
 800a138:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	6a1b      	ldr	r3, [r3, #32]
 800a13e:	f023 0201 	bic.w	r2, r3, #1
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	699b      	ldr	r3, [r3, #24]
 800a14a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6a1b      	ldr	r3, [r3, #32]
 800a150:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	4a1f      	ldr	r2, [pc, #124]	; (800a1d4 <TIM_TI1_SetConfig+0xa8>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d00b      	beq.n	800a172 <TIM_TI1_SetConfig+0x46>
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a160:	d007      	beq.n	800a172 <TIM_TI1_SetConfig+0x46>
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	4a1c      	ldr	r2, [pc, #112]	; (800a1d8 <TIM_TI1_SetConfig+0xac>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d003      	beq.n	800a172 <TIM_TI1_SetConfig+0x46>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	4a1b      	ldr	r2, [pc, #108]	; (800a1dc <TIM_TI1_SetConfig+0xb0>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	d101      	bne.n	800a176 <TIM_TI1_SetConfig+0x4a>
 800a172:	2301      	movs	r3, #1
 800a174:	e000      	b.n	800a178 <TIM_TI1_SetConfig+0x4c>
 800a176:	2300      	movs	r3, #0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d008      	beq.n	800a18e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	f023 0303 	bic.w	r3, r3, #3
 800a182:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a184:	697a      	ldr	r2, [r7, #20]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4313      	orrs	r3, r2
 800a18a:	617b      	str	r3, [r7, #20]
 800a18c:	e003      	b.n	800a196 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	f043 0301 	orr.w	r3, r3, #1
 800a194:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a19c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	011b      	lsls	r3, r3, #4
 800a1a2:	b2db      	uxtb	r3, r3
 800a1a4:	697a      	ldr	r2, [r7, #20]
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	f023 030a 	bic.w	r3, r3, #10
 800a1b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	f003 030a 	and.w	r3, r3, #10
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	697a      	ldr	r2, [r7, #20]
 800a1c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	693a      	ldr	r2, [r7, #16]
 800a1c8:	621a      	str	r2, [r3, #32]
}
 800a1ca:	bf00      	nop
 800a1cc:	371c      	adds	r7, #28
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bc80      	pop	{r7}
 800a1d2:	4770      	bx	lr
 800a1d4:	40012c00 	.word	0x40012c00
 800a1d8:	40000400 	.word	0x40000400
 800a1dc:	40000800 	.word	0x40000800

0800a1e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b087      	sub	sp, #28
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	60f8      	str	r0, [r7, #12]
 800a1e8:	60b9      	str	r1, [r7, #8]
 800a1ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	6a1b      	ldr	r3, [r3, #32]
 800a1f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	6a1b      	ldr	r3, [r3, #32]
 800a1f6:	f023 0201 	bic.w	r2, r3, #1
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	699b      	ldr	r3, [r3, #24]
 800a202:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a20a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	011b      	lsls	r3, r3, #4
 800a210:	693a      	ldr	r2, [r7, #16]
 800a212:	4313      	orrs	r3, r2
 800a214:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	f023 030a 	bic.w	r3, r3, #10
 800a21c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	4313      	orrs	r3, r2
 800a224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	693a      	ldr	r2, [r7, #16]
 800a22a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	697a      	ldr	r2, [r7, #20]
 800a230:	621a      	str	r2, [r3, #32]
}
 800a232:	bf00      	nop
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	bc80      	pop	{r7}
 800a23a:	4770      	bx	lr

0800a23c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b087      	sub	sp, #28
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	607a      	str	r2, [r7, #4]
 800a248:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	f023 0210 	bic.w	r2, r3, #16
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	699b      	ldr	r3, [r3, #24]
 800a25a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6a1b      	ldr	r3, [r3, #32]
 800a260:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a268:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	021b      	lsls	r3, r3, #8
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	4313      	orrs	r3, r2
 800a272:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a274:	697b      	ldr	r3, [r7, #20]
 800a276:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a27a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	031b      	lsls	r3, r3, #12
 800a280:	b29b      	uxth	r3, r3
 800a282:	697a      	ldr	r2, [r7, #20]
 800a284:	4313      	orrs	r3, r2
 800a286:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a288:	693b      	ldr	r3, [r7, #16]
 800a28a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a28e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	011b      	lsls	r3, r3, #4
 800a294:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	697a      	ldr	r2, [r7, #20]
 800a2a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	693a      	ldr	r2, [r7, #16]
 800a2a8:	621a      	str	r2, [r3, #32]
}
 800a2aa:	bf00      	nop
 800a2ac:	371c      	adds	r7, #28
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bc80      	pop	{r7}
 800a2b2:	4770      	bx	lr

0800a2b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b087      	sub	sp, #28
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	60f8      	str	r0, [r7, #12]
 800a2bc:	60b9      	str	r1, [r7, #8]
 800a2be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6a1b      	ldr	r3, [r3, #32]
 800a2c4:	f023 0210 	bic.w	r2, r3, #16
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	6a1b      	ldr	r3, [r3, #32]
 800a2d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a2de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	031b      	lsls	r3, r3, #12
 800a2e4:	697a      	ldr	r2, [r7, #20]
 800a2e6:	4313      	orrs	r3, r2
 800a2e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a2f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	011b      	lsls	r3, r3, #4
 800a2f6:	693a      	ldr	r2, [r7, #16]
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	697a      	ldr	r2, [r7, #20]
 800a300:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	693a      	ldr	r2, [r7, #16]
 800a306:	621a      	str	r2, [r3, #32]
}
 800a308:	bf00      	nop
 800a30a:	371c      	adds	r7, #28
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bc80      	pop	{r7}
 800a310:	4770      	bx	lr

0800a312 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a312:	b480      	push	{r7}
 800a314:	b087      	sub	sp, #28
 800a316:	af00      	add	r7, sp, #0
 800a318:	60f8      	str	r0, [r7, #12]
 800a31a:	60b9      	str	r1, [r7, #8]
 800a31c:	607a      	str	r2, [r7, #4]
 800a31e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6a1b      	ldr	r3, [r3, #32]
 800a324:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	69db      	ldr	r3, [r3, #28]
 800a330:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	6a1b      	ldr	r3, [r3, #32]
 800a336:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	f023 0303 	bic.w	r3, r3, #3
 800a33e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a340:	697a      	ldr	r2, [r7, #20]
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	4313      	orrs	r3, r2
 800a346:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a34e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	011b      	lsls	r3, r3, #4
 800a354:	b2db      	uxtb	r3, r3
 800a356:	697a      	ldr	r2, [r7, #20]
 800a358:	4313      	orrs	r3, r2
 800a35a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a362:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	021b      	lsls	r3, r3, #8
 800a368:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a36c:	693a      	ldr	r2, [r7, #16]
 800a36e:	4313      	orrs	r3, r2
 800a370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	697a      	ldr	r2, [r7, #20]
 800a376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	693a      	ldr	r2, [r7, #16]
 800a37c:	621a      	str	r2, [r3, #32]
}
 800a37e:	bf00      	nop
 800a380:	371c      	adds	r7, #28
 800a382:	46bd      	mov	sp, r7
 800a384:	bc80      	pop	{r7}
 800a386:	4770      	bx	lr

0800a388 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a388:	b480      	push	{r7}
 800a38a:	b087      	sub	sp, #28
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	607a      	str	r2, [r7, #4]
 800a394:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	6a1b      	ldr	r3, [r3, #32]
 800a39a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	69db      	ldr	r3, [r3, #28]
 800a3a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	6a1b      	ldr	r3, [r3, #32]
 800a3ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	021b      	lsls	r3, r3, #8
 800a3ba:	697a      	ldr	r2, [r7, #20]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a3c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	031b      	lsls	r3, r3, #12
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	697a      	ldr	r2, [r7, #20]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	031b      	lsls	r3, r3, #12
 800a3e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	697a      	ldr	r2, [r7, #20]
 800a3ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	693a      	ldr	r2, [r7, #16]
 800a3f4:	621a      	str	r2, [r3, #32]
}
 800a3f6:	bf00      	nop
 800a3f8:	371c      	adds	r7, #28
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bc80      	pop	{r7}
 800a3fe:	4770      	bx	lr

0800a400 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a400:	b480      	push	{r7}
 800a402:	b085      	sub	sp, #20
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
 800a408:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	689b      	ldr	r3, [r3, #8]
 800a40e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a416:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a418:	683a      	ldr	r2, [r7, #0]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	4313      	orrs	r3, r2
 800a41e:	f043 0307 	orr.w	r3, r3, #7
 800a422:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	609a      	str	r2, [r3, #8]
}
 800a42a:	bf00      	nop
 800a42c:	3714      	adds	r7, #20
 800a42e:	46bd      	mov	sp, r7
 800a430:	bc80      	pop	{r7}
 800a432:	4770      	bx	lr

0800a434 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a434:	b480      	push	{r7}
 800a436:	b087      	sub	sp, #28
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	607a      	str	r2, [r7, #4]
 800a440:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	689b      	ldr	r3, [r3, #8]
 800a446:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a44e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	021a      	lsls	r2, r3, #8
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	431a      	orrs	r2, r3
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	697a      	ldr	r2, [r7, #20]
 800a45e:	4313      	orrs	r3, r2
 800a460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	697a      	ldr	r2, [r7, #20]
 800a466:	609a      	str	r2, [r3, #8]
}
 800a468:	bf00      	nop
 800a46a:	371c      	adds	r7, #28
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bc80      	pop	{r7}
 800a470:	4770      	bx	lr

0800a472 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a472:	b480      	push	{r7}
 800a474:	b087      	sub	sp, #28
 800a476:	af00      	add	r7, sp, #0
 800a478:	60f8      	str	r0, [r7, #12]
 800a47a:	60b9      	str	r1, [r7, #8]
 800a47c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	f003 031f 	and.w	r3, r3, #31
 800a484:	2201      	movs	r2, #1
 800a486:	fa02 f303 	lsl.w	r3, r2, r3
 800a48a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6a1a      	ldr	r2, [r3, #32]
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	43db      	mvns	r3, r3
 800a494:	401a      	ands	r2, r3
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6a1a      	ldr	r2, [r3, #32]
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	f003 031f 	and.w	r3, r3, #31
 800a4a4:	6879      	ldr	r1, [r7, #4]
 800a4a6:	fa01 f303 	lsl.w	r3, r1, r3
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	621a      	str	r2, [r3, #32]
}
 800a4b0:	bf00      	nop
 800a4b2:	371c      	adds	r7, #28
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bc80      	pop	{r7}
 800a4b8:	4770      	bx	lr
	...

0800a4bc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d109      	bne.n	800a4e0 <HAL_TIMEx_PWMN_Start+0x24>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	bf14      	ite	ne
 800a4d8:	2301      	movne	r3, #1
 800a4da:	2300      	moveq	r3, #0
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	e022      	b.n	800a526 <HAL_TIMEx_PWMN_Start+0x6a>
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	2b04      	cmp	r3, #4
 800a4e4:	d109      	bne.n	800a4fa <HAL_TIMEx_PWMN_Start+0x3e>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	bf14      	ite	ne
 800a4f2:	2301      	movne	r3, #1
 800a4f4:	2300      	moveq	r3, #0
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	e015      	b.n	800a526 <HAL_TIMEx_PWMN_Start+0x6a>
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	2b08      	cmp	r3, #8
 800a4fe:	d109      	bne.n	800a514 <HAL_TIMEx_PWMN_Start+0x58>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a506:	b2db      	uxtb	r3, r3
 800a508:	2b01      	cmp	r3, #1
 800a50a:	bf14      	ite	ne
 800a50c:	2301      	movne	r3, #1
 800a50e:	2300      	moveq	r3, #0
 800a510:	b2db      	uxtb	r3, r3
 800a512:	e008      	b.n	800a526 <HAL_TIMEx_PWMN_Start+0x6a>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	bf14      	ite	ne
 800a520:	2301      	movne	r3, #1
 800a522:	2300      	moveq	r3, #0
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d001      	beq.n	800a52e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e059      	b.n	800a5e2 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a52e:	683b      	ldr	r3, [r7, #0]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d104      	bne.n	800a53e <HAL_TIMEx_PWMN_Start+0x82>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2202      	movs	r2, #2
 800a538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a53c:	e013      	b.n	800a566 <HAL_TIMEx_PWMN_Start+0xaa>
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	2b04      	cmp	r3, #4
 800a542:	d104      	bne.n	800a54e <HAL_TIMEx_PWMN_Start+0x92>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2202      	movs	r2, #2
 800a548:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a54c:	e00b      	b.n	800a566 <HAL_TIMEx_PWMN_Start+0xaa>
 800a54e:	683b      	ldr	r3, [r7, #0]
 800a550:	2b08      	cmp	r3, #8
 800a552:	d104      	bne.n	800a55e <HAL_TIMEx_PWMN_Start+0xa2>
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2202      	movs	r2, #2
 800a558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a55c:	e003      	b.n	800a566 <HAL_TIMEx_PWMN_Start+0xaa>
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2202      	movs	r2, #2
 800a562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2204      	movs	r2, #4
 800a56c:	6839      	ldr	r1, [r7, #0]
 800a56e:	4618      	mov	r0, r3
 800a570:	f000 f903 	bl	800a77a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a582:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a18      	ldr	r2, [pc, #96]	; (800a5ec <HAL_TIMEx_PWMN_Start+0x130>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d00e      	beq.n	800a5ac <HAL_TIMEx_PWMN_Start+0xf0>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a596:	d009      	beq.n	800a5ac <HAL_TIMEx_PWMN_Start+0xf0>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a14      	ldr	r2, [pc, #80]	; (800a5f0 <HAL_TIMEx_PWMN_Start+0x134>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d004      	beq.n	800a5ac <HAL_TIMEx_PWMN_Start+0xf0>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a13      	ldr	r2, [pc, #76]	; (800a5f4 <HAL_TIMEx_PWMN_Start+0x138>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d111      	bne.n	800a5d0 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f003 0307 	and.w	r3, r3, #7
 800a5b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2b06      	cmp	r3, #6
 800a5bc:	d010      	beq.n	800a5e0 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681a      	ldr	r2, [r3, #0]
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	f042 0201 	orr.w	r2, r2, #1
 800a5cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5ce:	e007      	b.n	800a5e0 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	681a      	ldr	r2, [r3, #0]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f042 0201 	orr.w	r2, r2, #1
 800a5de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a5e0:	2300      	movs	r3, #0
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}
 800a5ea:	bf00      	nop
 800a5ec:	40012c00 	.word	0x40012c00
 800a5f0:	40000400 	.word	0x40000400
 800a5f4:	40000800 	.word	0x40000800

0800a5f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b085      	sub	sp, #20
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d101      	bne.n	800a610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a60c:	2302      	movs	r3, #2
 800a60e:	e046      	b.n	800a69e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2202      	movs	r2, #2
 800a61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	685b      	ldr	r3, [r3, #4]
 800a626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	689b      	ldr	r3, [r3, #8]
 800a62e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a636:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	4313      	orrs	r3, r2
 800a640:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4a16      	ldr	r2, [pc, #88]	; (800a6a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d00e      	beq.n	800a672 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a65c:	d009      	beq.n	800a672 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4a12      	ldr	r2, [pc, #72]	; (800a6ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a664:	4293      	cmp	r3, r2
 800a666:	d004      	beq.n	800a672 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	4a10      	ldr	r2, [pc, #64]	; (800a6b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a66e:	4293      	cmp	r3, r2
 800a670:	d10c      	bne.n	800a68c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a678:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	68ba      	ldr	r2, [r7, #8]
 800a680:	4313      	orrs	r3, r2
 800a682:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	68ba      	ldr	r2, [r7, #8]
 800a68a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2201      	movs	r2, #1
 800a690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2200      	movs	r2, #0
 800a698:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a69c:	2300      	movs	r3, #0
}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3714      	adds	r7, #20
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bc80      	pop	{r7}
 800a6a6:	4770      	bx	lr
 800a6a8:	40012c00 	.word	0x40012c00
 800a6ac:	40000400 	.word	0x40000400
 800a6b0:	40000800 	.word	0x40000800

0800a6b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d101      	bne.n	800a6d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a6cc:	2302      	movs	r3, #2
 800a6ce:	e03d      	b.n	800a74c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	68db      	ldr	r3, [r3, #12]
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	689b      	ldr	r3, [r3, #8]
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	4313      	orrs	r3, r2
 800a700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	4313      	orrs	r3, r2
 800a70e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	691b      	ldr	r3, [r3, #16]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	695b      	ldr	r3, [r3, #20]
 800a728:	4313      	orrs	r3, r2
 800a72a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	69db      	ldr	r3, [r3, #28]
 800a736:	4313      	orrs	r3, r2
 800a738:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	68fa      	ldr	r2, [r7, #12]
 800a740:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a74a:	2300      	movs	r3, #0
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3714      	adds	r7, #20
 800a750:	46bd      	mov	sp, r7
 800a752:	bc80      	pop	{r7}
 800a754:	4770      	bx	lr

0800a756 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a756:	b480      	push	{r7}
 800a758:	b083      	sub	sp, #12
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a75e:	bf00      	nop
 800a760:	370c      	adds	r7, #12
 800a762:	46bd      	mov	sp, r7
 800a764:	bc80      	pop	{r7}
 800a766:	4770      	bx	lr

0800a768 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a768:	b480      	push	{r7}
 800a76a:	b083      	sub	sp, #12
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a770:	bf00      	nop
 800a772:	370c      	adds	r7, #12
 800a774:	46bd      	mov	sp, r7
 800a776:	bc80      	pop	{r7}
 800a778:	4770      	bx	lr

0800a77a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a77a:	b480      	push	{r7}
 800a77c:	b087      	sub	sp, #28
 800a77e:	af00      	add	r7, sp, #0
 800a780:	60f8      	str	r0, [r7, #12]
 800a782:	60b9      	str	r1, [r7, #8]
 800a784:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	f003 031f 	and.w	r3, r3, #31
 800a78c:	2204      	movs	r2, #4
 800a78e:	fa02 f303 	lsl.w	r3, r2, r3
 800a792:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	6a1a      	ldr	r2, [r3, #32]
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	43db      	mvns	r3, r3
 800a79c:	401a      	ands	r2, r3
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6a1a      	ldr	r2, [r3, #32]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	f003 031f 	and.w	r3, r3, #31
 800a7ac:	6879      	ldr	r1, [r7, #4]
 800a7ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a7b2:	431a      	orrs	r2, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	621a      	str	r2, [r3, #32]
}
 800a7b8:	bf00      	nop
 800a7ba:	371c      	adds	r7, #28
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bc80      	pop	{r7}
 800a7c0:	4770      	bx	lr

0800a7c2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7c2:	b580      	push	{r7, lr}
 800a7c4:	b082      	sub	sp, #8
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d101      	bne.n	800a7d4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e03f      	b.n	800a854 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a7da:	b2db      	uxtb	r3, r3
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d106      	bne.n	800a7ee <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f7fb f977 	bl	8005adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2224      	movs	r2, #36	; 0x24
 800a7f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68da      	ldr	r2, [r3, #12]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a804:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 fd94 	bl	800b334 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	691a      	ldr	r2, [r3, #16]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a81a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	695a      	ldr	r2, [r3, #20]
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a82a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68da      	ldr	r2, [r3, #12]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a83a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2200      	movs	r2, #0
 800a840:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2220      	movs	r2, #32
 800a846:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2220      	movs	r2, #32
 800a84e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3708      	adds	r7, #8
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b082      	sub	sp, #8
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	e01e      	b.n	800a8ac <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2224      	movs	r2, #36	; 0x24
 800a872:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68da      	ldr	r2, [r3, #12]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a884:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	f7fb fa46 	bl	8005d18 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2200      	movs	r2, #0
 800a896:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3708      	adds	r7, #8
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}

0800a8b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08a      	sub	sp, #40	; 0x28
 800a8b8:	af02      	add	r7, sp, #8
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	603b      	str	r3, [r7, #0]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b20      	cmp	r3, #32
 800a8d2:	d17c      	bne.n	800a9ce <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d002      	beq.n	800a8e0 <HAL_UART_Transmit+0x2c>
 800a8da:	88fb      	ldrh	r3, [r7, #6]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d101      	bne.n	800a8e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	e075      	b.n	800a9d0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d101      	bne.n	800a8f2 <HAL_UART_Transmit+0x3e>
 800a8ee:	2302      	movs	r3, #2
 800a8f0:	e06e      	b.n	800a9d0 <HAL_UART_Transmit+0x11c>
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2201      	movs	r2, #1
 800a8f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2221      	movs	r2, #33	; 0x21
 800a904:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a908:	f7fb fc1e 	bl	8006148 <HAL_GetTick>
 800a90c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	88fa      	ldrh	r2, [r7, #6]
 800a912:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	88fa      	ldrh	r2, [r7, #6]
 800a918:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	689b      	ldr	r3, [r3, #8]
 800a91e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a922:	d108      	bne.n	800a936 <HAL_UART_Transmit+0x82>
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d104      	bne.n	800a936 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a92c:	2300      	movs	r3, #0
 800a92e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	61bb      	str	r3, [r7, #24]
 800a934:	e003      	b.n	800a93e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a93a:	2300      	movs	r3, #0
 800a93c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	2200      	movs	r2, #0
 800a942:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a946:	e02a      	b.n	800a99e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	9300      	str	r3, [sp, #0]
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	2200      	movs	r2, #0
 800a950:	2180      	movs	r1, #128	; 0x80
 800a952:	68f8      	ldr	r0, [r7, #12]
 800a954:	f000 fb1d 	bl	800af92 <UART_WaitOnFlagUntilTimeout>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d001      	beq.n	800a962 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a95e:	2303      	movs	r3, #3
 800a960:	e036      	b.n	800a9d0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d10b      	bne.n	800a980 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a968:	69bb      	ldr	r3, [r7, #24]
 800a96a:	881b      	ldrh	r3, [r3, #0]
 800a96c:	461a      	mov	r2, r3
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a976:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	3302      	adds	r3, #2
 800a97c:	61bb      	str	r3, [r7, #24]
 800a97e:	e007      	b.n	800a990 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a980:	69fb      	ldr	r3, [r7, #28]
 800a982:	781a      	ldrb	r2, [r3, #0]
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	3301      	adds	r3, #1
 800a98e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a994:	b29b      	uxth	r3, r3
 800a996:	3b01      	subs	r3, #1
 800a998:	b29a      	uxth	r2, r3
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d1cf      	bne.n	800a948 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	9300      	str	r3, [sp, #0]
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	2140      	movs	r1, #64	; 0x40
 800a9b2:	68f8      	ldr	r0, [r7, #12]
 800a9b4:	f000 faed 	bl	800af92 <UART_WaitOnFlagUntilTimeout>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d001      	beq.n	800a9c2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a9be:	2303      	movs	r3, #3
 800a9c0:	e006      	b.n	800a9d0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2220      	movs	r2, #32
 800a9c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	e000      	b.n	800a9d0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a9ce:	2302      	movs	r3, #2
  }
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3720      	adds	r7, #32
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	60f8      	str	r0, [r7, #12]
 800a9e0:	60b9      	str	r1, [r7, #8]
 800a9e2:	4613      	mov	r3, r2
 800a9e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	2b20      	cmp	r3, #32
 800a9f0:	d166      	bne.n	800aac0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d002      	beq.n	800a9fe <HAL_UART_Receive_DMA+0x26>
 800a9f8:	88fb      	ldrh	r3, [r7, #6]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d101      	bne.n	800aa02 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e05f      	b.n	800aac2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800aa08:	2b01      	cmp	r3, #1
 800aa0a:	d101      	bne.n	800aa10 <HAL_UART_Receive_DMA+0x38>
 800aa0c:	2302      	movs	r3, #2
 800aa0e:	e058      	b.n	800aac2 <HAL_UART_Receive_DMA+0xea>
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800aa18:	68ba      	ldr	r2, [r7, #8]
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	88fa      	ldrh	r2, [r7, #6]
 800aa22:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2200      	movs	r2, #0
 800aa28:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	2222      	movs	r2, #34	; 0x22
 800aa2e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa36:	4a25      	ldr	r2, [pc, #148]	; (800aacc <HAL_UART_Receive_DMA+0xf4>)
 800aa38:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa3e:	4a24      	ldr	r2, [pc, #144]	; (800aad0 <HAL_UART_Receive_DMA+0xf8>)
 800aa40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa46:	4a23      	ldr	r2, [pc, #140]	; (800aad4 <HAL_UART_Receive_DMA+0xfc>)
 800aa48:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa4e:	2200      	movs	r2, #0
 800aa50:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800aa52:	f107 0308 	add.w	r3, r7, #8
 800aa56:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	3304      	adds	r3, #4
 800aa62:	4619      	mov	r1, r3
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	681a      	ldr	r2, [r3, #0]
 800aa68:	88fb      	ldrh	r3, [r7, #6]
 800aa6a:	f7fb fd91 	bl	8006590 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800aa6e:	2300      	movs	r3, #0
 800aa70:	613b      	str	r3, [r7, #16]
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	613b      	str	r3, [r7, #16]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	613b      	str	r3, [r7, #16]
 800aa82:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	68da      	ldr	r2, [r3, #12]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aa9a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	695a      	ldr	r2, [r3, #20]
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f042 0201 	orr.w	r2, r2, #1
 800aaaa:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	695a      	ldr	r2, [r3, #20]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaba:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800aabc:	2300      	movs	r3, #0
 800aabe:	e000      	b.n	800aac2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800aac0:	2302      	movs	r3, #2
  }
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3718      	adds	r7, #24
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}
 800aaca:	bf00      	nop
 800aacc:	0800ae7b 	.word	0x0800ae7b
 800aad0:	0800aee3 	.word	0x0800aee3
 800aad4:	0800aeff 	.word	0x0800aeff

0800aad8 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b084      	sub	sp, #16
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 800aae0:	2301      	movs	r3, #1
 800aae2:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68da      	ldr	r2, [r3, #12]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f422 72f0 	bic.w	r2, r2, #480	; 0x1e0
 800aaf2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	695a      	ldr	r2, [r3, #20]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f022 0201 	bic.w	r2, r2, #1
 800ab02:	615a      	str	r2, [r3, #20]

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d00f      	beq.n	800ab2c <HAL_UART_Abort_IT+0x54>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	695b      	ldr	r3, [r3, #20]
 800ab12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d004      	beq.n	800ab24 <HAL_UART_Abort_IT+0x4c>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab1e:	4a3e      	ldr	r2, [pc, #248]	; (800ac18 <HAL_UART_Abort_IT+0x140>)
 800ab20:	635a      	str	r2, [r3, #52]	; 0x34
 800ab22:	e003      	b.n	800ab2c <HAL_UART_Abort_IT+0x54>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab28:	2200      	movs	r2, #0
 800ab2a:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d00f      	beq.n	800ab54 <HAL_UART_Abort_IT+0x7c>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	695b      	ldr	r3, [r3, #20]
 800ab3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d004      	beq.n	800ab4c <HAL_UART_Abort_IT+0x74>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab46:	4a35      	ldr	r2, [pc, #212]	; (800ac1c <HAL_UART_Abort_IT+0x144>)
 800ab48:	635a      	str	r2, [r3, #52]	; 0x34
 800ab4a:	e003      	b.n	800ab54 <HAL_UART_Abort_IT+0x7c>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab50:	2200      	movs	r2, #0
 800ab52:	635a      	str	r2, [r3, #52]	; 0x34
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	695b      	ldr	r3, [r3, #20]
 800ab5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d01a      	beq.n	800ab98 <HAL_UART_Abort_IT+0xc0>
  {
    /* Disable DMA Tx at UART level */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	695a      	ldr	r2, [r3, #20]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab70:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d00e      	beq.n	800ab98 <HAL_UART_Abort_IT+0xc0>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab7e:	4618      	mov	r0, r3
 800ab80:	f7fb fd66 	bl	8006650 <HAL_DMA_Abort_IT>
 800ab84:	4603      	mov	r3, r0
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d004      	beq.n	800ab94 <HAL_UART_Abort_IT+0xbc>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab8e:	2200      	movs	r2, #0
 800ab90:	635a      	str	r2, [r3, #52]	; 0x34
 800ab92:	e001      	b.n	800ab98 <HAL_UART_Abort_IT+0xc0>
      }
      else
      {
        AbortCplt = 0x00U;
 800ab94:	2300      	movs	r3, #0
 800ab96:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	695b      	ldr	r3, [r3, #20]
 800ab9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d01c      	beq.n	800abe0 <HAL_UART_Abort_IT+0x108>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	695a      	ldr	r2, [r3, #20]
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abb4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d010      	beq.n	800abe0 <HAL_UART_Abort_IT+0x108>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7fb fd44 	bl	8006650 <HAL_DMA_Abort_IT>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d006      	beq.n	800abdc <HAL_UART_Abort_IT+0x104>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800abd2:	2200      	movs	r2, #0
 800abd4:	635a      	str	r2, [r3, #52]	; 0x34
        AbortCplt = 0x01U;
 800abd6:	2301      	movs	r3, #1
 800abd8:	60fb      	str	r3, [r7, #12]
 800abda:	e001      	b.n	800abe0 <HAL_UART_Abort_IT+0x108>
      }
      else
      {
        AbortCplt = 0x00U;
 800abdc:	2300      	movs	r3, #0
 800abde:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	2b01      	cmp	r3, #1
 800abe4:	d113      	bne.n	800ac0e <HAL_UART_Abort_IT+0x136>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2200      	movs	r2, #0
 800abea:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	2200      	movs	r2, #0
 800abf0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2200      	movs	r2, #0
 800abf6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2220      	movs	r2, #32
 800abfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2220      	movs	r2, #32
 800ac04:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f000 f92d 	bl	800ae68 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 800ac0e:	2300      	movs	r3, #0
}
 800ac10:	4618      	mov	r0, r3
 800ac12:	3710      	adds	r7, #16
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}
 800ac18:	0800b0b3 	.word	0x0800b0b3
 800ac1c:	0800b10d 	.word	0x0800b10d

0800ac20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b088      	sub	sp, #32
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	68db      	ldr	r3, [r3, #12]
 800ac36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	695b      	ldr	r3, [r3, #20]
 800ac3e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800ac40:	2300      	movs	r3, #0
 800ac42:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800ac44:	2300      	movs	r3, #0
 800ac46:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	f003 030f 	and.w	r3, r3, #15
 800ac4e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d10d      	bne.n	800ac72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ac56:	69fb      	ldr	r3, [r7, #28]
 800ac58:	f003 0320 	and.w	r3, r3, #32
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d008      	beq.n	800ac72 <HAL_UART_IRQHandler+0x52>
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	f003 0320 	and.w	r3, r3, #32
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d003      	beq.n	800ac72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fae2 	bl	800b234 <UART_Receive_IT>
      return;
 800ac70:	e0d0      	b.n	800ae14 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	f000 80b0 	beq.w	800adda <HAL_UART_IRQHandler+0x1ba>
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	f003 0301 	and.w	r3, r3, #1
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d105      	bne.n	800ac90 <HAL_UART_IRQHandler+0x70>
 800ac84:	69bb      	ldr	r3, [r7, #24]
 800ac86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	f000 80a5 	beq.w	800adda <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	f003 0301 	and.w	r3, r3, #1
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00a      	beq.n	800acb0 <HAL_UART_IRQHandler+0x90>
 800ac9a:	69bb      	ldr	r3, [r7, #24]
 800ac9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d005      	beq.n	800acb0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aca8:	f043 0201 	orr.w	r2, r3, #1
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	f003 0304 	and.w	r3, r3, #4
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00a      	beq.n	800acd0 <HAL_UART_IRQHandler+0xb0>
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	f003 0301 	and.w	r3, r3, #1
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d005      	beq.n	800acd0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800acc8:	f043 0202 	orr.w	r2, r3, #2
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800acd0:	69fb      	ldr	r3, [r7, #28]
 800acd2:	f003 0302 	and.w	r3, r3, #2
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d00a      	beq.n	800acf0 <HAL_UART_IRQHandler+0xd0>
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f003 0301 	and.w	r3, r3, #1
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d005      	beq.n	800acf0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ace8:	f043 0204 	orr.w	r2, r3, #4
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	f003 0308 	and.w	r3, r3, #8
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d00f      	beq.n	800ad1a <HAL_UART_IRQHandler+0xfa>
 800acfa:	69bb      	ldr	r3, [r7, #24]
 800acfc:	f003 0320 	and.w	r3, r3, #32
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d104      	bne.n	800ad0e <HAL_UART_IRQHandler+0xee>
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	f003 0301 	and.w	r3, r3, #1
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d005      	beq.n	800ad1a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad12:	f043 0208 	orr.w	r2, r3, #8
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d077      	beq.n	800ae12 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	f003 0320 	and.w	r3, r3, #32
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d007      	beq.n	800ad3c <HAL_UART_IRQHandler+0x11c>
 800ad2c:	69bb      	ldr	r3, [r7, #24]
 800ad2e:	f003 0320 	and.w	r3, r3, #32
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d002      	beq.n	800ad3c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 fa7c 	bl	800b234 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	695b      	ldr	r3, [r3, #20]
 800ad42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	bf14      	ite	ne
 800ad4a:	2301      	movne	r3, #1
 800ad4c:	2300      	moveq	r3, #0
 800ad4e:	b2db      	uxtb	r3, r3
 800ad50:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad56:	f003 0308 	and.w	r3, r3, #8
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d102      	bne.n	800ad64 <HAL_UART_IRQHandler+0x144>
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d031      	beq.n	800adc8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 f973 	bl	800b050 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	695b      	ldr	r3, [r3, #20]
 800ad70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d023      	beq.n	800adc0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	695a      	ldr	r2, [r3, #20]
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad86:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d013      	beq.n	800adb8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad94:	4a21      	ldr	r2, [pc, #132]	; (800ae1c <HAL_UART_IRQHandler+0x1fc>)
 800ad96:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f7fb fc57 	bl	8006650 <HAL_DMA_Abort_IT>
 800ada2:	4603      	mov	r3, r0
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d016      	beq.n	800add6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800adb2:	4610      	mov	r0, r2
 800adb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adb6:	e00e      	b.n	800add6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 f84c 	bl	800ae56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adbe:	e00a      	b.n	800add6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f000 f848 	bl	800ae56 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800adc6:	e006      	b.n	800add6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 f844 	bl	800ae56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2200      	movs	r2, #0
 800add2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800add4:	e01d      	b.n	800ae12 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800add6:	bf00      	nop
    return;
 800add8:	e01b      	b.n	800ae12 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d008      	beq.n	800adf6 <HAL_UART_IRQHandler+0x1d6>
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adea:	2b00      	cmp	r3, #0
 800adec:	d003      	beq.n	800adf6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f9b9 	bl	800b166 <UART_Transmit_IT>
    return;
 800adf4:	e00e      	b.n	800ae14 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800adf6:	69fb      	ldr	r3, [r7, #28]
 800adf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d009      	beq.n	800ae14 <HAL_UART_IRQHandler+0x1f4>
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d004      	beq.n	800ae14 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f9fa 	bl	800b204 <UART_EndTransmit_IT>
    return;
 800ae10:	e000      	b.n	800ae14 <HAL_UART_IRQHandler+0x1f4>
    return;
 800ae12:	bf00      	nop
  }
}
 800ae14:	3720      	adds	r7, #32
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	0800b08b 	.word	0x0800b08b

0800ae20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae20:	b480      	push	{r7}
 800ae22:	b083      	sub	sp, #12
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae28:	bf00      	nop
 800ae2a:	370c      	adds	r7, #12
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bc80      	pop	{r7}
 800ae30:	4770      	bx	lr

0800ae32 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae32:	b480      	push	{r7}
 800ae34:	b083      	sub	sp, #12
 800ae36:	af00      	add	r7, sp, #0
 800ae38:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ae3a:	bf00      	nop
 800ae3c:	370c      	adds	r7, #12
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bc80      	pop	{r7}
 800ae42:	4770      	bx	lr

0800ae44 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae44:	b480      	push	{r7}
 800ae46:	b083      	sub	sp, #12
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ae4c:	bf00      	nop
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bc80      	pop	{r7}
 800ae54:	4770      	bx	lr

0800ae56 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae56:	b480      	push	{r7}
 800ae58:	b083      	sub	sp, #12
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae5e:	bf00      	nop
 800ae60:	370c      	adds	r7, #12
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bc80      	pop	{r7}
 800ae66:	4770      	bx	lr

0800ae68 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800ae68:	b480      	push	{r7}
 800ae6a:	b083      	sub	sp, #12
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bc80      	pop	{r7}
 800ae78:	4770      	bx	lr

0800ae7a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ae7a:	b580      	push	{r7, lr}
 800ae7c:	b084      	sub	sp, #16
 800ae7e:	af00      	add	r7, sp, #0
 800ae80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae86:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	f003 0320 	and.w	r3, r3, #32
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d11e      	bne.n	800aed4 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	68da      	ldr	r2, [r3, #12]
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aeaa:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	695a      	ldr	r2, [r3, #20]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	f022 0201 	bic.w	r2, r2, #1
 800aeba:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	695a      	ldr	r2, [r3, #20]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aeca:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2220      	movs	r2, #32
 800aed0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800aed4:	68f8      	ldr	r0, [r7, #12]
 800aed6:	f7ff ffac 	bl	800ae32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aeda:	bf00      	nop
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}

0800aee2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aee2:	b580      	push	{r7, lr}
 800aee4:	b084      	sub	sp, #16
 800aee6:	af00      	add	r7, sp, #0
 800aee8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800aef0:	68f8      	ldr	r0, [r7, #12]
 800aef2:	f7ff ffa7 	bl	800ae44 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aef6:	bf00      	nop
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800af06:	2300      	movs	r3, #0
 800af08:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af0e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	bf14      	ite	ne
 800af1e:	2301      	movne	r3, #1
 800af20:	2300      	moveq	r3, #0
 800af22:	b2db      	uxtb	r3, r3
 800af24:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800af2c:	b2db      	uxtb	r3, r3
 800af2e:	2b21      	cmp	r3, #33	; 0x21
 800af30:	d108      	bne.n	800af44 <UART_DMAError+0x46>
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d005      	beq.n	800af44 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	2200      	movs	r2, #0
 800af3c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800af3e:	68b8      	ldr	r0, [r7, #8]
 800af40:	f000 f871 	bl	800b026 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	695b      	ldr	r3, [r3, #20]
 800af4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af4e:	2b00      	cmp	r3, #0
 800af50:	bf14      	ite	ne
 800af52:	2301      	movne	r3, #1
 800af54:	2300      	moveq	r3, #0
 800af56:	b2db      	uxtb	r3, r3
 800af58:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b22      	cmp	r3, #34	; 0x22
 800af64:	d108      	bne.n	800af78 <UART_DMAError+0x7a>
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d005      	beq.n	800af78 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	2200      	movs	r2, #0
 800af70:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800af72:	68b8      	ldr	r0, [r7, #8]
 800af74:	f000 f86c 	bl	800b050 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af7c:	f043 0210 	orr.w	r2, r3, #16
 800af80:	68bb      	ldr	r3, [r7, #8]
 800af82:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af84:	68b8      	ldr	r0, [r7, #8]
 800af86:	f7ff ff66 	bl	800ae56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af8a:	bf00      	nop
 800af8c:	3710      	adds	r7, #16
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b084      	sub	sp, #16
 800af96:	af00      	add	r7, sp, #0
 800af98:	60f8      	str	r0, [r7, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	603b      	str	r3, [r7, #0]
 800af9e:	4613      	mov	r3, r2
 800afa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afa2:	e02c      	b.n	800affe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afa4:	69bb      	ldr	r3, [r7, #24]
 800afa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afaa:	d028      	beq.n	800affe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d007      	beq.n	800afc2 <UART_WaitOnFlagUntilTimeout+0x30>
 800afb2:	f7fb f8c9 	bl	8006148 <HAL_GetTick>
 800afb6:	4602      	mov	r2, r0
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	1ad3      	subs	r3, r2, r3
 800afbc:	69ba      	ldr	r2, [r7, #24]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d21d      	bcs.n	800affe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68da      	ldr	r2, [r3, #12]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800afd0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	695a      	ldr	r2, [r3, #20]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f022 0201 	bic.w	r2, r2, #1
 800afe0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	2220      	movs	r2, #32
 800afe6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2220      	movs	r2, #32
 800afee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2200      	movs	r2, #0
 800aff6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800affa:	2303      	movs	r3, #3
 800affc:	e00f      	b.n	800b01e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	4013      	ands	r3, r2
 800b008:	68ba      	ldr	r2, [r7, #8]
 800b00a:	429a      	cmp	r2, r3
 800b00c:	bf0c      	ite	eq
 800b00e:	2301      	moveq	r3, #1
 800b010:	2300      	movne	r3, #0
 800b012:	b2db      	uxtb	r3, r3
 800b014:	461a      	mov	r2, r3
 800b016:	79fb      	ldrb	r3, [r7, #7]
 800b018:	429a      	cmp	r2, r3
 800b01a:	d0c3      	beq.n	800afa4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b01c:	2300      	movs	r3, #0
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3710      	adds	r7, #16
 800b022:	46bd      	mov	sp, r7
 800b024:	bd80      	pop	{r7, pc}

0800b026 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b026:	b480      	push	{r7}
 800b028:	b083      	sub	sp, #12
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	68da      	ldr	r2, [r3, #12]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b03c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2220      	movs	r2, #32
 800b042:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b046:	bf00      	nop
 800b048:	370c      	adds	r7, #12
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bc80      	pop	{r7}
 800b04e:	4770      	bx	lr

0800b050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b050:	b480      	push	{r7}
 800b052:	b083      	sub	sp, #12
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	68da      	ldr	r2, [r3, #12]
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b066:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	695a      	ldr	r2, [r3, #20]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f022 0201 	bic.w	r2, r2, #1
 800b076:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2220      	movs	r2, #32
 800b07c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b080:	bf00      	nop
 800b082:	370c      	adds	r7, #12
 800b084:	46bd      	mov	sp, r7
 800b086:	bc80      	pop	{r7}
 800b088:	4770      	bx	lr

0800b08a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b084      	sub	sp, #16
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b096:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2200      	movs	r2, #0
 800b09c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b0a4:	68f8      	ldr	r0, [r7, #12]
 800b0a6:	f7ff fed6 	bl	800ae56 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b0aa:	bf00      	nop
 800b0ac:	3710      	adds	r7, #16
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}

0800b0b2 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800b0b2:	b580      	push	{r7, lr}
 800b0b4:	b084      	sub	sp, #16
 800b0b6:	af00      	add	r7, sp, #0
 800b0b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0be:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d004      	beq.n	800b0da <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d114      	bne.n	800b104 <UART_DMATxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	2220      	movs	r2, #32
 800b0f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2220      	movs	r2, #32
 800b0f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800b0fc:	68f8      	ldr	r0, [r7, #12]
 800b0fe:	f7ff feb3 	bl	800ae68 <HAL_UART_AbortCpltCallback>
 800b102:	e000      	b.n	800b106 <UART_DMATxAbortCallback+0x54>
      return;
 800b104:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b106:	3710      	adds	r7, #16
 800b108:	46bd      	mov	sp, r7
 800b10a:	bd80      	pop	{r7, pc}

0800b10c <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 800b10c:	b580      	push	{r7, lr}
 800b10e:	b084      	sub	sp, #16
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b118:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b11e:	2200      	movs	r2, #0
 800b120:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b126:	2b00      	cmp	r3, #0
 800b128:	d004      	beq.n	800b134 <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b12e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b130:	2b00      	cmp	r3, #0
 800b132:	d114      	bne.n	800b15e <UART_DMARxAbortCallback+0x52>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2200      	movs	r2, #0
 800b138:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2200      	movs	r2, #0
 800b13e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	2200      	movs	r2, #0
 800b144:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2220      	movs	r2, #32
 800b14a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2220      	movs	r2, #32
 800b152:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 800b156:	68f8      	ldr	r0, [r7, #12]
 800b158:	f7ff fe86 	bl	800ae68 <HAL_UART_AbortCpltCallback>
 800b15c:	e000      	b.n	800b160 <UART_DMARxAbortCallback+0x54>
      return;
 800b15e:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b160:	3710      	adds	r7, #16
 800b162:	46bd      	mov	sp, r7
 800b164:	bd80      	pop	{r7, pc}

0800b166 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b166:	b480      	push	{r7}
 800b168:	b085      	sub	sp, #20
 800b16a:	af00      	add	r7, sp, #0
 800b16c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b174:	b2db      	uxtb	r3, r3
 800b176:	2b21      	cmp	r3, #33	; 0x21
 800b178:	d13e      	bne.n	800b1f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	689b      	ldr	r3, [r3, #8]
 800b17e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b182:	d114      	bne.n	800b1ae <UART_Transmit_IT+0x48>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	691b      	ldr	r3, [r3, #16]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d110      	bne.n	800b1ae <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6a1b      	ldr	r3, [r3, #32]
 800b190:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	881b      	ldrh	r3, [r3, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b1a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6a1b      	ldr	r3, [r3, #32]
 800b1a6:	1c9a      	adds	r2, r3, #2
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	621a      	str	r2, [r3, #32]
 800b1ac:	e008      	b.n	800b1c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6a1b      	ldr	r3, [r3, #32]
 800b1b2:	1c59      	adds	r1, r3, #1
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	6211      	str	r1, [r2, #32]
 800b1b8:	781a      	ldrb	r2, [r3, #0]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b1c4:	b29b      	uxth	r3, r3
 800b1c6:	3b01      	subs	r3, #1
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	687a      	ldr	r2, [r7, #4]
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d10f      	bne.n	800b1f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	68da      	ldr	r2, [r3, #12]
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b1e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	68da      	ldr	r2, [r3, #12]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	e000      	b.n	800b1fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b1f8:	2302      	movs	r3, #2
  }
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3714      	adds	r7, #20
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bc80      	pop	{r7}
 800b202:	4770      	bx	lr

0800b204 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	68da      	ldr	r2, [r3, #12]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b21a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2220      	movs	r2, #32
 800b220:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7ff fdfb 	bl	800ae20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b22a:	2300      	movs	r3, #0
}
 800b22c:	4618      	mov	r0, r3
 800b22e:	3708      	adds	r7, #8
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b242:	b2db      	uxtb	r3, r3
 800b244:	2b22      	cmp	r3, #34	; 0x22
 800b246:	d170      	bne.n	800b32a <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	689b      	ldr	r3, [r3, #8]
 800b24c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b250:	d117      	bne.n	800b282 <UART_Receive_IT+0x4e>
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	691b      	ldr	r3, [r3, #16]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d113      	bne.n	800b282 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800b25a:	2300      	movs	r3, #0
 800b25c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b262:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b270:	b29a      	uxth	r2, r3
 800b272:	68bb      	ldr	r3, [r7, #8]
 800b274:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b27a:	1c9a      	adds	r2, r3, #2
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	629a      	str	r2, [r3, #40]	; 0x28
 800b280:	e026      	b.n	800b2d0 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b286:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800b288:	2300      	movs	r3, #0
 800b28a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	689b      	ldr	r3, [r3, #8]
 800b290:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b294:	d007      	beq.n	800b2a6 <UART_Receive_IT+0x72>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d10a      	bne.n	800b2b4 <UART_Receive_IT+0x80>
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	691b      	ldr	r3, [r3, #16]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d106      	bne.n	800b2b4 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	685b      	ldr	r3, [r3, #4]
 800b2ac:	b2da      	uxtb	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	701a      	strb	r2, [r3, #0]
 800b2b2:	e008      	b.n	800b2c6 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	b2db      	uxtb	r3, r3
 800b2bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2c0:	b2da      	uxtb	r2, r3
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ca:	1c5a      	adds	r2, r3, #1
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b2d4:	b29b      	uxth	r3, r3
 800b2d6:	3b01      	subs	r3, #1
 800b2d8:	b29b      	uxth	r3, r3
 800b2da:	687a      	ldr	r2, [r7, #4]
 800b2dc:	4619      	mov	r1, r3
 800b2de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d120      	bne.n	800b326 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	68da      	ldr	r2, [r3, #12]
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	f022 0220 	bic.w	r2, r2, #32
 800b2f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	68da      	ldr	r2, [r3, #12]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b302:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	695a      	ldr	r2, [r3, #20]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f022 0201 	bic.w	r2, r2, #1
 800b312:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2220      	movs	r2, #32
 800b318:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b31c:	6878      	ldr	r0, [r7, #4]
 800b31e:	f7ff fd88 	bl	800ae32 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800b322:	2300      	movs	r3, #0
 800b324:	e002      	b.n	800b32c <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800b326:	2300      	movs	r3, #0
 800b328:	e000      	b.n	800b32c <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800b32a:	2302      	movs	r3, #2
  }
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3710      	adds	r7, #16
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	691b      	ldr	r3, [r3, #16]
 800b342:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	68da      	ldr	r2, [r3, #12]
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	430a      	orrs	r2, r1
 800b350:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	689a      	ldr	r2, [r3, #8]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	691b      	ldr	r3, [r3, #16]
 800b35a:	431a      	orrs	r2, r3
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	695b      	ldr	r3, [r3, #20]
 800b360:	4313      	orrs	r3, r2
 800b362:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68db      	ldr	r3, [r3, #12]
 800b36a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800b36e:	f023 030c 	bic.w	r3, r3, #12
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	6812      	ldr	r2, [r2, #0]
 800b376:	68b9      	ldr	r1, [r7, #8]
 800b378:	430b      	orrs	r3, r1
 800b37a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	695b      	ldr	r3, [r3, #20]
 800b382:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	699a      	ldr	r2, [r3, #24]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	430a      	orrs	r2, r1
 800b390:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	4a2c      	ldr	r2, [pc, #176]	; (800b448 <UART_SetConfig+0x114>)
 800b398:	4293      	cmp	r3, r2
 800b39a:	d103      	bne.n	800b3a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800b39c:	f7fd fdf0 	bl	8008f80 <HAL_RCC_GetPCLK2Freq>
 800b3a0:	60f8      	str	r0, [r7, #12]
 800b3a2:	e002      	b.n	800b3aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800b3a4:	f7fd fdd8 	bl	8008f58 <HAL_RCC_GetPCLK1Freq>
 800b3a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	4413      	add	r3, r2
 800b3b2:	009a      	lsls	r2, r3, #2
 800b3b4:	441a      	add	r2, r3
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	009b      	lsls	r3, r3, #2
 800b3bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3c0:	4a22      	ldr	r2, [pc, #136]	; (800b44c <UART_SetConfig+0x118>)
 800b3c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b3c6:	095b      	lsrs	r3, r3, #5
 800b3c8:	0119      	lsls	r1, r3, #4
 800b3ca:	68fa      	ldr	r2, [r7, #12]
 800b3cc:	4613      	mov	r3, r2
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	4413      	add	r3, r2
 800b3d2:	009a      	lsls	r2, r3, #2
 800b3d4:	441a      	add	r2, r3
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	fbb2 f2f3 	udiv	r2, r2, r3
 800b3e0:	4b1a      	ldr	r3, [pc, #104]	; (800b44c <UART_SetConfig+0x118>)
 800b3e2:	fba3 0302 	umull	r0, r3, r3, r2
 800b3e6:	095b      	lsrs	r3, r3, #5
 800b3e8:	2064      	movs	r0, #100	; 0x64
 800b3ea:	fb00 f303 	mul.w	r3, r0, r3
 800b3ee:	1ad3      	subs	r3, r2, r3
 800b3f0:	011b      	lsls	r3, r3, #4
 800b3f2:	3332      	adds	r3, #50	; 0x32
 800b3f4:	4a15      	ldr	r2, [pc, #84]	; (800b44c <UART_SetConfig+0x118>)
 800b3f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b3fa:	095b      	lsrs	r3, r3, #5
 800b3fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b400:	4419      	add	r1, r3
 800b402:	68fa      	ldr	r2, [r7, #12]
 800b404:	4613      	mov	r3, r2
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	4413      	add	r3, r2
 800b40a:	009a      	lsls	r2, r3, #2
 800b40c:	441a      	add	r2, r3
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	fbb2 f2f3 	udiv	r2, r2, r3
 800b418:	4b0c      	ldr	r3, [pc, #48]	; (800b44c <UART_SetConfig+0x118>)
 800b41a:	fba3 0302 	umull	r0, r3, r3, r2
 800b41e:	095b      	lsrs	r3, r3, #5
 800b420:	2064      	movs	r0, #100	; 0x64
 800b422:	fb00 f303 	mul.w	r3, r0, r3
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	011b      	lsls	r3, r3, #4
 800b42a:	3332      	adds	r3, #50	; 0x32
 800b42c:	4a07      	ldr	r2, [pc, #28]	; (800b44c <UART_SetConfig+0x118>)
 800b42e:	fba2 2303 	umull	r2, r3, r2, r3
 800b432:	095b      	lsrs	r3, r3, #5
 800b434:	f003 020f 	and.w	r2, r3, #15
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	440a      	add	r2, r1
 800b43e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800b440:	bf00      	nop
 800b442:	3710      	adds	r7, #16
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	40013800 	.word	0x40013800
 800b44c:	51eb851f 	.word	0x51eb851f

0800b450 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"



Controller::Controller() {}
 800b450:	b580      	push	{r7, lr}
 800b452:	b086      	sub	sp, #24
 800b454:	af04      	add	r7, sp, #16
 800b456:	6078      	str	r0, [r7, #4]
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	4a6b      	ldr	r2, [pc, #428]	; (800b608 <_ZN10ControllerC1Ev+0x1b8>)
 800b45c:	639a      	str	r2, [r3, #56]	; 0x38
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	4a6a      	ldr	r2, [pc, #424]	; (800b60c <_ZN10ControllerC1Ev+0x1bc>)
 800b462:	63da      	str	r2, [r3, #60]	; 0x3c
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	22c8      	movs	r2, #200	; 0xc8
 800b468:	641a      	str	r2, [r3, #64]	; 0x40
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b46e:	4618      	mov	r0, r3
 800b470:	f7f5 fc14 	bl	8000c9c <__aeabi_i2f>
 800b474:	4603      	mov	r3, r0
 800b476:	4619      	mov	r1, r3
 800b478:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b47c:	f7f5 fd16 	bl	8000eac <__aeabi_fdiv>
 800b480:	4603      	mov	r3, r0
 800b482:	461a      	mov	r2, r3
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	645a      	str	r2, [r3, #68]	; 0x44
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a61      	ldr	r2, [pc, #388]	; (800b610 <_ZN10ControllerC1Ev+0x1c0>)
 800b48c:	649a      	str	r2, [r3, #72]	; 0x48
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a60      	ldr	r2, [pc, #384]	; (800b614 <_ZN10ControllerC1Ev+0x1c4>)
 800b492:	64da      	str	r2, [r3, #76]	; 0x4c
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a60      	ldr	r2, [pc, #384]	; (800b618 <_ZN10ControllerC1Ev+0x1c8>)
 800b498:	651a      	str	r2, [r3, #80]	; 0x50
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f04f 0200 	mov.w	r2, #0
 800b4a0:	655a      	str	r2, [r3, #84]	; 0x54
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	4a5d      	ldr	r2, [pc, #372]	; (800b61c <_ZN10ControllerC1Ev+0x1cc>)
 800b4a6:	659a      	str	r2, [r3, #88]	; 0x58
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	4a5d      	ldr	r2, [pc, #372]	; (800b620 <_ZN10ControllerC1Ev+0x1d0>)
 800b4ac:	65da      	str	r2, [r3, #92]	; 0x5c
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	4a5c      	ldr	r2, [pc, #368]	; (800b624 <_ZN10ControllerC1Ev+0x1d4>)
 800b4b2:	661a      	str	r2, [r3, #96]	; 0x60
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	665a      	str	r2, [r3, #100]	; 0x64
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	669a      	str	r2, [r3, #104]	; 0x68
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	66da      	str	r2, [r3, #108]	; 0x6c
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a56      	ldr	r2, [pc, #344]	; (800b628 <_ZN10ControllerC1Ev+0x1d8>)
 800b4d0:	671a      	str	r2, [r3, #112]	; 0x70
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a55      	ldr	r2, [pc, #340]	; (800b62c <_ZN10ControllerC1Ev+0x1dc>)
 800b4d6:	675a      	str	r2, [r3, #116]	; 0x74
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	4a55      	ldr	r2, [pc, #340]	; (800b630 <_ZN10ControllerC1Ev+0x1e0>)
 800b4dc:	679a      	str	r2, [r3, #120]	; 0x78
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a54      	ldr	r2, [pc, #336]	; (800b634 <_ZN10ControllerC1Ev+0x1e4>)
 800b4e2:	67da      	str	r2, [r3, #124]	; 0x7c
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	4a54      	ldr	r2, [pc, #336]	; (800b638 <_ZN10ControllerC1Ev+0x1e8>)
 800b4e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	4a53      	ldr	r2, [pc, #332]	; (800b63c <_ZN10ControllerC1Ev+0x1ec>)
 800b4f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	4a52      	ldr	r2, [pc, #328]	; (800b640 <_ZN10ControllerC1Ev+0x1f0>)
 800b4f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f04f 0200 	mov.w	r2, #0
 800b502:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f04f 0200 	mov.w	r2, #0
 800b50c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800b516:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f04f 0200 	mov.w	r2, #0
 800b520:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f04f 0200 	mov.w	r2, #0
 800b52a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 800b534:	a330      	add	r3, pc, #192	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b53a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b53e:	a32e      	add	r3, pc, #184	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	e9cd 2300 	strd	r2, r3, [sp]
 800b548:	a32d      	add	r3, pc, #180	; (adr r3, 800b600 <_ZN10ControllerC1Ev+0x1b0>)
 800b54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54e:	4608      	mov	r0, r1
 800b550:	f005 fb4c 	bl	8010bec <_ZN3lpfC1Eddd>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f103 01c8 	add.w	r1, r3, #200	; 0xc8
 800b55a:	a327      	add	r3, pc, #156	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b560:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b564:	a324      	add	r3, pc, #144	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b56a:	e9cd 2300 	strd	r2, r3, [sp]
 800b56e:	a324      	add	r3, pc, #144	; (adr r3, 800b600 <_ZN10ControllerC1Ev+0x1b0>)
 800b570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b574:	4608      	mov	r0, r1
 800b576:	f005 fb39 	bl	8010bec <_ZN3lpfC1Eddd>
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	f103 01f0 	add.w	r1, r3, #240	; 0xf0
 800b580:	a31d      	add	r3, pc, #116	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b586:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b58a:	a31b      	add	r3, pc, #108	; (adr r3, 800b5f8 <_ZN10ControllerC1Ev+0x1a8>)
 800b58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b590:	e9cd 2300 	strd	r2, r3, [sp]
 800b594:	a31a      	add	r3, pc, #104	; (adr r3, 800b600 <_ZN10ControllerC1Ev+0x1b0>)
 800b596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59a:	4608      	mov	r0, r1
 800b59c:	f005 fb26 	bl	8010bec <_ZN3lpfC1Eddd>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f004 ff1a 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f004 ff14 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f004 ff0e 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	f004 ff08 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f004 ff02 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f503 63ae 	add.w	r3, r3, #1392	; 0x570
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f004 fefc 	bl	80103e0 <_ZN3PIDC1Ev>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3708      	adds	r7, #8
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}
 800b5f2:	bf00      	nop
 800b5f4:	f3af 8000 	nop.w
 800b5f8:	fc3b4f61 	.word	0xfc3b4f61
 800b5fc:	3fa35935 	.word	0x3fa35935
 800b600:	4f0d844d 	.word	0x4f0d844d
 800b604:	3fed94af 	.word	0x3fed94af
 800b608:	44c1c000 	.word	0x44c1c000
 800b60c:	42654ca3 	.word	0x42654ca3
 800b610:	3fb33333 	.word	0x3fb33333
 800b614:	411cf5c3 	.word	0x411cf5c3
 800b618:	41f9d70a 	.word	0x41f9d70a
 800b61c:	3e6147ae 	.word	0x3e6147ae
 800b620:	3d4ccccd 	.word	0x3d4ccccd
 800b624:	3cf5c28f 	.word	0x3cf5c28f
 800b628:	40a00000 	.word	0x40a00000
 800b62c:	41100000 	.word	0x41100000
 800b630:	41400000 	.word	0x41400000
 800b634:	40400000 	.word	0x40400000
 800b638:	41200000 	.word	0x41200000
 800b63c:	41700000 	.word	0x41700000
 800b640:	c0800000 	.word	0xc0800000

0800b644 <_ZN10Controller3RunEv>:

void Controller::Run (void) {
 800b644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b648:	b092      	sub	sp, #72	; 0x48
 800b64a:	af04      	add	r7, sp, #16
 800b64c:	6078      	str	r0, [r7, #4]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
		vel_controller_counter++;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b652:	1c5a      	adds	r2, r3, #1
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	625a      	str	r2, [r3, #36]	; 0x24

        roll  = state.angles[0];
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f8d3 216c 	ldr.w	r2, [r3, #364]	; 0x16c
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8d3 2170 	ldr.w	r2, [r3, #368]	; 0x170
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	609a      	str	r2, [r3, #8]
        
    if(!swarm) {
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800b6b8:	f083 0301 	eor.w	r3, r3, #1
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d01b      	beq.n	800b6fa <_ZN10Controller3RunEv+0xb6>
         Kp_roll = 0.28; //0.3
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	4a52      	ldr	r2, [pc, #328]	; (800b810 <_ZN10Controller3RunEv+0x1cc>)
 800b6c6:	659a      	str	r2, [r3, #88]	; 0x58
         Ki_roll = 0.02;  //0.008
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	4a52      	ldr	r2, [pc, #328]	; (800b814 <_ZN10Controller3RunEv+0x1d0>)
 800b6cc:	65da      	str	r2, [r3, #92]	; 0x5c
         Kd_roll = 0.03; //0.007 0.01
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	4a51      	ldr	r2, [pc, #324]	; (800b818 <_ZN10Controller3RunEv+0x1d4>)
 800b6d2:	661a      	str	r2, [r3, #96]	; 0x60

         Kp_pitch = Kp_roll;	//0.8
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	665a      	str	r2, [r3, #100]	; 0x64
         Ki_pitch = Ki_roll;
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	669a      	str	r2, [r3, #104]	; 0x68
         Kd_pitch = Kd_roll;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	66da      	str	r2, [r3, #108]	; 0x6c

         Kp_yaw = 5.0;// 1;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	4a4b      	ldr	r2, [pc, #300]	; (800b81c <_ZN10Controller3RunEv+0x1d8>)
 800b6f0:	671a      	str	r2, [r3, #112]	; 0x70
         Ki_yaw = 12;// 1;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a4a      	ldr	r2, [pc, #296]	; (800b820 <_ZN10Controller3RunEv+0x1dc>)
 800b6f6:	675a      	str	r2, [r3, #116]	; 0x74
 800b6f8:	e01b      	b.n	800b732 <_ZN10Controller3RunEv+0xee>
    }

    else {
        Kp_roll = 0.9; //0.3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	4a49      	ldr	r2, [pc, #292]	; (800b824 <_ZN10Controller3RunEv+0x1e0>)
 800b6fe:	659a      	str	r2, [r3, #88]	; 0x58
        Ki_roll = 0.00;  //0.008
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f04f 0200 	mov.w	r2, #0
 800b706:	65da      	str	r2, [r3, #92]	; 0x5c
        Kd_roll = 0.03; //0.007 0.01
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a43      	ldr	r2, [pc, #268]	; (800b818 <_ZN10Controller3RunEv+0x1d4>)
 800b70c:	661a      	str	r2, [r3, #96]	; 0x60

        Kp_pitch = Kp_roll;	//0.8
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	665a      	str	r2, [r3, #100]	; 0x64
        Ki_pitch = Ki_roll;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	669a      	str	r2, [r3, #104]	; 0x68
        Kd_pitch = Kd_roll;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	66da      	str	r2, [r3, #108]	; 0x6c

        Kp_yaw = 5.0;// 1;
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	4a3c      	ldr	r2, [pc, #240]	; (800b81c <_ZN10Controller3RunEv+0x1d8>)
 800b72a:	671a      	str	r2, [r3, #112]	; 0x70
        Ki_yaw = 12;// 1;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	4a3c      	ldr	r2, [pc, #240]	; (800b820 <_ZN10Controller3RunEv+0x1dc>)
 800b730:	675a      	str	r2, [r3, #116]	; 0x74
    }

    int thr;
    int thr2 = pid_roll.Sat(ch3, 2000, 1000);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800b73e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b742:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b746:	f005 f9db 	bl	8010b00 <_ZN3PID3SatEfii>
 800b74a:	4603      	mov	r3, r0
 800b74c:	4618      	mov	r0, r3
 800b74e:	f7f5 fcd5 	bl	80010fc <__aeabi_f2iz>
 800b752:	4603      	mov	r3, r0
 800b754:	633b      	str	r3, [r7, #48]	; 0x30

    switch(mod) {
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	f000 8153 	beq.w	800ba08 <_ZN10Controller3RunEv+0x3c4>
 800b762:	2b02      	cmp	r3, #2
 800b764:	f300 81d4 	bgt.w	800bb10 <_ZN10Controller3RunEv+0x4cc>
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d002      	beq.n	800b772 <_ZN10Controller3RunEv+0x12e>
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d05b      	beq.n	800b828 <_ZN10Controller3RunEv+0x1e4>
 800b770:	e1ce      	b.n	800bb10 <_ZN10Controller3RunEv+0x4cc>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800b77e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b782:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800b786:	f005 f9bb 	bl	8010b00 <_ZN3PID3SatEfii>
 800b78a:	4603      	mov	r3, r0
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7f5 fcb5 	bl	80010fc <__aeabi_f2iz>
 800b792:	4603      	mov	r3, r0
 800b794:	637b      	str	r3, [r7, #52]	; 0x34
            roll_des     = state_des.angles[0];
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 	 = state_des.angles[1];
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des = state_des.rates[2];
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	4610      	mov	r0, r2
 800b7ca:	f005 fa2a 	bl	8010c22 <_ZN3lpf3RunEf>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800b7e2:	4619      	mov	r1, r3
 800b7e4:	4610      	mov	r0, r2
 800b7e6:	f005 fa1c 	bl	8010c22 <_ZN3lpf3RunEf>
 800b7ea:	4602      	mov	r2, r0
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800b7fe:	4619      	mov	r1, r3
 800b800:	4610      	mov	r0, r2
 800b802:	f005 fa0e 	bl	8010c22 <_ZN3lpf3RunEf>
 800b806:	4602      	mov	r2, r0
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
    	    break;
 800b80e:	e17f      	b.n	800bb10 <_ZN10Controller3RunEv+0x4cc>
 800b810:	3e8f5c29 	.word	0x3e8f5c29
 800b814:	3ca3d70a 	.word	0x3ca3d70a
 800b818:	3cf5c28f 	.word	0x3cf5c28f
 800b81c:	40a00000 	.word	0x40a00000
 800b820:	41400000 	.word	0x41400000
 800b824:	3f666666 	.word	0x3f666666
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f503 6680 	add.w	r6, r3, #1024	; 0x400
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f8d3 819c 	ldr.w	r8, [r3, #412]	; 0x19c
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	f8d3 91a0 	ldr.w	r9, [r3, #416]	; 0x1a0
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f8d3 a198 	ldr.w	sl, [r3, #408]	; 0x198
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800b852:	4618      	mov	r0, r3
 800b854:	f7f5 fc78 	bl	8001148 <__aeabi_f2uiz>
 800b858:	4603      	mov	r3, r0
 800b85a:	9302      	str	r3, [sp, #8]
 800b85c:	9501      	str	r5, [sp, #4]
 800b85e:	9400      	str	r4, [sp, #0]
 800b860:	4653      	mov	r3, sl
 800b862:	464a      	mov	r2, r9
 800b864:	4641      	mov	r1, r8
 800b866:	4630      	mov	r0, r6
 800b868:	f004 fe54 	bl	8010514 <_ZN3PID6PI_VelEfffffj>
 800b86c:	4604      	mov	r4, r0
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b876:	4619      	mov	r1, r3
 800b878:	4610      	mov	r0, r2
 800b87a:	f7f5 fa63 	bl	8000d44 <__aeabi_fmul>
 800b87e:	4603      	mov	r3, r0
 800b880:	4619      	mov	r1, r3
 800b882:	4620      	mov	r0, r4
 800b884:	f7f5 f956 	bl	8000b34 <__addsf3>
 800b888:	4603      	mov	r3, r0
 800b88a:	461a      	mov	r2, r3
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			float deg2rad = 0.0175;
 800b892:	4b5c      	ldr	r3, [pc, #368]	; (800ba04 <_ZN10Controller3RunEv+0x3c0>)
 800b894:	62fb      	str	r3, [r7, #44]	; 0x2c
			float roll_r = roll * deg2rad;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	68db      	ldr	r3, [r3, #12]
 800b89a:	4619      	mov	r1, r3
 800b89c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b89e:	f7f5 fa51 	bl	8000d44 <__aeabi_fmul>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	62bb      	str	r3, [r7, #40]	; 0x28
			float pitch_r = pitch * deg2rad;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	691b      	ldr	r3, [r3, #16]
 800b8aa:	4619      	mov	r1, r3
 800b8ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8ae:	f7f5 fa49 	bl	8000d44 <__aeabi_fmul>
 800b8b2:	4603      	mov	r3, r0
 800b8b4:	627b      	str	r3, [r7, #36]	; 0x24
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 800b8b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8b8:	f7f6 fed2 	bl	8002660 <_ZSt3cosf>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	4619      	mov	r1, r3
 800b8c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b8c4:	f7f5 faf2 	bl	8000eac <__aeabi_fdiv>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	461c      	mov	r4, r3
 800b8cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b8ce:	f7f6 fec7 	bl	8002660 <_ZSt3cosf>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	4620      	mov	r0, r4
 800b8d8:	f7f5 fae8 	bl	8000eac <__aeabi_fdiv>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	623b      	str	r3, [r7, #32]

			F = F * b2e ; // Body to Earth
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b8e6:	6a39      	ldr	r1, [r7, #32]
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f7f5 fa2b 	bl	8000d44 <__aeabi_fmul>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			F = p_alt.Sat(F, F_max, F_min);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	f8d3 514c 	ldr.w	r5, [r3, #332]	; 0x14c
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b908:	4618      	mov	r0, r3
 800b90a:	f7f5 fbf7 	bl	80010fc <__aeabi_f2iz>
 800b90e:	4606      	mov	r6, r0
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b914:	4618      	mov	r0, r3
 800b916:	f7f5 fbf1 	bl	80010fc <__aeabi_f2iz>
 800b91a:	4603      	mov	r3, r0
 800b91c:	4632      	mov	r2, r6
 800b91e:	4629      	mov	r1, r5
 800b920:	4620      	mov	r0, r4
 800b922:	f005 f8ed 	bl	8010b00 <_ZN3PID3SatEfii>
 800b926:	4602      	mov	r2, r0
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			thr = p_alt.F2thr(F);
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b93a:	4619      	mov	r1, r3
 800b93c:	4610      	mov	r0, r2
 800b93e:	f005 f90f 	bl	8010b60 <_ZN3PID5F2thrEf>
 800b942:	4603      	mov	r3, r0
 800b944:	637b      	str	r3, [r7, #52]	; 0x34
			thr = p_alt.Sat(thr, 1800, 1100);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 800b94c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b94e:	f7f5 f9a5 	bl	8000c9c <__aeabi_i2f>
 800b952:	4601      	mov	r1, r0
 800b954:	f240 434c 	movw	r3, #1100	; 0x44c
 800b958:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800b95c:	4620      	mov	r0, r4
 800b95e:	f005 f8cf 	bl	8010b00 <_ZN3PID3SatEfii>
 800b962:	4603      	mov	r3, r0
 800b964:	4618      	mov	r0, r3
 800b966:	f7f5 fbc9 	bl	80010fc <__aeabi_f2iz>
 800b96a:	4603      	mov	r3, r0
 800b96c:	637b      	str	r3, [r7, #52]	; 0x34
			alt_thr = thr;
 800b96e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800b970:	f7f5 f994 	bl	8000c9c <__aeabi_i2f>
 800b974:	4602      	mov	r2, r0
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f8c3 2628 	str.w	r2, [r3, #1576]	; 0x628
			z0 = p_alt.zi;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8d3 24ac 	ldr.w	r2, [r3, #1196]	; 0x4ac
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

            roll_des     = state_des.angles[0];
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 	 = state_des.angles[1];
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8d3 2178 	ldr.w	r2, [r3, #376]	; 0x178
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des = state_des.rates[2];
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	4610      	mov	r0, r2
 800b9bc:	f005 f931 	bl	8010c22 <_ZN3lpf3RunEf>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800b9d4:	4619      	mov	r1, r3
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	f005 f923 	bl	8010c22 <_ZN3lpf3RunEf>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	4610      	mov	r0, r2
 800b9f4:	f005 f915 	bl	8010c22 <_ZN3lpf3RunEf>
 800b9f8:	4602      	mov	r2, r0
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
			break;
 800ba00:	e086      	b.n	800bb10 <_ZN10Controller3RunEv+0x4cc>
 800ba02:	bf00      	nop
 800ba04:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800ba14:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ba18:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 800ba1c:	f005 f870 	bl	8010b00 <_ZN3PID3SatEfii>
 800ba20:	4603      	mov	r3, r0
 800ba22:	4618      	mov	r0, r3
 800ba24:	f7f5 fb6a 	bl	80010fc <__aeabi_f2iz>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	637b      	str	r3, [r7, #52]	; 0x34

    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);

    	    if(vel_controller_counter >= 10) {
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba30:	2b09      	cmp	r3, #9
 800ba32:	d958      	bls.n	800bae6 <_ZN10Controller3RunEv+0x4a2>
    	    	//PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd)
    	    	vel_controller_counter = 0;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	625a      	str	r2, [r3, #36]	; 0x24
        		pitch_des = p_velx.PID_Pos(x0,x,Kp_velx,Ki_velx,Kd_velx);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f503 6097 	add.w	r0, r3, #1208	; 0x4b8
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 11ac 	ldr.w	r1, [r3, #428]	; 0x1ac
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba58:	687a      	ldr	r2, [r7, #4]
 800ba5a:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800ba5e:	9201      	str	r2, [sp, #4]
 800ba60:	9300      	str	r3, [sp, #0]
 800ba62:	462b      	mov	r3, r5
 800ba64:	4622      	mov	r2, r4
 800ba66:	f004 feab 	bl	80107c0 <_ZN3PID7PID_PosEfffff>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
        		roll_des  = p_vely.PID_Pos(y0,y,Kp_vely,Ki_vely,Kd_vely);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f503 60ae 	add.w	r0, r3, #1392	; 0x570
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	f8d3 11bc 	ldr.w	r1, [r3, #444]	; 0x1bc
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800ba90:	687a      	ldr	r2, [r7, #4]
 800ba92:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 800ba96:	9201      	str	r2, [sp, #4]
 800ba98:	9300      	str	r3, [sp, #0]
 800ba9a:	462b      	mov	r3, r5
 800ba9c:	4622      	mov	r2, r4
 800ba9e:	f004 fe8f 	bl	80107c0 <_ZN3PID7PID_PosEfffff>
 800baa2:	4602      	mov	r2, r0
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc

        		pitch_des = p_velx.Sat(pitch_des, 20, -20);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f503 6097 	add.w	r0, r3, #1208	; 0x4b8
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 800bab6:	f06f 0313 	mvn.w	r3, #19
 800baba:	2214      	movs	r2, #20
 800babc:	f005 f820 	bl	8010b00 <_ZN3PID3SatEfii>
 800bac0:	4602      	mov	r2, r0
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
        		roll_des = p_vely.Sat(roll_des, 20, -20);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f503 60ae 	add.w	r0, r3, #1392	; 0x570
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8d3 11cc 	ldr.w	r1, [r3, #460]	; 0x1cc
 800bad4:	f06f 0313 	mvn.w	r3, #19
 800bad8:	2214      	movs	r2, #20
 800bada:	f005 f811 	bl	8010b00 <_ZN3PID3SatEfii>
 800bade:	4602      	mov	r2, r0
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc

    	    }

            yaw_rate_des = state_des.rates[2];
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f8d3 2188 	ldr.w	r2, [r3, #392]	; 0x188
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800bafe:	4619      	mov	r1, r3
 800bb00:	4610      	mov	r0, r2
 800bb02:	f005 f88e 	bl	8010c22 <_ZN3lpf3RunEf>
 800bb06:	4602      	mov	r2, r0
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4

    		break;
 800bb0e:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f8d3 11cc 	ldr.w	r1, [r3, #460]	; 0x1cc
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	68da      	ldr	r2, [r3, #12]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb28:	9300      	str	r3, [sp, #0]
 800bb2a:	4623      	mov	r3, r4
 800bb2c:	f004 fcb4 	bl	8010498 <_ZN3PID7P_AngleEffff>
 800bb30:	4602      	mov	r2, r0
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800bb38:	4619      	mov	r1, r3
 800bb3a:	4610      	mov	r0, r2
 800bb3c:	f7f4 fffa 	bl	8000b34 <__addsf3>
 800bb40:	4603      	mov	r3, r0
 800bb42:	461a      	mov	r2, r3
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f503 7024 	add.w	r0, r3, #656	; 0x290
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 11d0 	ldr.w	r1, [r3, #464]	; 0x1d0
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	691a      	ldr	r2, [r3, #16]
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bb62:	9300      	str	r3, [sp, #0]
 800bb64:	4623      	mov	r3, r4
 800bb66:	f004 fc97 	bl	8010498 <_ZN3PID7P_AngleEffff>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800bb72:	4619      	mov	r1, r3
 800bb74:	4610      	mov	r0, r2
 800bb76:	f7f4 ffdd 	bl	8000b34 <__addsf3>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f503 72ec 	add.w	r2, r3, #472	; 0x1d8
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800bb90:	4619      	mov	r1, r3
 800bb92:	4610      	mov	r0, r2
 800bb94:	f004 fd1c 	bl	80105d0 <_ZN3PID6RateFFEf>
 800bb98:	61f8      	str	r0, [r7, #28]
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f503 72ec 	add.w	r2, r3, #472	; 0x1d8
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800bba6:	4619      	mov	r1, r3
 800bba8:	4610      	mov	r0, r2
 800bbaa:	f004 fd11 	bl	80105d0 <_ZN3PID6RateFFEf>
 800bbae:	61b8      	str	r0, [r7, #24]

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle);// + pd_roll_ff;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f8d3 5144 	ldr.w	r5, [r3, #324]	; 0x144
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	699e      	ldr	r6, [r3, #24]
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bbca:	687a      	ldr	r2, [r7, #4]
 800bbcc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bbce:	6879      	ldr	r1, [r7, #4]
 800bbd0:	6e09      	ldr	r1, [r1, #96]	; 0x60
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800bbd6:	9003      	str	r0, [sp, #12]
 800bbd8:	9102      	str	r1, [sp, #8]
 800bbda:	9201      	str	r2, [sp, #4]
 800bbdc:	9300      	str	r3, [sp, #0]
 800bbde:	4663      	mov	r3, ip
 800bbe0:	4632      	mov	r2, r6
 800bbe2:	4629      	mov	r1, r5
 800bbe4:	4620      	mov	r0, r4
 800bbe6:	f004 fd43 	bl	8010670 <_ZN3PID9PID_Rate2Efffffff>
 800bbea:	4602      	mov	r2, r0
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle);// + pd_pitch_ff;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f503 7424 	add.w	r4, r3, #656	; 0x290
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f8d3 5148 	ldr.w	r5, [r3, #328]	; 0x148
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	69de      	ldr	r6, [r3, #28]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bc0c:	687a      	ldr	r2, [r7, #4]
 800bc0e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800bc10:	6879      	ldr	r1, [r7, #4]
 800bc12:	6ec9      	ldr	r1, [r1, #108]	; 0x6c
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800bc18:	9003      	str	r0, [sp, #12]
 800bc1a:	9102      	str	r1, [sp, #8]
 800bc1c:	9201      	str	r2, [sp, #4]
 800bc1e:	9300      	str	r3, [sp, #0]
 800bc20:	4663      	mov	r3, ip
 800bc22:	4632      	mov	r2, r6
 800bc24:	4629      	mov	r1, r5
 800bc26:	4620      	mov	r0, r4
 800bc28:	f004 fd22 	bl	8010670 <_ZN3PID9PID_Rate2Efffffff>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f503 7052 	add.w	r0, r3, #840	; 0x348
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f8d3 11d4 	ldr.w	r1, [r3, #468]	; 0x1d4
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6a1a      	ldr	r2, [r3, #32]
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc4c:	f04f 0500 	mov.w	r5, #0
 800bc50:	9501      	str	r5, [sp, #4]
 800bc52:	9300      	str	r3, [sp, #0]
 800bc54:	4623      	mov	r3, r4
 800bc56:	f004 fdf1 	bl	801083c <_ZN3PID7PD_RateEfffff>
 800bc5a:	4602      	mov	r2, r0
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140


#ifdef UAV1


    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800bc62:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bc64:	f7f5 f81a 	bl	8000c9c <__aeabi_i2f>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800bc70:	4619      	mov	r1, r3
 800bc72:	4610      	mov	r0, r2
 800bc74:	f7f4 ff5e 	bl	8000b34 <__addsf3>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800bc82:	4619      	mov	r1, r3
 800bc84:	4610      	mov	r0, r2
 800bc86:	f7f4 ff53 	bl	8000b30 <__aeabi_fsub>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	461a      	mov	r2, r3
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800bc94:	4619      	mov	r1, r3
 800bc96:	4610      	mov	r0, r2
 800bc98:	f7f4 ff4a 	bl	8000b30 <__aeabi_fsub>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	4982      	ldr	r1, [pc, #520]	; (800bea8 <_ZN10Controller3RunEv+0x864>)
 800bca0:	4618      	mov	r0, r3
 800bca2:	f7f4 ff47 	bl	8000b34 <__addsf3>
 800bca6:	4603      	mov	r3, r0
 800bca8:	4980      	ldr	r1, [pc, #512]	; (800beac <_ZN10Controller3RunEv+0x868>)
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f7f4 ff40 	bl	8000b30 <__aeabi_fsub>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	f7f5 fa22 	bl	80010fc <__aeabi_f2iz>
 800bcb8:	4603      	mov	r3, r0
 800bcba:	617b      	str	r3, [r7, #20]
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 800bcbc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bcbe:	f7f4 ffed 	bl	8000c9c <__aeabi_i2f>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800bcca:	4619      	mov	r1, r3
 800bccc:	4610      	mov	r0, r2
 800bcce:	f7f4 ff2f 	bl	8000b30 <__aeabi_fsub>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	461a      	mov	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800bcdc:	4619      	mov	r1, r3
 800bcde:	4610      	mov	r0, r2
 800bce0:	f7f4 ff28 	bl	8000b34 <__addsf3>
 800bce4:	4603      	mov	r3, r0
 800bce6:	461a      	mov	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800bcee:	4619      	mov	r1, r3
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	f7f4 ff1d 	bl	8000b30 <__aeabi_fsub>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	496b      	ldr	r1, [pc, #428]	; (800bea8 <_ZN10Controller3RunEv+0x864>)
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f7f4 ff18 	bl	8000b30 <__aeabi_fsub>
 800bd00:	4603      	mov	r3, r0
 800bd02:	496a      	ldr	r1, [pc, #424]	; (800beac <_ZN10Controller3RunEv+0x868>)
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7f4 ff15 	bl	8000b34 <__addsf3>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f7f5 f9f5 	bl	80010fc <__aeabi_f2iz>
 800bd12:	4603      	mov	r3, r0
 800bd14:	613b      	str	r3, [r7, #16]
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 800bd16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd18:	f7f4 ffc0 	bl	8000c9c <__aeabi_i2f>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800bd24:	4619      	mov	r1, r3
 800bd26:	4610      	mov	r0, r2
 800bd28:	f7f4 ff04 	bl	8000b34 <__addsf3>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	461a      	mov	r2, r3
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800bd36:	4619      	mov	r1, r3
 800bd38:	4610      	mov	r0, r2
 800bd3a:	f7f4 fefb 	bl	8000b34 <__addsf3>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	461a      	mov	r2, r3
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800bd48:	4619      	mov	r1, r3
 800bd4a:	4610      	mov	r0, r2
 800bd4c:	f7f4 fef2 	bl	8000b34 <__addsf3>
 800bd50:	4603      	mov	r3, r0
 800bd52:	4955      	ldr	r1, [pc, #340]	; (800bea8 <_ZN10Controller3RunEv+0x864>)
 800bd54:	4618      	mov	r0, r3
 800bd56:	f7f4 feed 	bl	8000b34 <__addsf3>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	4953      	ldr	r1, [pc, #332]	; (800beac <_ZN10Controller3RunEv+0x868>)
 800bd5e:	4618      	mov	r0, r3
 800bd60:	f7f4 fee8 	bl	8000b34 <__addsf3>
 800bd64:	4603      	mov	r3, r0
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7f5 f9c8 	bl	80010fc <__aeabi_f2iz>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	60fb      	str	r3, [r7, #12]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800bd70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bd72:	f7f4 ff93 	bl	8000c9c <__aeabi_i2f>
 800bd76:	4602      	mov	r2, r0
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800bd7e:	4619      	mov	r1, r3
 800bd80:	4610      	mov	r0, r2
 800bd82:	f7f4 fed5 	bl	8000b30 <__aeabi_fsub>
 800bd86:	4603      	mov	r3, r0
 800bd88:	461a      	mov	r2, r3
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800bd90:	4619      	mov	r1, r3
 800bd92:	4610      	mov	r0, r2
 800bd94:	f7f4 fecc 	bl	8000b30 <__aeabi_fsub>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800bda2:	4619      	mov	r1, r3
 800bda4:	4610      	mov	r0, r2
 800bda6:	f7f4 fec5 	bl	8000b34 <__addsf3>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	493e      	ldr	r1, [pc, #248]	; (800bea8 <_ZN10Controller3RunEv+0x864>)
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7f4 febe 	bl	8000b30 <__aeabi_fsub>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	493d      	ldr	r1, [pc, #244]	; (800beac <_ZN10Controller3RunEv+0x868>)
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f7f4 feb9 	bl	8000b30 <__aeabi_fsub>
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7f5 f99b 	bl	80010fc <__aeabi_f2iz>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	60bb      	str	r3, [r7, #8]
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;

#endif

    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bdd0:	6978      	ldr	r0, [r7, #20]
 800bdd2:	f7f4 ff63 	bl	8000c9c <__aeabi_i2f>
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdda:	9300      	str	r3, [sp, #0]
 800bddc:	f240 434c 	movw	r3, #1100	; 0x44c
 800bde0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bde4:	4620      	mov	r0, r4
 800bde6:	f004 fe51 	bl	8010a8c <_ZN3PID3SatEfiii>
 800bdea:	4603      	mov	r3, r0
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7f5 f985 	bl	80010fc <__aeabi_f2iz>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	617b      	str	r3, [r7, #20]
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bdfc:	6938      	ldr	r0, [r7, #16]
 800bdfe:	f7f4 ff4d 	bl	8000c9c <__aeabi_i2f>
 800be02:	4601      	mov	r1, r0
 800be04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be06:	9300      	str	r3, [sp, #0]
 800be08:	f240 434c 	movw	r3, #1100	; 0x44c
 800be0c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800be10:	4620      	mov	r0, r4
 800be12:	f004 fe3b 	bl	8010a8c <_ZN3PID3SatEfiii>
 800be16:	4603      	mov	r3, r0
 800be18:	4618      	mov	r0, r3
 800be1a:	f7f5 f96f 	bl	80010fc <__aeabi_f2iz>
 800be1e:	4603      	mov	r3, r0
 800be20:	613b      	str	r3, [r7, #16]
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800be28:	68f8      	ldr	r0, [r7, #12]
 800be2a:	f7f4 ff37 	bl	8000c9c <__aeabi_i2f>
 800be2e:	4601      	mov	r1, r0
 800be30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be32:	9300      	str	r3, [sp, #0]
 800be34:	f240 434c 	movw	r3, #1100	; 0x44c
 800be38:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800be3c:	4620      	mov	r0, r4
 800be3e:	f004 fe25 	bl	8010a8c <_ZN3PID3SatEfiii>
 800be42:	4603      	mov	r3, r0
 800be44:	4618      	mov	r0, r3
 800be46:	f7f5 f959 	bl	80010fc <__aeabi_f2iz>
 800be4a:	4603      	mov	r3, r0
 800be4c:	60fb      	str	r3, [r7, #12]
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800be54:	68b8      	ldr	r0, [r7, #8]
 800be56:	f7f4 ff21 	bl	8000c9c <__aeabi_i2f>
 800be5a:	4601      	mov	r1, r0
 800be5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be5e:	9300      	str	r3, [sp, #0]
 800be60:	f240 434c 	movw	r3, #1100	; 0x44c
 800be64:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800be68:	4620      	mov	r0, r4
 800be6a:	f004 fe0f 	bl	8010a8c <_ZN3PID3SatEfiii>
 800be6e:	4603      	mov	r3, r0
 800be70:	4618      	mov	r0, r3
 800be72:	f7f5 f943 	bl	80010fc <__aeabi_f2iz>
 800be76:	4603      	mov	r3, r0
 800be78:	60bb      	str	r3, [r7, #8]
    controller_output_pwm2[1] = thr - pd_pitch + pd_roll  + p_yaw;
    controller_output_pwm2[2] = thr + pd_pitch + pd_roll  - p_yaw;
    controller_output_pwm2[3] = thr - pd_pitch - pd_roll  - p_yaw;
    */

    if(swarm) {
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800be80:	2b00      	cmp	r3, #0
 800be82:	d015      	beq.n	800beb0 <_ZN10Controller3RunEv+0x86c>
        controller_output_pwm2[0] = thr2;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be88:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
        controller_output_pwm2[1] = thr2;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be90:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
        controller_output_pwm2[2] = thr2;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be98:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
        controller_output_pwm2[3] = thr2;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bea0:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 800bea4:	e018      	b.n	800bed8 <_ZN10Controller3RunEv+0x894>
 800bea6:	bf00      	nop
 800bea8:	41f00000 	.word	0x41f00000
 800beac:	41500000 	.word	0x41500000
    }

    else {
        controller_output_pwm2[0] = 1000;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800beb6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
        controller_output_pwm2[1] = 1000;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bec0:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
        controller_output_pwm2[2] = 1000;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800beca:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
        controller_output_pwm2[3] = 1000;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bed4:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    }



    //Saturate pwm values
    controller_output_pwm2[0] = (int)pid_roll.Sat(controller_output_pwm2[0],PWM_UPPER,1000,thr);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800bee4:	4618      	mov	r0, r3
 800bee6:	f7f4 fed9 	bl	8000c9c <__aeabi_i2f>
 800beea:	4601      	mov	r1, r0
 800beec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800beee:	9300      	str	r3, [sp, #0]
 800bef0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bef4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bef8:	4620      	mov	r0, r4
 800befa:	f004 fdc7 	bl	8010a8c <_ZN3PID3SatEfiii>
 800befe:	4603      	mov	r3, r0
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7f5 f8fb 	bl	80010fc <__aeabi_f2iz>
 800bf06:	4602      	mov	r2, r0
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    controller_output_pwm2[1] = (int)pid_roll.Sat(controller_output_pwm2[1],PWM_UPPER,1000,thr);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800bf1a:	4618      	mov	r0, r3
 800bf1c:	f7f4 febe 	bl	8000c9c <__aeabi_i2f>
 800bf20:	4601      	mov	r1, r0
 800bf22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf24:	9300      	str	r3, [sp, #0]
 800bf26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf2a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bf2e:	4620      	mov	r0, r4
 800bf30:	f004 fdac 	bl	8010a8c <_ZN3PID3SatEfiii>
 800bf34:	4603      	mov	r3, r0
 800bf36:	4618      	mov	r0, r3
 800bf38:	f7f5 f8e0 	bl	80010fc <__aeabi_f2iz>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    controller_output_pwm2[2] = (int)pid_roll.Sat(controller_output_pwm2[2],PWM_UPPER,1000,thr);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800bf50:	4618      	mov	r0, r3
 800bf52:	f7f4 fea3 	bl	8000c9c <__aeabi_i2f>
 800bf56:	4601      	mov	r1, r0
 800bf58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf5a:	9300      	str	r3, [sp, #0]
 800bf5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf60:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bf64:	4620      	mov	r0, r4
 800bf66:	f004 fd91 	bl	8010a8c <_ZN3PID3SatEfiii>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7f5 f8c5 	bl	80010fc <__aeabi_f2iz>
 800bf72:	4602      	mov	r2, r0
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
    controller_output_pwm2[3] = (int)pid_roll.Sat(controller_output_pwm2[3],PWM_UPPER,1000,thr);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f503 74ec 	add.w	r4, r3, #472	; 0x1d8
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7f4 fe88 	bl	8000c9c <__aeabi_i2f>
 800bf8c:	4601      	mov	r1, r0
 800bf8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf90:	9300      	str	r3, [sp, #0]
 800bf92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf96:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	f004 fd76 	bl	8010a8c <_ZN3PID3SatEfiii>
 800bfa0:	4603      	mov	r3, r0
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f7f5 f8aa 	bl	80010fc <__aeabi_f2iz>
 800bfa8:	4602      	mov	r2, r0
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    w3 = pid_roll.pwm2mot(pwm3,-1);
    w4 = pid_roll.pwm2mot(pwm4,-1);
*/

   // std::vector<float> controller_output = 	{w1,w2,w3,w4};
    controller_output_pwm[0] = pwm1;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	697a      	ldr	r2, [r7, #20]
 800bfb4:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    controller_output_pwm[1] = pwm2;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	693a      	ldr	r2, [r7, #16]
 800bfbc:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    controller_output_pwm[2] = pwm3;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	68fa      	ldr	r2, [r7, #12]
 800bfc4:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    controller_output_pwm[3] = pwm4;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	68ba      	ldr	r2, [r7, #8]
 800bfcc:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124

  //  return controller_output;
}
 800bfd0:	bf00      	nop
 800bfd2:	3738      	adds	r7, #56	; 0x38
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfda:	bf00      	nop

0800bfdc <_ZN10ControllerD1Ev>:

Controller::~Controller() {}
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b082      	sub	sp, #8
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f503 63ae 	add.w	r3, r3, #1392	; 0x570
 800bfea:	4618      	mov	r0, r3
 800bfec:	f004 fdf0 	bl	8010bd0 <_ZN3PIDD1Ev>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f503 6397 	add.w	r3, r3, #1208	; 0x4b8
 800bff6:	4618      	mov	r0, r3
 800bff8:	f004 fdea 	bl	8010bd0 <_ZN3PIDD1Ev>
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c002:	4618      	mov	r0, r3
 800c004:	f004 fde4 	bl	8010bd0 <_ZN3PIDD1Ev>
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 800c00e:	4618      	mov	r0, r3
 800c010:	f004 fdde 	bl	8010bd0 <_ZN3PIDD1Ev>
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f503 7324 	add.w	r3, r3, #656	; 0x290
 800c01a:	4618      	mov	r0, r3
 800c01c:	f004 fdd8 	bl	8010bd0 <_ZN3PIDD1Ev>
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 800c026:	4618      	mov	r0, r3
 800c028:	f004 fdd2 	bl	8010bd0 <_ZN3PIDD1Ev>
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	33f0      	adds	r3, #240	; 0xf0
 800c030:	4618      	mov	r0, r3
 800c032:	f004 fe4c 	bl	8010cce <_ZN3lpfD1Ev>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	33c8      	adds	r3, #200	; 0xc8
 800c03a:	4618      	mov	r0, r3
 800c03c:	f004 fe47 	bl	8010cce <_ZN3lpfD1Ev>
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	33a0      	adds	r3, #160	; 0xa0
 800c044:	4618      	mov	r0, r3
 800c046:	f004 fe42 	bl	8010cce <_ZN3lpfD1Ev>
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	4618      	mov	r0, r3
 800c04e:	3708      	adds	r7, #8
 800c050:	46bd      	mov	sp, r7
 800c052:	bd80      	pop	{r7, pc}
 800c054:	0000      	movs	r0, r0
	...

0800c058 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 800c058:	b580      	push	{r7, lr}
 800c05a:	b086      	sub	sp, #24
 800c05c:	af04      	add	r7, sp, #16
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f04f 0200 	mov.w	r2, #0
 800c066:	60da      	str	r2, [r3, #12]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	4a85      	ldr	r2, [pc, #532]	; (800c280 <_ZN15Kalman_FiltresiC1Ev+0x228>)
 800c06c:	611a      	str	r2, [r3, #16]
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f04f 0200 	mov.w	r2, #0
 800c074:	62da      	str	r2, [r3, #44]	; 0x2c
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f04f 0200 	mov.w	r2, #0
 800c07c:	631a      	str	r2, [r3, #48]	; 0x30
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f04f 0200 	mov.w	r2, #0
 800c084:	635a      	str	r2, [r3, #52]	; 0x34
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4a7e      	ldr	r2, [pc, #504]	; (800c284 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800c08a:	639a      	str	r2, [r3, #56]	; 0x38
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	4a7e      	ldr	r2, [pc, #504]	; (800c288 <_ZN15Kalman_FiltresiC1Ev+0x230>)
 800c090:	651a      	str	r2, [r3, #80]	; 0x50
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	4a7d      	ldr	r2, [pc, #500]	; (800c28c <_ZN15Kalman_FiltresiC1Ev+0x234>)
 800c096:	655a      	str	r2, [r3, #84]	; 0x54
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	f04f 0200 	mov.w	r2, #0
 800c09e:	659a      	str	r2, [r3, #88]	; 0x58
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f04f 0200 	mov.w	r2, #0
 800c0a6:	65da      	str	r2, [r3, #92]	; 0x5c
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f04f 0200 	mov.w	r2, #0
 800c0ae:	661a      	str	r2, [r3, #96]	; 0x60
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	4a74      	ldr	r2, [pc, #464]	; (800c284 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800c0b4:	665a      	str	r2, [r3, #100]	; 0x64
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	4a75      	ldr	r2, [pc, #468]	; (800c290 <_ZN15Kalman_FiltresiC1Ev+0x238>)
 800c0ba:	67da      	str	r2, [r3, #124]	; 0x7c
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f04f 0200 	mov.w	r2, #0
 800c0c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	f04f 0200 	mov.w	r2, #0
 800c0cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	4a70      	ldr	r2, [pc, #448]	; (800c294 <_ZN15Kalman_FiltresiC1Ev+0x23c>)
 800c0d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	4a6a      	ldr	r2, [pc, #424]	; (800c284 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800c0dc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	4a68      	ldr	r2, [pc, #416]	; (800c284 <_ZN15Kalman_FiltresiC1Ev+0x22c>)
 800c0e4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	4a6b      	ldr	r2, [pc, #428]	; (800c298 <_ZN15Kalman_FiltresiC1Ev+0x240>)
 800c0ec:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	4a6a      	ldr	r2, [pc, #424]	; (800c29c <_ZN15Kalman_FiltresiC1Ev+0x244>)
 800c0f4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c0fe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a66      	ldr	r2, [pc, #408]	; (800c2a0 <_ZN15Kalman_FiltresiC1Ev+0x248>)
 800c106:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	4a65      	ldr	r2, [pc, #404]	; (800c2a4 <_ZN15Kalman_FiltresiC1Ev+0x24c>)
 800c10e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c118:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	4a62      	ldr	r2, [pc, #392]	; (800c2a8 <_ZN15Kalman_FiltresiC1Ev+0x250>)
 800c120:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	22c8      	movs	r2, #200	; 0xc8
 800c128:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800c132:	4618      	mov	r0, r3
 800c134:	f7f4 fdb2 	bl	8000c9c <__aeabi_i2f>
 800c138:	4603      	mov	r3, r0
 800c13a:	4619      	mov	r1, r3
 800c13c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c140:	f7f4 feb4 	bl	8000eac <__aeabi_fdiv>
 800c144:	4603      	mov	r3, r0
 800c146:	4618      	mov	r0, r3
 800c148:	f7f4 f96e 	bl	8000428 <__aeabi_f2d>
 800c14c:	4602      	mov	r2, r0
 800c14e:	460b      	mov	r3, r1
 800c150:	6879      	ldr	r1, [r7, #4]
 800c152:	e9c1 235e 	strd	r2, r3, [r1, #376]	; 0x178
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	4a54      	ldr	r2, [pc, #336]	; (800c2ac <_ZN15Kalman_FiltresiC1Ev+0x254>)
 800c15a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	4a53      	ldr	r2, [pc, #332]	; (800c2b0 <_ZN15Kalman_FiltresiC1Ev+0x258>)
 800c162:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	4a51      	ldr	r2, [pc, #324]	; (800c2b0 <_ZN15Kalman_FiltresiC1Ev+0x258>)
 800c16a:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	4a50      	ldr	r2, [pc, #320]	; (800c2b4 <_ZN15Kalman_FiltresiC1Ev+0x25c>)
 800c172:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800c17c:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	4a4d      	ldr	r2, [pc, #308]	; (800c2b8 <_ZN15Kalman_FiltresiC1Ev+0x260>)
 800c184:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c18e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	4a49      	ldr	r2, [pc, #292]	; (800c2bc <_ZN15Kalman_FiltresiC1Ev+0x264>)
 800c196:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4a48      	ldr	r2, [pc, #288]	; (800c2c0 <_ZN15Kalman_FiltresiC1Ev+0x268>)
 800c19e:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	4a47      	ldr	r2, [pc, #284]	; (800c2c4 <_ZN15Kalman_FiltresiC1Ev+0x26c>)
 800c1a6:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c1b0:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c1ba:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	4a41      	ldr	r2, [pc, #260]	; (800c2c8 <_ZN15Kalman_FiltresiC1Ev+0x270>)
 800c1c2:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f04f 0200 	mov.w	r2, #0
 800c1cc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f503 7132 	add.w	r1, r3, #712	; 0x2c8
 800c1d6:	a31e      	add	r3, pc, #120	; (adr r3, 800c250 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c1e0:	a31b      	add	r3, pc, #108	; (adr r3, 800c250 <_ZN15Kalman_FiltresiC1Ev+0x1f8>)
 800c1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e6:	e9cd 2300 	strd	r2, r3, [sp]
 800c1ea:	a31b      	add	r3, pc, #108	; (adr r3, 800c258 <_ZN15Kalman_FiltresiC1Ev+0x200>)
 800c1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f0:	4608      	mov	r0, r1
 800c1f2:	f004 fcfb 	bl	8010bec <_ZN3lpfC1Eddd>
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	f503 713c 	add.w	r1, r3, #752	; 0x2f0
 800c1fc:	a318      	add	r3, pc, #96	; (adr r3, 800c260 <_ZN15Kalman_FiltresiC1Ev+0x208>)
 800c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c202:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c206:	a316      	add	r3, pc, #88	; (adr r3, 800c260 <_ZN15Kalman_FiltresiC1Ev+0x208>)
 800c208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20c:	e9cd 2300 	strd	r2, r3, [sp]
 800c210:	a315      	add	r3, pc, #84	; (adr r3, 800c268 <_ZN15Kalman_FiltresiC1Ev+0x210>)
 800c212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c216:	4608      	mov	r0, r1
 800c218:	f004 fce8 	bl	8010bec <_ZN3lpfC1Eddd>
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	f503 7146 	add.w	r1, r3, #792	; 0x318
 800c222:	a313      	add	r3, pc, #76	; (adr r3, 800c270 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800c224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c228:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c22c:	a310      	add	r3, pc, #64	; (adr r3, 800c270 <_ZN15Kalman_FiltresiC1Ev+0x218>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	e9cd 2300 	strd	r2, r3, [sp]
 800c236:	a310      	add	r3, pc, #64	; (adr r3, 800c278 <_ZN15Kalman_FiltresiC1Ev+0x220>)
 800c238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c23c:	4608      	mov	r0, r1
 800c23e:	f004 fcd5 	bl	8010bec <_ZN3lpfC1Eddd>

}
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	4618      	mov	r0, r3
 800c246:	3708      	adds	r7, #8
 800c248:	46bd      	mov	sp, r7
 800c24a:	bd80      	pop	{r7, pc}
 800c24c:	f3af 8000 	nop.w
 800c250:	de7ea5f8 	.word	0xde7ea5f8
 800c254:	3fb2a454 	.word	0x3fb2a454
 800c258:	ab367a10 	.word	0xab367a10
 800c25c:	3feb573e 	.word	0x3feb573e
 800c260:	fc3b4f61 	.word	0xfc3b4f61
 800c264:	3fa35935 	.word	0x3fa35935
 800c268:	4f0d844d 	.word	0x4f0d844d
 800c26c:	3fed94af 	.word	0x3fed94af
 800c270:	e5c91d15 	.word	0xe5c91d15
 800c274:	3feda43f 	.word	0x3feda43f
 800c278:	cb923a2a 	.word	0xcb923a2a
 800c27c:	bfeb487f 	.word	0xbfeb487f
 800c280:	3ca3d70a 	.word	0x3ca3d70a
 800c284:	4e6e6b28 	.word	0x4e6e6b28
 800c288:	3c23d70a 	.word	0x3c23d70a
 800c28c:	3f333333 	.word	0x3f333333
 800c290:	47c35000 	.word	0x47c35000
 800c294:	461c4000 	.word	0x461c4000
 800c298:	41200000 	.word	0x41200000
 800c29c:	4b189680 	.word	0x4b189680
 800c2a0:	40a00000 	.word	0x40a00000
 800c2a4:	42480000 	.word	0x42480000
 800c2a8:	42654ca3 	.word	0x42654ca3
 800c2ac:	38d1b717 	.word	0x38d1b717
 800c2b0:	40400000 	.word	0x40400000
 800c2b4:	41a00000 	.word	0x41a00000
 800c2b8:	3cdd2f1b 	.word	0x3cdd2f1b
 800c2bc:	48f42400 	.word	0x48f42400
 800c2c0:	3727c5ac 	.word	0x3727c5ac
 800c2c4:	322bcc77 	.word	0x322bcc77
 800c2c8:	40066666 	.word	0x40066666

0800c2cc <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>:
void Kalman_Filtresi::PredictUpdatePos(pos_axis axis) {
 800c2cc:	b5b0      	push	{r4, r5, r7, lr}
 800c2ce:	b0a8      	sub	sp, #160	; 0xa0
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	6078      	str	r0, [r7, #4]
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	70fb      	strb	r3, [r7, #3]
	float pos,vel,a,b,accm,pos_gps,vgps,S1_1,S1_2,S1_3,S1_4,S2_1,S2_2,S2_3,S2_4,S3_1,S3_2,S3_3,S3_4,S4_1, S4_2, S4_3, S4_4;
	float angle;
	float deg2rad = M_PI/180.0;
 800c2d8:	4b3b      	ldr	r3, [pc, #236]	; (800c3c8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0xfc>)
 800c2da:	643b      	str	r3, [r7, #64]	; 0x40

	switch (axis) {
 800c2dc:	78fb      	ldrb	r3, [r7, #3]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d002      	beq.n	800c2e8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1c>
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d072      	beq.n	800c3cc <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x100>
 800c2e6:	e0df      	b.n	800c4a8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1dc>
		case x_axis:
			pos = x;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800c2ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			a = apx;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 800c2f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			vel = vx;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800c302:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			b = bax;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800c30c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			angle = -pitch_ekf*deg2rad;
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800c316:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800c31a:	4619      	mov	r1, r3
 800c31c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800c31e:	f7f4 fd11 	bl	8000d44 <__aeabi_fmul>
 800c322:	4603      	mov	r3, r0
 800c324:	63fb      	str	r3, [r7, #60]	; 0x3c

			pos_gps = xgps;
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c32c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			vgps   = vgpsx;
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c336:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			accm		= accx;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c340:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			S1_1 = Sp1_1x;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800c34a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			S1_2 = Sp1_2x;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800c354:	67fb      	str	r3, [r7, #124]	; 0x7c
			S1_3 = Sp1_3x;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800c35c:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_4 = Sp1_4x;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800c364:	677b      	str	r3, [r7, #116]	; 0x74
			S2_1 = Sp2_1x;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c36c:	673b      	str	r3, [r7, #112]	; 0x70
			S2_2 = Sp2_2x;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800c374:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_3 = Sp2_3x;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800c37c:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_4 = Sp2_4x;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800c384:	667b      	str	r3, [r7, #100]	; 0x64
			S3_1 = Sp3_1x;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800c38c:	663b      	str	r3, [r7, #96]	; 0x60
			S3_2 = Sp3_2x;
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800c394:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_3 = Sp3_3x;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c39c:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_4 = Sp3_4x;
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800c3a4:	657b      	str	r3, [r7, #84]	; 0x54
			S4_1 = Sp4_1x;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800c3ac:	653b      	str	r3, [r7, #80]	; 0x50
			S4_2 = Sp4_2x;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800c3b4:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_3 = Sp4_3x;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800c3bc:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_4 = Sp4_4x;
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800c3c4:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 800c3c6:	e06f      	b.n	800c4a8 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x1dc>
 800c3c8:	3c8efa35 	.word	0x3c8efa35

		case y_axis:
			pos = y;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800c3d2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			a = apy;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 800c3dc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
			vel = vy;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 800c3e6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			b = bay;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800c3f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

			angle = roll_ekf*deg2rad;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800c3fe:	f7f4 fca1 	bl	8000d44 <__aeabi_fmul>
 800c402:	4603      	mov	r3, r0
 800c404:	63fb      	str	r3, [r7, #60]	; 0x3c

			pos_gps = ygps;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	f8d3 329c 	ldr.w	r3, [r3, #668]	; 0x29c
 800c40c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			vgps   = vgpsy;
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c416:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			accm		= accy;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	f8d3 32a0 	ldr.w	r3, [r3, #672]	; 0x2a0
 800c420:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

			S1_1 = Sp1_1y;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800c42a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			S1_2 = Sp1_2y;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800c434:	67fb      	str	r3, [r7, #124]	; 0x7c
			S1_3 = Sp1_3y;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800c43c:	67bb      	str	r3, [r7, #120]	; 0x78
			S1_4 = Sp1_4y;
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800c444:	677b      	str	r3, [r7, #116]	; 0x74
			S2_1 = Sp2_1y;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800c44c:	673b      	str	r3, [r7, #112]	; 0x70
			S2_2 = Sp2_2y;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800c454:	66fb      	str	r3, [r7, #108]	; 0x6c
			S2_3 = Sp2_3y;
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800c45c:	66bb      	str	r3, [r7, #104]	; 0x68
			S2_4 = Sp2_4y;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800c464:	667b      	str	r3, [r7, #100]	; 0x64
			S3_1 = Sp3_1y;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800c46c:	663b      	str	r3, [r7, #96]	; 0x60
			S3_2 = Sp3_2y;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800c474:	65fb      	str	r3, [r7, #92]	; 0x5c
			S3_3 = Sp3_3y;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800c47c:	65bb      	str	r3, [r7, #88]	; 0x58
			S3_4 = Sp3_4y;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800c484:	657b      	str	r3, [r7, #84]	; 0x54
			S4_1 = Sp4_1y;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 800c48c:	653b      	str	r3, [r7, #80]	; 0x50
			S4_2 = Sp4_2y;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800c494:	64fb      	str	r3, [r7, #76]	; 0x4c
			S4_3 = Sp4_3y;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800c49c:	64bb      	str	r3, [r7, #72]	; 0x48
			S4_4 = Sp4_4y;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800c4a4:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 800c4a6:	bf00      	nop

	}
	pos =(a*pos_st*pos_st)/2 + (vel)*pos_st + (pos);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	691b      	ldr	r3, [r3, #16]
 800c4ac:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	f7f4 fc47 	bl	8000d44 <__aeabi_fmul>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	691b      	ldr	r3, [r3, #16]
 800c4be:	4619      	mov	r1, r3
 800c4c0:	4610      	mov	r0, r2
 800c4c2:	f7f4 fc3f 	bl	8000d44 <__aeabi_fmul>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f7f4 fced 	bl	8000eac <__aeabi_fdiv>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	461c      	mov	r4, r3
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	691b      	ldr	r3, [r3, #16]
 800c4da:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800c4de:	4618      	mov	r0, r3
 800c4e0:	f7f4 fc30 	bl	8000d44 <__aeabi_fmul>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	4620      	mov	r0, r4
 800c4ea:	f7f4 fb23 	bl	8000b34 <__addsf3>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800c4f6:	f7f4 fb1d 	bl	8000b34 <__addsf3>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	vel =                   (vel) + pos_st*a;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	691b      	ldr	r3, [r3, #16]
 800c504:	f8d7 1094 	ldr.w	r1, [r7, #148]	; 0x94
 800c508:	4618      	mov	r0, r3
 800c50a:	f7f4 fc1b 	bl	8000d44 <__aeabi_fmul>
 800c50e:	4603      	mov	r3, r0
 800c510:	4619      	mov	r1, r3
 800c512:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800c516:	f7f4 fb0d 	bl	8000b34 <__addsf3>
 800c51a:	4603      	mov	r3, r0
 800c51c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		//a = g*angle;
//	}

	//b =                                (b);

	S1_1=S1_1 + sx + S1_2*pos_st + S2_1*pos_st + (S1_3*pos_st*pos_st)/2 + S2_2*pos_st*pos_st + (S2_3*pos_st*pos_st*pos_st)/2 + (S3_1*pos_st*pos_st)/2 + (S3_2*pos_st*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st*pos_st)/4;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
 800c526:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800c52a:	4618      	mov	r0, r3
 800c52c:	f7f4 fb02 	bl	8000b34 <__addsf3>
 800c530:	4603      	mov	r3, r0
 800c532:	461c      	mov	r4, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	691b      	ldr	r3, [r3, #16]
 800c538:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7f4 fc02 	bl	8000d44 <__aeabi_fmul>
 800c540:	4603      	mov	r3, r0
 800c542:	4619      	mov	r1, r3
 800c544:	4620      	mov	r0, r4
 800c546:	f7f4 faf5 	bl	8000b34 <__addsf3>
 800c54a:	4603      	mov	r3, r0
 800c54c:	461c      	mov	r4, r3
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	691b      	ldr	r3, [r3, #16]
 800c552:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c554:	4618      	mov	r0, r3
 800c556:	f7f4 fbf5 	bl	8000d44 <__aeabi_fmul>
 800c55a:	4603      	mov	r3, r0
 800c55c:	4619      	mov	r1, r3
 800c55e:	4620      	mov	r0, r4
 800c560:	f7f4 fae8 	bl	8000b34 <__addsf3>
 800c564:	4603      	mov	r3, r0
 800c566:	461c      	mov	r4, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	691b      	ldr	r3, [r3, #16]
 800c56c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c56e:	4618      	mov	r0, r3
 800c570:	f7f4 fbe8 	bl	8000d44 <__aeabi_fmul>
 800c574:	4603      	mov	r3, r0
 800c576:	461a      	mov	r2, r3
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	691b      	ldr	r3, [r3, #16]
 800c57c:	4619      	mov	r1, r3
 800c57e:	4610      	mov	r0, r2
 800c580:	f7f4 fbe0 	bl	8000d44 <__aeabi_fmul>
 800c584:	4603      	mov	r3, r0
 800c586:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7f4 fc8e 	bl	8000eac <__aeabi_fdiv>
 800c590:	4603      	mov	r3, r0
 800c592:	4619      	mov	r1, r3
 800c594:	4620      	mov	r0, r4
 800c596:	f7f4 facd 	bl	8000b34 <__addsf3>
 800c59a:	4603      	mov	r3, r0
 800c59c:	461c      	mov	r4, r3
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f7f4 fbcd 	bl	8000d44 <__aeabi_fmul>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	691b      	ldr	r3, [r3, #16]
 800c5b2:	4619      	mov	r1, r3
 800c5b4:	4610      	mov	r0, r2
 800c5b6:	f7f4 fbc5 	bl	8000d44 <__aeabi_fmul>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	4619      	mov	r1, r3
 800c5be:	4620      	mov	r0, r4
 800c5c0:	f7f4 fab8 	bl	8000b34 <__addsf3>
 800c5c4:	4603      	mov	r3, r0
 800c5c6:	461c      	mov	r4, r3
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f7f4 fbb8 	bl	8000d44 <__aeabi_fmul>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	461a      	mov	r2, r3
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	691b      	ldr	r3, [r3, #16]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	4610      	mov	r0, r2
 800c5e0:	f7f4 fbb0 	bl	8000d44 <__aeabi_fmul>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	691b      	ldr	r3, [r3, #16]
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	4610      	mov	r0, r2
 800c5f0:	f7f4 fba8 	bl	8000d44 <__aeabi_fmul>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7f4 fc56 	bl	8000eac <__aeabi_fdiv>
 800c600:	4603      	mov	r3, r0
 800c602:	4619      	mov	r1, r3
 800c604:	4620      	mov	r0, r4
 800c606:	f7f4 fa95 	bl	8000b34 <__addsf3>
 800c60a:	4603      	mov	r3, r0
 800c60c:	461c      	mov	r4, r3
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	691b      	ldr	r3, [r3, #16]
 800c612:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c614:	4618      	mov	r0, r3
 800c616:	f7f4 fb95 	bl	8000d44 <__aeabi_fmul>
 800c61a:	4603      	mov	r3, r0
 800c61c:	461a      	mov	r2, r3
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	691b      	ldr	r3, [r3, #16]
 800c622:	4619      	mov	r1, r3
 800c624:	4610      	mov	r0, r2
 800c626:	f7f4 fb8d 	bl	8000d44 <__aeabi_fmul>
 800c62a:	4603      	mov	r3, r0
 800c62c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c630:	4618      	mov	r0, r3
 800c632:	f7f4 fc3b 	bl	8000eac <__aeabi_fdiv>
 800c636:	4603      	mov	r3, r0
 800c638:	4619      	mov	r1, r3
 800c63a:	4620      	mov	r0, r4
 800c63c:	f7f4 fa7a 	bl	8000b34 <__addsf3>
 800c640:	4603      	mov	r3, r0
 800c642:	461c      	mov	r4, r3
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	691b      	ldr	r3, [r3, #16]
 800c648:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c64a:	4618      	mov	r0, r3
 800c64c:	f7f4 fb7a 	bl	8000d44 <__aeabi_fmul>
 800c650:	4603      	mov	r3, r0
 800c652:	461a      	mov	r2, r3
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	691b      	ldr	r3, [r3, #16]
 800c658:	4619      	mov	r1, r3
 800c65a:	4610      	mov	r0, r2
 800c65c:	f7f4 fb72 	bl	8000d44 <__aeabi_fmul>
 800c660:	4603      	mov	r3, r0
 800c662:	461a      	mov	r2, r3
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	691b      	ldr	r3, [r3, #16]
 800c668:	4619      	mov	r1, r3
 800c66a:	4610      	mov	r0, r2
 800c66c:	f7f4 fb6a 	bl	8000d44 <__aeabi_fmul>
 800c670:	4603      	mov	r3, r0
 800c672:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c676:	4618      	mov	r0, r3
 800c678:	f7f4 fc18 	bl	8000eac <__aeabi_fdiv>
 800c67c:	4603      	mov	r3, r0
 800c67e:	4619      	mov	r1, r3
 800c680:	4620      	mov	r0, r4
 800c682:	f7f4 fa57 	bl	8000b34 <__addsf3>
 800c686:	4603      	mov	r3, r0
 800c688:	461c      	mov	r4, r3
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	691b      	ldr	r3, [r3, #16]
 800c68e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c690:	4618      	mov	r0, r3
 800c692:	f7f4 fb57 	bl	8000d44 <__aeabi_fmul>
 800c696:	4603      	mov	r3, r0
 800c698:	461a      	mov	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	691b      	ldr	r3, [r3, #16]
 800c69e:	4619      	mov	r1, r3
 800c6a0:	4610      	mov	r0, r2
 800c6a2:	f7f4 fb4f 	bl	8000d44 <__aeabi_fmul>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	461a      	mov	r2, r3
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	4619      	mov	r1, r3
 800c6b0:	4610      	mov	r0, r2
 800c6b2:	f7f4 fb47 	bl	8000d44 <__aeabi_fmul>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	461a      	mov	r2, r3
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	691b      	ldr	r3, [r3, #16]
 800c6be:	4619      	mov	r1, r3
 800c6c0:	4610      	mov	r0, r2
 800c6c2:	f7f4 fb3f 	bl	8000d44 <__aeabi_fmul>
 800c6c6:	4603      	mov	r3, r0
 800c6c8:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f7f4 fbed 	bl	8000eac <__aeabi_fdiv>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	f7f4 fa2c 	bl	8000b34 <__addsf3>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	S1_2=S1_2 + S1_3*pos_st + S2_2*pos_st + S2_3*pos_st*pos_st + (S3_2*pos_st*pos_st)/2 + (S3_3*pos_st*pos_st*pos_st)/2;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	691b      	ldr	r3, [r3, #16]
 800c6e6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f7f4 fb2b 	bl	8000d44 <__aeabi_fmul>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f7f4 fa1e 	bl	8000b34 <__addsf3>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	461c      	mov	r4, r3
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c702:	4618      	mov	r0, r3
 800c704:	f7f4 fb1e 	bl	8000d44 <__aeabi_fmul>
 800c708:	4603      	mov	r3, r0
 800c70a:	4619      	mov	r1, r3
 800c70c:	4620      	mov	r0, r4
 800c70e:	f7f4 fa11 	bl	8000b34 <__addsf3>
 800c712:	4603      	mov	r3, r0
 800c714:	461c      	mov	r4, r3
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	691b      	ldr	r3, [r3, #16]
 800c71a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c71c:	4618      	mov	r0, r3
 800c71e:	f7f4 fb11 	bl	8000d44 <__aeabi_fmul>
 800c722:	4603      	mov	r3, r0
 800c724:	461a      	mov	r2, r3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	691b      	ldr	r3, [r3, #16]
 800c72a:	4619      	mov	r1, r3
 800c72c:	4610      	mov	r0, r2
 800c72e:	f7f4 fb09 	bl	8000d44 <__aeabi_fmul>
 800c732:	4603      	mov	r3, r0
 800c734:	4619      	mov	r1, r3
 800c736:	4620      	mov	r0, r4
 800c738:	f7f4 f9fc 	bl	8000b34 <__addsf3>
 800c73c:	4603      	mov	r3, r0
 800c73e:	461c      	mov	r4, r3
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	691b      	ldr	r3, [r3, #16]
 800c744:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c746:	4618      	mov	r0, r3
 800c748:	f7f4 fafc 	bl	8000d44 <__aeabi_fmul>
 800c74c:	4603      	mov	r3, r0
 800c74e:	461a      	mov	r2, r3
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	691b      	ldr	r3, [r3, #16]
 800c754:	4619      	mov	r1, r3
 800c756:	4610      	mov	r0, r2
 800c758:	f7f4 faf4 	bl	8000d44 <__aeabi_fmul>
 800c75c:	4603      	mov	r3, r0
 800c75e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c762:	4618      	mov	r0, r3
 800c764:	f7f4 fba2 	bl	8000eac <__aeabi_fdiv>
 800c768:	4603      	mov	r3, r0
 800c76a:	4619      	mov	r1, r3
 800c76c:	4620      	mov	r0, r4
 800c76e:	f7f4 f9e1 	bl	8000b34 <__addsf3>
 800c772:	4603      	mov	r3, r0
 800c774:	461c      	mov	r4, r3
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	691b      	ldr	r3, [r3, #16]
 800c77a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c77c:	4618      	mov	r0, r3
 800c77e:	f7f4 fae1 	bl	8000d44 <__aeabi_fmul>
 800c782:	4603      	mov	r3, r0
 800c784:	461a      	mov	r2, r3
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	691b      	ldr	r3, [r3, #16]
 800c78a:	4619      	mov	r1, r3
 800c78c:	4610      	mov	r0, r2
 800c78e:	f7f4 fad9 	bl	8000d44 <__aeabi_fmul>
 800c792:	4603      	mov	r3, r0
 800c794:	461a      	mov	r2, r3
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	4619      	mov	r1, r3
 800c79c:	4610      	mov	r0, r2
 800c79e:	f7f4 fad1 	bl	8000d44 <__aeabi_fmul>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	f7f4 fb7f 	bl	8000eac <__aeabi_fdiv>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	4620      	mov	r0, r4
 800c7b4:	f7f4 f9be 	bl	8000b34 <__addsf3>
 800c7b8:	4603      	mov	r3, r0
 800c7ba:	67fb      	str	r3, [r7, #124]	; 0x7c
	S1_3=0;
 800c7bc:	f04f 0300 	mov.w	r3, #0
 800c7c0:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_4=S1_4 + S2_4*pos_st + (S3_4*pos_st*pos_st)/2;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	691b      	ldr	r3, [r3, #16]
 800c7c6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7f4 fabb 	bl	8000d44 <__aeabi_fmul>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7f4 f9ae 	bl	8000b34 <__addsf3>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	461c      	mov	r4, r3
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	f7f4 faae 	bl	8000d44 <__aeabi_fmul>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	4619      	mov	r1, r3
 800c7f2:	4610      	mov	r0, r2
 800c7f4:	f7f4 faa6 	bl	8000d44 <__aeabi_fmul>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c7fe:	4618      	mov	r0, r3
 800c800:	f7f4 fb54 	bl	8000eac <__aeabi_fdiv>
 800c804:	4603      	mov	r3, r0
 800c806:	4619      	mov	r1, r3
 800c808:	4620      	mov	r0, r4
 800c80a:	f7f4 f993 	bl	8000b34 <__addsf3>
 800c80e:	4603      	mov	r3, r0
 800c810:	677b      	str	r3, [r7, #116]	; 0x74
	S2_1=S2_1 + (pos_st*pos_st*(S2_3 + S3_3*pos_st))/2 + S3_1*pos_st + pos_st*(S2_2 + S3_2*pos_st);
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	691a      	ldr	r2, [r3, #16]
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	691b      	ldr	r3, [r3, #16]
 800c81a:	4619      	mov	r1, r3
 800c81c:	4610      	mov	r0, r2
 800c81e:	f7f4 fa91 	bl	8000d44 <__aeabi_fmul>
 800c822:	4603      	mov	r3, r0
 800c824:	461c      	mov	r4, r3
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	691b      	ldr	r3, [r3, #16]
 800c82a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7f4 fa89 	bl	8000d44 <__aeabi_fmul>
 800c832:	4603      	mov	r3, r0
 800c834:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c836:	4618      	mov	r0, r3
 800c838:	f7f4 f97c 	bl	8000b34 <__addsf3>
 800c83c:	4603      	mov	r3, r0
 800c83e:	4619      	mov	r1, r3
 800c840:	4620      	mov	r0, r4
 800c842:	f7f4 fa7f 	bl	8000d44 <__aeabi_fmul>
 800c846:	4603      	mov	r3, r0
 800c848:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c84c:	4618      	mov	r0, r3
 800c84e:	f7f4 fb2d 	bl	8000eac <__aeabi_fdiv>
 800c852:	4603      	mov	r3, r0
 800c854:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800c856:	4618      	mov	r0, r3
 800c858:	f7f4 f96c 	bl	8000b34 <__addsf3>
 800c85c:	4603      	mov	r3, r0
 800c85e:	461c      	mov	r4, r3
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	691b      	ldr	r3, [r3, #16]
 800c864:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c866:	4618      	mov	r0, r3
 800c868:	f7f4 fa6c 	bl	8000d44 <__aeabi_fmul>
 800c86c:	4603      	mov	r3, r0
 800c86e:	4619      	mov	r1, r3
 800c870:	4620      	mov	r0, r4
 800c872:	f7f4 f95f 	bl	8000b34 <__addsf3>
 800c876:	4603      	mov	r3, r0
 800c878:	461d      	mov	r5, r3
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	691c      	ldr	r4, [r3, #16]
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	691b      	ldr	r3, [r3, #16]
 800c882:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c884:	4618      	mov	r0, r3
 800c886:	f7f4 fa5d 	bl	8000d44 <__aeabi_fmul>
 800c88a:	4603      	mov	r3, r0
 800c88c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c88e:	4618      	mov	r0, r3
 800c890:	f7f4 f950 	bl	8000b34 <__addsf3>
 800c894:	4603      	mov	r3, r0
 800c896:	4619      	mov	r1, r3
 800c898:	4620      	mov	r0, r4
 800c89a:	f7f4 fa53 	bl	8000d44 <__aeabi_fmul>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	4619      	mov	r1, r3
 800c8a2:	4628      	mov	r0, r5
 800c8a4:	f7f4 f946 	bl	8000b34 <__addsf3>
 800c8a8:	4603      	mov	r3, r0
 800c8aa:	673b      	str	r3, [r7, #112]	; 0x70
	S2_2=S2_2 + sv + S3_2*pos_st + pos_st*(S2_3 + S3_3*pos_st);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f8d3 3254 	ldr.w	r3, [r3, #596]	; 0x254
 800c8b2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f7f4 f93d 	bl	8000b34 <__addsf3>
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	461c      	mov	r4, r3
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	691b      	ldr	r3, [r3, #16]
 800c8c2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	f7f4 fa3d 	bl	8000d44 <__aeabi_fmul>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	4619      	mov	r1, r3
 800c8ce:	4620      	mov	r0, r4
 800c8d0:	f7f4 f930 	bl	8000b34 <__addsf3>
 800c8d4:	4603      	mov	r3, r0
 800c8d6:	461d      	mov	r5, r3
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	691c      	ldr	r4, [r3, #16]
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	691b      	ldr	r3, [r3, #16]
 800c8e0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f7f4 fa2e 	bl	8000d44 <__aeabi_fmul>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	f7f4 f921 	bl	8000b34 <__addsf3>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	4619      	mov	r1, r3
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	f7f4 fa24 	bl	8000d44 <__aeabi_fmul>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	4619      	mov	r1, r3
 800c900:	4628      	mov	r0, r5
 800c902:	f7f4 f917 	bl	8000b34 <__addsf3>
 800c906:	4603      	mov	r3, r0
 800c908:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_3=0;
 800c90a:	f04f 0300 	mov.w	r3, #0
 800c90e:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_4=S2_4 + S3_4*pos_st;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	691b      	ldr	r3, [r3, #16]
 800c914:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c916:	4618      	mov	r0, r3
 800c918:	f7f4 fa14 	bl	8000d44 <__aeabi_fmul>
 800c91c:	4603      	mov	r3, r0
 800c91e:	4619      	mov	r1, r3
 800c920:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800c922:	f7f4 f907 	bl	8000b34 <__addsf3>
 800c926:	4603      	mov	r3, r0
 800c928:	667b      	str	r3, [r7, #100]	; 0x64
	S3_1=0;
 800c92a:	f04f 0300 	mov.w	r3, #0
 800c92e:	663b      	str	r3, [r7, #96]	; 0x60
	S3_2=0;
 800c930:	f04f 0300 	mov.w	r3, #0
 800c934:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_3=sa;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c93a:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_4=0;
 800c93c:	f04f 0300 	mov.w	r3, #0
 800c940:	657b      	str	r3, [r7, #84]	; 0x54
	S4_1=S4_1 + S4_2*pos_st + (S4_3*pos_st*pos_st)/2;
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	691b      	ldr	r3, [r3, #16]
 800c946:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c948:	4618      	mov	r0, r3
 800c94a:	f7f4 f9fb 	bl	8000d44 <__aeabi_fmul>
 800c94e:	4603      	mov	r3, r0
 800c950:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c952:	4618      	mov	r0, r3
 800c954:	f7f4 f8ee 	bl	8000b34 <__addsf3>
 800c958:	4603      	mov	r3, r0
 800c95a:	461c      	mov	r4, r3
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	691b      	ldr	r3, [r3, #16]
 800c960:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c962:	4618      	mov	r0, r3
 800c964:	f7f4 f9ee 	bl	8000d44 <__aeabi_fmul>
 800c968:	4603      	mov	r3, r0
 800c96a:	461a      	mov	r2, r3
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	691b      	ldr	r3, [r3, #16]
 800c970:	4619      	mov	r1, r3
 800c972:	4610      	mov	r0, r2
 800c974:	f7f4 f9e6 	bl	8000d44 <__aeabi_fmul>
 800c978:	4603      	mov	r3, r0
 800c97a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800c97e:	4618      	mov	r0, r3
 800c980:	f7f4 fa94 	bl	8000eac <__aeabi_fdiv>
 800c984:	4603      	mov	r3, r0
 800c986:	4619      	mov	r1, r3
 800c988:	4620      	mov	r0, r4
 800c98a:	f7f4 f8d3 	bl	8000b34 <__addsf3>
 800c98e:	4603      	mov	r3, r0
 800c990:	653b      	str	r3, [r7, #80]	; 0x50
	S4_2=S4_2 + S4_3*pos_st;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	691b      	ldr	r3, [r3, #16]
 800c996:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800c998:	4618      	mov	r0, r3
 800c99a:	f7f4 f9d3 	bl	8000d44 <__aeabi_fmul>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800c9a4:	f7f4 f8c6 	bl	8000b34 <__addsf3>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_3=0;
 800c9ac:	f04f 0300 	mov.w	r3, #0
 800c9b0:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_4=S4_4 + sb;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800c9bc:	f7f4 f8ba 	bl	8000b34 <__addsf3>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	647b      	str	r3, [r7, #68]	; 0x44

	float A = (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qap*S1_1*S2_2 - Qap*S1_2*S2_1 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	4610      	mov	r0, r2
 800c9d4:	f7f4 f9b6 	bl	8000d44 <__aeabi_fmul>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	461a      	mov	r2, r3
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	68db      	ldr	r3, [r3, #12]
 800c9e0:	4619      	mov	r1, r3
 800c9e2:	4610      	mov	r0, r2
 800c9e4:	f7f4 f9ae 	bl	8000d44 <__aeabi_fmul>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	461c      	mov	r4, r3
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	4610      	mov	r0, r2
 800c9fc:	f7f4 f9a2 	bl	8000d44 <__aeabi_fmul>
 800ca00:	4603      	mov	r3, r0
 800ca02:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7f4 f99d 	bl	8000d44 <__aeabi_fmul>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	4620      	mov	r0, r4
 800ca10:	f7f4 f890 	bl	8000b34 <__addsf3>
 800ca14:	4603      	mov	r3, r0
 800ca16:	461c      	mov	r4, r3
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	68db      	ldr	r3, [r3, #12]
 800ca22:	4619      	mov	r1, r3
 800ca24:	4610      	mov	r0, r2
 800ca26:	f7f4 f98d 	bl	8000d44 <__aeabi_fmul>
 800ca2a:	4603      	mov	r3, r0
 800ca2c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7f4 f987 	bl	8000d44 <__aeabi_fmul>
 800ca36:	4603      	mov	r3, r0
 800ca38:	4619      	mov	r1, r3
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	f7f4 f87a 	bl	8000b34 <__addsf3>
 800ca40:	4603      	mov	r3, r0
 800ca42:	461c      	mov	r4, r3
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	68db      	ldr	r3, [r3, #12]
 800ca4e:	4619      	mov	r1, r3
 800ca50:	4610      	mov	r0, r2
 800ca52:	f7f4 f977 	bl	8000d44 <__aeabi_fmul>
 800ca56:	4603      	mov	r3, r0
 800ca58:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7f4 f972 	bl	8000d44 <__aeabi_fmul>
 800ca60:	4603      	mov	r3, r0
 800ca62:	4619      	mov	r1, r3
 800ca64:	4620      	mov	r0, r4
 800ca66:	f7f4 f865 	bl	8000b34 <__addsf3>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	461c      	mov	r4, r3
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4610      	mov	r0, r2
 800ca7c:	f7f4 f962 	bl	8000d44 <__aeabi_fmul>
 800ca80:	4603      	mov	r3, r0
 800ca82:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ca84:	4618      	mov	r0, r3
 800ca86:	f7f4 f95d 	bl	8000d44 <__aeabi_fmul>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	4620      	mov	r0, r4
 800ca90:	f7f4 f850 	bl	8000b34 <__addsf3>
 800ca94:	4603      	mov	r3, r0
 800ca96:	461c      	mov	r4, r3
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	68db      	ldr	r3, [r3, #12]
 800caa2:	4619      	mov	r1, r3
 800caa4:	4610      	mov	r0, r2
 800caa6:	f7f4 f94d 	bl	8000d44 <__aeabi_fmul>
 800caaa:	4603      	mov	r3, r0
 800caac:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800caae:	4618      	mov	r0, r3
 800cab0:	f7f4 f948 	bl	8000d44 <__aeabi_fmul>
 800cab4:	4603      	mov	r3, r0
 800cab6:	4619      	mov	r1, r3
 800cab8:	4620      	mov	r0, r4
 800caba:	f7f4 f83b 	bl	8000b34 <__addsf3>
 800cabe:	4603      	mov	r3, r0
 800cac0:	461c      	mov	r4, r3
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	68db      	ldr	r3, [r3, #12]
 800cacc:	4619      	mov	r1, r3
 800cace:	4610      	mov	r0, r2
 800cad0:	f7f4 f938 	bl	8000d44 <__aeabi_fmul>
 800cad4:	4603      	mov	r3, r0
 800cad6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cad8:	4618      	mov	r0, r3
 800cada:	f7f4 f933 	bl	8000d44 <__aeabi_fmul>
 800cade:	4603      	mov	r3, r0
 800cae0:	4619      	mov	r1, r3
 800cae2:	4620      	mov	r0, r4
 800cae4:	f7f4 f826 	bl	8000b34 <__addsf3>
 800cae8:	4603      	mov	r3, r0
 800caea:	461c      	mov	r4, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800caf2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800caf6:	4618      	mov	r0, r3
 800caf8:	f7f4 f924 	bl	8000d44 <__aeabi_fmul>
 800cafc:	4603      	mov	r3, r0
 800cafe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cb00:	4618      	mov	r0, r3
 800cb02:	f7f4 f91f 	bl	8000d44 <__aeabi_fmul>
 800cb06:	4603      	mov	r3, r0
 800cb08:	4619      	mov	r1, r3
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	f7f4 f812 	bl	8000b34 <__addsf3>
 800cb10:	4603      	mov	r3, r0
 800cb12:	461c      	mov	r4, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800cb1a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f7f4 f911 	bl	8000d44 <__aeabi_fmul>
 800cb22:	4603      	mov	r3, r0
 800cb24:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cb26:	4618      	mov	r0, r3
 800cb28:	f7f4 f90c 	bl	8000d44 <__aeabi_fmul>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	4619      	mov	r1, r3
 800cb30:	4620      	mov	r0, r4
 800cb32:	f7f3 fffd 	bl	8000b30 <__aeabi_fsub>
 800cb36:	4603      	mov	r3, r0
 800cb38:	461c      	mov	r4, r3
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cb40:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cb42:	4618      	mov	r0, r3
 800cb44:	f7f4 f8fe 	bl	8000d44 <__aeabi_fmul>
 800cb48:	4603      	mov	r3, r0
 800cb4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	f7f4 f8f9 	bl	8000d44 <__aeabi_fmul>
 800cb52:	4603      	mov	r3, r0
 800cb54:	4619      	mov	r1, r3
 800cb56:	4620      	mov	r0, r4
 800cb58:	f7f3 ffec 	bl	8000b34 <__addsf3>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	461c      	mov	r4, r3
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cb66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cb68:	4618      	mov	r0, r3
 800cb6a:	f7f4 f8eb 	bl	8000d44 <__aeabi_fmul>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cb72:	4618      	mov	r0, r3
 800cb74:	f7f4 f8e6 	bl	8000d44 <__aeabi_fmul>
 800cb78:	4603      	mov	r3, r0
 800cb7a:	4619      	mov	r1, r3
 800cb7c:	4620      	mov	r0, r4
 800cb7e:	f7f3 ffd7 	bl	8000b30 <__aeabi_fsub>
 800cb82:	4603      	mov	r3, r0
 800cb84:	461c      	mov	r4, r3
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cb8c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f7f4 f8d8 	bl	8000d44 <__aeabi_fmul>
 800cb94:	4603      	mov	r3, r0
 800cb96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cb98:	4618      	mov	r0, r3
 800cb9a:	f7f4 f8d3 	bl	8000d44 <__aeabi_fmul>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	4619      	mov	r1, r3
 800cba2:	4620      	mov	r0, r4
 800cba4:	f7f3 ffc6 	bl	8000b34 <__addsf3>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	461c      	mov	r4, r3
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cbb2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	f7f4 f8c5 	bl	8000d44 <__aeabi_fmul>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cbbe:	4618      	mov	r0, r3
 800cbc0:	f7f4 f8c0 	bl	8000d44 <__aeabi_fmul>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	4619      	mov	r1, r3
 800cbc8:	4620      	mov	r0, r4
 800cbca:	f7f3 ffb1 	bl	8000b30 <__aeabi_fsub>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	461c      	mov	r4, r3
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cbd8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f7f4 f8b2 	bl	8000d44 <__aeabi_fmul>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7f4 f8ad 	bl	8000d44 <__aeabi_fmul>
 800cbea:	4603      	mov	r3, r0
 800cbec:	4619      	mov	r1, r3
 800cbee:	4620      	mov	r0, r4
 800cbf0:	f7f3 ffa0 	bl	8000b34 <__addsf3>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	461c      	mov	r4, r3
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cbfe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cc00:	4618      	mov	r0, r3
 800cc02:	f7f4 f89f 	bl	8000d44 <__aeabi_fmul>
 800cc06:	4603      	mov	r3, r0
 800cc08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	f7f4 f89a 	bl	8000d44 <__aeabi_fmul>
 800cc10:	4603      	mov	r3, r0
 800cc12:	4619      	mov	r1, r3
 800cc14:	4620      	mov	r0, r4
 800cc16:	f7f3 ff8b 	bl	8000b30 <__aeabi_fsub>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	461c      	mov	r4, r3
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cc24:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cc26:	4618      	mov	r0, r3
 800cc28:	f7f4 f88c 	bl	8000d44 <__aeabi_fmul>
 800cc2c:	4603      	mov	r3, r0
 800cc2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7f4 f887 	bl	8000d44 <__aeabi_fmul>
 800cc36:	4603      	mov	r3, r0
 800cc38:	4619      	mov	r1, r3
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f7f3 ff7a 	bl	8000b34 <__addsf3>
 800cc40:	4603      	mov	r3, r0
 800cc42:	461c      	mov	r4, r3
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800cc4a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	f7f4 f879 	bl	8000d44 <__aeabi_fmul>
 800cc52:	4603      	mov	r3, r0
 800cc54:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cc56:	4618      	mov	r0, r3
 800cc58:	f7f4 f874 	bl	8000d44 <__aeabi_fmul>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	4619      	mov	r1, r3
 800cc60:	4620      	mov	r0, r4
 800cc62:	f7f3 ff65 	bl	8000b30 <__aeabi_fsub>
 800cc66:	4603      	mov	r3, r0
 800cc68:	461c      	mov	r4, r3
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800cc72:	4618      	mov	r0, r3
 800cc74:	f7f4 f866 	bl	8000d44 <__aeabi_fmul>
 800cc78:	4603      	mov	r3, r0
 800cc7a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	f7f4 f861 	bl	8000d44 <__aeabi_fmul>
 800cc82:	4603      	mov	r3, r0
 800cc84:	4619      	mov	r1, r3
 800cc86:	4620      	mov	r0, r4
 800cc88:	f7f3 ff54 	bl	8000b34 <__addsf3>
 800cc8c:	4603      	mov	r3, r0
 800cc8e:	461c      	mov	r4, r3
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cc96:	4618      	mov	r0, r3
 800cc98:	f7f4 f854 	bl	8000d44 <__aeabi_fmul>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7f4 f84f 	bl	8000d44 <__aeabi_fmul>
 800cca6:	4603      	mov	r3, r0
 800cca8:	4619      	mov	r1, r3
 800ccaa:	4620      	mov	r0, r4
 800ccac:	f7f3 ff40 	bl	8000b30 <__aeabi_fsub>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	461c      	mov	r4, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	68db      	ldr	r3, [r3, #12]
 800ccb8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f7f4 f841 	bl	8000d44 <__aeabi_fmul>
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	f7f4 f83c 	bl	8000d44 <__aeabi_fmul>
 800cccc:	4603      	mov	r3, r0
 800ccce:	4619      	mov	r1, r3
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f7f3 ff2f 	bl	8000b34 <__addsf3>
 800ccd6:	4603      	mov	r3, r0
 800ccd8:	461c      	mov	r4, r3
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	68db      	ldr	r3, [r3, #12]
 800ccde:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800cce0:	4618      	mov	r0, r3
 800cce2:	f7f4 f82f 	bl	8000d44 <__aeabi_fmul>
 800cce6:	4603      	mov	r3, r0
 800cce8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ccea:	4618      	mov	r0, r3
 800ccec:	f7f4 f82a 	bl	8000d44 <__aeabi_fmul>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f7f3 ff1b 	bl	8000b30 <__aeabi_fsub>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	461c      	mov	r4, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	68db      	ldr	r3, [r3, #12]
 800cd02:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7f4 f81c 	bl	8000d44 <__aeabi_fmul>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cd10:	4618      	mov	r0, r3
 800cd12:	f7f4 f817 	bl	8000d44 <__aeabi_fmul>
 800cd16:	4603      	mov	r3, r0
 800cd18:	4619      	mov	r1, r3
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f7f3 ff0a 	bl	8000b34 <__addsf3>
 800cd20:	4603      	mov	r3, r0
 800cd22:	461c      	mov	r4, r3
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	68db      	ldr	r3, [r3, #12]
 800cd28:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	f7f4 f80a 	bl	8000d44 <__aeabi_fmul>
 800cd30:	4603      	mov	r3, r0
 800cd32:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7f4 f805 	bl	8000d44 <__aeabi_fmul>
 800cd3a:	4603      	mov	r3, r0
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f7f3 fef6 	bl	8000b30 <__aeabi_fsub>
 800cd44:	4603      	mov	r3, r0
 800cd46:	461c      	mov	r4, r3
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	68db      	ldr	r3, [r3, #12]
 800cd4c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800cd50:	4618      	mov	r0, r3
 800cd52:	f7f3 fff7 	bl	8000d44 <__aeabi_fmul>
 800cd56:	4603      	mov	r3, r0
 800cd58:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7f3 fff2 	bl	8000d44 <__aeabi_fmul>
 800cd60:	4603      	mov	r3, r0
 800cd62:	4619      	mov	r1, r3
 800cd64:	4620      	mov	r0, r4
 800cd66:	f7f3 fee5 	bl	8000b34 <__addsf3>
 800cd6a:	4603      	mov	r3, r0
 800cd6c:	461c      	mov	r4, r3
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7f3 ffe5 	bl	8000d44 <__aeabi_fmul>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f7f3 ffe0 	bl	8000d44 <__aeabi_fmul>
 800cd84:	4603      	mov	r3, r0
 800cd86:	4619      	mov	r1, r3
 800cd88:	4620      	mov	r0, r4
 800cd8a:	f7f3 fed1 	bl	8000b30 <__aeabi_fsub>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	461c      	mov	r4, r3
 800cd92:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cd94:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cd98:	f7f3 ffd4 	bl	8000d44 <__aeabi_fmul>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cda0:	4618      	mov	r0, r3
 800cda2:	f7f3 ffcf 	bl	8000d44 <__aeabi_fmul>
 800cda6:	4603      	mov	r3, r0
 800cda8:	4619      	mov	r1, r3
 800cdaa:	4620      	mov	r0, r4
 800cdac:	f7f3 fec2 	bl	8000b34 <__addsf3>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	461c      	mov	r4, r3
 800cdb4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cdb6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cdba:	f7f3 ffc3 	bl	8000d44 <__aeabi_fmul>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cdc2:	4618      	mov	r0, r3
 800cdc4:	f7f3 ffbe 	bl	8000d44 <__aeabi_fmul>
 800cdc8:	4603      	mov	r3, r0
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4620      	mov	r0, r4
 800cdce:	f7f3 feaf 	bl	8000b30 <__aeabi_fsub>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	461c      	mov	r4, r3
 800cdd6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cdd8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cdda:	f7f3 ffb3 	bl	8000d44 <__aeabi_fmul>
 800cdde:	4603      	mov	r3, r0
 800cde0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7f3 ffae 	bl	8000d44 <__aeabi_fmul>
 800cde8:	4603      	mov	r3, r0
 800cdea:	4619      	mov	r1, r3
 800cdec:	4620      	mov	r0, r4
 800cdee:	f7f3 fe9f 	bl	8000b30 <__aeabi_fsub>
 800cdf2:	4603      	mov	r3, r0
 800cdf4:	461c      	mov	r4, r3
 800cdf6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cdf8:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cdfa:	f7f3 ffa3 	bl	8000d44 <__aeabi_fmul>
 800cdfe:	4603      	mov	r3, r0
 800ce00:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce02:	4618      	mov	r0, r3
 800ce04:	f7f3 ff9e 	bl	8000d44 <__aeabi_fmul>
 800ce08:	4603      	mov	r3, r0
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	4620      	mov	r0, r4
 800ce0e:	f7f3 fe91 	bl	8000b34 <__addsf3>
 800ce12:	4603      	mov	r3, r0
 800ce14:	461c      	mov	r4, r3
 800ce16:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ce18:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800ce1a:	f7f3 ff93 	bl	8000d44 <__aeabi_fmul>
 800ce1e:	4603      	mov	r3, r0
 800ce20:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ce22:	4618      	mov	r0, r3
 800ce24:	f7f3 ff8e 	bl	8000d44 <__aeabi_fmul>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	4619      	mov	r1, r3
 800ce2c:	4620      	mov	r0, r4
 800ce2e:	f7f3 fe81 	bl	8000b34 <__addsf3>
 800ce32:	4603      	mov	r3, r0
 800ce34:	461c      	mov	r4, r3
 800ce36:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ce38:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800ce3a:	f7f3 ff83 	bl	8000d44 <__aeabi_fmul>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ce42:	4618      	mov	r0, r3
 800ce44:	f7f3 ff7e 	bl	8000d44 <__aeabi_fmul>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	f7f3 fe6f 	bl	8000b30 <__aeabi_fsub>
 800ce52:	4603      	mov	r3, r0
 800ce54:	461c      	mov	r4, r3
 800ce56:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ce58:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800ce5c:	f7f3 ff72 	bl	8000d44 <__aeabi_fmul>
 800ce60:	4603      	mov	r3, r0
 800ce62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ce64:	4618      	mov	r0, r3
 800ce66:	f7f3 ff6d 	bl	8000d44 <__aeabi_fmul>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	4620      	mov	r0, r4
 800ce70:	f7f3 fe60 	bl	8000b34 <__addsf3>
 800ce74:	4603      	mov	r3, r0
 800ce76:	461c      	mov	r4, r3
 800ce78:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800ce7a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800ce7e:	f7f3 ff61 	bl	8000d44 <__aeabi_fmul>
 800ce82:	4603      	mov	r3, r0
 800ce84:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ce86:	4618      	mov	r0, r3
 800ce88:	f7f3 ff5c 	bl	8000d44 <__aeabi_fmul>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	4619      	mov	r1, r3
 800ce90:	4620      	mov	r0, r4
 800ce92:	f7f3 fe4d 	bl	8000b30 <__aeabi_fsub>
 800ce96:	4603      	mov	r3, r0
 800ce98:	461c      	mov	r4, r3
 800ce9a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ce9c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800ce9e:	f7f3 ff51 	bl	8000d44 <__aeabi_fmul>
 800cea2:	4603      	mov	r3, r0
 800cea4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cea6:	4618      	mov	r0, r3
 800cea8:	f7f3 ff4c 	bl	8000d44 <__aeabi_fmul>
 800ceac:	4603      	mov	r3, r0
 800ceae:	4619      	mov	r1, r3
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	f7f3 fe3d 	bl	8000b30 <__aeabi_fsub>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	461c      	mov	r4, r3
 800ceba:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800cebc:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cebe:	f7f3 ff41 	bl	8000d44 <__aeabi_fmul>
 800cec2:	4603      	mov	r3, r0
 800cec4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cec6:	4618      	mov	r0, r3
 800cec8:	f7f3 ff3c 	bl	8000d44 <__aeabi_fmul>
 800cecc:	4603      	mov	r3, r0
 800cece:	4619      	mov	r1, r3
 800ced0:	4620      	mov	r0, r4
 800ced2:	f7f3 fe2f 	bl	8000b34 <__addsf3>
 800ced6:	4603      	mov	r3, r0
 800ced8:	461c      	mov	r4, r3
 800ceda:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cedc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800cede:	f7f3 ff31 	bl	8000d44 <__aeabi_fmul>
 800cee2:	4603      	mov	r3, r0
 800cee4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800cee6:	4618      	mov	r0, r3
 800cee8:	f7f3 ff2c 	bl	8000d44 <__aeabi_fmul>
 800ceec:	4603      	mov	r3, r0
 800ceee:	4619      	mov	r1, r3
 800cef0:	4620      	mov	r0, r4
 800cef2:	f7f3 fe1f 	bl	8000b34 <__addsf3>
 800cef6:	4603      	mov	r3, r0
 800cef8:	461c      	mov	r4, r3
 800cefa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cefc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800cefe:	f7f3 ff21 	bl	8000d44 <__aeabi_fmul>
 800cf02:	4603      	mov	r3, r0
 800cf04:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7f3 ff1c 	bl	8000d44 <__aeabi_fmul>
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	4619      	mov	r1, r3
 800cf10:	4620      	mov	r0, r4
 800cf12:	f7f3 fe0d 	bl	8000b30 <__aeabi_fsub>
 800cf16:	4603      	mov	r3, r0
 800cf18:	461c      	mov	r4, r3
 800cf1a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cf1c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cf20:	f7f3 ff10 	bl	8000d44 <__aeabi_fmul>
 800cf24:	4603      	mov	r3, r0
 800cf26:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cf28:	4618      	mov	r0, r3
 800cf2a:	f7f3 ff0b 	bl	8000d44 <__aeabi_fmul>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	4619      	mov	r1, r3
 800cf32:	4620      	mov	r0, r4
 800cf34:	f7f3 fdfe 	bl	8000b34 <__addsf3>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	461c      	mov	r4, r3
 800cf3c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cf3e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cf42:	f7f3 feff 	bl	8000d44 <__aeabi_fmul>
 800cf46:	4603      	mov	r3, r0
 800cf48:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f7f3 fefa 	bl	8000d44 <__aeabi_fmul>
 800cf50:	4603      	mov	r3, r0
 800cf52:	4619      	mov	r1, r3
 800cf54:	4620      	mov	r0, r4
 800cf56:	f7f3 fdeb 	bl	8000b30 <__aeabi_fsub>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	461c      	mov	r4, r3
 800cf5e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cf60:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cf62:	f7f3 feef 	bl	8000d44 <__aeabi_fmul>
 800cf66:	4603      	mov	r3, r0
 800cf68:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7f3 feea 	bl	8000d44 <__aeabi_fmul>
 800cf70:	4603      	mov	r3, r0
 800cf72:	4619      	mov	r1, r3
 800cf74:	4620      	mov	r0, r4
 800cf76:	f7f3 fddb 	bl	8000b30 <__aeabi_fsub>
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	461c      	mov	r4, r3
 800cf7e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800cf80:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800cf82:	f7f3 fedf 	bl	8000d44 <__aeabi_fmul>
 800cf86:	4603      	mov	r3, r0
 800cf88:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	f7f3 feda 	bl	8000d44 <__aeabi_fmul>
 800cf90:	4603      	mov	r3, r0
 800cf92:	4619      	mov	r1, r3
 800cf94:	4620      	mov	r0, r4
 800cf96:	f7f3 fdcd 	bl	8000b34 <__addsf3>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	461c      	mov	r4, r3
 800cf9e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800cfa0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cfa2:	f7f3 fecf 	bl	8000d44 <__aeabi_fmul>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7f3 feca 	bl	8000d44 <__aeabi_fmul>
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	4619      	mov	r1, r3
 800cfb4:	4620      	mov	r0, r4
 800cfb6:	f7f3 fdbd 	bl	8000b34 <__addsf3>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	461c      	mov	r4, r3
 800cfbe:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cfc0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800cfc2:	f7f3 febf 	bl	8000d44 <__aeabi_fmul>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7f3 feba 	bl	8000d44 <__aeabi_fmul>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	4619      	mov	r1, r3
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f7f3 fdab 	bl	8000b30 <__aeabi_fsub>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	461c      	mov	r4, r3
 800cfde:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cfe0:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800cfe4:	f7f3 feae 	bl	8000d44 <__aeabi_fmul>
 800cfe8:	4603      	mov	r3, r0
 800cfea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cfec:	4618      	mov	r0, r3
 800cfee:	f7f3 fea9 	bl	8000d44 <__aeabi_fmul>
 800cff2:	4603      	mov	r3, r0
 800cff4:	4619      	mov	r1, r3
 800cff6:	4620      	mov	r0, r4
 800cff8:	f7f3 fd9c 	bl	8000b34 <__addsf3>
 800cffc:	4603      	mov	r3, r0
 800cffe:	461c      	mov	r4, r3
 800d000:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d002:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d006:	f7f3 fe9d 	bl	8000d44 <__aeabi_fmul>
 800d00a:	4603      	mov	r3, r0
 800d00c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d00e:	4618      	mov	r0, r3
 800d010:	f7f3 fe98 	bl	8000d44 <__aeabi_fmul>
 800d014:	4603      	mov	r3, r0
 800d016:	4619      	mov	r1, r3
 800d018:	4620      	mov	r0, r4
 800d01a:	f7f3 fd89 	bl	8000b30 <__aeabi_fsub>
 800d01e:	4603      	mov	r3, r0
 800d020:	461c      	mov	r4, r3
 800d022:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d024:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d026:	f7f3 fe8d 	bl	8000d44 <__aeabi_fmul>
 800d02a:	4603      	mov	r3, r0
 800d02c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d02e:	4618      	mov	r0, r3
 800d030:	f7f3 fe88 	bl	8000d44 <__aeabi_fmul>
 800d034:	4603      	mov	r3, r0
 800d036:	4619      	mov	r1, r3
 800d038:	4620      	mov	r0, r4
 800d03a:	f7f3 fd79 	bl	8000b30 <__aeabi_fsub>
 800d03e:	4603      	mov	r3, r0
 800d040:	461c      	mov	r4, r3
 800d042:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d044:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d046:	f7f3 fe7d 	bl	8000d44 <__aeabi_fmul>
 800d04a:	4603      	mov	r3, r0
 800d04c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d04e:	4618      	mov	r0, r3
 800d050:	f7f3 fe78 	bl	8000d44 <__aeabi_fmul>
 800d054:	4603      	mov	r3, r0
 800d056:	4619      	mov	r1, r3
 800d058:	4620      	mov	r0, r4
 800d05a:	f7f3 fd6b 	bl	8000b34 <__addsf3>
 800d05e:	4603      	mov	r3, r0
 800d060:	461c      	mov	r4, r3
 800d062:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d064:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d066:	f7f3 fe6d 	bl	8000d44 <__aeabi_fmul>
 800d06a:	4603      	mov	r3, r0
 800d06c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d06e:	4618      	mov	r0, r3
 800d070:	f7f3 fe68 	bl	8000d44 <__aeabi_fmul>
 800d074:	4603      	mov	r3, r0
 800d076:	4619      	mov	r1, r3
 800d078:	4620      	mov	r0, r4
 800d07a:	f7f3 fd5b 	bl	8000b34 <__addsf3>
 800d07e:	4603      	mov	r3, r0
 800d080:	461c      	mov	r4, r3
 800d082:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d084:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d086:	f7f3 fe5d 	bl	8000d44 <__aeabi_fmul>
 800d08a:	4603      	mov	r3, r0
 800d08c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d08e:	4618      	mov	r0, r3
 800d090:	f7f3 fe58 	bl	8000d44 <__aeabi_fmul>
 800d094:	4603      	mov	r3, r0
 800d096:	4619      	mov	r1, r3
 800d098:	4620      	mov	r0, r4
 800d09a:	f7f3 fd49 	bl	8000b30 <__aeabi_fsub>
 800d09e:	4603      	mov	r3, r0
 800d0a0:	63bb      	str	r3, [r7, #56]	; 0x38
	float Kt11=1 - (Qap*Qgps*Qgps_v + Qap*Qgps*S2_2 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2)/A;
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	4610      	mov	r0, r2
 800d0b2:	f7f3 fe47 	bl	8000d44 <__aeabi_fmul>
 800d0b6:	4603      	mov	r3, r0
 800d0b8:	461a      	mov	r2, r3
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	68db      	ldr	r3, [r3, #12]
 800d0be:	4619      	mov	r1, r3
 800d0c0:	4610      	mov	r0, r2
 800d0c2:	f7f3 fe3f 	bl	8000d44 <__aeabi_fmul>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	461c      	mov	r4, r3
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d0d6:	4619      	mov	r1, r3
 800d0d8:	4610      	mov	r0, r2
 800d0da:	f7f3 fe33 	bl	8000d44 <__aeabi_fmul>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f7f3 fe2e 	bl	8000d44 <__aeabi_fmul>
 800d0e8:	4603      	mov	r3, r0
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	f7f3 fd21 	bl	8000b34 <__addsf3>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	461c      	mov	r4, r3
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	4619      	mov	r1, r3
 800d102:	4610      	mov	r0, r2
 800d104:	f7f3 fe1e 	bl	8000d44 <__aeabi_fmul>
 800d108:	4603      	mov	r3, r0
 800d10a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7f3 fe19 	bl	8000d44 <__aeabi_fmul>
 800d112:	4603      	mov	r3, r0
 800d114:	4619      	mov	r1, r3
 800d116:	4620      	mov	r0, r4
 800d118:	f7f3 fd0c 	bl	8000b34 <__addsf3>
 800d11c:	4603      	mov	r3, r0
 800d11e:	461c      	mov	r4, r3
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	68db      	ldr	r3, [r3, #12]
 800d12a:	4619      	mov	r1, r3
 800d12c:	4610      	mov	r0, r2
 800d12e:	f7f3 fe09 	bl	8000d44 <__aeabi_fmul>
 800d132:	4603      	mov	r3, r0
 800d134:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d136:	4618      	mov	r0, r3
 800d138:	f7f3 fe04 	bl	8000d44 <__aeabi_fmul>
 800d13c:	4603      	mov	r3, r0
 800d13e:	4619      	mov	r1, r3
 800d140:	4620      	mov	r0, r4
 800d142:	f7f3 fcf7 	bl	8000b34 <__addsf3>
 800d146:	4603      	mov	r3, r0
 800d148:	461c      	mov	r4, r3
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	68db      	ldr	r3, [r3, #12]
 800d154:	4619      	mov	r1, r3
 800d156:	4610      	mov	r0, r2
 800d158:	f7f3 fdf4 	bl	8000d44 <__aeabi_fmul>
 800d15c:	4603      	mov	r3, r0
 800d15e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d160:	4618      	mov	r0, r3
 800d162:	f7f3 fdef 	bl	8000d44 <__aeabi_fmul>
 800d166:	4603      	mov	r3, r0
 800d168:	4619      	mov	r1, r3
 800d16a:	4620      	mov	r0, r4
 800d16c:	f7f3 fce2 	bl	8000b34 <__addsf3>
 800d170:	4603      	mov	r3, r0
 800d172:	461c      	mov	r4, r3
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	68db      	ldr	r3, [r3, #12]
 800d17e:	4619      	mov	r1, r3
 800d180:	4610      	mov	r0, r2
 800d182:	f7f3 fddf 	bl	8000d44 <__aeabi_fmul>
 800d186:	4603      	mov	r3, r0
 800d188:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d18a:	4618      	mov	r0, r3
 800d18c:	f7f3 fdda 	bl	8000d44 <__aeabi_fmul>
 800d190:	4603      	mov	r3, r0
 800d192:	4619      	mov	r1, r3
 800d194:	4620      	mov	r0, r4
 800d196:	f7f3 fccd 	bl	8000b34 <__addsf3>
 800d19a:	4603      	mov	r3, r0
 800d19c:	461c      	mov	r4, r3
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d1a4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	f7f3 fdcc 	bl	8000d44 <__aeabi_fmul>
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f7f3 fdc7 	bl	8000d44 <__aeabi_fmul>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	4619      	mov	r1, r3
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	f7f3 fcba 	bl	8000b34 <__addsf3>
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	461c      	mov	r4, r3
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d1ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f7f3 fdb9 	bl	8000d44 <__aeabi_fmul>
 800d1d2:	4603      	mov	r3, r0
 800d1d4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7f3 fdb4 	bl	8000d44 <__aeabi_fmul>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	4619      	mov	r1, r3
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f7f3 fca5 	bl	8000b30 <__aeabi_fsub>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	461c      	mov	r4, r3
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d1f0:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d1f2:	4618      	mov	r0, r3
 800d1f4:	f7f3 fda6 	bl	8000d44 <__aeabi_fmul>
 800d1f8:	4603      	mov	r3, r0
 800d1fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f7f3 fda1 	bl	8000d44 <__aeabi_fmul>
 800d202:	4603      	mov	r3, r0
 800d204:	4619      	mov	r1, r3
 800d206:	4620      	mov	r0, r4
 800d208:	f7f3 fc94 	bl	8000b34 <__addsf3>
 800d20c:	4603      	mov	r3, r0
 800d20e:	461c      	mov	r4, r3
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d216:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d218:	4618      	mov	r0, r3
 800d21a:	f7f3 fd93 	bl	8000d44 <__aeabi_fmul>
 800d21e:	4603      	mov	r3, r0
 800d220:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d222:	4618      	mov	r0, r3
 800d224:	f7f3 fd8e 	bl	8000d44 <__aeabi_fmul>
 800d228:	4603      	mov	r3, r0
 800d22a:	4619      	mov	r1, r3
 800d22c:	4620      	mov	r0, r4
 800d22e:	f7f3 fc7f 	bl	8000b30 <__aeabi_fsub>
 800d232:	4603      	mov	r3, r0
 800d234:	461c      	mov	r4, r3
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d23c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d23e:	4618      	mov	r0, r3
 800d240:	f7f3 fd80 	bl	8000d44 <__aeabi_fmul>
 800d244:	4603      	mov	r3, r0
 800d246:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d248:	4618      	mov	r0, r3
 800d24a:	f7f3 fd7b 	bl	8000d44 <__aeabi_fmul>
 800d24e:	4603      	mov	r3, r0
 800d250:	4619      	mov	r1, r3
 800d252:	4620      	mov	r0, r4
 800d254:	f7f3 fc6e 	bl	8000b34 <__addsf3>
 800d258:	4603      	mov	r3, r0
 800d25a:	461c      	mov	r4, r3
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d262:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d264:	4618      	mov	r0, r3
 800d266:	f7f3 fd6d 	bl	8000d44 <__aeabi_fmul>
 800d26a:	4603      	mov	r3, r0
 800d26c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d26e:	4618      	mov	r0, r3
 800d270:	f7f3 fd68 	bl	8000d44 <__aeabi_fmul>
 800d274:	4603      	mov	r3, r0
 800d276:	4619      	mov	r1, r3
 800d278:	4620      	mov	r0, r4
 800d27a:	f7f3 fc59 	bl	8000b30 <__aeabi_fsub>
 800d27e:	4603      	mov	r3, r0
 800d280:	461c      	mov	r4, r3
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d288:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7f3 fd5a 	bl	8000d44 <__aeabi_fmul>
 800d290:	4603      	mov	r3, r0
 800d292:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d294:	4618      	mov	r0, r3
 800d296:	f7f3 fd55 	bl	8000d44 <__aeabi_fmul>
 800d29a:	4603      	mov	r3, r0
 800d29c:	4619      	mov	r1, r3
 800d29e:	4620      	mov	r0, r4
 800d2a0:	f7f3 fc48 	bl	8000b34 <__addsf3>
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	461c      	mov	r4, r3
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d2ae:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	f7f3 fd47 	bl	8000d44 <__aeabi_fmul>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f7f3 fd42 	bl	8000d44 <__aeabi_fmul>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	4619      	mov	r1, r3
 800d2c4:	4620      	mov	r0, r4
 800d2c6:	f7f3 fc33 	bl	8000b30 <__aeabi_fsub>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f7f3 fdec 	bl	8000eac <__aeabi_fdiv>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	4619      	mov	r1, r3
 800d2d8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d2dc:	f7f3 fc28 	bl	8000b30 <__aeabi_fsub>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	637b      	str	r3, [r7, #52]	; 0x34
	float Kt12=(Qgps*(Qgps_v*S1_3 + Qgps_v*S1_4 - S1_2*S2_3 + S1_3*S2_2 - S1_2*S2_4 + S1_4*S2_2))/A;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	f8d3 4250 	ldr.w	r4, [r3, #592]	; 0x250
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7f3 fd27 	bl	8000d44 <__aeabi_fmul>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	461d      	mov	r5, r3
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	68db      	ldr	r3, [r3, #12]
 800d2fe:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d300:	4618      	mov	r0, r3
 800d302:	f7f3 fd1f 	bl	8000d44 <__aeabi_fmul>
 800d306:	4603      	mov	r3, r0
 800d308:	4619      	mov	r1, r3
 800d30a:	4628      	mov	r0, r5
 800d30c:	f7f3 fc12 	bl	8000b34 <__addsf3>
 800d310:	4603      	mov	r3, r0
 800d312:	461d      	mov	r5, r3
 800d314:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d316:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d318:	f7f3 fd14 	bl	8000d44 <__aeabi_fmul>
 800d31c:	4603      	mov	r3, r0
 800d31e:	4619      	mov	r1, r3
 800d320:	4628      	mov	r0, r5
 800d322:	f7f3 fc05 	bl	8000b30 <__aeabi_fsub>
 800d326:	4603      	mov	r3, r0
 800d328:	461d      	mov	r5, r3
 800d32a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d32c:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d32e:	f7f3 fd09 	bl	8000d44 <__aeabi_fmul>
 800d332:	4603      	mov	r3, r0
 800d334:	4619      	mov	r1, r3
 800d336:	4628      	mov	r0, r5
 800d338:	f7f3 fbfc 	bl	8000b34 <__addsf3>
 800d33c:	4603      	mov	r3, r0
 800d33e:	461d      	mov	r5, r3
 800d340:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d342:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d344:	f7f3 fcfe 	bl	8000d44 <__aeabi_fmul>
 800d348:	4603      	mov	r3, r0
 800d34a:	4619      	mov	r1, r3
 800d34c:	4628      	mov	r0, r5
 800d34e:	f7f3 fbef 	bl	8000b30 <__aeabi_fsub>
 800d352:	4603      	mov	r3, r0
 800d354:	461d      	mov	r5, r3
 800d356:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d358:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d35a:	f7f3 fcf3 	bl	8000d44 <__aeabi_fmul>
 800d35e:	4603      	mov	r3, r0
 800d360:	4619      	mov	r1, r3
 800d362:	4628      	mov	r0, r5
 800d364:	f7f3 fbe6 	bl	8000b34 <__addsf3>
 800d368:	4603      	mov	r3, r0
 800d36a:	4619      	mov	r1, r3
 800d36c:	4620      	mov	r0, r4
 800d36e:	f7f3 fce9 	bl	8000d44 <__aeabi_fmul>
 800d372:	4603      	mov	r3, r0
 800d374:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d376:	4618      	mov	r0, r3
 800d378:	f7f3 fd98 	bl	8000eac <__aeabi_fdiv>
 800d37c:	4603      	mov	r3, r0
 800d37e:	633b      	str	r3, [r7, #48]	; 0x30
	float Kt13=(Qgps*(Qap*S1_2 + S1_2*S3_3 - S1_3*S3_2 + S1_2*S3_4 - S1_4*S3_2 + S1_2*S4_3 - S1_3*S4_2 + S1_2*S4_4 - S1_4*S4_2))/A;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 4250 	ldr.w	r4, [r3, #592]	; 0x250
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d38c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d38e:	4618      	mov	r0, r3
 800d390:	f7f3 fcd8 	bl	8000d44 <__aeabi_fmul>
 800d394:	4603      	mov	r3, r0
 800d396:	461d      	mov	r5, r3
 800d398:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d39a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d39c:	f7f3 fcd2 	bl	8000d44 <__aeabi_fmul>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	4619      	mov	r1, r3
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	f7f3 fbc5 	bl	8000b34 <__addsf3>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	461d      	mov	r5, r3
 800d3ae:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d3b0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d3b2:	f7f3 fcc7 	bl	8000d44 <__aeabi_fmul>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	4619      	mov	r1, r3
 800d3ba:	4628      	mov	r0, r5
 800d3bc:	f7f3 fbb8 	bl	8000b30 <__aeabi_fsub>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	461d      	mov	r5, r3
 800d3c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d3c6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d3c8:	f7f3 fcbc 	bl	8000d44 <__aeabi_fmul>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	4619      	mov	r1, r3
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	f7f3 fbaf 	bl	8000b34 <__addsf3>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	461d      	mov	r5, r3
 800d3da:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d3dc:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d3de:	f7f3 fcb1 	bl	8000d44 <__aeabi_fmul>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	4619      	mov	r1, r3
 800d3e6:	4628      	mov	r0, r5
 800d3e8:	f7f3 fba2 	bl	8000b30 <__aeabi_fsub>
 800d3ec:	4603      	mov	r3, r0
 800d3ee:	461d      	mov	r5, r3
 800d3f0:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d3f2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d3f4:	f7f3 fca6 	bl	8000d44 <__aeabi_fmul>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	4628      	mov	r0, r5
 800d3fe:	f7f3 fb99 	bl	8000b34 <__addsf3>
 800d402:	4603      	mov	r3, r0
 800d404:	461d      	mov	r5, r3
 800d406:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d408:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d40a:	f7f3 fc9b 	bl	8000d44 <__aeabi_fmul>
 800d40e:	4603      	mov	r3, r0
 800d410:	4619      	mov	r1, r3
 800d412:	4628      	mov	r0, r5
 800d414:	f7f3 fb8c 	bl	8000b30 <__aeabi_fsub>
 800d418:	4603      	mov	r3, r0
 800d41a:	461d      	mov	r5, r3
 800d41c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d41e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800d420:	f7f3 fc90 	bl	8000d44 <__aeabi_fmul>
 800d424:	4603      	mov	r3, r0
 800d426:	4619      	mov	r1, r3
 800d428:	4628      	mov	r0, r5
 800d42a:	f7f3 fb83 	bl	8000b34 <__addsf3>
 800d42e:	4603      	mov	r3, r0
 800d430:	461d      	mov	r5, r3
 800d432:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d434:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d436:	f7f3 fc85 	bl	8000d44 <__aeabi_fmul>
 800d43a:	4603      	mov	r3, r0
 800d43c:	4619      	mov	r1, r3
 800d43e:	4628      	mov	r0, r5
 800d440:	f7f3 fb76 	bl	8000b30 <__aeabi_fsub>
 800d444:	4603      	mov	r3, r0
 800d446:	4619      	mov	r1, r3
 800d448:	4620      	mov	r0, r4
 800d44a:	f7f3 fc7b 	bl	8000d44 <__aeabi_fmul>
 800d44e:	4603      	mov	r3, r0
 800d450:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d452:	4618      	mov	r0, r3
 800d454:	f7f3 fd2a 	bl	8000eac <__aeabi_fdiv>
 800d458:	4603      	mov	r3, r0
 800d45a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Kt21=(Qgps_v*(Qap*S2_1 + S2_1*S3_3 - S2_3*S3_1 + S2_1*S3_4 - S2_4*S3_1 + S2_1*S4_3 - S2_3*S4_1 + S2_1*S4_4 - S2_4*S4_1))/A;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	68dc      	ldr	r4, [r3, #12]
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d466:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d468:	4618      	mov	r0, r3
 800d46a:	f7f3 fc6b 	bl	8000d44 <__aeabi_fmul>
 800d46e:	4603      	mov	r3, r0
 800d470:	461d      	mov	r5, r3
 800d472:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d474:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d476:	f7f3 fc65 	bl	8000d44 <__aeabi_fmul>
 800d47a:	4603      	mov	r3, r0
 800d47c:	4619      	mov	r1, r3
 800d47e:	4628      	mov	r0, r5
 800d480:	f7f3 fb58 	bl	8000b34 <__addsf3>
 800d484:	4603      	mov	r3, r0
 800d486:	461d      	mov	r5, r3
 800d488:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d48a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d48c:	f7f3 fc5a 	bl	8000d44 <__aeabi_fmul>
 800d490:	4603      	mov	r3, r0
 800d492:	4619      	mov	r1, r3
 800d494:	4628      	mov	r0, r5
 800d496:	f7f3 fb4b 	bl	8000b30 <__aeabi_fsub>
 800d49a:	4603      	mov	r3, r0
 800d49c:	461d      	mov	r5, r3
 800d49e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d4a0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d4a2:	f7f3 fc4f 	bl	8000d44 <__aeabi_fmul>
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	4628      	mov	r0, r5
 800d4ac:	f7f3 fb42 	bl	8000b34 <__addsf3>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	461d      	mov	r5, r3
 800d4b4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d4b6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d4b8:	f7f3 fc44 	bl	8000d44 <__aeabi_fmul>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	4619      	mov	r1, r3
 800d4c0:	4628      	mov	r0, r5
 800d4c2:	f7f3 fb35 	bl	8000b30 <__aeabi_fsub>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	461d      	mov	r5, r3
 800d4ca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d4cc:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d4ce:	f7f3 fc39 	bl	8000d44 <__aeabi_fmul>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	4628      	mov	r0, r5
 800d4d8:	f7f3 fb2c 	bl	8000b34 <__addsf3>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	461d      	mov	r5, r3
 800d4e0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d4e2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d4e4:	f7f3 fc2e 	bl	8000d44 <__aeabi_fmul>
 800d4e8:	4603      	mov	r3, r0
 800d4ea:	4619      	mov	r1, r3
 800d4ec:	4628      	mov	r0, r5
 800d4ee:	f7f3 fb1f 	bl	8000b30 <__aeabi_fsub>
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	461d      	mov	r5, r3
 800d4f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d4f8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d4fa:	f7f3 fc23 	bl	8000d44 <__aeabi_fmul>
 800d4fe:	4603      	mov	r3, r0
 800d500:	4619      	mov	r1, r3
 800d502:	4628      	mov	r0, r5
 800d504:	f7f3 fb16 	bl	8000b34 <__addsf3>
 800d508:	4603      	mov	r3, r0
 800d50a:	461d      	mov	r5, r3
 800d50c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d50e:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d510:	f7f3 fc18 	bl	8000d44 <__aeabi_fmul>
 800d514:	4603      	mov	r3, r0
 800d516:	4619      	mov	r1, r3
 800d518:	4628      	mov	r0, r5
 800d51a:	f7f3 fb09 	bl	8000b30 <__aeabi_fsub>
 800d51e:	4603      	mov	r3, r0
 800d520:	4619      	mov	r1, r3
 800d522:	4620      	mov	r0, r4
 800d524:	f7f3 fc0e 	bl	8000d44 <__aeabi_fmul>
 800d528:	4603      	mov	r3, r0
 800d52a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d52c:	4618      	mov	r0, r3
 800d52e:	f7f3 fcbd 	bl	8000eac <__aeabi_fdiv>
 800d532:	4603      	mov	r3, r0
 800d534:	62bb      	str	r3, [r7, #40]	; 0x28
	float Kt22=(Qgps_v*(Qgps*S2_3 + Qgps*S2_4 + S1_1*S2_3 - S1_3*S2_1 + S1_1*S2_4 - S1_4*S2_1))/A;
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	68dc      	ldr	r4, [r3, #12]
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d540:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d542:	4618      	mov	r0, r3
 800d544:	f7f3 fbfe 	bl	8000d44 <__aeabi_fmul>
 800d548:	4603      	mov	r3, r0
 800d54a:	461d      	mov	r5, r3
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d552:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d554:	4618      	mov	r0, r3
 800d556:	f7f3 fbf5 	bl	8000d44 <__aeabi_fmul>
 800d55a:	4603      	mov	r3, r0
 800d55c:	4619      	mov	r1, r3
 800d55e:	4628      	mov	r0, r5
 800d560:	f7f3 fae8 	bl	8000b34 <__addsf3>
 800d564:	4603      	mov	r3, r0
 800d566:	461d      	mov	r5, r3
 800d568:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d56a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d56e:	f7f3 fbe9 	bl	8000d44 <__aeabi_fmul>
 800d572:	4603      	mov	r3, r0
 800d574:	4619      	mov	r1, r3
 800d576:	4628      	mov	r0, r5
 800d578:	f7f3 fadc 	bl	8000b34 <__addsf3>
 800d57c:	4603      	mov	r3, r0
 800d57e:	461d      	mov	r5, r3
 800d580:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d582:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800d584:	f7f3 fbde 	bl	8000d44 <__aeabi_fmul>
 800d588:	4603      	mov	r3, r0
 800d58a:	4619      	mov	r1, r3
 800d58c:	4628      	mov	r0, r5
 800d58e:	f7f3 facf 	bl	8000b30 <__aeabi_fsub>
 800d592:	4603      	mov	r3, r0
 800d594:	461d      	mov	r5, r3
 800d596:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d598:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800d59c:	f7f3 fbd2 	bl	8000d44 <__aeabi_fmul>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	4619      	mov	r1, r3
 800d5a4:	4628      	mov	r0, r5
 800d5a6:	f7f3 fac5 	bl	8000b34 <__addsf3>
 800d5aa:	4603      	mov	r3, r0
 800d5ac:	461d      	mov	r5, r3
 800d5ae:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d5b0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800d5b2:	f7f3 fbc7 	bl	8000d44 <__aeabi_fmul>
 800d5b6:	4603      	mov	r3, r0
 800d5b8:	4619      	mov	r1, r3
 800d5ba:	4628      	mov	r0, r5
 800d5bc:	f7f3 fab8 	bl	8000b30 <__aeabi_fsub>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	4619      	mov	r1, r3
 800d5c4:	4620      	mov	r0, r4
 800d5c6:	f7f3 fbbd 	bl	8000d44 <__aeabi_fmul>
 800d5ca:	4603      	mov	r3, r0
 800d5cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	f7f3 fc6c 	bl	8000eac <__aeabi_fdiv>
 800d5d4:	4603      	mov	r3, r0
 800d5d6:	627b      	str	r3, [r7, #36]	; 0x24
	float Kt23=1 - (Qap*Qgps*Qgps_v + Qap*Qgps_v*S1_1 + Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1)/A;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800d5e4:	4619      	mov	r1, r3
 800d5e6:	4610      	mov	r0, r2
 800d5e8:	f7f3 fbac 	bl	8000d44 <__aeabi_fmul>
 800d5ec:	4603      	mov	r3, r0
 800d5ee:	461a      	mov	r2, r3
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	68db      	ldr	r3, [r3, #12]
 800d5f4:	4619      	mov	r1, r3
 800d5f6:	4610      	mov	r0, r2
 800d5f8:	f7f3 fba4 	bl	8000d44 <__aeabi_fmul>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	461c      	mov	r4, r3
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	68db      	ldr	r3, [r3, #12]
 800d60a:	4619      	mov	r1, r3
 800d60c:	4610      	mov	r0, r2
 800d60e:	f7f3 fb99 	bl	8000d44 <__aeabi_fmul>
 800d612:	4603      	mov	r3, r0
 800d614:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d618:	4618      	mov	r0, r3
 800d61a:	f7f3 fb93 	bl	8000d44 <__aeabi_fmul>
 800d61e:	4603      	mov	r3, r0
 800d620:	4619      	mov	r1, r3
 800d622:	4620      	mov	r0, r4
 800d624:	f7f3 fa86 	bl	8000b34 <__addsf3>
 800d628:	4603      	mov	r3, r0
 800d62a:	461c      	mov	r4, r3
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	68db      	ldr	r3, [r3, #12]
 800d636:	4619      	mov	r1, r3
 800d638:	4610      	mov	r0, r2
 800d63a:	f7f3 fb83 	bl	8000d44 <__aeabi_fmul>
 800d63e:	4603      	mov	r3, r0
 800d640:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d642:	4618      	mov	r0, r3
 800d644:	f7f3 fb7e 	bl	8000d44 <__aeabi_fmul>
 800d648:	4603      	mov	r3, r0
 800d64a:	4619      	mov	r1, r3
 800d64c:	4620      	mov	r0, r4
 800d64e:	f7f3 fa71 	bl	8000b34 <__addsf3>
 800d652:	4603      	mov	r3, r0
 800d654:	461c      	mov	r4, r3
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	68db      	ldr	r3, [r3, #12]
 800d660:	4619      	mov	r1, r3
 800d662:	4610      	mov	r0, r2
 800d664:	f7f3 fb6e 	bl	8000d44 <__aeabi_fmul>
 800d668:	4603      	mov	r3, r0
 800d66a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d66c:	4618      	mov	r0, r3
 800d66e:	f7f3 fb69 	bl	8000d44 <__aeabi_fmul>
 800d672:	4603      	mov	r3, r0
 800d674:	4619      	mov	r1, r3
 800d676:	4620      	mov	r0, r4
 800d678:	f7f3 fa5c 	bl	8000b34 <__addsf3>
 800d67c:	4603      	mov	r3, r0
 800d67e:	461c      	mov	r4, r3
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	68db      	ldr	r3, [r3, #12]
 800d68a:	4619      	mov	r1, r3
 800d68c:	4610      	mov	r0, r2
 800d68e:	f7f3 fb59 	bl	8000d44 <__aeabi_fmul>
 800d692:	4603      	mov	r3, r0
 800d694:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d696:	4618      	mov	r0, r3
 800d698:	f7f3 fb54 	bl	8000d44 <__aeabi_fmul>
 800d69c:	4603      	mov	r3, r0
 800d69e:	4619      	mov	r1, r3
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f7f3 fa47 	bl	8000b34 <__addsf3>
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	461c      	mov	r4, r3
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	68db      	ldr	r3, [r3, #12]
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	4610      	mov	r0, r2
 800d6b8:	f7f3 fb44 	bl	8000d44 <__aeabi_fmul>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f7f3 fb3f 	bl	8000d44 <__aeabi_fmul>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	4620      	mov	r0, r4
 800d6cc:	f7f3 fa32 	bl	8000b34 <__addsf3>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	461c      	mov	r4, r3
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	68db      	ldr	r3, [r3, #12]
 800d6d8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f7f3 fb31 	bl	8000d44 <__aeabi_fmul>
 800d6e2:	4603      	mov	r3, r0
 800d6e4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f7f3 fb2c 	bl	8000d44 <__aeabi_fmul>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	4619      	mov	r1, r3
 800d6f0:	4620      	mov	r0, r4
 800d6f2:	f7f3 fa1f 	bl	8000b34 <__addsf3>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	461c      	mov	r4, r3
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	68db      	ldr	r3, [r3, #12]
 800d6fe:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d700:	4618      	mov	r0, r3
 800d702:	f7f3 fb1f 	bl	8000d44 <__aeabi_fmul>
 800d706:	4603      	mov	r3, r0
 800d708:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7f3 fb1a 	bl	8000d44 <__aeabi_fmul>
 800d710:	4603      	mov	r3, r0
 800d712:	4619      	mov	r1, r3
 800d714:	4620      	mov	r0, r4
 800d716:	f7f3 fa0b 	bl	8000b30 <__aeabi_fsub>
 800d71a:	4603      	mov	r3, r0
 800d71c:	461c      	mov	r4, r3
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	68db      	ldr	r3, [r3, #12]
 800d722:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d726:	4618      	mov	r0, r3
 800d728:	f7f3 fb0c 	bl	8000d44 <__aeabi_fmul>
 800d72c:	4603      	mov	r3, r0
 800d72e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d730:	4618      	mov	r0, r3
 800d732:	f7f3 fb07 	bl	8000d44 <__aeabi_fmul>
 800d736:	4603      	mov	r3, r0
 800d738:	4619      	mov	r1, r3
 800d73a:	4620      	mov	r0, r4
 800d73c:	f7f3 f9fa 	bl	8000b34 <__addsf3>
 800d740:	4603      	mov	r3, r0
 800d742:	461c      	mov	r4, r3
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	68db      	ldr	r3, [r3, #12]
 800d748:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7f3 fafa 	bl	8000d44 <__aeabi_fmul>
 800d750:	4603      	mov	r3, r0
 800d752:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d754:	4618      	mov	r0, r3
 800d756:	f7f3 faf5 	bl	8000d44 <__aeabi_fmul>
 800d75a:	4603      	mov	r3, r0
 800d75c:	4619      	mov	r1, r3
 800d75e:	4620      	mov	r0, r4
 800d760:	f7f3 f9e6 	bl	8000b30 <__aeabi_fsub>
 800d764:	4603      	mov	r3, r0
 800d766:	461c      	mov	r4, r3
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	68db      	ldr	r3, [r3, #12]
 800d76c:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d770:	4618      	mov	r0, r3
 800d772:	f7f3 fae7 	bl	8000d44 <__aeabi_fmul>
 800d776:	4603      	mov	r3, r0
 800d778:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d77a:	4618      	mov	r0, r3
 800d77c:	f7f3 fae2 	bl	8000d44 <__aeabi_fmul>
 800d780:	4603      	mov	r3, r0
 800d782:	4619      	mov	r1, r3
 800d784:	4620      	mov	r0, r4
 800d786:	f7f3 f9d5 	bl	8000b34 <__addsf3>
 800d78a:	4603      	mov	r3, r0
 800d78c:	461c      	mov	r4, r3
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	68db      	ldr	r3, [r3, #12]
 800d792:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d794:	4618      	mov	r0, r3
 800d796:	f7f3 fad5 	bl	8000d44 <__aeabi_fmul>
 800d79a:	4603      	mov	r3, r0
 800d79c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f7f3 fad0 	bl	8000d44 <__aeabi_fmul>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	4619      	mov	r1, r3
 800d7a8:	4620      	mov	r0, r4
 800d7aa:	f7f3 f9c1 	bl	8000b30 <__aeabi_fsub>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	461c      	mov	r4, r3
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	68db      	ldr	r3, [r3, #12]
 800d7b6:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f7f3 fac2 	bl	8000d44 <__aeabi_fmul>
 800d7c0:	4603      	mov	r3, r0
 800d7c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	f7f3 fabd 	bl	8000d44 <__aeabi_fmul>
 800d7ca:	4603      	mov	r3, r0
 800d7cc:	4619      	mov	r1, r3
 800d7ce:	4620      	mov	r0, r4
 800d7d0:	f7f3 f9b0 	bl	8000b34 <__addsf3>
 800d7d4:	4603      	mov	r3, r0
 800d7d6:	461c      	mov	r4, r3
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	68db      	ldr	r3, [r3, #12]
 800d7dc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f7f3 fab0 	bl	8000d44 <__aeabi_fmul>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d7e8:	4618      	mov	r0, r3
 800d7ea:	f7f3 faab 	bl	8000d44 <__aeabi_fmul>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	4619      	mov	r1, r3
 800d7f2:	4620      	mov	r0, r4
 800d7f4:	f7f3 f99c 	bl	8000b30 <__aeabi_fsub>
 800d7f8:	4603      	mov	r3, r0
 800d7fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f7f3 fb55 	bl	8000eac <__aeabi_fdiv>
 800d802:	4603      	mov	r3, r0
 800d804:	4619      	mov	r1, r3
 800d806:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800d80a:	f7f3 f991 	bl	8000b30 <__aeabi_fsub>
 800d80e:	4603      	mov	r3, r0
 800d810:	623b      	str	r3, [r7, #32]
	float Kt31=(Qap*Qgps_v*S3_1 - Qap*S2_1*S3_2 + Qap*S2_2*S3_1 + Qgps_v*S3_1*S4_3 - Qgps_v*S3_3*S4_1 + Qgps_v*S3_1*S4_4 - Qgps_v*S3_4*S4_1 - S2_1*S3_2*S4_3 + S2_1*S3_3*S4_2 + S2_2*S3_1*S4_3 - S2_2*S3_3*S4_1 - S2_3*S3_1*S4_2 + S2_3*S3_2*S4_1 - S2_1*S3_2*S4_4 + S2_1*S3_4*S4_2 + S2_2*S3_1*S4_4 - S2_2*S3_4*S4_1 - S2_4*S3_1*S4_2 + S2_4*S3_2*S4_1)/A;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	68db      	ldr	r3, [r3, #12]
 800d81c:	4619      	mov	r1, r3
 800d81e:	4610      	mov	r0, r2
 800d820:	f7f3 fa90 	bl	8000d44 <__aeabi_fmul>
 800d824:	4603      	mov	r3, r0
 800d826:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d828:	4618      	mov	r0, r3
 800d82a:	f7f3 fa8b 	bl	8000d44 <__aeabi_fmul>
 800d82e:	4603      	mov	r3, r0
 800d830:	461c      	mov	r4, r3
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d838:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800d83a:	4618      	mov	r0, r3
 800d83c:	f7f3 fa82 	bl	8000d44 <__aeabi_fmul>
 800d840:	4603      	mov	r3, r0
 800d842:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d844:	4618      	mov	r0, r3
 800d846:	f7f3 fa7d 	bl	8000d44 <__aeabi_fmul>
 800d84a:	4603      	mov	r3, r0
 800d84c:	4619      	mov	r1, r3
 800d84e:	4620      	mov	r0, r4
 800d850:	f7f3 f96e 	bl	8000b30 <__aeabi_fsub>
 800d854:	4603      	mov	r3, r0
 800d856:	461c      	mov	r4, r3
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800d85e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800d860:	4618      	mov	r0, r3
 800d862:	f7f3 fa6f 	bl	8000d44 <__aeabi_fmul>
 800d866:	4603      	mov	r3, r0
 800d868:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d86a:	4618      	mov	r0, r3
 800d86c:	f7f3 fa6a 	bl	8000d44 <__aeabi_fmul>
 800d870:	4603      	mov	r3, r0
 800d872:	4619      	mov	r1, r3
 800d874:	4620      	mov	r0, r4
 800d876:	f7f3 f95d 	bl	8000b34 <__addsf3>
 800d87a:	4603      	mov	r3, r0
 800d87c:	461c      	mov	r4, r3
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	68db      	ldr	r3, [r3, #12]
 800d882:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d884:	4618      	mov	r0, r3
 800d886:	f7f3 fa5d 	bl	8000d44 <__aeabi_fmul>
 800d88a:	4603      	mov	r3, r0
 800d88c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d88e:	4618      	mov	r0, r3
 800d890:	f7f3 fa58 	bl	8000d44 <__aeabi_fmul>
 800d894:	4603      	mov	r3, r0
 800d896:	4619      	mov	r1, r3
 800d898:	4620      	mov	r0, r4
 800d89a:	f7f3 f94b 	bl	8000b34 <__addsf3>
 800d89e:	4603      	mov	r3, r0
 800d8a0:	461c      	mov	r4, r3
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	68db      	ldr	r3, [r3, #12]
 800d8a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7f3 fa4b 	bl	8000d44 <__aeabi_fmul>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7f3 fa46 	bl	8000d44 <__aeabi_fmul>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	4619      	mov	r1, r3
 800d8bc:	4620      	mov	r0, r4
 800d8be:	f7f3 f937 	bl	8000b30 <__aeabi_fsub>
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	461c      	mov	r4, r3
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	68db      	ldr	r3, [r3, #12]
 800d8ca:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	f7f3 fa39 	bl	8000d44 <__aeabi_fmul>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7f3 fa34 	bl	8000d44 <__aeabi_fmul>
 800d8dc:	4603      	mov	r3, r0
 800d8de:	4619      	mov	r1, r3
 800d8e0:	4620      	mov	r0, r4
 800d8e2:	f7f3 f927 	bl	8000b34 <__addsf3>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	461c      	mov	r4, r3
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	68db      	ldr	r3, [r3, #12]
 800d8ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f7f3 fa27 	bl	8000d44 <__aeabi_fmul>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7f3 fa22 	bl	8000d44 <__aeabi_fmul>
 800d900:	4603      	mov	r3, r0
 800d902:	4619      	mov	r1, r3
 800d904:	4620      	mov	r0, r4
 800d906:	f7f3 f913 	bl	8000b30 <__aeabi_fsub>
 800d90a:	4603      	mov	r3, r0
 800d90c:	461c      	mov	r4, r3
 800d90e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d910:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d912:	f7f3 fa17 	bl	8000d44 <__aeabi_fmul>
 800d916:	4603      	mov	r3, r0
 800d918:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d91a:	4618      	mov	r0, r3
 800d91c:	f7f3 fa12 	bl	8000d44 <__aeabi_fmul>
 800d920:	4603      	mov	r3, r0
 800d922:	4619      	mov	r1, r3
 800d924:	4620      	mov	r0, r4
 800d926:	f7f3 f903 	bl	8000b30 <__aeabi_fsub>
 800d92a:	4603      	mov	r3, r0
 800d92c:	461c      	mov	r4, r3
 800d92e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d930:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d932:	f7f3 fa07 	bl	8000d44 <__aeabi_fmul>
 800d936:	4603      	mov	r3, r0
 800d938:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d93a:	4618      	mov	r0, r3
 800d93c:	f7f3 fa02 	bl	8000d44 <__aeabi_fmul>
 800d940:	4603      	mov	r3, r0
 800d942:	4619      	mov	r1, r3
 800d944:	4620      	mov	r0, r4
 800d946:	f7f3 f8f5 	bl	8000b34 <__addsf3>
 800d94a:	4603      	mov	r3, r0
 800d94c:	461c      	mov	r4, r3
 800d94e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d950:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d952:	f7f3 f9f7 	bl	8000d44 <__aeabi_fmul>
 800d956:	4603      	mov	r3, r0
 800d958:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800d95a:	4618      	mov	r0, r3
 800d95c:	f7f3 f9f2 	bl	8000d44 <__aeabi_fmul>
 800d960:	4603      	mov	r3, r0
 800d962:	4619      	mov	r1, r3
 800d964:	4620      	mov	r0, r4
 800d966:	f7f3 f8e5 	bl	8000b34 <__addsf3>
 800d96a:	4603      	mov	r3, r0
 800d96c:	461c      	mov	r4, r3
 800d96e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d970:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d972:	f7f3 f9e7 	bl	8000d44 <__aeabi_fmul>
 800d976:	4603      	mov	r3, r0
 800d978:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d97a:	4618      	mov	r0, r3
 800d97c:	f7f3 f9e2 	bl	8000d44 <__aeabi_fmul>
 800d980:	4603      	mov	r3, r0
 800d982:	4619      	mov	r1, r3
 800d984:	4620      	mov	r0, r4
 800d986:	f7f3 f8d3 	bl	8000b30 <__aeabi_fsub>
 800d98a:	4603      	mov	r3, r0
 800d98c:	461c      	mov	r4, r3
 800d98e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800d990:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d992:	f7f3 f9d7 	bl	8000d44 <__aeabi_fmul>
 800d996:	4603      	mov	r3, r0
 800d998:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d99a:	4618      	mov	r0, r3
 800d99c:	f7f3 f9d2 	bl	8000d44 <__aeabi_fmul>
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	4619      	mov	r1, r3
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	f7f3 f8c3 	bl	8000b30 <__aeabi_fsub>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	461c      	mov	r4, r3
 800d9ae:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d9b0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d9b2:	f7f3 f9c7 	bl	8000d44 <__aeabi_fmul>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d9ba:	4618      	mov	r0, r3
 800d9bc:	f7f3 f9c2 	bl	8000d44 <__aeabi_fmul>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	4619      	mov	r1, r3
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	f7f3 f8b5 	bl	8000b34 <__addsf3>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	461c      	mov	r4, r3
 800d9ce:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800d9d0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d9d2:	f7f3 f9b7 	bl	8000d44 <__aeabi_fmul>
 800d9d6:	4603      	mov	r3, r0
 800d9d8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d9da:	4618      	mov	r0, r3
 800d9dc:	f7f3 f9b2 	bl	8000d44 <__aeabi_fmul>
 800d9e0:	4603      	mov	r3, r0
 800d9e2:	4619      	mov	r1, r3
 800d9e4:	4620      	mov	r0, r4
 800d9e6:	f7f3 f8a3 	bl	8000b30 <__aeabi_fsub>
 800d9ea:	4603      	mov	r3, r0
 800d9ec:	461c      	mov	r4, r3
 800d9ee:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d9f0:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800d9f2:	f7f3 f9a7 	bl	8000d44 <__aeabi_fmul>
 800d9f6:	4603      	mov	r3, r0
 800d9f8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7f3 f9a2 	bl	8000d44 <__aeabi_fmul>
 800da00:	4603      	mov	r3, r0
 800da02:	4619      	mov	r1, r3
 800da04:	4620      	mov	r0, r4
 800da06:	f7f3 f895 	bl	8000b34 <__addsf3>
 800da0a:	4603      	mov	r3, r0
 800da0c:	461c      	mov	r4, r3
 800da0e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800da10:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800da12:	f7f3 f997 	bl	8000d44 <__aeabi_fmul>
 800da16:	4603      	mov	r3, r0
 800da18:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800da1a:	4618      	mov	r0, r3
 800da1c:	f7f3 f992 	bl	8000d44 <__aeabi_fmul>
 800da20:	4603      	mov	r3, r0
 800da22:	4619      	mov	r1, r3
 800da24:	4620      	mov	r0, r4
 800da26:	f7f3 f885 	bl	8000b34 <__addsf3>
 800da2a:	4603      	mov	r3, r0
 800da2c:	461c      	mov	r4, r3
 800da2e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800da30:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800da32:	f7f3 f987 	bl	8000d44 <__aeabi_fmul>
 800da36:	4603      	mov	r3, r0
 800da38:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7f3 f982 	bl	8000d44 <__aeabi_fmul>
 800da40:	4603      	mov	r3, r0
 800da42:	4619      	mov	r1, r3
 800da44:	4620      	mov	r0, r4
 800da46:	f7f3 f873 	bl	8000b30 <__aeabi_fsub>
 800da4a:	4603      	mov	r3, r0
 800da4c:	461c      	mov	r4, r3
 800da4e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800da50:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800da52:	f7f3 f977 	bl	8000d44 <__aeabi_fmul>
 800da56:	4603      	mov	r3, r0
 800da58:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7f3 f972 	bl	8000d44 <__aeabi_fmul>
 800da60:	4603      	mov	r3, r0
 800da62:	4619      	mov	r1, r3
 800da64:	4620      	mov	r0, r4
 800da66:	f7f3 f863 	bl	8000b30 <__aeabi_fsub>
 800da6a:	4603      	mov	r3, r0
 800da6c:	461c      	mov	r4, r3
 800da6e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800da70:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800da72:	f7f3 f967 	bl	8000d44 <__aeabi_fmul>
 800da76:	4603      	mov	r3, r0
 800da78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800da7a:	4618      	mov	r0, r3
 800da7c:	f7f3 f962 	bl	8000d44 <__aeabi_fmul>
 800da80:	4603      	mov	r3, r0
 800da82:	4619      	mov	r1, r3
 800da84:	4620      	mov	r0, r4
 800da86:	f7f3 f855 	bl	8000b34 <__addsf3>
 800da8a:	4603      	mov	r3, r0
 800da8c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800da8e:	4618      	mov	r0, r3
 800da90:	f7f3 fa0c 	bl	8000eac <__aeabi_fdiv>
 800da94:	4603      	mov	r3, r0
 800da96:	61fb      	str	r3, [r7, #28]
	float Kt32=(Qgps*Qgps_v*S3_3 + Qgps*Qgps_v*S3_4 + Qgps*S2_2*S3_3 - Qgps*S2_3*S3_2 + Qgps*S2_2*S3_4 - Qgps*S2_4*S3_2 + Qgps_v*S1_1*S3_3 - Qgps_v*S1_3*S3_1 + Qgps_v*S1_1*S3_4 - Qgps_v*S1_4*S3_1 + S1_1*S2_2*S3_3 - S1_1*S2_3*S3_2 - S1_2*S2_1*S3_3 + S1_2*S2_3*S3_1 + S1_3*S2_1*S3_2 - S1_3*S2_2*S3_1 + S1_1*S2_2*S3_4 - S1_1*S2_4*S3_2 - S1_2*S2_1*S3_4 + S1_2*S2_4*S3_1 + S1_4*S2_1*S3_2 - S1_4*S2_2*S3_1)/A;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	68db      	ldr	r3, [r3, #12]
 800daa2:	4619      	mov	r1, r3
 800daa4:	4610      	mov	r0, r2
 800daa6:	f7f3 f94d 	bl	8000d44 <__aeabi_fmul>
 800daaa:	4603      	mov	r3, r0
 800daac:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800daae:	4618      	mov	r0, r3
 800dab0:	f7f3 f948 	bl	8000d44 <__aeabi_fmul>
 800dab4:	4603      	mov	r3, r0
 800dab6:	461c      	mov	r4, r3
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	68db      	ldr	r3, [r3, #12]
 800dac2:	4619      	mov	r1, r3
 800dac4:	4610      	mov	r0, r2
 800dac6:	f7f3 f93d 	bl	8000d44 <__aeabi_fmul>
 800daca:	4603      	mov	r3, r0
 800dacc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dace:	4618      	mov	r0, r3
 800dad0:	f7f3 f938 	bl	8000d44 <__aeabi_fmul>
 800dad4:	4603      	mov	r3, r0
 800dad6:	4619      	mov	r1, r3
 800dad8:	4620      	mov	r0, r4
 800dada:	f7f3 f82b 	bl	8000b34 <__addsf3>
 800dade:	4603      	mov	r3, r0
 800dae0:	461c      	mov	r4, r3
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800dae8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800daea:	4618      	mov	r0, r3
 800daec:	f7f3 f92a 	bl	8000d44 <__aeabi_fmul>
 800daf0:	4603      	mov	r3, r0
 800daf2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800daf4:	4618      	mov	r0, r3
 800daf6:	f7f3 f925 	bl	8000d44 <__aeabi_fmul>
 800dafa:	4603      	mov	r3, r0
 800dafc:	4619      	mov	r1, r3
 800dafe:	4620      	mov	r0, r4
 800db00:	f7f3 f818 	bl	8000b34 <__addsf3>
 800db04:	4603      	mov	r3, r0
 800db06:	461c      	mov	r4, r3
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800db0e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800db10:	4618      	mov	r0, r3
 800db12:	f7f3 f917 	bl	8000d44 <__aeabi_fmul>
 800db16:	4603      	mov	r3, r0
 800db18:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7f3 f912 	bl	8000d44 <__aeabi_fmul>
 800db20:	4603      	mov	r3, r0
 800db22:	4619      	mov	r1, r3
 800db24:	4620      	mov	r0, r4
 800db26:	f7f3 f803 	bl	8000b30 <__aeabi_fsub>
 800db2a:	4603      	mov	r3, r0
 800db2c:	461c      	mov	r4, r3
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800db34:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800db36:	4618      	mov	r0, r3
 800db38:	f7f3 f904 	bl	8000d44 <__aeabi_fmul>
 800db3c:	4603      	mov	r3, r0
 800db3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800db40:	4618      	mov	r0, r3
 800db42:	f7f3 f8ff 	bl	8000d44 <__aeabi_fmul>
 800db46:	4603      	mov	r3, r0
 800db48:	4619      	mov	r1, r3
 800db4a:	4620      	mov	r0, r4
 800db4c:	f7f2 fff2 	bl	8000b34 <__addsf3>
 800db50:	4603      	mov	r3, r0
 800db52:	461c      	mov	r4, r3
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800db5a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7f3 f8f1 	bl	8000d44 <__aeabi_fmul>
 800db62:	4603      	mov	r3, r0
 800db64:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800db66:	4618      	mov	r0, r3
 800db68:	f7f3 f8ec 	bl	8000d44 <__aeabi_fmul>
 800db6c:	4603      	mov	r3, r0
 800db6e:	4619      	mov	r1, r3
 800db70:	4620      	mov	r0, r4
 800db72:	f7f2 ffdd 	bl	8000b30 <__aeabi_fsub>
 800db76:	4603      	mov	r3, r0
 800db78:	461c      	mov	r4, r3
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800db82:	4618      	mov	r0, r3
 800db84:	f7f3 f8de 	bl	8000d44 <__aeabi_fmul>
 800db88:	4603      	mov	r3, r0
 800db8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800db8c:	4618      	mov	r0, r3
 800db8e:	f7f3 f8d9 	bl	8000d44 <__aeabi_fmul>
 800db92:	4603      	mov	r3, r0
 800db94:	4619      	mov	r1, r3
 800db96:	4620      	mov	r0, r4
 800db98:	f7f2 ffcc 	bl	8000b34 <__addsf3>
 800db9c:	4603      	mov	r3, r0
 800db9e:	461c      	mov	r4, r3
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	68db      	ldr	r3, [r3, #12]
 800dba4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7f3 f8cc 	bl	8000d44 <__aeabi_fmul>
 800dbac:	4603      	mov	r3, r0
 800dbae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f7f3 f8c7 	bl	8000d44 <__aeabi_fmul>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	4619      	mov	r1, r3
 800dbba:	4620      	mov	r0, r4
 800dbbc:	f7f2 ffb8 	bl	8000b30 <__aeabi_fsub>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	461c      	mov	r4, r3
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	68db      	ldr	r3, [r3, #12]
 800dbc8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f7f3 f8b9 	bl	8000d44 <__aeabi_fmul>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7f3 f8b4 	bl	8000d44 <__aeabi_fmul>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	4619      	mov	r1, r3
 800dbe0:	4620      	mov	r0, r4
 800dbe2:	f7f2 ffa7 	bl	8000b34 <__addsf3>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	461c      	mov	r4, r3
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f7f3 f8a7 	bl	8000d44 <__aeabi_fmul>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dbfa:	4618      	mov	r0, r3
 800dbfc:	f7f3 f8a2 	bl	8000d44 <__aeabi_fmul>
 800dc00:	4603      	mov	r3, r0
 800dc02:	4619      	mov	r1, r3
 800dc04:	4620      	mov	r0, r4
 800dc06:	f7f2 ff93 	bl	8000b30 <__aeabi_fsub>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	461c      	mov	r4, r3
 800dc0e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dc10:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dc14:	f7f3 f896 	bl	8000d44 <__aeabi_fmul>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dc1c:	4618      	mov	r0, r3
 800dc1e:	f7f3 f891 	bl	8000d44 <__aeabi_fmul>
 800dc22:	4603      	mov	r3, r0
 800dc24:	4619      	mov	r1, r3
 800dc26:	4620      	mov	r0, r4
 800dc28:	f7f2 ff84 	bl	8000b34 <__addsf3>
 800dc2c:	4603      	mov	r3, r0
 800dc2e:	461c      	mov	r4, r3
 800dc30:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dc32:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dc36:	f7f3 f885 	bl	8000d44 <__aeabi_fmul>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f7f3 f880 	bl	8000d44 <__aeabi_fmul>
 800dc44:	4603      	mov	r3, r0
 800dc46:	4619      	mov	r1, r3
 800dc48:	4620      	mov	r0, r4
 800dc4a:	f7f2 ff71 	bl	8000b30 <__aeabi_fsub>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	461c      	mov	r4, r3
 800dc52:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800dc54:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dc56:	f7f3 f875 	bl	8000d44 <__aeabi_fmul>
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7f3 f870 	bl	8000d44 <__aeabi_fmul>
 800dc64:	4603      	mov	r3, r0
 800dc66:	4619      	mov	r1, r3
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f7f2 ff61 	bl	8000b30 <__aeabi_fsub>
 800dc6e:	4603      	mov	r3, r0
 800dc70:	461c      	mov	r4, r3
 800dc72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dc74:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dc76:	f7f3 f865 	bl	8000d44 <__aeabi_fmul>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7f3 f860 	bl	8000d44 <__aeabi_fmul>
 800dc84:	4603      	mov	r3, r0
 800dc86:	4619      	mov	r1, r3
 800dc88:	4620      	mov	r0, r4
 800dc8a:	f7f2 ff53 	bl	8000b34 <__addsf3>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	461c      	mov	r4, r3
 800dc92:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800dc94:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800dc96:	f7f3 f855 	bl	8000d44 <__aeabi_fmul>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f7f3 f850 	bl	8000d44 <__aeabi_fmul>
 800dca4:	4603      	mov	r3, r0
 800dca6:	4619      	mov	r1, r3
 800dca8:	4620      	mov	r0, r4
 800dcaa:	f7f2 ff43 	bl	8000b34 <__addsf3>
 800dcae:	4603      	mov	r3, r0
 800dcb0:	461c      	mov	r4, r3
 800dcb2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dcb4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800dcb6:	f7f3 f845 	bl	8000d44 <__aeabi_fmul>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	f7f3 f840 	bl	8000d44 <__aeabi_fmul>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	4620      	mov	r0, r4
 800dcca:	f7f2 ff31 	bl	8000b30 <__aeabi_fsub>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	461c      	mov	r4, r3
 800dcd2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dcd4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dcd8:	f7f3 f834 	bl	8000d44 <__aeabi_fmul>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dce0:	4618      	mov	r0, r3
 800dce2:	f7f3 f82f 	bl	8000d44 <__aeabi_fmul>
 800dce6:	4603      	mov	r3, r0
 800dce8:	4619      	mov	r1, r3
 800dcea:	4620      	mov	r0, r4
 800dcec:	f7f2 ff22 	bl	8000b34 <__addsf3>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	461c      	mov	r4, r3
 800dcf4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800dcf6:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dcfa:	f7f3 f823 	bl	8000d44 <__aeabi_fmul>
 800dcfe:	4603      	mov	r3, r0
 800dd00:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dd02:	4618      	mov	r0, r3
 800dd04:	f7f3 f81e 	bl	8000d44 <__aeabi_fmul>
 800dd08:	4603      	mov	r3, r0
 800dd0a:	4619      	mov	r1, r3
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	f7f2 ff0f 	bl	8000b30 <__aeabi_fsub>
 800dd12:	4603      	mov	r3, r0
 800dd14:	461c      	mov	r4, r3
 800dd16:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800dd18:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dd1a:	f7f3 f813 	bl	8000d44 <__aeabi_fmul>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dd22:	4618      	mov	r0, r3
 800dd24:	f7f3 f80e 	bl	8000d44 <__aeabi_fmul>
 800dd28:	4603      	mov	r3, r0
 800dd2a:	4619      	mov	r1, r3
 800dd2c:	4620      	mov	r0, r4
 800dd2e:	f7f2 feff 	bl	8000b30 <__aeabi_fsub>
 800dd32:	4603      	mov	r3, r0
 800dd34:	461c      	mov	r4, r3
 800dd36:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800dd38:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dd3a:	f7f3 f803 	bl	8000d44 <__aeabi_fmul>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dd42:	4618      	mov	r0, r3
 800dd44:	f7f2 fffe 	bl	8000d44 <__aeabi_fmul>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	4619      	mov	r1, r3
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	f7f2 fef1 	bl	8000b34 <__addsf3>
 800dd52:	4603      	mov	r3, r0
 800dd54:	461c      	mov	r4, r3
 800dd56:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800dd58:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dd5a:	f7f2 fff3 	bl	8000d44 <__aeabi_fmul>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800dd62:	4618      	mov	r0, r3
 800dd64:	f7f2 ffee 	bl	8000d44 <__aeabi_fmul>
 800dd68:	4603      	mov	r3, r0
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	f7f2 fee1 	bl	8000b34 <__addsf3>
 800dd72:	4603      	mov	r3, r0
 800dd74:	461c      	mov	r4, r3
 800dd76:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800dd78:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dd7a:	f7f2 ffe3 	bl	8000d44 <__aeabi_fmul>
 800dd7e:	4603      	mov	r3, r0
 800dd80:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dd82:	4618      	mov	r0, r3
 800dd84:	f7f2 ffde 	bl	8000d44 <__aeabi_fmul>
 800dd88:	4603      	mov	r3, r0
 800dd8a:	4619      	mov	r1, r3
 800dd8c:	4620      	mov	r0, r4
 800dd8e:	f7f2 fecf 	bl	8000b30 <__aeabi_fsub>
 800dd92:	4603      	mov	r3, r0
 800dd94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dd96:	4618      	mov	r0, r3
 800dd98:	f7f3 f888 	bl	8000eac <__aeabi_fdiv>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	61bb      	str	r3, [r7, #24]
	float Kt33=(Qap*Qgps*S3_2 + Qap*S1_1*S3_2 - Qap*S1_2*S3_1 + Qgps*S3_2*S4_3 - Qgps*S3_3*S4_2 + Qgps*S3_2*S4_4 - Qgps*S3_4*S4_2 + S1_1*S3_2*S4_3 - S1_1*S3_3*S4_2 - S1_2*S3_1*S4_3 + S1_2*S3_3*S4_1 + S1_3*S3_1*S4_2 - S1_3*S3_2*S4_1 + S1_1*S3_2*S4_4 - S1_1*S3_4*S4_2 - S1_2*S3_1*S4_4 + S1_2*S3_4*S4_1 + S1_4*S3_1*S4_2 - S1_4*S3_2*S4_1)/A;
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800ddac:	4619      	mov	r1, r3
 800ddae:	4610      	mov	r0, r2
 800ddb0:	f7f2 ffc8 	bl	8000d44 <__aeabi_fmul>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7f2 ffc3 	bl	8000d44 <__aeabi_fmul>
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	461c      	mov	r4, r3
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800ddc8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f7f2 ffb9 	bl	8000d44 <__aeabi_fmul>
 800ddd2:	4603      	mov	r3, r0
 800ddd4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	f7f2 ffb4 	bl	8000d44 <__aeabi_fmul>
 800dddc:	4603      	mov	r3, r0
 800ddde:	4619      	mov	r1, r3
 800dde0:	4620      	mov	r0, r4
 800dde2:	f7f2 fea7 	bl	8000b34 <__addsf3>
 800dde6:	4603      	mov	r3, r0
 800dde8:	461c      	mov	r4, r3
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800ddf0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ddf2:	4618      	mov	r0, r3
 800ddf4:	f7f2 ffa6 	bl	8000d44 <__aeabi_fmul>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f7f2 ffa1 	bl	8000d44 <__aeabi_fmul>
 800de02:	4603      	mov	r3, r0
 800de04:	4619      	mov	r1, r3
 800de06:	4620      	mov	r0, r4
 800de08:	f7f2 fe92 	bl	8000b30 <__aeabi_fsub>
 800de0c:	4603      	mov	r3, r0
 800de0e:	461c      	mov	r4, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800de16:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800de18:	4618      	mov	r0, r3
 800de1a:	f7f2 ff93 	bl	8000d44 <__aeabi_fmul>
 800de1e:	4603      	mov	r3, r0
 800de20:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800de22:	4618      	mov	r0, r3
 800de24:	f7f2 ff8e 	bl	8000d44 <__aeabi_fmul>
 800de28:	4603      	mov	r3, r0
 800de2a:	4619      	mov	r1, r3
 800de2c:	4620      	mov	r0, r4
 800de2e:	f7f2 fe81 	bl	8000b34 <__addsf3>
 800de32:	4603      	mov	r3, r0
 800de34:	461c      	mov	r4, r3
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800de3c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800de3e:	4618      	mov	r0, r3
 800de40:	f7f2 ff80 	bl	8000d44 <__aeabi_fmul>
 800de44:	4603      	mov	r3, r0
 800de46:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800de48:	4618      	mov	r0, r3
 800de4a:	f7f2 ff7b 	bl	8000d44 <__aeabi_fmul>
 800de4e:	4603      	mov	r3, r0
 800de50:	4619      	mov	r1, r3
 800de52:	4620      	mov	r0, r4
 800de54:	f7f2 fe6c 	bl	8000b30 <__aeabi_fsub>
 800de58:	4603      	mov	r3, r0
 800de5a:	461c      	mov	r4, r3
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800de62:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800de64:	4618      	mov	r0, r3
 800de66:	f7f2 ff6d 	bl	8000d44 <__aeabi_fmul>
 800de6a:	4603      	mov	r3, r0
 800de6c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800de6e:	4618      	mov	r0, r3
 800de70:	f7f2 ff68 	bl	8000d44 <__aeabi_fmul>
 800de74:	4603      	mov	r3, r0
 800de76:	4619      	mov	r1, r3
 800de78:	4620      	mov	r0, r4
 800de7a:	f7f2 fe5b 	bl	8000b34 <__addsf3>
 800de7e:	4603      	mov	r3, r0
 800de80:	461c      	mov	r4, r3
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800de88:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800de8a:	4618      	mov	r0, r3
 800de8c:	f7f2 ff5a 	bl	8000d44 <__aeabi_fmul>
 800de90:	4603      	mov	r3, r0
 800de92:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800de94:	4618      	mov	r0, r3
 800de96:	f7f2 ff55 	bl	8000d44 <__aeabi_fmul>
 800de9a:	4603      	mov	r3, r0
 800de9c:	4619      	mov	r1, r3
 800de9e:	4620      	mov	r0, r4
 800dea0:	f7f2 fe46 	bl	8000b30 <__aeabi_fsub>
 800dea4:	4603      	mov	r3, r0
 800dea6:	461c      	mov	r4, r3
 800dea8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800deaa:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800deae:	f7f2 ff49 	bl	8000d44 <__aeabi_fmul>
 800deb2:	4603      	mov	r3, r0
 800deb4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800deb6:	4618      	mov	r0, r3
 800deb8:	f7f2 ff44 	bl	8000d44 <__aeabi_fmul>
 800debc:	4603      	mov	r3, r0
 800debe:	4619      	mov	r1, r3
 800dec0:	4620      	mov	r0, r4
 800dec2:	f7f2 fe37 	bl	8000b34 <__addsf3>
 800dec6:	4603      	mov	r3, r0
 800dec8:	461c      	mov	r4, r3
 800deca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800decc:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800ded0:	f7f2 ff38 	bl	8000d44 <__aeabi_fmul>
 800ded4:	4603      	mov	r3, r0
 800ded6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ded8:	4618      	mov	r0, r3
 800deda:	f7f2 ff33 	bl	8000d44 <__aeabi_fmul>
 800dede:	4603      	mov	r3, r0
 800dee0:	4619      	mov	r1, r3
 800dee2:	4620      	mov	r0, r4
 800dee4:	f7f2 fe24 	bl	8000b30 <__aeabi_fsub>
 800dee8:	4603      	mov	r3, r0
 800deea:	461c      	mov	r4, r3
 800deec:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800deee:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800def0:	f7f2 ff28 	bl	8000d44 <__aeabi_fmul>
 800def4:	4603      	mov	r3, r0
 800def6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800def8:	4618      	mov	r0, r3
 800defa:	f7f2 ff23 	bl	8000d44 <__aeabi_fmul>
 800defe:	4603      	mov	r3, r0
 800df00:	4619      	mov	r1, r3
 800df02:	4620      	mov	r0, r4
 800df04:	f7f2 fe14 	bl	8000b30 <__aeabi_fsub>
 800df08:	4603      	mov	r3, r0
 800df0a:	461c      	mov	r4, r3
 800df0c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800df0e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800df10:	f7f2 ff18 	bl	8000d44 <__aeabi_fmul>
 800df14:	4603      	mov	r3, r0
 800df16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df18:	4618      	mov	r0, r3
 800df1a:	f7f2 ff13 	bl	8000d44 <__aeabi_fmul>
 800df1e:	4603      	mov	r3, r0
 800df20:	4619      	mov	r1, r3
 800df22:	4620      	mov	r0, r4
 800df24:	f7f2 fe06 	bl	8000b34 <__addsf3>
 800df28:	4603      	mov	r3, r0
 800df2a:	461c      	mov	r4, r3
 800df2c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800df2e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800df30:	f7f2 ff08 	bl	8000d44 <__aeabi_fmul>
 800df34:	4603      	mov	r3, r0
 800df36:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800df38:	4618      	mov	r0, r3
 800df3a:	f7f2 ff03 	bl	8000d44 <__aeabi_fmul>
 800df3e:	4603      	mov	r3, r0
 800df40:	4619      	mov	r1, r3
 800df42:	4620      	mov	r0, r4
 800df44:	f7f2 fdf6 	bl	8000b34 <__addsf3>
 800df48:	4603      	mov	r3, r0
 800df4a:	461c      	mov	r4, r3
 800df4c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800df4e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800df50:	f7f2 fef8 	bl	8000d44 <__aeabi_fmul>
 800df54:	4603      	mov	r3, r0
 800df56:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800df58:	4618      	mov	r0, r3
 800df5a:	f7f2 fef3 	bl	8000d44 <__aeabi_fmul>
 800df5e:	4603      	mov	r3, r0
 800df60:	4619      	mov	r1, r3
 800df62:	4620      	mov	r0, r4
 800df64:	f7f2 fde4 	bl	8000b30 <__aeabi_fsub>
 800df68:	4603      	mov	r3, r0
 800df6a:	461c      	mov	r4, r3
 800df6c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800df6e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800df72:	f7f2 fee7 	bl	8000d44 <__aeabi_fmul>
 800df76:	4603      	mov	r3, r0
 800df78:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7f2 fee2 	bl	8000d44 <__aeabi_fmul>
 800df80:	4603      	mov	r3, r0
 800df82:	4619      	mov	r1, r3
 800df84:	4620      	mov	r0, r4
 800df86:	f7f2 fdd5 	bl	8000b34 <__addsf3>
 800df8a:	4603      	mov	r3, r0
 800df8c:	461c      	mov	r4, r3
 800df8e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800df90:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800df94:	f7f2 fed6 	bl	8000d44 <__aeabi_fmul>
 800df98:	4603      	mov	r3, r0
 800df9a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7f2 fed1 	bl	8000d44 <__aeabi_fmul>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	4619      	mov	r1, r3
 800dfa6:	4620      	mov	r0, r4
 800dfa8:	f7f2 fdc2 	bl	8000b30 <__aeabi_fsub>
 800dfac:	4603      	mov	r3, r0
 800dfae:	461c      	mov	r4, r3
 800dfb0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dfb2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dfb4:	f7f2 fec6 	bl	8000d44 <__aeabi_fmul>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	f7f2 fec1 	bl	8000d44 <__aeabi_fmul>
 800dfc2:	4603      	mov	r3, r0
 800dfc4:	4619      	mov	r1, r3
 800dfc6:	4620      	mov	r0, r4
 800dfc8:	f7f2 fdb2 	bl	8000b30 <__aeabi_fsub>
 800dfcc:	4603      	mov	r3, r0
 800dfce:	461c      	mov	r4, r3
 800dfd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dfd2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800dfd4:	f7f2 feb6 	bl	8000d44 <__aeabi_fmul>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7f2 feb1 	bl	8000d44 <__aeabi_fmul>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	f7f2 fda4 	bl	8000b34 <__addsf3>
 800dfec:	4603      	mov	r3, r0
 800dfee:	461c      	mov	r4, r3
 800dff0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dff2:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800dff4:	f7f2 fea6 	bl	8000d44 <__aeabi_fmul>
 800dff8:	4603      	mov	r3, r0
 800dffa:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800dffc:	4618      	mov	r0, r3
 800dffe:	f7f2 fea1 	bl	8000d44 <__aeabi_fmul>
 800e002:	4603      	mov	r3, r0
 800e004:	4619      	mov	r1, r3
 800e006:	4620      	mov	r0, r4
 800e008:	f7f2 fd94 	bl	8000b34 <__addsf3>
 800e00c:	4603      	mov	r3, r0
 800e00e:	461c      	mov	r4, r3
 800e010:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e012:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e014:	f7f2 fe96 	bl	8000d44 <__aeabi_fmul>
 800e018:	4603      	mov	r3, r0
 800e01a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e01c:	4618      	mov	r0, r3
 800e01e:	f7f2 fe91 	bl	8000d44 <__aeabi_fmul>
 800e022:	4603      	mov	r3, r0
 800e024:	4619      	mov	r1, r3
 800e026:	4620      	mov	r0, r4
 800e028:	f7f2 fd82 	bl	8000b30 <__aeabi_fsub>
 800e02c:	4603      	mov	r3, r0
 800e02e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e030:	4618      	mov	r0, r3
 800e032:	f7f2 ff3b 	bl	8000eac <__aeabi_fdiv>
 800e036:	4603      	mov	r3, r0
 800e038:	617b      	str	r3, [r7, #20]
	float Kt41=(Qap*Qgps_v*S4_1 - Qap*S2_1*S4_2 + Qap*S2_2*S4_1 - Qgps_v*S3_1*S4_3 + Qgps_v*S3_3*S4_1 - Qgps_v*S3_1*S4_4 + Qgps_v*S3_4*S4_1 + S2_1*S3_2*S4_3 - S2_1*S3_3*S4_2 - S2_2*S3_1*S4_3 + S2_2*S3_3*S4_1 + S2_3*S3_1*S4_2 - S2_3*S3_2*S4_1 + S2_1*S3_2*S4_4 - S2_1*S3_4*S4_2 - S2_2*S3_1*S4_4 + S2_2*S3_4*S4_1 + S2_4*S3_1*S4_2 - S2_4*S3_2*S4_1)/A;
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	68db      	ldr	r3, [r3, #12]
 800e044:	4619      	mov	r1, r3
 800e046:	4610      	mov	r0, r2
 800e048:	f7f2 fe7c 	bl	8000d44 <__aeabi_fmul>
 800e04c:	4603      	mov	r3, r0
 800e04e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e050:	4618      	mov	r0, r3
 800e052:	f7f2 fe77 	bl	8000d44 <__aeabi_fmul>
 800e056:	4603      	mov	r3, r0
 800e058:	461c      	mov	r4, r3
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800e060:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e062:	4618      	mov	r0, r3
 800e064:	f7f2 fe6e 	bl	8000d44 <__aeabi_fmul>
 800e068:	4603      	mov	r3, r0
 800e06a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7f2 fe69 	bl	8000d44 <__aeabi_fmul>
 800e072:	4603      	mov	r3, r0
 800e074:	4619      	mov	r1, r3
 800e076:	4620      	mov	r0, r4
 800e078:	f7f2 fd5a 	bl	8000b30 <__aeabi_fsub>
 800e07c:	4603      	mov	r3, r0
 800e07e:	461c      	mov	r4, r3
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800e086:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e088:	4618      	mov	r0, r3
 800e08a:	f7f2 fe5b 	bl	8000d44 <__aeabi_fmul>
 800e08e:	4603      	mov	r3, r0
 800e090:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e092:	4618      	mov	r0, r3
 800e094:	f7f2 fe56 	bl	8000d44 <__aeabi_fmul>
 800e098:	4603      	mov	r3, r0
 800e09a:	4619      	mov	r1, r3
 800e09c:	4620      	mov	r0, r4
 800e09e:	f7f2 fd49 	bl	8000b34 <__addsf3>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	461c      	mov	r4, r3
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	68db      	ldr	r3, [r3, #12]
 800e0aa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	f7f2 fe49 	bl	8000d44 <__aeabi_fmul>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f7f2 fe44 	bl	8000d44 <__aeabi_fmul>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	4619      	mov	r1, r3
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	f7f2 fd35 	bl	8000b30 <__aeabi_fsub>
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	461c      	mov	r4, r3
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	68db      	ldr	r3, [r3, #12]
 800e0ce:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f7f2 fe37 	bl	8000d44 <__aeabi_fmul>
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e0da:	4618      	mov	r0, r3
 800e0dc:	f7f2 fe32 	bl	8000d44 <__aeabi_fmul>
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	4619      	mov	r1, r3
 800e0e4:	4620      	mov	r0, r4
 800e0e6:	f7f2 fd25 	bl	8000b34 <__addsf3>
 800e0ea:	4603      	mov	r3, r0
 800e0ec:	461c      	mov	r4, r3
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	68db      	ldr	r3, [r3, #12]
 800e0f2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f7f2 fe25 	bl	8000d44 <__aeabi_fmul>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e0fe:	4618      	mov	r0, r3
 800e100:	f7f2 fe20 	bl	8000d44 <__aeabi_fmul>
 800e104:	4603      	mov	r3, r0
 800e106:	4619      	mov	r1, r3
 800e108:	4620      	mov	r0, r4
 800e10a:	f7f2 fd11 	bl	8000b30 <__aeabi_fsub>
 800e10e:	4603      	mov	r3, r0
 800e110:	461c      	mov	r4, r3
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	68db      	ldr	r3, [r3, #12]
 800e116:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e118:	4618      	mov	r0, r3
 800e11a:	f7f2 fe13 	bl	8000d44 <__aeabi_fmul>
 800e11e:	4603      	mov	r3, r0
 800e120:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e122:	4618      	mov	r0, r3
 800e124:	f7f2 fe0e 	bl	8000d44 <__aeabi_fmul>
 800e128:	4603      	mov	r3, r0
 800e12a:	4619      	mov	r1, r3
 800e12c:	4620      	mov	r0, r4
 800e12e:	f7f2 fd01 	bl	8000b34 <__addsf3>
 800e132:	4603      	mov	r3, r0
 800e134:	461c      	mov	r4, r3
 800e136:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e138:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800e13a:	f7f2 fe03 	bl	8000d44 <__aeabi_fmul>
 800e13e:	4603      	mov	r3, r0
 800e140:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e142:	4618      	mov	r0, r3
 800e144:	f7f2 fdfe 	bl	8000d44 <__aeabi_fmul>
 800e148:	4603      	mov	r3, r0
 800e14a:	4619      	mov	r1, r3
 800e14c:	4620      	mov	r0, r4
 800e14e:	f7f2 fcf1 	bl	8000b34 <__addsf3>
 800e152:	4603      	mov	r3, r0
 800e154:	461c      	mov	r4, r3
 800e156:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e158:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800e15a:	f7f2 fdf3 	bl	8000d44 <__aeabi_fmul>
 800e15e:	4603      	mov	r3, r0
 800e160:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e162:	4618      	mov	r0, r3
 800e164:	f7f2 fdee 	bl	8000d44 <__aeabi_fmul>
 800e168:	4603      	mov	r3, r0
 800e16a:	4619      	mov	r1, r3
 800e16c:	4620      	mov	r0, r4
 800e16e:	f7f2 fcdf 	bl	8000b30 <__aeabi_fsub>
 800e172:	4603      	mov	r3, r0
 800e174:	461c      	mov	r4, r3
 800e176:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e178:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e17a:	f7f2 fde3 	bl	8000d44 <__aeabi_fmul>
 800e17e:	4603      	mov	r3, r0
 800e180:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e182:	4618      	mov	r0, r3
 800e184:	f7f2 fdde 	bl	8000d44 <__aeabi_fmul>
 800e188:	4603      	mov	r3, r0
 800e18a:	4619      	mov	r1, r3
 800e18c:	4620      	mov	r0, r4
 800e18e:	f7f2 fccf 	bl	8000b30 <__aeabi_fsub>
 800e192:	4603      	mov	r3, r0
 800e194:	461c      	mov	r4, r3
 800e196:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e198:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e19a:	f7f2 fdd3 	bl	8000d44 <__aeabi_fmul>
 800e19e:	4603      	mov	r3, r0
 800e1a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e1a2:	4618      	mov	r0, r3
 800e1a4:	f7f2 fdce 	bl	8000d44 <__aeabi_fmul>
 800e1a8:	4603      	mov	r3, r0
 800e1aa:	4619      	mov	r1, r3
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	f7f2 fcc1 	bl	8000b34 <__addsf3>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	461c      	mov	r4, r3
 800e1b6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e1b8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800e1ba:	f7f2 fdc3 	bl	8000d44 <__aeabi_fmul>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	f7f2 fdbe 	bl	8000d44 <__aeabi_fmul>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	4619      	mov	r1, r3
 800e1cc:	4620      	mov	r0, r4
 800e1ce:	f7f2 fcb1 	bl	8000b34 <__addsf3>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	461c      	mov	r4, r3
 800e1d6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e1d8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800e1da:	f7f2 fdb3 	bl	8000d44 <__aeabi_fmul>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f7f2 fdae 	bl	8000d44 <__aeabi_fmul>
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	4619      	mov	r1, r3
 800e1ec:	4620      	mov	r0, r4
 800e1ee:	f7f2 fc9f 	bl	8000b30 <__aeabi_fsub>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	461c      	mov	r4, r3
 800e1f6:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e1f8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800e1fa:	f7f2 fda3 	bl	8000d44 <__aeabi_fmul>
 800e1fe:	4603      	mov	r3, r0
 800e200:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e202:	4618      	mov	r0, r3
 800e204:	f7f2 fd9e 	bl	8000d44 <__aeabi_fmul>
 800e208:	4603      	mov	r3, r0
 800e20a:	4619      	mov	r1, r3
 800e20c:	4620      	mov	r0, r4
 800e20e:	f7f2 fc91 	bl	8000b34 <__addsf3>
 800e212:	4603      	mov	r3, r0
 800e214:	461c      	mov	r4, r3
 800e216:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e218:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800e21a:	f7f2 fd93 	bl	8000d44 <__aeabi_fmul>
 800e21e:	4603      	mov	r3, r0
 800e220:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e222:	4618      	mov	r0, r3
 800e224:	f7f2 fd8e 	bl	8000d44 <__aeabi_fmul>
 800e228:	4603      	mov	r3, r0
 800e22a:	4619      	mov	r1, r3
 800e22c:	4620      	mov	r0, r4
 800e22e:	f7f2 fc7f 	bl	8000b30 <__aeabi_fsub>
 800e232:	4603      	mov	r3, r0
 800e234:	461c      	mov	r4, r3
 800e236:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e238:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e23a:	f7f2 fd83 	bl	8000d44 <__aeabi_fmul>
 800e23e:	4603      	mov	r3, r0
 800e240:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e242:	4618      	mov	r0, r3
 800e244:	f7f2 fd7e 	bl	8000d44 <__aeabi_fmul>
 800e248:	4603      	mov	r3, r0
 800e24a:	4619      	mov	r1, r3
 800e24c:	4620      	mov	r0, r4
 800e24e:	f7f2 fc6f 	bl	8000b30 <__aeabi_fsub>
 800e252:	4603      	mov	r3, r0
 800e254:	461c      	mov	r4, r3
 800e256:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e258:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800e25a:	f7f2 fd73 	bl	8000d44 <__aeabi_fmul>
 800e25e:	4603      	mov	r3, r0
 800e260:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e262:	4618      	mov	r0, r3
 800e264:	f7f2 fd6e 	bl	8000d44 <__aeabi_fmul>
 800e268:	4603      	mov	r3, r0
 800e26a:	4619      	mov	r1, r3
 800e26c:	4620      	mov	r0, r4
 800e26e:	f7f2 fc61 	bl	8000b34 <__addsf3>
 800e272:	4603      	mov	r3, r0
 800e274:	461c      	mov	r4, r3
 800e276:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e278:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800e27a:	f7f2 fd63 	bl	8000d44 <__aeabi_fmul>
 800e27e:	4603      	mov	r3, r0
 800e280:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e282:	4618      	mov	r0, r3
 800e284:	f7f2 fd5e 	bl	8000d44 <__aeabi_fmul>
 800e288:	4603      	mov	r3, r0
 800e28a:	4619      	mov	r1, r3
 800e28c:	4620      	mov	r0, r4
 800e28e:	f7f2 fc51 	bl	8000b34 <__addsf3>
 800e292:	4603      	mov	r3, r0
 800e294:	461c      	mov	r4, r3
 800e296:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e298:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800e29a:	f7f2 fd53 	bl	8000d44 <__aeabi_fmul>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f7f2 fd4e 	bl	8000d44 <__aeabi_fmul>
 800e2a8:	4603      	mov	r3, r0
 800e2aa:	4619      	mov	r1, r3
 800e2ac:	4620      	mov	r0, r4
 800e2ae:	f7f2 fc3f 	bl	8000b30 <__aeabi_fsub>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e2b6:	4618      	mov	r0, r3
 800e2b8:	f7f2 fdf8 	bl	8000eac <__aeabi_fdiv>
 800e2bc:	4603      	mov	r3, r0
 800e2be:	613b      	str	r3, [r7, #16]
	float Kt42=(Qgps*Qgps_v*S4_3 + Qgps*Qgps_v*S4_4 + Qgps*S2_2*S4_3 - Qgps*S2_3*S4_2 + Qgps*S2_2*S4_4 - Qgps*S2_4*S4_2 + Qgps_v*S1_1*S4_3 - Qgps_v*S1_3*S4_1 + Qgps_v*S1_1*S4_4 - Qgps_v*S1_4*S4_1 + S1_1*S2_2*S4_3 - S1_1*S2_3*S4_2 - S1_2*S2_1*S4_3 + S1_2*S2_3*S4_1 + S1_3*S2_1*S4_2 - S1_3*S2_2*S4_1 + S1_1*S2_2*S4_4 - S1_1*S2_4*S4_2 - S1_2*S2_1*S4_4 + S1_2*S2_4*S4_1 + S1_4*S2_1*S4_2 - S1_4*S2_2*S4_1)/A;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	68db      	ldr	r3, [r3, #12]
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	4610      	mov	r0, r2
 800e2ce:	f7f2 fd39 	bl	8000d44 <__aeabi_fmul>
 800e2d2:	4603      	mov	r3, r0
 800e2d4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f7f2 fd34 	bl	8000d44 <__aeabi_fmul>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	461c      	mov	r4, r3
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 2250 	ldr.w	r2, [r3, #592]	; 0x250
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	68db      	ldr	r3, [r3, #12]
 800e2ea:	4619      	mov	r1, r3
 800e2ec:	4610      	mov	r0, r2
 800e2ee:	f7f2 fd29 	bl	8000d44 <__aeabi_fmul>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f7f2 fd24 	bl	8000d44 <__aeabi_fmul>
 800e2fc:	4603      	mov	r3, r0
 800e2fe:	4619      	mov	r1, r3
 800e300:	4620      	mov	r0, r4
 800e302:	f7f2 fc17 	bl	8000b34 <__addsf3>
 800e306:	4603      	mov	r3, r0
 800e308:	461c      	mov	r4, r3
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e310:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e312:	4618      	mov	r0, r3
 800e314:	f7f2 fd16 	bl	8000d44 <__aeabi_fmul>
 800e318:	4603      	mov	r3, r0
 800e31a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e31c:	4618      	mov	r0, r3
 800e31e:	f7f2 fd11 	bl	8000d44 <__aeabi_fmul>
 800e322:	4603      	mov	r3, r0
 800e324:	4619      	mov	r1, r3
 800e326:	4620      	mov	r0, r4
 800e328:	f7f2 fc04 	bl	8000b34 <__addsf3>
 800e32c:	4603      	mov	r3, r0
 800e32e:	461c      	mov	r4, r3
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e336:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e338:	4618      	mov	r0, r3
 800e33a:	f7f2 fd03 	bl	8000d44 <__aeabi_fmul>
 800e33e:	4603      	mov	r3, r0
 800e340:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e342:	4618      	mov	r0, r3
 800e344:	f7f2 fcfe 	bl	8000d44 <__aeabi_fmul>
 800e348:	4603      	mov	r3, r0
 800e34a:	4619      	mov	r1, r3
 800e34c:	4620      	mov	r0, r4
 800e34e:	f7f2 fbef 	bl	8000b30 <__aeabi_fsub>
 800e352:	4603      	mov	r3, r0
 800e354:	461c      	mov	r4, r3
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e35c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e35e:	4618      	mov	r0, r3
 800e360:	f7f2 fcf0 	bl	8000d44 <__aeabi_fmul>
 800e364:	4603      	mov	r3, r0
 800e366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e368:	4618      	mov	r0, r3
 800e36a:	f7f2 fceb 	bl	8000d44 <__aeabi_fmul>
 800e36e:	4603      	mov	r3, r0
 800e370:	4619      	mov	r1, r3
 800e372:	4620      	mov	r0, r4
 800e374:	f7f2 fbde 	bl	8000b34 <__addsf3>
 800e378:	4603      	mov	r3, r0
 800e37a:	461c      	mov	r4, r3
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e382:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e384:	4618      	mov	r0, r3
 800e386:	f7f2 fcdd 	bl	8000d44 <__aeabi_fmul>
 800e38a:	4603      	mov	r3, r0
 800e38c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e38e:	4618      	mov	r0, r3
 800e390:	f7f2 fcd8 	bl	8000d44 <__aeabi_fmul>
 800e394:	4603      	mov	r3, r0
 800e396:	4619      	mov	r1, r3
 800e398:	4620      	mov	r0, r4
 800e39a:	f7f2 fbc9 	bl	8000b30 <__aeabi_fsub>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	461c      	mov	r4, r3
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	68db      	ldr	r3, [r3, #12]
 800e3a6:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f7f2 fcca 	bl	8000d44 <__aeabi_fmul>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f7f2 fcc5 	bl	8000d44 <__aeabi_fmul>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	4619      	mov	r1, r3
 800e3be:	4620      	mov	r0, r4
 800e3c0:	f7f2 fbb8 	bl	8000b34 <__addsf3>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	461c      	mov	r4, r3
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	68db      	ldr	r3, [r3, #12]
 800e3cc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e3ce:	4618      	mov	r0, r3
 800e3d0:	f7f2 fcb8 	bl	8000d44 <__aeabi_fmul>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7f2 fcb3 	bl	8000d44 <__aeabi_fmul>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	f7f2 fba4 	bl	8000b30 <__aeabi_fsub>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	461c      	mov	r4, r3
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	68db      	ldr	r3, [r3, #12]
 800e3f0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f7f2 fca5 	bl	8000d44 <__aeabi_fmul>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e3fe:	4618      	mov	r0, r3
 800e400:	f7f2 fca0 	bl	8000d44 <__aeabi_fmul>
 800e404:	4603      	mov	r3, r0
 800e406:	4619      	mov	r1, r3
 800e408:	4620      	mov	r0, r4
 800e40a:	f7f2 fb93 	bl	8000b34 <__addsf3>
 800e40e:	4603      	mov	r3, r0
 800e410:	461c      	mov	r4, r3
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	68db      	ldr	r3, [r3, #12]
 800e416:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800e418:	4618      	mov	r0, r3
 800e41a:	f7f2 fc93 	bl	8000d44 <__aeabi_fmul>
 800e41e:	4603      	mov	r3, r0
 800e420:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e422:	4618      	mov	r0, r3
 800e424:	f7f2 fc8e 	bl	8000d44 <__aeabi_fmul>
 800e428:	4603      	mov	r3, r0
 800e42a:	4619      	mov	r1, r3
 800e42c:	4620      	mov	r0, r4
 800e42e:	f7f2 fb7f 	bl	8000b30 <__aeabi_fsub>
 800e432:	4603      	mov	r3, r0
 800e434:	461c      	mov	r4, r3
 800e436:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e438:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e43c:	f7f2 fc82 	bl	8000d44 <__aeabi_fmul>
 800e440:	4603      	mov	r3, r0
 800e442:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e444:	4618      	mov	r0, r3
 800e446:	f7f2 fc7d 	bl	8000d44 <__aeabi_fmul>
 800e44a:	4603      	mov	r3, r0
 800e44c:	4619      	mov	r1, r3
 800e44e:	4620      	mov	r0, r4
 800e450:	f7f2 fb70 	bl	8000b34 <__addsf3>
 800e454:	4603      	mov	r3, r0
 800e456:	461c      	mov	r4, r3
 800e458:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e45a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e45e:	f7f2 fc71 	bl	8000d44 <__aeabi_fmul>
 800e462:	4603      	mov	r3, r0
 800e464:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e466:	4618      	mov	r0, r3
 800e468:	f7f2 fc6c 	bl	8000d44 <__aeabi_fmul>
 800e46c:	4603      	mov	r3, r0
 800e46e:	4619      	mov	r1, r3
 800e470:	4620      	mov	r0, r4
 800e472:	f7f2 fb5d 	bl	8000b30 <__aeabi_fsub>
 800e476:	4603      	mov	r3, r0
 800e478:	461c      	mov	r4, r3
 800e47a:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e47c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e47e:	f7f2 fc61 	bl	8000d44 <__aeabi_fmul>
 800e482:	4603      	mov	r3, r0
 800e484:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e486:	4618      	mov	r0, r3
 800e488:	f7f2 fc5c 	bl	8000d44 <__aeabi_fmul>
 800e48c:	4603      	mov	r3, r0
 800e48e:	4619      	mov	r1, r3
 800e490:	4620      	mov	r0, r4
 800e492:	f7f2 fb4d 	bl	8000b30 <__aeabi_fsub>
 800e496:	4603      	mov	r3, r0
 800e498:	461c      	mov	r4, r3
 800e49a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800e49c:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e49e:	f7f2 fc51 	bl	8000d44 <__aeabi_fmul>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	f7f2 fc4c 	bl	8000d44 <__aeabi_fmul>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	4619      	mov	r1, r3
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	f7f2 fb3f 	bl	8000b34 <__addsf3>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	461c      	mov	r4, r3
 800e4ba:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e4bc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800e4be:	f7f2 fc41 	bl	8000d44 <__aeabi_fmul>
 800e4c2:	4603      	mov	r3, r0
 800e4c4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e4c6:	4618      	mov	r0, r3
 800e4c8:	f7f2 fc3c 	bl	8000d44 <__aeabi_fmul>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	4619      	mov	r1, r3
 800e4d0:	4620      	mov	r0, r4
 800e4d2:	f7f2 fb2f 	bl	8000b34 <__addsf3>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	461c      	mov	r4, r3
 800e4da:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e4dc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800e4de:	f7f2 fc31 	bl	8000d44 <__aeabi_fmul>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7f2 fc2c 	bl	8000d44 <__aeabi_fmul>
 800e4ec:	4603      	mov	r3, r0
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	f7f2 fb1d 	bl	8000b30 <__aeabi_fsub>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	461c      	mov	r4, r3
 800e4fa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e4fc:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e500:	f7f2 fc20 	bl	8000d44 <__aeabi_fmul>
 800e504:	4603      	mov	r3, r0
 800e506:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e508:	4618      	mov	r0, r3
 800e50a:	f7f2 fc1b 	bl	8000d44 <__aeabi_fmul>
 800e50e:	4603      	mov	r3, r0
 800e510:	4619      	mov	r1, r3
 800e512:	4620      	mov	r0, r4
 800e514:	f7f2 fb0e 	bl	8000b34 <__addsf3>
 800e518:	4603      	mov	r3, r0
 800e51a:	461c      	mov	r4, r3
 800e51c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e51e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e522:	f7f2 fc0f 	bl	8000d44 <__aeabi_fmul>
 800e526:	4603      	mov	r3, r0
 800e528:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e52a:	4618      	mov	r0, r3
 800e52c:	f7f2 fc0a 	bl	8000d44 <__aeabi_fmul>
 800e530:	4603      	mov	r3, r0
 800e532:	4619      	mov	r1, r3
 800e534:	4620      	mov	r0, r4
 800e536:	f7f2 fafb 	bl	8000b30 <__aeabi_fsub>
 800e53a:	4603      	mov	r3, r0
 800e53c:	461c      	mov	r4, r3
 800e53e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e540:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e542:	f7f2 fbff 	bl	8000d44 <__aeabi_fmul>
 800e546:	4603      	mov	r3, r0
 800e548:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e54a:	4618      	mov	r0, r3
 800e54c:	f7f2 fbfa 	bl	8000d44 <__aeabi_fmul>
 800e550:	4603      	mov	r3, r0
 800e552:	4619      	mov	r1, r3
 800e554:	4620      	mov	r0, r4
 800e556:	f7f2 faeb 	bl	8000b30 <__aeabi_fsub>
 800e55a:	4603      	mov	r3, r0
 800e55c:	461c      	mov	r4, r3
 800e55e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800e560:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e562:	f7f2 fbef 	bl	8000d44 <__aeabi_fmul>
 800e566:	4603      	mov	r3, r0
 800e568:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7f2 fbea 	bl	8000d44 <__aeabi_fmul>
 800e570:	4603      	mov	r3, r0
 800e572:	4619      	mov	r1, r3
 800e574:	4620      	mov	r0, r4
 800e576:	f7f2 fadd 	bl	8000b34 <__addsf3>
 800e57a:	4603      	mov	r3, r0
 800e57c:	461c      	mov	r4, r3
 800e57e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e580:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e582:	f7f2 fbdf 	bl	8000d44 <__aeabi_fmul>
 800e586:	4603      	mov	r3, r0
 800e588:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e58a:	4618      	mov	r0, r3
 800e58c:	f7f2 fbda 	bl	8000d44 <__aeabi_fmul>
 800e590:	4603      	mov	r3, r0
 800e592:	4619      	mov	r1, r3
 800e594:	4620      	mov	r0, r4
 800e596:	f7f2 facd 	bl	8000b34 <__addsf3>
 800e59a:	4603      	mov	r3, r0
 800e59c:	461c      	mov	r4, r3
 800e59e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e5a0:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e5a2:	f7f2 fbcf 	bl	8000d44 <__aeabi_fmul>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7f2 fbca 	bl	8000d44 <__aeabi_fmul>
 800e5b0:	4603      	mov	r3, r0
 800e5b2:	4619      	mov	r1, r3
 800e5b4:	4620      	mov	r0, r4
 800e5b6:	f7f2 fabb 	bl	8000b30 <__aeabi_fsub>
 800e5ba:	4603      	mov	r3, r0
 800e5bc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e5be:	4618      	mov	r0, r3
 800e5c0:	f7f2 fc74 	bl	8000eac <__aeabi_fdiv>
 800e5c4:	4603      	mov	r3, r0
 800e5c6:	60fb      	str	r3, [r7, #12]
	float Kt43=(Qap*Qgps*S4_2 + Qap*S1_1*S4_2 - Qap*S1_2*S4_1 - Qgps*S3_2*S4_3 + Qgps*S3_3*S4_2 - Qgps*S3_2*S4_4 + Qgps*S3_4*S4_2 - S1_1*S3_2*S4_3 + S1_1*S3_3*S4_2 + S1_2*S3_1*S4_3 - S1_2*S3_3*S4_1 - S1_3*S3_1*S4_2 + S1_3*S3_2*S4_1 - S1_1*S3_2*S4_4 + S1_1*S3_4*S4_2 + S1_2*S3_1*S4_4 - S1_2*S3_4*S4_1 - S1_4*S3_1*S4_2 + S1_4*S3_2*S4_1)/A;
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	f8d3 2244 	ldr.w	r2, [r3, #580]	; 0x244
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e5d4:	4619      	mov	r1, r3
 800e5d6:	4610      	mov	r0, r2
 800e5d8:	f7f2 fbb4 	bl	8000d44 <__aeabi_fmul>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e5e0:	4618      	mov	r0, r3
 800e5e2:	f7f2 fbaf 	bl	8000d44 <__aeabi_fmul>
 800e5e6:	4603      	mov	r3, r0
 800e5e8:	461c      	mov	r4, r3
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800e5f0:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800e5f4:	4618      	mov	r0, r3
 800e5f6:	f7f2 fba5 	bl	8000d44 <__aeabi_fmul>
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e5fe:	4618      	mov	r0, r3
 800e600:	f7f2 fba0 	bl	8000d44 <__aeabi_fmul>
 800e604:	4603      	mov	r3, r0
 800e606:	4619      	mov	r1, r3
 800e608:	4620      	mov	r0, r4
 800e60a:	f7f2 fa93 	bl	8000b34 <__addsf3>
 800e60e:	4603      	mov	r3, r0
 800e610:	461c      	mov	r4, r3
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 800e618:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800e61a:	4618      	mov	r0, r3
 800e61c:	f7f2 fb92 	bl	8000d44 <__aeabi_fmul>
 800e620:	4603      	mov	r3, r0
 800e622:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e624:	4618      	mov	r0, r3
 800e626:	f7f2 fb8d 	bl	8000d44 <__aeabi_fmul>
 800e62a:	4603      	mov	r3, r0
 800e62c:	4619      	mov	r1, r3
 800e62e:	4620      	mov	r0, r4
 800e630:	f7f2 fa7e 	bl	8000b30 <__aeabi_fsub>
 800e634:	4603      	mov	r3, r0
 800e636:	461c      	mov	r4, r3
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e63e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e640:	4618      	mov	r0, r3
 800e642:	f7f2 fb7f 	bl	8000d44 <__aeabi_fmul>
 800e646:	4603      	mov	r3, r0
 800e648:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7f2 fb7a 	bl	8000d44 <__aeabi_fmul>
 800e650:	4603      	mov	r3, r0
 800e652:	4619      	mov	r1, r3
 800e654:	4620      	mov	r0, r4
 800e656:	f7f2 fa6b 	bl	8000b30 <__aeabi_fsub>
 800e65a:	4603      	mov	r3, r0
 800e65c:	461c      	mov	r4, r3
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e664:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e666:	4618      	mov	r0, r3
 800e668:	f7f2 fb6c 	bl	8000d44 <__aeabi_fmul>
 800e66c:	4603      	mov	r3, r0
 800e66e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e670:	4618      	mov	r0, r3
 800e672:	f7f2 fb67 	bl	8000d44 <__aeabi_fmul>
 800e676:	4603      	mov	r3, r0
 800e678:	4619      	mov	r1, r3
 800e67a:	4620      	mov	r0, r4
 800e67c:	f7f2 fa5a 	bl	8000b34 <__addsf3>
 800e680:	4603      	mov	r3, r0
 800e682:	461c      	mov	r4, r3
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e68a:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7f2 fb59 	bl	8000d44 <__aeabi_fmul>
 800e692:	4603      	mov	r3, r0
 800e694:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e696:	4618      	mov	r0, r3
 800e698:	f7f2 fb54 	bl	8000d44 <__aeabi_fmul>
 800e69c:	4603      	mov	r3, r0
 800e69e:	4619      	mov	r1, r3
 800e6a0:	4620      	mov	r0, r4
 800e6a2:	f7f2 fa45 	bl	8000b30 <__aeabi_fsub>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	461c      	mov	r4, r3
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
 800e6b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e6b2:	4618      	mov	r0, r3
 800e6b4:	f7f2 fb46 	bl	8000d44 <__aeabi_fmul>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e6bc:	4618      	mov	r0, r3
 800e6be:	f7f2 fb41 	bl	8000d44 <__aeabi_fmul>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	4619      	mov	r1, r3
 800e6c6:	4620      	mov	r0, r4
 800e6c8:	f7f2 fa34 	bl	8000b34 <__addsf3>
 800e6cc:	4603      	mov	r3, r0
 800e6ce:	461c      	mov	r4, r3
 800e6d0:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e6d2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e6d6:	f7f2 fb35 	bl	8000d44 <__aeabi_fmul>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e6de:	4618      	mov	r0, r3
 800e6e0:	f7f2 fb30 	bl	8000d44 <__aeabi_fmul>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	4619      	mov	r1, r3
 800e6e8:	4620      	mov	r0, r4
 800e6ea:	f7f2 fa21 	bl	8000b30 <__aeabi_fsub>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	461c      	mov	r4, r3
 800e6f2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e6f4:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e6f8:	f7f2 fb24 	bl	8000d44 <__aeabi_fmul>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e700:	4618      	mov	r0, r3
 800e702:	f7f2 fb1f 	bl	8000d44 <__aeabi_fmul>
 800e706:	4603      	mov	r3, r0
 800e708:	4619      	mov	r1, r3
 800e70a:	4620      	mov	r0, r4
 800e70c:	f7f2 fa12 	bl	8000b34 <__addsf3>
 800e710:	4603      	mov	r3, r0
 800e712:	461c      	mov	r4, r3
 800e714:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e716:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e718:	f7f2 fb14 	bl	8000d44 <__aeabi_fmul>
 800e71c:	4603      	mov	r3, r0
 800e71e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800e720:	4618      	mov	r0, r3
 800e722:	f7f2 fb0f 	bl	8000d44 <__aeabi_fmul>
 800e726:	4603      	mov	r3, r0
 800e728:	4619      	mov	r1, r3
 800e72a:	4620      	mov	r0, r4
 800e72c:	f7f2 fa02 	bl	8000b34 <__addsf3>
 800e730:	4603      	mov	r3, r0
 800e732:	461c      	mov	r4, r3
 800e734:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e736:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e738:	f7f2 fb04 	bl	8000d44 <__aeabi_fmul>
 800e73c:	4603      	mov	r3, r0
 800e73e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e740:	4618      	mov	r0, r3
 800e742:	f7f2 faff 	bl	8000d44 <__aeabi_fmul>
 800e746:	4603      	mov	r3, r0
 800e748:	4619      	mov	r1, r3
 800e74a:	4620      	mov	r0, r4
 800e74c:	f7f2 f9f0 	bl	8000b30 <__aeabi_fsub>
 800e750:	4603      	mov	r3, r0
 800e752:	461c      	mov	r4, r3
 800e754:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e756:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800e758:	f7f2 faf4 	bl	8000d44 <__aeabi_fmul>
 800e75c:	4603      	mov	r3, r0
 800e75e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e760:	4618      	mov	r0, r3
 800e762:	f7f2 faef 	bl	8000d44 <__aeabi_fmul>
 800e766:	4603      	mov	r3, r0
 800e768:	4619      	mov	r1, r3
 800e76a:	4620      	mov	r0, r4
 800e76c:	f7f2 f9e0 	bl	8000b30 <__aeabi_fsub>
 800e770:	4603      	mov	r3, r0
 800e772:	461c      	mov	r4, r3
 800e774:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e776:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800e778:	f7f2 fae4 	bl	8000d44 <__aeabi_fmul>
 800e77c:	4603      	mov	r3, r0
 800e77e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e780:	4618      	mov	r0, r3
 800e782:	f7f2 fadf 	bl	8000d44 <__aeabi_fmul>
 800e786:	4603      	mov	r3, r0
 800e788:	4619      	mov	r1, r3
 800e78a:	4620      	mov	r0, r4
 800e78c:	f7f2 f9d2 	bl	8000b34 <__addsf3>
 800e790:	4603      	mov	r3, r0
 800e792:	461c      	mov	r4, r3
 800e794:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e796:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e79a:	f7f2 fad3 	bl	8000d44 <__aeabi_fmul>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f7f2 face 	bl	8000d44 <__aeabi_fmul>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	4619      	mov	r1, r3
 800e7ac:	4620      	mov	r0, r4
 800e7ae:	f7f2 f9bf 	bl	8000b30 <__aeabi_fsub>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	461c      	mov	r4, r3
 800e7b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e7b8:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e7bc:	f7f2 fac2 	bl	8000d44 <__aeabi_fmul>
 800e7c0:	4603      	mov	r3, r0
 800e7c2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f7f2 fabd 	bl	8000d44 <__aeabi_fmul>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	4620      	mov	r0, r4
 800e7d0:	f7f2 f9b0 	bl	8000b34 <__addsf3>
 800e7d4:	4603      	mov	r3, r0
 800e7d6:	461c      	mov	r4, r3
 800e7d8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e7da:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e7dc:	f7f2 fab2 	bl	8000d44 <__aeabi_fmul>
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7f2 faad 	bl	8000d44 <__aeabi_fmul>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	4619      	mov	r1, r3
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	f7f2 f9a0 	bl	8000b34 <__addsf3>
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	461c      	mov	r4, r3
 800e7f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800e7fa:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800e7fc:	f7f2 faa2 	bl	8000d44 <__aeabi_fmul>
 800e800:	4603      	mov	r3, r0
 800e802:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e804:	4618      	mov	r0, r3
 800e806:	f7f2 fa9d 	bl	8000d44 <__aeabi_fmul>
 800e80a:	4603      	mov	r3, r0
 800e80c:	4619      	mov	r1, r3
 800e80e:	4620      	mov	r0, r4
 800e810:	f7f2 f98e 	bl	8000b30 <__aeabi_fsub>
 800e814:	4603      	mov	r3, r0
 800e816:	461c      	mov	r4, r3
 800e818:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e81a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e81c:	f7f2 fa92 	bl	8000d44 <__aeabi_fmul>
 800e820:	4603      	mov	r3, r0
 800e822:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800e824:	4618      	mov	r0, r3
 800e826:	f7f2 fa8d 	bl	8000d44 <__aeabi_fmul>
 800e82a:	4603      	mov	r3, r0
 800e82c:	4619      	mov	r1, r3
 800e82e:	4620      	mov	r0, r4
 800e830:	f7f2 f97e 	bl	8000b30 <__aeabi_fsub>
 800e834:	4603      	mov	r3, r0
 800e836:	461c      	mov	r4, r3
 800e838:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800e83a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800e83c:	f7f2 fa82 	bl	8000d44 <__aeabi_fmul>
 800e840:	4603      	mov	r3, r0
 800e842:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800e844:	4618      	mov	r0, r3
 800e846:	f7f2 fa7d 	bl	8000d44 <__aeabi_fmul>
 800e84a:	4603      	mov	r3, r0
 800e84c:	4619      	mov	r1, r3
 800e84e:	4620      	mov	r0, r4
 800e850:	f7f2 f970 	bl	8000b34 <__addsf3>
 800e854:	4603      	mov	r3, r0
 800e856:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e858:	4618      	mov	r0, r3
 800e85a:	f7f2 fb27 	bl	8000eac <__aeabi_fdiv>
 800e85e:	4603      	mov	r3, r0
 800e860:	60bb      	str	r3, [r7, #8]

	pos = pos - Kt13*(vel - vgps) - Kt11*(pos - pos_gps) - Kt12*(a - accm + b);
 800e862:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800e866:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800e86a:	f7f2 f961 	bl	8000b30 <__aeabi_fsub>
 800e86e:	4603      	mov	r3, r0
 800e870:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e872:	4618      	mov	r0, r3
 800e874:	f7f2 fa66 	bl	8000d44 <__aeabi_fmul>
 800e878:	4603      	mov	r3, r0
 800e87a:	4619      	mov	r1, r3
 800e87c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800e880:	f7f2 f956 	bl	8000b30 <__aeabi_fsub>
 800e884:	4603      	mov	r3, r0
 800e886:	461c      	mov	r4, r3
 800e888:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800e88c:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800e890:	f7f2 f94e 	bl	8000b30 <__aeabi_fsub>
 800e894:	4603      	mov	r3, r0
 800e896:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e898:	4618      	mov	r0, r3
 800e89a:	f7f2 fa53 	bl	8000d44 <__aeabi_fmul>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	4619      	mov	r1, r3
 800e8a2:	4620      	mov	r0, r4
 800e8a4:	f7f2 f944 	bl	8000b30 <__aeabi_fsub>
 800e8a8:	4603      	mov	r3, r0
 800e8aa:	461c      	mov	r4, r3
 800e8ac:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800e8b0:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800e8b4:	f7f2 f93c 	bl	8000b30 <__aeabi_fsub>
 800e8b8:	4603      	mov	r3, r0
 800e8ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f7f2 f938 	bl	8000b34 <__addsf3>
 800e8c4:	4603      	mov	r3, r0
 800e8c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	f7f2 fa3b 	bl	8000d44 <__aeabi_fmul>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	4619      	mov	r1, r3
 800e8d2:	4620      	mov	r0, r4
 800e8d4:	f7f2 f92c 	bl	8000b30 <__aeabi_fsub>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	vel = vel - Kt23*(vel - vgps) - Kt21*(pos - pos_gps) - Kt22*(a - accm + b);
 800e8de:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800e8e2:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800e8e6:	f7f2 f923 	bl	8000b30 <__aeabi_fsub>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	6a39      	ldr	r1, [r7, #32]
 800e8ee:	4618      	mov	r0, r3
 800e8f0:	f7f2 fa28 	bl	8000d44 <__aeabi_fmul>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800e8fc:	f7f2 f918 	bl	8000b30 <__aeabi_fsub>
 800e900:	4603      	mov	r3, r0
 800e902:	461c      	mov	r4, r3
 800e904:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800e908:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800e90c:	f7f2 f910 	bl	8000b30 <__aeabi_fsub>
 800e910:	4603      	mov	r3, r0
 800e912:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e914:	4618      	mov	r0, r3
 800e916:	f7f2 fa15 	bl	8000d44 <__aeabi_fmul>
 800e91a:	4603      	mov	r3, r0
 800e91c:	4619      	mov	r1, r3
 800e91e:	4620      	mov	r0, r4
 800e920:	f7f2 f906 	bl	8000b30 <__aeabi_fsub>
 800e924:	4603      	mov	r3, r0
 800e926:	461c      	mov	r4, r3
 800e928:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800e92c:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800e930:	f7f2 f8fe 	bl	8000b30 <__aeabi_fsub>
 800e934:	4603      	mov	r3, r0
 800e936:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e93a:	4618      	mov	r0, r3
 800e93c:	f7f2 f8fa 	bl	8000b34 <__addsf3>
 800e940:	4603      	mov	r3, r0
 800e942:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e944:	4618      	mov	r0, r3
 800e946:	f7f2 f9fd 	bl	8000d44 <__aeabi_fmul>
 800e94a:	4603      	mov	r3, r0
 800e94c:	4619      	mov	r1, r3
 800e94e:	4620      	mov	r0, r4
 800e950:	f7f2 f8ee 	bl	8000b30 <__aeabi_fsub>
 800e954:	4603      	mov	r3, r0
 800e956:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	a = a - Kt33*(vel - vgps) - Kt31*(pos - pos_gps) - Kt32*(a - accm + b);
 800e95a:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800e95e:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800e962:	f7f2 f8e5 	bl	8000b30 <__aeabi_fsub>
 800e966:	4603      	mov	r3, r0
 800e968:	6979      	ldr	r1, [r7, #20]
 800e96a:	4618      	mov	r0, r3
 800e96c:	f7f2 f9ea 	bl	8000d44 <__aeabi_fmul>
 800e970:	4603      	mov	r3, r0
 800e972:	4619      	mov	r1, r3
 800e974:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800e978:	f7f2 f8da 	bl	8000b30 <__aeabi_fsub>
 800e97c:	4603      	mov	r3, r0
 800e97e:	461c      	mov	r4, r3
 800e980:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800e984:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800e988:	f7f2 f8d2 	bl	8000b30 <__aeabi_fsub>
 800e98c:	4603      	mov	r3, r0
 800e98e:	69f9      	ldr	r1, [r7, #28]
 800e990:	4618      	mov	r0, r3
 800e992:	f7f2 f9d7 	bl	8000d44 <__aeabi_fmul>
 800e996:	4603      	mov	r3, r0
 800e998:	4619      	mov	r1, r3
 800e99a:	4620      	mov	r0, r4
 800e99c:	f7f2 f8c8 	bl	8000b30 <__aeabi_fsub>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	461c      	mov	r4, r3
 800e9a4:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800e9a8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800e9ac:	f7f2 f8c0 	bl	8000b30 <__aeabi_fsub>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f7f2 f8bc 	bl	8000b34 <__addsf3>
 800e9bc:	4603      	mov	r3, r0
 800e9be:	69b9      	ldr	r1, [r7, #24]
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f7f2 f9bf 	bl	8000d44 <__aeabi_fmul>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	4619      	mov	r1, r3
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	f7f2 f8b0 	bl	8000b30 <__aeabi_fsub>
 800e9d0:	4603      	mov	r3, r0
 800e9d2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	b = b - Kt43*(vel - vgps) - Kt41*(pos - pos_gps) - Kt42*(a - accm + b);
 800e9d6:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800e9da:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 800e9de:	f7f2 f8a7 	bl	8000b30 <__aeabi_fsub>
 800e9e2:	4603      	mov	r3, r0
 800e9e4:	68b9      	ldr	r1, [r7, #8]
 800e9e6:	4618      	mov	r0, r3
 800e9e8:	f7f2 f9ac 	bl	8000d44 <__aeabi_fmul>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	4619      	mov	r1, r3
 800e9f0:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800e9f4:	f7f2 f89c 	bl	8000b30 <__aeabi_fsub>
 800e9f8:	4603      	mov	r3, r0
 800e9fa:	461c      	mov	r4, r3
 800e9fc:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800ea00:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800ea04:	f7f2 f894 	bl	8000b30 <__aeabi_fsub>
 800ea08:	4603      	mov	r3, r0
 800ea0a:	6939      	ldr	r1, [r7, #16]
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f7f2 f999 	bl	8000d44 <__aeabi_fmul>
 800ea12:	4603      	mov	r3, r0
 800ea14:	4619      	mov	r1, r3
 800ea16:	4620      	mov	r0, r4
 800ea18:	f7f2 f88a 	bl	8000b30 <__aeabi_fsub>
 800ea1c:	4603      	mov	r3, r0
 800ea1e:	461c      	mov	r4, r3
 800ea20:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 800ea24:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800ea28:	f7f2 f882 	bl	8000b30 <__aeabi_fsub>
 800ea2c:	4603      	mov	r3, r0
 800ea2e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ea32:	4618      	mov	r0, r3
 800ea34:	f7f2 f87e 	bl	8000b34 <__addsf3>
 800ea38:	4603      	mov	r3, r0
 800ea3a:	68f9      	ldr	r1, [r7, #12]
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f7f2 f981 	bl	8000d44 <__aeabi_fmul>
 800ea42:	4603      	mov	r3, r0
 800ea44:	4619      	mov	r1, r3
 800ea46:	4620      	mov	r0, r4
 800ea48:	f7f2 f872 	bl	8000b30 <__aeabi_fsub>
 800ea4c:	4603      	mov	r3, r0
 800ea4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	S1_1=- S1_1*(Kt11 - 1) - Kt13*S2_1 - Kt12*S3_1 - Kt12*S4_1;
 800ea52:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ea56:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ea5a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ea5e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ea60:	f7f2 f866 	bl	8000b30 <__aeabi_fsub>
 800ea64:	4603      	mov	r3, r0
 800ea66:	4619      	mov	r1, r3
 800ea68:	4620      	mov	r0, r4
 800ea6a:	f7f2 f96b 	bl	8000d44 <__aeabi_fmul>
 800ea6e:	4603      	mov	r3, r0
 800ea70:	461c      	mov	r4, r3
 800ea72:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ea74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ea76:	f7f2 f965 	bl	8000d44 <__aeabi_fmul>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	4620      	mov	r0, r4
 800ea80:	f7f2 f856 	bl	8000b30 <__aeabi_fsub>
 800ea84:	4603      	mov	r3, r0
 800ea86:	461c      	mov	r4, r3
 800ea88:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ea8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ea8c:	f7f2 f95a 	bl	8000d44 <__aeabi_fmul>
 800ea90:	4603      	mov	r3, r0
 800ea92:	4619      	mov	r1, r3
 800ea94:	4620      	mov	r0, r4
 800ea96:	f7f2 f84b 	bl	8000b30 <__aeabi_fsub>
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	461c      	mov	r4, r3
 800ea9e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eaa0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eaa2:	f7f2 f94f 	bl	8000d44 <__aeabi_fmul>
 800eaa6:	4603      	mov	r3, r0
 800eaa8:	4619      	mov	r1, r3
 800eaaa:	4620      	mov	r0, r4
 800eaac:	f7f2 f840 	bl	8000b30 <__aeabi_fsub>
 800eab0:	4603      	mov	r3, r0
 800eab2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	S1_2=- S1_2*(Kt11 - 1) - Kt13*S2_2 - Kt12*S3_2 - Kt12*S4_2;
 800eab6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800eab8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eabc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eac0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eac2:	f7f2 f835 	bl	8000b30 <__aeabi_fsub>
 800eac6:	4603      	mov	r3, r0
 800eac8:	4619      	mov	r1, r3
 800eaca:	4620      	mov	r0, r4
 800eacc:	f7f2 f93a 	bl	8000d44 <__aeabi_fmul>
 800ead0:	4603      	mov	r3, r0
 800ead2:	461c      	mov	r4, r3
 800ead4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ead6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ead8:	f7f2 f934 	bl	8000d44 <__aeabi_fmul>
 800eadc:	4603      	mov	r3, r0
 800eade:	4619      	mov	r1, r3
 800eae0:	4620      	mov	r0, r4
 800eae2:	f7f2 f825 	bl	8000b30 <__aeabi_fsub>
 800eae6:	4603      	mov	r3, r0
 800eae8:	461c      	mov	r4, r3
 800eaea:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800eaec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eaee:	f7f2 f929 	bl	8000d44 <__aeabi_fmul>
 800eaf2:	4603      	mov	r3, r0
 800eaf4:	4619      	mov	r1, r3
 800eaf6:	4620      	mov	r0, r4
 800eaf8:	f7f2 f81a 	bl	8000b30 <__aeabi_fsub>
 800eafc:	4603      	mov	r3, r0
 800eafe:	461c      	mov	r4, r3
 800eb00:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800eb02:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb04:	f7f2 f91e 	bl	8000d44 <__aeabi_fmul>
 800eb08:	4603      	mov	r3, r0
 800eb0a:	4619      	mov	r1, r3
 800eb0c:	4620      	mov	r0, r4
 800eb0e:	f7f2 f80f 	bl	8000b30 <__aeabi_fsub>
 800eb12:	4603      	mov	r3, r0
 800eb14:	67fb      	str	r3, [r7, #124]	; 0x7c
	S1_3=- S1_3*(Kt11 - 1) - Kt13*S2_3 - Kt12*S3_3 - Kt12*S4_3;
 800eb16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800eb18:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eb1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eb20:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb22:	f7f2 f805 	bl	8000b30 <__aeabi_fsub>
 800eb26:	4603      	mov	r3, r0
 800eb28:	4619      	mov	r1, r3
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	f7f2 f90a 	bl	8000d44 <__aeabi_fmul>
 800eb30:	4603      	mov	r3, r0
 800eb32:	461c      	mov	r4, r3
 800eb34:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800eb36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eb38:	f7f2 f904 	bl	8000d44 <__aeabi_fmul>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	4619      	mov	r1, r3
 800eb40:	4620      	mov	r0, r4
 800eb42:	f7f1 fff5 	bl	8000b30 <__aeabi_fsub>
 800eb46:	4603      	mov	r3, r0
 800eb48:	461c      	mov	r4, r3
 800eb4a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800eb4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb4e:	f7f2 f8f9 	bl	8000d44 <__aeabi_fmul>
 800eb52:	4603      	mov	r3, r0
 800eb54:	4619      	mov	r1, r3
 800eb56:	4620      	mov	r0, r4
 800eb58:	f7f1 ffea 	bl	8000b30 <__aeabi_fsub>
 800eb5c:	4603      	mov	r3, r0
 800eb5e:	461c      	mov	r4, r3
 800eb60:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800eb62:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800eb64:	f7f2 f8ee 	bl	8000d44 <__aeabi_fmul>
 800eb68:	4603      	mov	r3, r0
 800eb6a:	4619      	mov	r1, r3
 800eb6c:	4620      	mov	r0, r4
 800eb6e:	f7f1 ffdf 	bl	8000b30 <__aeabi_fsub>
 800eb72:	4603      	mov	r3, r0
 800eb74:	67bb      	str	r3, [r7, #120]	; 0x78
	S1_4=- S1_4*(Kt11 - 1) - Kt13*S2_4 - Kt12*S3_4 - Kt12*S4_4;
 800eb76:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eb78:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eb7c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eb80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb82:	f7f1 ffd5 	bl	8000b30 <__aeabi_fsub>
 800eb86:	4603      	mov	r3, r0
 800eb88:	4619      	mov	r1, r3
 800eb8a:	4620      	mov	r0, r4
 800eb8c:	f7f2 f8da 	bl	8000d44 <__aeabi_fmul>
 800eb90:	4603      	mov	r3, r0
 800eb92:	461c      	mov	r4, r3
 800eb94:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800eb96:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800eb98:	f7f2 f8d4 	bl	8000d44 <__aeabi_fmul>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	4619      	mov	r1, r3
 800eba0:	4620      	mov	r0, r4
 800eba2:	f7f1 ffc5 	bl	8000b30 <__aeabi_fsub>
 800eba6:	4603      	mov	r3, r0
 800eba8:	461c      	mov	r4, r3
 800ebaa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ebac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ebae:	f7f2 f8c9 	bl	8000d44 <__aeabi_fmul>
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	4619      	mov	r1, r3
 800ebb6:	4620      	mov	r0, r4
 800ebb8:	f7f1 ffba 	bl	8000b30 <__aeabi_fsub>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	461c      	mov	r4, r3
 800ebc0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ebc2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ebc4:	f7f2 f8be 	bl	8000d44 <__aeabi_fmul>
 800ebc8:	4603      	mov	r3, r0
 800ebca:	4619      	mov	r1, r3
 800ebcc:	4620      	mov	r0, r4
 800ebce:	f7f1 ffaf 	bl	8000b30 <__aeabi_fsub>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	677b      	str	r3, [r7, #116]	; 0x74
	S2_1=- S2_1*(Kt23 - 1) - Kt21*S1_1 - Kt22*S3_1 - Kt22*S4_1;
 800ebd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ebd8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ebdc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ebe0:	6a38      	ldr	r0, [r7, #32]
 800ebe2:	f7f1 ffa5 	bl	8000b30 <__aeabi_fsub>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	4619      	mov	r1, r3
 800ebea:	4620      	mov	r0, r4
 800ebec:	f7f2 f8aa 	bl	8000d44 <__aeabi_fmul>
 800ebf0:	4603      	mov	r3, r0
 800ebf2:	461c      	mov	r4, r3
 800ebf4:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ebf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ebfa:	f7f2 f8a3 	bl	8000d44 <__aeabi_fmul>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	4619      	mov	r1, r3
 800ec02:	4620      	mov	r0, r4
 800ec04:	f7f1 ff94 	bl	8000b30 <__aeabi_fsub>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	461c      	mov	r4, r3
 800ec0c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ec0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ec10:	f7f2 f898 	bl	8000d44 <__aeabi_fmul>
 800ec14:	4603      	mov	r3, r0
 800ec16:	4619      	mov	r1, r3
 800ec18:	4620      	mov	r0, r4
 800ec1a:	f7f1 ff89 	bl	8000b30 <__aeabi_fsub>
 800ec1e:	4603      	mov	r3, r0
 800ec20:	461c      	mov	r4, r3
 800ec22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ec24:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ec26:	f7f2 f88d 	bl	8000d44 <__aeabi_fmul>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	4619      	mov	r1, r3
 800ec2e:	4620      	mov	r0, r4
 800ec30:	f7f1 ff7e 	bl	8000b30 <__aeabi_fsub>
 800ec34:	4603      	mov	r3, r0
 800ec36:	673b      	str	r3, [r7, #112]	; 0x70
	S2_2=- S2_2*(Kt23 - 1) - Kt21*S1_2 - Kt22*S3_2 - Kt22*S4_2;
 800ec38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ec3a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ec3e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ec42:	6a38      	ldr	r0, [r7, #32]
 800ec44:	f7f1 ff74 	bl	8000b30 <__aeabi_fsub>
 800ec48:	4603      	mov	r3, r0
 800ec4a:	4619      	mov	r1, r3
 800ec4c:	4620      	mov	r0, r4
 800ec4e:	f7f2 f879 	bl	8000d44 <__aeabi_fmul>
 800ec52:	4603      	mov	r3, r0
 800ec54:	461c      	mov	r4, r3
 800ec56:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ec58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec5a:	f7f2 f873 	bl	8000d44 <__aeabi_fmul>
 800ec5e:	4603      	mov	r3, r0
 800ec60:	4619      	mov	r1, r3
 800ec62:	4620      	mov	r0, r4
 800ec64:	f7f1 ff64 	bl	8000b30 <__aeabi_fsub>
 800ec68:	4603      	mov	r3, r0
 800ec6a:	461c      	mov	r4, r3
 800ec6c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ec6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ec70:	f7f2 f868 	bl	8000d44 <__aeabi_fmul>
 800ec74:	4603      	mov	r3, r0
 800ec76:	4619      	mov	r1, r3
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f7f1 ff59 	bl	8000b30 <__aeabi_fsub>
 800ec7e:	4603      	mov	r3, r0
 800ec80:	461c      	mov	r4, r3
 800ec82:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ec84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ec86:	f7f2 f85d 	bl	8000d44 <__aeabi_fmul>
 800ec8a:	4603      	mov	r3, r0
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	4620      	mov	r0, r4
 800ec90:	f7f1 ff4e 	bl	8000b30 <__aeabi_fsub>
 800ec94:	4603      	mov	r3, r0
 800ec96:	66fb      	str	r3, [r7, #108]	; 0x6c
	S2_3=- S2_3*(Kt23 - 1) - Kt21*S1_3 - Kt22*S3_3 - Kt22*S4_3;
 800ec98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ec9a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ec9e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eca2:	6a38      	ldr	r0, [r7, #32]
 800eca4:	f7f1 ff44 	bl	8000b30 <__aeabi_fsub>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	4619      	mov	r1, r3
 800ecac:	4620      	mov	r0, r4
 800ecae:	f7f2 f849 	bl	8000d44 <__aeabi_fmul>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	461c      	mov	r4, r3
 800ecb6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800ecb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecba:	f7f2 f843 	bl	8000d44 <__aeabi_fmul>
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	4620      	mov	r0, r4
 800ecc4:	f7f1 ff34 	bl	8000b30 <__aeabi_fsub>
 800ecc8:	4603      	mov	r3, r0
 800ecca:	461c      	mov	r4, r3
 800eccc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ecce:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ecd0:	f7f2 f838 	bl	8000d44 <__aeabi_fmul>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	4620      	mov	r0, r4
 800ecda:	f7f1 ff29 	bl	8000b30 <__aeabi_fsub>
 800ecde:	4603      	mov	r3, r0
 800ece0:	461c      	mov	r4, r3
 800ece2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ece4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ece6:	f7f2 f82d 	bl	8000d44 <__aeabi_fmul>
 800ecea:	4603      	mov	r3, r0
 800ecec:	4619      	mov	r1, r3
 800ecee:	4620      	mov	r0, r4
 800ecf0:	f7f1 ff1e 	bl	8000b30 <__aeabi_fsub>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	66bb      	str	r3, [r7, #104]	; 0x68
	S2_4=- S2_4*(Kt23 - 1) - Kt21*S1_4 - Kt22*S3_4 - Kt22*S4_4;
 800ecf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ecfa:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ecfe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ed02:	6a38      	ldr	r0, [r7, #32]
 800ed04:	f7f1 ff14 	bl	8000b30 <__aeabi_fsub>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	4619      	mov	r1, r3
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	f7f2 f819 	bl	8000d44 <__aeabi_fmul>
 800ed12:	4603      	mov	r3, r0
 800ed14:	461c      	mov	r4, r3
 800ed16:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ed18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ed1a:	f7f2 f813 	bl	8000d44 <__aeabi_fmul>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	4619      	mov	r1, r3
 800ed22:	4620      	mov	r0, r4
 800ed24:	f7f1 ff04 	bl	8000b30 <__aeabi_fsub>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	461c      	mov	r4, r3
 800ed2c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ed2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ed30:	f7f2 f808 	bl	8000d44 <__aeabi_fmul>
 800ed34:	4603      	mov	r3, r0
 800ed36:	4619      	mov	r1, r3
 800ed38:	4620      	mov	r0, r4
 800ed3a:	f7f1 fef9 	bl	8000b30 <__aeabi_fsub>
 800ed3e:	4603      	mov	r3, r0
 800ed40:	461c      	mov	r4, r3
 800ed42:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ed44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ed46:	f7f1 fffd 	bl	8000d44 <__aeabi_fmul>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	4620      	mov	r0, r4
 800ed50:	f7f1 feee 	bl	8000b30 <__aeabi_fsub>
 800ed54:	4603      	mov	r3, r0
 800ed56:	667b      	str	r3, [r7, #100]	; 0x64
	S3_1=- S3_1*(Kt32 - 1) - Kt31*S1_1 - Kt33*S2_1 - Kt32*S4_1;
 800ed58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ed5a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ed5e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ed62:	69b8      	ldr	r0, [r7, #24]
 800ed64:	f7f1 fee4 	bl	8000b30 <__aeabi_fsub>
 800ed68:	4603      	mov	r3, r0
 800ed6a:	4619      	mov	r1, r3
 800ed6c:	4620      	mov	r0, r4
 800ed6e:	f7f1 ffe9 	bl	8000d44 <__aeabi_fmul>
 800ed72:	4603      	mov	r3, r0
 800ed74:	461c      	mov	r4, r3
 800ed76:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800ed7a:	69f8      	ldr	r0, [r7, #28]
 800ed7c:	f7f1 ffe2 	bl	8000d44 <__aeabi_fmul>
 800ed80:	4603      	mov	r3, r0
 800ed82:	4619      	mov	r1, r3
 800ed84:	4620      	mov	r0, r4
 800ed86:	f7f1 fed3 	bl	8000b30 <__aeabi_fsub>
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	461c      	mov	r4, r3
 800ed8e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ed90:	6978      	ldr	r0, [r7, #20]
 800ed92:	f7f1 ffd7 	bl	8000d44 <__aeabi_fmul>
 800ed96:	4603      	mov	r3, r0
 800ed98:	4619      	mov	r1, r3
 800ed9a:	4620      	mov	r0, r4
 800ed9c:	f7f1 fec8 	bl	8000b30 <__aeabi_fsub>
 800eda0:	4603      	mov	r3, r0
 800eda2:	461c      	mov	r4, r3
 800eda4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800eda6:	69b8      	ldr	r0, [r7, #24]
 800eda8:	f7f1 ffcc 	bl	8000d44 <__aeabi_fmul>
 800edac:	4603      	mov	r3, r0
 800edae:	4619      	mov	r1, r3
 800edb0:	4620      	mov	r0, r4
 800edb2:	f7f1 febd 	bl	8000b30 <__aeabi_fsub>
 800edb6:	4603      	mov	r3, r0
 800edb8:	663b      	str	r3, [r7, #96]	; 0x60
	S3_2=- S3_2*(Kt32 - 1) - Kt31*S1_2 - Kt33*S2_2 - Kt32*S4_2;
 800edba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800edbc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800edc0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800edc4:	69b8      	ldr	r0, [r7, #24]
 800edc6:	f7f1 feb3 	bl	8000b30 <__aeabi_fsub>
 800edca:	4603      	mov	r3, r0
 800edcc:	4619      	mov	r1, r3
 800edce:	4620      	mov	r0, r4
 800edd0:	f7f1 ffb8 	bl	8000d44 <__aeabi_fmul>
 800edd4:	4603      	mov	r3, r0
 800edd6:	461c      	mov	r4, r3
 800edd8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800edda:	69f8      	ldr	r0, [r7, #28]
 800eddc:	f7f1 ffb2 	bl	8000d44 <__aeabi_fmul>
 800ede0:	4603      	mov	r3, r0
 800ede2:	4619      	mov	r1, r3
 800ede4:	4620      	mov	r0, r4
 800ede6:	f7f1 fea3 	bl	8000b30 <__aeabi_fsub>
 800edea:	4603      	mov	r3, r0
 800edec:	461c      	mov	r4, r3
 800edee:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800edf0:	6978      	ldr	r0, [r7, #20]
 800edf2:	f7f1 ffa7 	bl	8000d44 <__aeabi_fmul>
 800edf6:	4603      	mov	r3, r0
 800edf8:	4619      	mov	r1, r3
 800edfa:	4620      	mov	r0, r4
 800edfc:	f7f1 fe98 	bl	8000b30 <__aeabi_fsub>
 800ee00:	4603      	mov	r3, r0
 800ee02:	461c      	mov	r4, r3
 800ee04:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ee06:	69b8      	ldr	r0, [r7, #24]
 800ee08:	f7f1 ff9c 	bl	8000d44 <__aeabi_fmul>
 800ee0c:	4603      	mov	r3, r0
 800ee0e:	4619      	mov	r1, r3
 800ee10:	4620      	mov	r0, r4
 800ee12:	f7f1 fe8d 	bl	8000b30 <__aeabi_fsub>
 800ee16:	4603      	mov	r3, r0
 800ee18:	65fb      	str	r3, [r7, #92]	; 0x5c
	S3_3=- S3_3*(Kt32 - 1) - Kt31*S1_3 - Kt33*S2_3 - Kt32*S4_3;
 800ee1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ee1c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ee20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ee24:	69b8      	ldr	r0, [r7, #24]
 800ee26:	f7f1 fe83 	bl	8000b30 <__aeabi_fsub>
 800ee2a:	4603      	mov	r3, r0
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	4620      	mov	r0, r4
 800ee30:	f7f1 ff88 	bl	8000d44 <__aeabi_fmul>
 800ee34:	4603      	mov	r3, r0
 800ee36:	461c      	mov	r4, r3
 800ee38:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800ee3a:	69f8      	ldr	r0, [r7, #28]
 800ee3c:	f7f1 ff82 	bl	8000d44 <__aeabi_fmul>
 800ee40:	4603      	mov	r3, r0
 800ee42:	4619      	mov	r1, r3
 800ee44:	4620      	mov	r0, r4
 800ee46:	f7f1 fe73 	bl	8000b30 <__aeabi_fsub>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	461c      	mov	r4, r3
 800ee4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ee50:	6978      	ldr	r0, [r7, #20]
 800ee52:	f7f1 ff77 	bl	8000d44 <__aeabi_fmul>
 800ee56:	4603      	mov	r3, r0
 800ee58:	4619      	mov	r1, r3
 800ee5a:	4620      	mov	r0, r4
 800ee5c:	f7f1 fe68 	bl	8000b30 <__aeabi_fsub>
 800ee60:	4603      	mov	r3, r0
 800ee62:	461c      	mov	r4, r3
 800ee64:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ee66:	69b8      	ldr	r0, [r7, #24]
 800ee68:	f7f1 ff6c 	bl	8000d44 <__aeabi_fmul>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	4619      	mov	r1, r3
 800ee70:	4620      	mov	r0, r4
 800ee72:	f7f1 fe5d 	bl	8000b30 <__aeabi_fsub>
 800ee76:	4603      	mov	r3, r0
 800ee78:	65bb      	str	r3, [r7, #88]	; 0x58
	S3_4=- S3_4*(Kt32 - 1) - Kt31*S1_4 - Kt33*S2_4 - Kt32*S4_4;
 800ee7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ee7c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ee80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ee84:	69b8      	ldr	r0, [r7, #24]
 800ee86:	f7f1 fe53 	bl	8000b30 <__aeabi_fsub>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	4619      	mov	r1, r3
 800ee8e:	4620      	mov	r0, r4
 800ee90:	f7f1 ff58 	bl	8000d44 <__aeabi_fmul>
 800ee94:	4603      	mov	r3, r0
 800ee96:	461c      	mov	r4, r3
 800ee98:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800ee9a:	69f8      	ldr	r0, [r7, #28]
 800ee9c:	f7f1 ff52 	bl	8000d44 <__aeabi_fmul>
 800eea0:	4603      	mov	r3, r0
 800eea2:	4619      	mov	r1, r3
 800eea4:	4620      	mov	r0, r4
 800eea6:	f7f1 fe43 	bl	8000b30 <__aeabi_fsub>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	461c      	mov	r4, r3
 800eeae:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800eeb0:	6978      	ldr	r0, [r7, #20]
 800eeb2:	f7f1 ff47 	bl	8000d44 <__aeabi_fmul>
 800eeb6:	4603      	mov	r3, r0
 800eeb8:	4619      	mov	r1, r3
 800eeba:	4620      	mov	r0, r4
 800eebc:	f7f1 fe38 	bl	8000b30 <__aeabi_fsub>
 800eec0:	4603      	mov	r3, r0
 800eec2:	461c      	mov	r4, r3
 800eec4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eec6:	69b8      	ldr	r0, [r7, #24]
 800eec8:	f7f1 ff3c 	bl	8000d44 <__aeabi_fmul>
 800eecc:	4603      	mov	r3, r0
 800eece:	4619      	mov	r1, r3
 800eed0:	4620      	mov	r0, r4
 800eed2:	f7f1 fe2d 	bl	8000b30 <__aeabi_fsub>
 800eed6:	4603      	mov	r3, r0
 800eed8:	657b      	str	r3, [r7, #84]	; 0x54
	S4_1=- S4_1*(Kt42 - 1) - Kt41*S1_1 - Kt43*S2_1 - Kt42*S3_1;
 800eeda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800eedc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800eee0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f7f1 fe23 	bl	8000b30 <__aeabi_fsub>
 800eeea:	4603      	mov	r3, r0
 800eeec:	4619      	mov	r1, r3
 800eeee:	4620      	mov	r0, r4
 800eef0:	f7f1 ff28 	bl	8000d44 <__aeabi_fmul>
 800eef4:	4603      	mov	r3, r0
 800eef6:	461c      	mov	r4, r3
 800eef8:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800eefc:	6938      	ldr	r0, [r7, #16]
 800eefe:	f7f1 ff21 	bl	8000d44 <__aeabi_fmul>
 800ef02:	4603      	mov	r3, r0
 800ef04:	4619      	mov	r1, r3
 800ef06:	4620      	mov	r0, r4
 800ef08:	f7f1 fe12 	bl	8000b30 <__aeabi_fsub>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	461c      	mov	r4, r3
 800ef10:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ef12:	68b8      	ldr	r0, [r7, #8]
 800ef14:	f7f1 ff16 	bl	8000d44 <__aeabi_fmul>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	4619      	mov	r1, r3
 800ef1c:	4620      	mov	r0, r4
 800ef1e:	f7f1 fe07 	bl	8000b30 <__aeabi_fsub>
 800ef22:	4603      	mov	r3, r0
 800ef24:	461c      	mov	r4, r3
 800ef26:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f7f1 ff0b 	bl	8000d44 <__aeabi_fmul>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	4619      	mov	r1, r3
 800ef32:	4620      	mov	r0, r4
 800ef34:	f7f1 fdfc 	bl	8000b30 <__aeabi_fsub>
 800ef38:	4603      	mov	r3, r0
 800ef3a:	653b      	str	r3, [r7, #80]	; 0x50
	S4_2=- S4_2*(Kt42 - 1) - Kt41*S1_2 - Kt43*S2_2 - Kt42*S3_2;
 800ef3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef3e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ef42:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ef46:	68f8      	ldr	r0, [r7, #12]
 800ef48:	f7f1 fdf2 	bl	8000b30 <__aeabi_fsub>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	4619      	mov	r1, r3
 800ef50:	4620      	mov	r0, r4
 800ef52:	f7f1 fef7 	bl	8000d44 <__aeabi_fmul>
 800ef56:	4603      	mov	r3, r0
 800ef58:	461c      	mov	r4, r3
 800ef5a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ef5c:	6938      	ldr	r0, [r7, #16]
 800ef5e:	f7f1 fef1 	bl	8000d44 <__aeabi_fmul>
 800ef62:	4603      	mov	r3, r0
 800ef64:	4619      	mov	r1, r3
 800ef66:	4620      	mov	r0, r4
 800ef68:	f7f1 fde2 	bl	8000b30 <__aeabi_fsub>
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	461c      	mov	r4, r3
 800ef70:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800ef72:	68b8      	ldr	r0, [r7, #8]
 800ef74:	f7f1 fee6 	bl	8000d44 <__aeabi_fmul>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	4619      	mov	r1, r3
 800ef7c:	4620      	mov	r0, r4
 800ef7e:	f7f1 fdd7 	bl	8000b30 <__aeabi_fsub>
 800ef82:	4603      	mov	r3, r0
 800ef84:	461c      	mov	r4, r3
 800ef86:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ef88:	68f8      	ldr	r0, [r7, #12]
 800ef8a:	f7f1 fedb 	bl	8000d44 <__aeabi_fmul>
 800ef8e:	4603      	mov	r3, r0
 800ef90:	4619      	mov	r1, r3
 800ef92:	4620      	mov	r0, r4
 800ef94:	f7f1 fdcc 	bl	8000b30 <__aeabi_fsub>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	64fb      	str	r3, [r7, #76]	; 0x4c
	S4_3=- S4_3*(Kt42 - 1) - Kt41*S1_3 - Kt43*S2_3 - Kt42*S3_3;
 800ef9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef9e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800efa2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800efa6:	68f8      	ldr	r0, [r7, #12]
 800efa8:	f7f1 fdc2 	bl	8000b30 <__aeabi_fsub>
 800efac:	4603      	mov	r3, r0
 800efae:	4619      	mov	r1, r3
 800efb0:	4620      	mov	r0, r4
 800efb2:	f7f1 fec7 	bl	8000d44 <__aeabi_fmul>
 800efb6:	4603      	mov	r3, r0
 800efb8:	461c      	mov	r4, r3
 800efba:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800efbc:	6938      	ldr	r0, [r7, #16]
 800efbe:	f7f1 fec1 	bl	8000d44 <__aeabi_fmul>
 800efc2:	4603      	mov	r3, r0
 800efc4:	4619      	mov	r1, r3
 800efc6:	4620      	mov	r0, r4
 800efc8:	f7f1 fdb2 	bl	8000b30 <__aeabi_fsub>
 800efcc:	4603      	mov	r3, r0
 800efce:	461c      	mov	r4, r3
 800efd0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800efd2:	68b8      	ldr	r0, [r7, #8]
 800efd4:	f7f1 feb6 	bl	8000d44 <__aeabi_fmul>
 800efd8:	4603      	mov	r3, r0
 800efda:	4619      	mov	r1, r3
 800efdc:	4620      	mov	r0, r4
 800efde:	f7f1 fda7 	bl	8000b30 <__aeabi_fsub>
 800efe2:	4603      	mov	r3, r0
 800efe4:	461c      	mov	r4, r3
 800efe6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800efe8:	68f8      	ldr	r0, [r7, #12]
 800efea:	f7f1 feab 	bl	8000d44 <__aeabi_fmul>
 800efee:	4603      	mov	r3, r0
 800eff0:	4619      	mov	r1, r3
 800eff2:	4620      	mov	r0, r4
 800eff4:	f7f1 fd9c 	bl	8000b30 <__aeabi_fsub>
 800eff8:	4603      	mov	r3, r0
 800effa:	64bb      	str	r3, [r7, #72]	; 0x48
	S4_4=- S4_4*(Kt42 - 1) - Kt41*S1_4 - Kt43*S2_4 - Kt42*S3_4;
 800effc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800effe:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800f002:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f006:	68f8      	ldr	r0, [r7, #12]
 800f008:	f7f1 fd92 	bl	8000b30 <__aeabi_fsub>
 800f00c:	4603      	mov	r3, r0
 800f00e:	4619      	mov	r1, r3
 800f010:	4620      	mov	r0, r4
 800f012:	f7f1 fe97 	bl	8000d44 <__aeabi_fmul>
 800f016:	4603      	mov	r3, r0
 800f018:	461c      	mov	r4, r3
 800f01a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800f01c:	6938      	ldr	r0, [r7, #16]
 800f01e:	f7f1 fe91 	bl	8000d44 <__aeabi_fmul>
 800f022:	4603      	mov	r3, r0
 800f024:	4619      	mov	r1, r3
 800f026:	4620      	mov	r0, r4
 800f028:	f7f1 fd82 	bl	8000b30 <__aeabi_fsub>
 800f02c:	4603      	mov	r3, r0
 800f02e:	461c      	mov	r4, r3
 800f030:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800f032:	68b8      	ldr	r0, [r7, #8]
 800f034:	f7f1 fe86 	bl	8000d44 <__aeabi_fmul>
 800f038:	4603      	mov	r3, r0
 800f03a:	4619      	mov	r1, r3
 800f03c:	4620      	mov	r0, r4
 800f03e:	f7f1 fd77 	bl	8000b30 <__aeabi_fsub>
 800f042:	4603      	mov	r3, r0
 800f044:	461c      	mov	r4, r3
 800f046:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f048:	68f8      	ldr	r0, [r7, #12]
 800f04a:	f7f1 fe7b 	bl	8000d44 <__aeabi_fmul>
 800f04e:	4603      	mov	r3, r0
 800f050:	4619      	mov	r1, r3
 800f052:	4620      	mov	r0, r4
 800f054:	f7f1 fd6c 	bl	8000b30 <__aeabi_fsub>
 800f058:	4603      	mov	r3, r0
 800f05a:	647b      	str	r3, [r7, #68]	; 0x44

	switch (axis) {
 800f05c:	78fb      	ldrb	r3, [r7, #3]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d002      	beq.n	800f068 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2d9c>
 800f062:	2b01      	cmp	r3, #1
 800f064:	d056      	beq.n	800f114 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2e48>
			 Sp4_4y = S4_4 ;
			break;

	}

}
 800f066:	e0ab      	b.n	800f1c0 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2ef4>
			x = pos;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800f06e:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
			vx = vel;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800f078:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			apx = a;
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f082:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
			bax = b;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800f08c:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			 Sp1_1x = S1_1;
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f096:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			 Sp1_2x = S1_2;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f09e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
			 Sp1_3x = S1_3 ;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f0a6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			 Sp1_4x = S1_4 ;
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f0ae:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
			 Sp2_1x = S2_1 ;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f0b6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			 Sp2_2x = S2_2;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f0be:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
			 Sp2_3x = S2_3 ;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f0c6:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
			 Sp2_4x = S2_4 ;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f0ce:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
			 Sp3_1x = S3_1 ;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f0d6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
			 Sp3_2x = S3_2 ;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f0de:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
			 Sp3_3x = S3_3 ;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f0e6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
			 Sp3_4x = S3_4 ;
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f0ee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
			 Sp4_1x = S4_1;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f0f6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
			 Sp4_2x = S4_2;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0fe:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			 Sp4_3x = S4_3 ;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f106:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
			 Sp4_4x = S4_4 ;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f10e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			break;
 800f112:	e055      	b.n	800f1c0 <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis+0x2ef4>
			y = pos;
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800f11a:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			vy = vel;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800f124:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			apy = a;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f12e:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
			bay = b;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800f138:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
			 Sp1_1y = S1_1;
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f142:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			 Sp1_2y = S1_2;
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800f14a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			 Sp1_3y = S1_3 ;
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800f152:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
			 Sp1_4y = S1_4 ;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800f15a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
			 Sp2_1y = S2_1 ;
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f162:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
			 Sp2_2y = S2_2;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f16a:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
			 Sp2_3y = S2_3 ;
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800f172:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			 Sp2_4y = S2_4 ;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f17a:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
			 Sp3_1y = S3_1 ;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800f182:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
			 Sp3_2y = S3_2 ;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f18a:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
			 Sp3_3y = S3_3 ;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f192:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
			 Sp3_4y = S3_4 ;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f19a:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
			 Sp4_1y = S4_1;
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f1a2:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
			 Sp4_2y = S4_2;
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1aa:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			 Sp4_3y = S4_3 ;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f1b2:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			 Sp4_4y = S4_4 ;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f1ba:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
			break;
 800f1be:	bf00      	nop
}
 800f1c0:	bf00      	nop
 800f1c2:	37a0      	adds	r7, #160	; 0xa0
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bdb0      	pop	{r4, r5, r7, pc}

0800f1c8 <_ZN15Kalman_Filtresi7EKF_PosEv>:

void Kalman_Filtresi::EKF_Pos() {
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b082      	sub	sp, #8
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]

	if(pos_ekf_counter == POS_EKF_RATE) { //50 Hz
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	685b      	ldr	r3, [r3, #4]
 800f1d4:	2b04      	cmp	r3, #4
 800f1d6:	d146      	bne.n	800f266 <_ZN15Kalman_Filtresi7EKF_PosEv+0x9e>
		accx = acc_pos_x;
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	f8d3 218c 	ldr.w	r2, [r3, #396]	; 0x18c
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
		accy = acc_pos_y;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	f8d3 2190 	ldr.w	r2, [r3, #400]	; 0x190
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
		acc_pos_x_med = 0;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	f04f 0200 	mov.w	r2, #0
 800f1f6:	601a      	str	r2, [r3, #0]
		pos_ekf_counter = 0;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	2200      	movs	r2, #0
 800f1fc:	605a      	str	r2, [r3, #4]
		gps_ekf_counter++;
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	689b      	ldr	r3, [r3, #8]
 800f202:	1c5a      	adds	r2, r3, #1
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	609a      	str	r2, [r3, #8]

		if(gps_fixed) {
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	f893 31c9 	ldrb.w	r3, [r3, #457]	; 0x1c9
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d01a      	beq.n	800f248 <_ZN15Kalman_Filtresi7EKF_PosEv+0x80>

			if(	gps_ekf_counter >= 10) {	//5 Hz
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	689b      	ldr	r3, [r3, #8]
 800f216:	2b09      	cmp	r3, #9
 800f218:	d90e      	bls.n	800f238 <_ZN15Kalman_Filtresi7EKF_PosEv+0x70>
				NED2Body();
 800f21a:	6878      	ldr	r0, [r7, #4]
 800f21c:	f000 ff9c 	bl	8010158 <_ZN15Kalman_Filtresi8NED2BodyEv>

				gps_ekf_counter = 0;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	2200      	movs	r2, #0
 800f224:	609a      	str	r2, [r3, #8]
				Qgps = 4.0;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800f22c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 80;
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	4a0f      	ldr	r2, [pc, #60]	; (800f270 <_ZN15Kalman_Filtresi7EKF_PosEv+0xa8>)
 800f234:	60da      	str	r2, [r3, #12]
 800f236:	e00e      	b.n	800f256 <_ZN15Kalman_Filtresi7EKF_PosEv+0x8e>
			}

			else {
				Qgps = 1.0e9;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	4a0e      	ldr	r2, [pc, #56]	; (800f274 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800f23c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 1.0e9;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	4a0c      	ldr	r2, [pc, #48]	; (800f274 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800f244:	60da      	str	r2, [r3, #12]
 800f246:	e006      	b.n	800f256 <_ZN15Kalman_Filtresi7EKF_PosEv+0x8e>
			}

		}

		else {
				Qgps = 1.0e9;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	4a0a      	ldr	r2, [pc, #40]	; (800f274 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800f24c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
				Qgps_v = 1.0e9;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4a08      	ldr	r2, [pc, #32]	; (800f274 <_ZN15Kalman_Filtresi7EKF_PosEv+0xac>)
 800f254:	60da      	str	r2, [r3, #12]
					}

		PredictUpdatePos(x_axis);
 800f256:	2100      	movs	r1, #0
 800f258:	6878      	ldr	r0, [r7, #4]
 800f25a:	f7fd f837 	bl	800c2cc <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>
		PredictUpdatePos(y_axis);
 800f25e:	2101      	movs	r1, #1
 800f260:	6878      	ldr	r0, [r7, #4]
 800f262:	f7fd f833 	bl	800c2cc <_ZN15Kalman_Filtresi16PredictUpdatePosE8pos_axis>


	}


}
 800f266:	bf00      	nop
 800f268:	3708      	adds	r7, #8
 800f26a:	46bd      	mov	sp, r7
 800f26c:	bd80      	pop	{r7, pc}
 800f26e:	bf00      	nop
 800f270:	42a00000 	.word	0x42a00000
 800f274:	4e6e6b28 	.word	0x4e6e6b28

0800f278 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>:

void Kalman_Filtresi::EKF_Attitude(euler_angle euler_angle) {
 800f278:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f27c:	b09e      	sub	sp, #120	; 0x78
 800f27e:	af00      	add	r7, sp, #0
 800f280:	6078      	str	r0, [r7, #4]
 800f282:	460b      	mov	r3, r1
 800f284:	70fb      	strb	r3, [r7, #3]
	  float accX = acc[0];
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f28c:	63fb      	str	r3, [r7, #60]	; 0x3c
	  float accY = acc[1];
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800f294:	63bb      	str	r3, [r7, #56]	; 0x38
	  float accZ = acc[2];
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800f29c:	637b      	str	r3, [r7, #52]	; 0x34

	  float gyroX = gyro[0];
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800f2a4:	633b      	str	r3, [r7, #48]	; 0x30
	  float gyroY = gyro[1];
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
 800f2ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	  float gyroZ = gyro[2];
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	f8d3 31fc 	ldr.w	r3, [r3, #508]	; 0x1fc
 800f2b4:	62bb      	str	r3, [r7, #40]	; 0x28

	  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800f2b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f2b8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f2ba:	f7f1 fd43 	bl	8000d44 <__aeabi_fmul>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	461c      	mov	r4, r3
 800f2c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f2c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f2c6:	f7f1 fd3d 	bl	8000d44 <__aeabi_fmul>
 800f2ca:	4603      	mov	r3, r0
 800f2cc:	4619      	mov	r1, r3
 800f2ce:	4620      	mov	r0, r4
 800f2d0:	f7f1 fc30 	bl	8000b34 <__addsf3>
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	461c      	mov	r4, r3
 800f2d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f2da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2dc:	f7f1 fd32 	bl	8000d44 <__aeabi_fmul>
 800f2e0:	4603      	mov	r3, r0
 800f2e2:	4619      	mov	r1, r3
 800f2e4:	4620      	mov	r0, r4
 800f2e6:	f7f1 fc25 	bl	8000b34 <__addsf3>
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	f7f3 fbb3 	bl	8002a58 <_ZSt4sqrtf>
 800f2f2:	6278      	str	r0, [r7, #36]	; 0x24

	  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800f2f4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f2f6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f2f8:	f7f1 fdd8 	bl	8000eac <__aeabi_fdiv>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	4618      	mov	r0, r3
 800f300:	f7f3 fb84 	bl	8002a0c <_ZSt4asinf>
 800f304:	4602      	mov	r2, r0
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800f30c:	4619      	mov	r1, r3
 800f30e:	4610      	mov	r0, r2
 800f310:	f7f1 fd18 	bl	8000d44 <__aeabi_fmul>
 800f314:	4603      	mov	r3, r0
 800f316:	461a      	mov	r2, r3
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f31e:	4619      	mov	r1, r3
 800f320:	4610      	mov	r0, r2
 800f322:	f7f1 fc07 	bl	8000b34 <__addsf3>
 800f326:	4603      	mov	r3, r0
 800f328:	461a      	mov	r2, r3
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800f330:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f332:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f334:	f7f1 fdba 	bl	8000eac <__aeabi_fdiv>
 800f338:	4603      	mov	r3, r0
 800f33a:	4618      	mov	r0, r3
 800f33c:	f7f3 fb66 	bl	8002a0c <_ZSt4asinf>
 800f340:	4602      	mov	r2, r0
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800f348:	4619      	mov	r1, r3
 800f34a:	4610      	mov	r0, r2
 800f34c:	f7f1 fcfa 	bl	8000d44 <__aeabi_fmul>
 800f350:	4603      	mov	r3, r0
 800f352:	461a      	mov	r2, r3
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f35a:	4619      	mov	r1, r3
 800f35c:	4610      	mov	r0, r2
 800f35e:	f7f1 fbe9 	bl	8000b34 <__addsf3>
 800f362:	4603      	mov	r3, r0
 800f364:	461a      	mov	r2, r3
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0

	float angle_ekf, angle_rate, angle_bias, angle_acc, gyro;
	float S11_angle, S12_angle, S13_angle, S21_angle, S22_angle, S23_angle, S31_angle, S32_angle, S33_angle ;
    //ANGLE PREDICTION
	switch(euler_angle) {
 800f36c:	78fb      	ldrb	r3, [r7, #3]
 800f36e:	2b02      	cmp	r3, #2
 800f370:	f000 809a 	beq.w	800f4a8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x230>
 800f374:	2b02      	cmp	r3, #2
 800f376:	f300 80fb 	bgt.w	800f570 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d002      	beq.n	800f384 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x10c>
 800f37e:	2b01      	cmp	r3, #1
 800f380:	d049      	beq.n	800f416 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x19e>
 800f382:	e0f5      	b.n	800f570 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
		case ROLL:
			angle_ekf = roll_ekf;
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800f38a:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = roll_rate;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6a1b      	ldr	r3, [r3, #32]
 800f390:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = roll_bias;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f398:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = roll_acc;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 800f3a0:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroX;
 800f3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3a4:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	4a50      	ldr	r2, [pc, #320]	; (800f4ec <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800f3aa:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800f3b2:	f083 0301 	eor.w	r3, r3, #1
 800f3b6:	b2db      	uxtb	r3, r3
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d004      	beq.n	800f3c6 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x14e>
				Qa = 3;
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	4a4c      	ldr	r2, [pc, #304]	; (800f4f0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800f3c0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800f3c4:	e003      	b.n	800f3ce <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x156>

			}

			else {
				Qa = 5e6;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	4a4a      	ldr	r2, [pc, #296]	; (800f4f4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>)
 800f3ca:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	4a49      	ldr	r2, [pc, #292]	; (800f4f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x280>)
 800f3d2:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-2;
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	4a44      	ldr	r2, [pc, #272]	; (800f4ec <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800f3da:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_roll;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f3e2:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_roll;
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f3e8:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_roll;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f3ee:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_roll;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f3f4:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_roll;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f3fa:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_roll;
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f400:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_roll;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f406:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_roll;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f40c:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_roll;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f412:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800f414:	e0ac      	b.n	800f570 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>

		case PITCH:
			angle_ekf = pitch_ekf;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800f41c:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = pitch_rate;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f422:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = pitch_bias;
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f42a:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = pitch_acc;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800f432:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroY;
 800f434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f436:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 1e-2;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	4a2c      	ldr	r2, [pc, #176]	; (800f4ec <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800f43c:	651a      	str	r2, [r3, #80]	; 0x50
			if(!armed) {
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800f444:	f083 0301 	eor.w	r3, r3, #1
 800f448:	b2db      	uxtb	r3, r3
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d004      	beq.n	800f458 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1e0>
				Qa = 3;
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	4a27      	ldr	r2, [pc, #156]	; (800f4f0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800f452:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800f456:	e003      	b.n	800f460 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x1e8>

			}

			else {
				Qa = 5e6;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	4a26      	ldr	r2, [pc, #152]	; (800f4f4 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x27c>)
 800f45c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	4a25      	ldr	r2, [pc, #148]	; (800f4f8 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x280>)
 800f464:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-2;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	4a20      	ldr	r2, [pc, #128]	; (800f4ec <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x274>)
 800f46c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_pitch;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f474:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_pitch;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f47a:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_pitch;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f480:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_pitch;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f486:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_pitch;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f48c:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_pitch;
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f492:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_pitch;
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f498:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_pitch;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f49e:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_pitch;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f4a4:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800f4a6:	e063      	b.n	800f570 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>

		case YAW:
			angle_ekf = yaw_ekf;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 800f4ae:	677b      	str	r3, [r7, #116]	; 0x74
			angle_rate = yaw_rate;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4b4:	673b      	str	r3, [r7, #112]	; 0x70
			angle_bias = yaw_bias;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f4bc:	66fb      	str	r3, [r7, #108]	; 0x6c
			angle_acc = yaw_acc;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	f8d3 31d4 	ldr.w	r3, [r3, #468]	; 0x1d4
 800f4c4:	66bb      	str	r3, [r7, #104]	; 0x68
			gyro = gyroZ;
 800f4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4c8:	667b      	str	r3, [r7, #100]	; 0x64
			sa = 5e2;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	4a0b      	ldr	r2, [pc, #44]	; (800f4fc <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x284>)
 800f4ce:	651a      	str	r2, [r3, #80]	; 0x50

			if(!armed) {
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800f4d6:	f083 0301 	eor.w	r3, r3, #1
 800f4da:	b2db      	uxtb	r3, r3
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d00f      	beq.n	800f500 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x288>
				Qa = 3;
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	4a03      	ldr	r2, [pc, #12]	; (800f4f0 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x278>)
 800f4e4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
 800f4e8:	e00e      	b.n	800f508 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x290>
 800f4ea:	bf00      	nop
 800f4ec:	3c23d70a 	.word	0x3c23d70a
 800f4f0:	40400000 	.word	0x40400000
 800f4f4:	4a989680 	.word	0x4a989680
 800f4f8:	41200000 	.word	0x41200000
 800f4fc:	43fa0000 	.word	0x43fa0000

			}

			else {
				Qa = 5e8;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	4a18      	ldr	r2, [pc, #96]	; (800f564 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2ec>)
 800f504:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

			}
			Qg = 1e1;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	4a17      	ldr	r2, [pc, #92]	; (800f568 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f0>)
 800f50c:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			sb = 1e-4;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	4a16      	ldr	r2, [pc, #88]	; (800f56c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f4>)
 800f514:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

			S11_angle = S11_yaw;
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f51c:	663b      	str	r3, [r7, #96]	; 0x60
			S12_angle = S12_yaw;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f524:	65fb      	str	r3, [r7, #92]	; 0x5c
			S13_angle = S13_yaw;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f52c:	65bb      	str	r3, [r7, #88]	; 0x58
			S21_angle = S21_yaw;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f534:	657b      	str	r3, [r7, #84]	; 0x54
			S22_angle = S22_yaw;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f53c:	653b      	str	r3, [r7, #80]	; 0x50
			S23_angle = S23_yaw;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f544:	64fb      	str	r3, [r7, #76]	; 0x4c
			S31_angle = S31_yaw;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800f54c:	64bb      	str	r3, [r7, #72]	; 0x48
			S32_angle = S32_yaw;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800f554:	647b      	str	r3, [r7, #68]	; 0x44
			S33_angle = S33_yaw;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800f55c:	643b      	str	r3, [r7, #64]	; 0x40
			break;
 800f55e:	bf00      	nop
 800f560:	e006      	b.n	800f570 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0x2f8>
 800f562:	bf00      	nop
 800f564:	4dee6b28 	.word	0x4dee6b28
 800f568:	41200000 	.word	0x41200000
 800f56c:	38d1b717 	.word	0x38d1b717

	}

    angle_ekf = (angle_ekf) + st*(angle_rate) - st*angle_bias;
 800f570:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800f572:	f7f0 ff59 	bl	8000428 <__aeabi_f2d>
 800f576:	4680      	mov	r8, r0
 800f578:	4689      	mov	r9, r1
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	e9d3 455e 	ldrd	r4, r5, [r3, #376]	; 0x178
 800f580:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800f582:	f7f0 ff51 	bl	8000428 <__aeabi_f2d>
 800f586:	4602      	mov	r2, r0
 800f588:	460b      	mov	r3, r1
 800f58a:	4620      	mov	r0, r4
 800f58c:	4629      	mov	r1, r5
 800f58e:	f7f0 ffa3 	bl	80004d8 <__aeabi_dmul>
 800f592:	4602      	mov	r2, r0
 800f594:	460b      	mov	r3, r1
 800f596:	4640      	mov	r0, r8
 800f598:	4649      	mov	r1, r9
 800f59a:	f7f0 fde7 	bl	800016c <__adddf3>
 800f59e:	4602      	mov	r2, r0
 800f5a0:	460b      	mov	r3, r1
 800f5a2:	4690      	mov	r8, r2
 800f5a4:	4699      	mov	r9, r3
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	e9d3 455e 	ldrd	r4, r5, [r3, #376]	; 0x178
 800f5ac:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800f5ae:	f7f0 ff3b 	bl	8000428 <__aeabi_f2d>
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	460b      	mov	r3, r1
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	4629      	mov	r1, r5
 800f5ba:	f7f0 ff8d 	bl	80004d8 <__aeabi_dmul>
 800f5be:	4602      	mov	r2, r0
 800f5c0:	460b      	mov	r3, r1
 800f5c2:	4640      	mov	r0, r8
 800f5c4:	4649      	mov	r1, r9
 800f5c6:	f7f0 fdcf 	bl	8000168 <__aeabi_dsub>
 800f5ca:	4602      	mov	r2, r0
 800f5cc:	460b      	mov	r3, r1
 800f5ce:	4610      	mov	r0, r2
 800f5d0:	4619      	mov	r1, r3
 800f5d2:	f7f1 fa59 	bl	8000a88 <__aeabi_d2f>
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	677b      	str	r3, [r7, #116]	; 0x74

    S11_angle = S11_angle + sa + S31_angle*st - st*st*(S12_angle - S22_angle*st + S32_angle*st)/st + (st*st*(S13_angle - S23_angle*st + S33_angle*st))/st;
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f5de:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7f1 faa7 	bl	8000b34 <__addsf3>
 800f5e6:	4603      	mov	r3, r0
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f7f0 ff1d 	bl	8000428 <__aeabi_f2d>
 800f5ee:	4604      	mov	r4, r0
 800f5f0:	460d      	mov	r5, r1
 800f5f2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800f5f4:	f7f0 ff18 	bl	8000428 <__aeabi_f2d>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f5fe:	f7f0 ff6b 	bl	80004d8 <__aeabi_dmul>
 800f602:	4602      	mov	r2, r0
 800f604:	460b      	mov	r3, r1
 800f606:	4620      	mov	r0, r4
 800f608:	4629      	mov	r1, r5
 800f60a:	f7f0 fdaf 	bl	800016c <__adddf3>
 800f60e:	4602      	mov	r2, r0
 800f610:	460b      	mov	r3, r1
 800f612:	4690      	mov	r8, r2
 800f614:	4699      	mov	r9, r3
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	; 0x178
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f622:	f7f0 ff59 	bl	80004d8 <__aeabi_dmul>
 800f626:	4602      	mov	r2, r0
 800f628:	460b      	mov	r3, r1
 800f62a:	4692      	mov	sl, r2
 800f62c:	469b      	mov	fp, r3
 800f62e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f630:	f7f0 fefa 	bl	8000428 <__aeabi_f2d>
 800f634:	4604      	mov	r4, r0
 800f636:	460d      	mov	r5, r1
 800f638:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f63a:	f7f0 fef5 	bl	8000428 <__aeabi_f2d>
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f644:	f7f0 ff48 	bl	80004d8 <__aeabi_dmul>
 800f648:	4602      	mov	r2, r0
 800f64a:	460b      	mov	r3, r1
 800f64c:	4620      	mov	r0, r4
 800f64e:	4629      	mov	r1, r5
 800f650:	f7f0 fd8a 	bl	8000168 <__aeabi_dsub>
 800f654:	4602      	mov	r2, r0
 800f656:	460b      	mov	r3, r1
 800f658:	4614      	mov	r4, r2
 800f65a:	461d      	mov	r5, r3
 800f65c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f65e:	f7f0 fee3 	bl	8000428 <__aeabi_f2d>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f668:	f7f0 ff36 	bl	80004d8 <__aeabi_dmul>
 800f66c:	4602      	mov	r2, r0
 800f66e:	460b      	mov	r3, r1
 800f670:	4620      	mov	r0, r4
 800f672:	4629      	mov	r1, r5
 800f674:	f7f0 fd7a 	bl	800016c <__adddf3>
 800f678:	4602      	mov	r2, r0
 800f67a:	460b      	mov	r3, r1
 800f67c:	4650      	mov	r0, sl
 800f67e:	4659      	mov	r1, fp
 800f680:	f7f0 ff2a 	bl	80004d8 <__aeabi_dmul>
 800f684:	4602      	mov	r2, r0
 800f686:	460b      	mov	r3, r1
 800f688:	4610      	mov	r0, r2
 800f68a:	4619      	mov	r1, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f692:	f7f1 f84b 	bl	800072c <__aeabi_ddiv>
 800f696:	4602      	mov	r2, r0
 800f698:	460b      	mov	r3, r1
 800f69a:	4640      	mov	r0, r8
 800f69c:	4649      	mov	r1, r9
 800f69e:	f7f0 fd63 	bl	8000168 <__aeabi_dsub>
 800f6a2:	4602      	mov	r2, r0
 800f6a4:	460b      	mov	r3, r1
 800f6a6:	4690      	mov	r8, r2
 800f6a8:	4699      	mov	r9, r3
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	e9d3 015e 	ldrd	r0, r1, [r3, #376]	; 0x178
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f6b6:	f7f0 ff0f 	bl	80004d8 <__aeabi_dmul>
 800f6ba:	4602      	mov	r2, r0
 800f6bc:	460b      	mov	r3, r1
 800f6be:	4692      	mov	sl, r2
 800f6c0:	469b      	mov	fp, r3
 800f6c2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f6c4:	f7f0 feb0 	bl	8000428 <__aeabi_f2d>
 800f6c8:	4604      	mov	r4, r0
 800f6ca:	460d      	mov	r5, r1
 800f6cc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f6ce:	f7f0 feab 	bl	8000428 <__aeabi_f2d>
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f6d8:	f7f0 fefe 	bl	80004d8 <__aeabi_dmul>
 800f6dc:	4602      	mov	r2, r0
 800f6de:	460b      	mov	r3, r1
 800f6e0:	4620      	mov	r0, r4
 800f6e2:	4629      	mov	r1, r5
 800f6e4:	f7f0 fd40 	bl	8000168 <__aeabi_dsub>
 800f6e8:	4602      	mov	r2, r0
 800f6ea:	460b      	mov	r3, r1
 800f6ec:	4614      	mov	r4, r2
 800f6ee:	461d      	mov	r5, r3
 800f6f0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800f6f2:	f7f0 fe99 	bl	8000428 <__aeabi_f2d>
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f6fc:	f7f0 feec 	bl	80004d8 <__aeabi_dmul>
 800f700:	4602      	mov	r2, r0
 800f702:	460b      	mov	r3, r1
 800f704:	4620      	mov	r0, r4
 800f706:	4629      	mov	r1, r5
 800f708:	f7f0 fd30 	bl	800016c <__adddf3>
 800f70c:	4602      	mov	r2, r0
 800f70e:	460b      	mov	r3, r1
 800f710:	4650      	mov	r0, sl
 800f712:	4659      	mov	r1, fp
 800f714:	f7f0 fee0 	bl	80004d8 <__aeabi_dmul>
 800f718:	4602      	mov	r2, r0
 800f71a:	460b      	mov	r3, r1
 800f71c:	4610      	mov	r0, r2
 800f71e:	4619      	mov	r1, r3
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f726:	f7f1 f801 	bl	800072c <__aeabi_ddiv>
 800f72a:	4602      	mov	r2, r0
 800f72c:	460b      	mov	r3, r1
 800f72e:	4640      	mov	r0, r8
 800f730:	4649      	mov	r1, r9
 800f732:	f7f0 fd1b 	bl	800016c <__adddf3>
 800f736:	4602      	mov	r2, r0
 800f738:	460b      	mov	r3, r1
 800f73a:	4610      	mov	r0, r2
 800f73c:	4619      	mov	r1, r3
 800f73e:	f7f1 f9a3 	bl	8000a88 <__aeabi_d2f>
 800f742:	4603      	mov	r3, r0
 800f744:	663b      	str	r3, [r7, #96]	; 0x60
    S12_angle = S12_angle - S22_angle*st + S32_angle*st;
 800f746:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f748:	f7f0 fe6e 	bl	8000428 <__aeabi_f2d>
 800f74c:	4604      	mov	r4, r0
 800f74e:	460d      	mov	r5, r1
 800f750:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f752:	f7f0 fe69 	bl	8000428 <__aeabi_f2d>
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f75c:	f7f0 febc 	bl	80004d8 <__aeabi_dmul>
 800f760:	4602      	mov	r2, r0
 800f762:	460b      	mov	r3, r1
 800f764:	4620      	mov	r0, r4
 800f766:	4629      	mov	r1, r5
 800f768:	f7f0 fcfe 	bl	8000168 <__aeabi_dsub>
 800f76c:	4602      	mov	r2, r0
 800f76e:	460b      	mov	r3, r1
 800f770:	4614      	mov	r4, r2
 800f772:	461d      	mov	r5, r3
 800f774:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f776:	f7f0 fe57 	bl	8000428 <__aeabi_f2d>
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f780:	f7f0 feaa 	bl	80004d8 <__aeabi_dmul>
 800f784:	4602      	mov	r2, r0
 800f786:	460b      	mov	r3, r1
 800f788:	4620      	mov	r0, r4
 800f78a:	4629      	mov	r1, r5
 800f78c:	f7f0 fcee 	bl	800016c <__adddf3>
 800f790:	4602      	mov	r2, r0
 800f792:	460b      	mov	r3, r1
 800f794:	4610      	mov	r0, r2
 800f796:	4619      	mov	r1, r3
 800f798:	f7f1 f976 	bl	8000a88 <__aeabi_d2f>
 800f79c:	4603      	mov	r3, r0
 800f79e:	65fb      	str	r3, [r7, #92]	; 0x5c
    S13_angle = S13_angle - S23_angle*st + S33_angle*st;
 800f7a0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f7a2:	f7f0 fe41 	bl	8000428 <__aeabi_f2d>
 800f7a6:	4604      	mov	r4, r0
 800f7a8:	460d      	mov	r5, r1
 800f7aa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f7ac:	f7f0 fe3c 	bl	8000428 <__aeabi_f2d>
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f7b6:	f7f0 fe8f 	bl	80004d8 <__aeabi_dmul>
 800f7ba:	4602      	mov	r2, r0
 800f7bc:	460b      	mov	r3, r1
 800f7be:	4620      	mov	r0, r4
 800f7c0:	4629      	mov	r1, r5
 800f7c2:	f7f0 fcd1 	bl	8000168 <__aeabi_dsub>
 800f7c6:	4602      	mov	r2, r0
 800f7c8:	460b      	mov	r3, r1
 800f7ca:	4614      	mov	r4, r2
 800f7cc:	461d      	mov	r5, r3
 800f7ce:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800f7d0:	f7f0 fe2a 	bl	8000428 <__aeabi_f2d>
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f7da:	f7f0 fe7d 	bl	80004d8 <__aeabi_dmul>
 800f7de:	4602      	mov	r2, r0
 800f7e0:	460b      	mov	r3, r1
 800f7e2:	4620      	mov	r0, r4
 800f7e4:	4629      	mov	r1, r5
 800f7e6:	f7f0 fcc1 	bl	800016c <__adddf3>
 800f7ea:	4602      	mov	r2, r0
 800f7ec:	460b      	mov	r3, r1
 800f7ee:	4610      	mov	r0, r2
 800f7f0:	4619      	mov	r1, r3
 800f7f2:	f7f1 f949 	bl	8000a88 <__aeabi_d2f>
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	65bb      	str	r3, [r7, #88]	; 0x58

    S21_angle = S21_angle - S22_angle*st + S23_angle*(st);
 800f7fa:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800f7fc:	f7f0 fe14 	bl	8000428 <__aeabi_f2d>
 800f800:	4604      	mov	r4, r0
 800f802:	460d      	mov	r5, r1
 800f804:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f806:	f7f0 fe0f 	bl	8000428 <__aeabi_f2d>
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f810:	f7f0 fe62 	bl	80004d8 <__aeabi_dmul>
 800f814:	4602      	mov	r2, r0
 800f816:	460b      	mov	r3, r1
 800f818:	4620      	mov	r0, r4
 800f81a:	4629      	mov	r1, r5
 800f81c:	f7f0 fca4 	bl	8000168 <__aeabi_dsub>
 800f820:	4602      	mov	r2, r0
 800f822:	460b      	mov	r3, r1
 800f824:	4614      	mov	r4, r2
 800f826:	461d      	mov	r5, r3
 800f828:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f82a:	f7f0 fdfd 	bl	8000428 <__aeabi_f2d>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f834:	f7f0 fe50 	bl	80004d8 <__aeabi_dmul>
 800f838:	4602      	mov	r2, r0
 800f83a:	460b      	mov	r3, r1
 800f83c:	4620      	mov	r0, r4
 800f83e:	4629      	mov	r1, r5
 800f840:	f7f0 fc94 	bl	800016c <__adddf3>
 800f844:	4602      	mov	r2, r0
 800f846:	460b      	mov	r3, r1
 800f848:	4610      	mov	r0, r2
 800f84a:	4619      	mov	r1, r3
 800f84c:	f7f1 f91c 	bl	8000a88 <__aeabi_d2f>
 800f850:	4603      	mov	r3, r0
 800f852:	657b      	str	r3, [r7, #84]	; 0x54
    S22_angle = S22_angle + sb;
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800f85a:	4619      	mov	r1, r3
 800f85c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800f85e:	f7f1 f969 	bl	8000b34 <__addsf3>
 800f862:	4603      	mov	r3, r0
 800f864:	653b      	str	r3, [r7, #80]	; 0x50
    //S23_angle = S23_angle;

    S31_angle = S31_angle - S32_angle*st  + S33_angle*(st);
 800f866:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800f868:	f7f0 fdde 	bl	8000428 <__aeabi_f2d>
 800f86c:	4604      	mov	r4, r0
 800f86e:	460d      	mov	r5, r1
 800f870:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f872:	f7f0 fdd9 	bl	8000428 <__aeabi_f2d>
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f87c:	f7f0 fe2c 	bl	80004d8 <__aeabi_dmul>
 800f880:	4602      	mov	r2, r0
 800f882:	460b      	mov	r3, r1
 800f884:	4620      	mov	r0, r4
 800f886:	4629      	mov	r1, r5
 800f888:	f7f0 fc6e 	bl	8000168 <__aeabi_dsub>
 800f88c:	4602      	mov	r2, r0
 800f88e:	460b      	mov	r3, r1
 800f890:	4614      	mov	r4, r2
 800f892:	461d      	mov	r5, r3
 800f894:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800f896:	f7f0 fdc7 	bl	8000428 <__aeabi_f2d>
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	e9d3 235e 	ldrd	r2, r3, [r3, #376]	; 0x178
 800f8a0:	f7f0 fe1a 	bl	80004d8 <__aeabi_dmul>
 800f8a4:	4602      	mov	r2, r0
 800f8a6:	460b      	mov	r3, r1
 800f8a8:	4620      	mov	r0, r4
 800f8aa:	4629      	mov	r1, r5
 800f8ac:	f7f0 fc5e 	bl	800016c <__adddf3>
 800f8b0:	4602      	mov	r2, r0
 800f8b2:	460b      	mov	r3, r1
 800f8b4:	4610      	mov	r0, r2
 800f8b6:	4619      	mov	r1, r3
 800f8b8:	f7f1 f8e6 	bl	8000a88 <__aeabi_d2f>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	64bb      	str	r3, [r7, #72]	; 0x48
    //S32_angle = S32_angle;
    S33_angle = S33_angle + sr;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f8c4:	4619      	mov	r1, r3
 800f8c6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800f8c8:	f7f1 f934 	bl	8000b34 <__addsf3>
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	643b      	str	r3, [r7, #64]	; 0x40

    //ANGLE CORRECTION
    float A = (Qa*Qg + Qa*S22_angle + Qa*S23_angle + Qa*S32_angle + Qa*S33_angle + Qg*S11_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800f8dc:	4619      	mov	r1, r3
 800f8de:	4610      	mov	r0, r2
 800f8e0:	f7f1 fa30 	bl	8000d44 <__aeabi_fmul>
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	461c      	mov	r4, r3
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f8ee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	f7f1 fa27 	bl	8000d44 <__aeabi_fmul>
 800f8f6:	4603      	mov	r3, r0
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	4620      	mov	r0, r4
 800f8fc:	f7f1 f91a 	bl	8000b34 <__addsf3>
 800f900:	4603      	mov	r3, r0
 800f902:	461c      	mov	r4, r3
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f90a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f90c:	4618      	mov	r0, r3
 800f90e:	f7f1 fa19 	bl	8000d44 <__aeabi_fmul>
 800f912:	4603      	mov	r3, r0
 800f914:	4619      	mov	r1, r3
 800f916:	4620      	mov	r0, r4
 800f918:	f7f1 f90c 	bl	8000b34 <__addsf3>
 800f91c:	4603      	mov	r3, r0
 800f91e:	461c      	mov	r4, r3
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f926:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f928:	4618      	mov	r0, r3
 800f92a:	f7f1 fa0b 	bl	8000d44 <__aeabi_fmul>
 800f92e:	4603      	mov	r3, r0
 800f930:	4619      	mov	r1, r3
 800f932:	4620      	mov	r0, r4
 800f934:	f7f1 f8fe 	bl	8000b34 <__addsf3>
 800f938:	4603      	mov	r3, r0
 800f93a:	461c      	mov	r4, r3
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f942:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f944:	4618      	mov	r0, r3
 800f946:	f7f1 f9fd 	bl	8000d44 <__aeabi_fmul>
 800f94a:	4603      	mov	r3, r0
 800f94c:	4619      	mov	r1, r3
 800f94e:	4620      	mov	r0, r4
 800f950:	f7f1 f8f0 	bl	8000b34 <__addsf3>
 800f954:	4603      	mov	r3, r0
 800f956:	461c      	mov	r4, r3
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800f95e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800f960:	4618      	mov	r0, r3
 800f962:	f7f1 f9ef 	bl	8000d44 <__aeabi_fmul>
 800f966:	4603      	mov	r3, r0
 800f968:	4619      	mov	r1, r3
 800f96a:	4620      	mov	r0, r4
 800f96c:	f7f1 f8e2 	bl	8000b34 <__addsf3>
 800f970:	4603      	mov	r3, r0
 800f972:	461c      	mov	r4, r3
 800f974:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f976:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f978:	f7f1 f9e4 	bl	8000d44 <__aeabi_fmul>
 800f97c:	4603      	mov	r3, r0
 800f97e:	4619      	mov	r1, r3
 800f980:	4620      	mov	r0, r4
 800f982:	f7f1 f8d7 	bl	8000b34 <__addsf3>
 800f986:	4603      	mov	r3, r0
 800f988:	461c      	mov	r4, r3
 800f98a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f98c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f98e:	f7f1 f9d9 	bl	8000d44 <__aeabi_fmul>
 800f992:	4603      	mov	r3, r0
 800f994:	4619      	mov	r1, r3
 800f996:	4620      	mov	r0, r4
 800f998:	f7f1 f8ca 	bl	8000b30 <__aeabi_fsub>
 800f99c:	4603      	mov	r3, r0
 800f99e:	461c      	mov	r4, r3
 800f9a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800f9a2:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f9a4:	f7f1 f9ce 	bl	8000d44 <__aeabi_fmul>
 800f9a8:	4603      	mov	r3, r0
 800f9aa:	4619      	mov	r1, r3
 800f9ac:	4620      	mov	r0, r4
 800f9ae:	f7f1 f8c1 	bl	8000b34 <__addsf3>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	461c      	mov	r4, r3
 800f9b6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f9b8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800f9ba:	f7f1 f9c3 	bl	8000d44 <__aeabi_fmul>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	f7f1 f8b4 	bl	8000b30 <__aeabi_fsub>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	461c      	mov	r4, r3
 800f9cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f9ce:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f9d0:	f7f1 f9b8 	bl	8000d44 <__aeabi_fmul>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	4620      	mov	r0, r4
 800f9da:	f7f1 f8ab 	bl	8000b34 <__addsf3>
 800f9de:	4603      	mov	r3, r0
 800f9e0:	461c      	mov	r4, r3
 800f9e2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800f9e4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f9e6:	f7f1 f9ad 	bl	8000d44 <__aeabi_fmul>
 800f9ea:	4603      	mov	r3, r0
 800f9ec:	4619      	mov	r1, r3
 800f9ee:	4620      	mov	r0, r4
 800f9f0:	f7f1 f89e 	bl	8000b30 <__aeabi_fsub>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	461c      	mov	r4, r3
 800f9f8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f9fa:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800f9fc:	f7f1 f9a2 	bl	8000d44 <__aeabi_fmul>
 800fa00:	4603      	mov	r3, r0
 800fa02:	4619      	mov	r1, r3
 800fa04:	4620      	mov	r0, r4
 800fa06:	f7f1 f895 	bl	8000b34 <__addsf3>
 800fa0a:	4603      	mov	r3, r0
 800fa0c:	461c      	mov	r4, r3
 800fa0e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fa10:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fa12:	f7f1 f997 	bl	8000d44 <__aeabi_fmul>
 800fa16:	4603      	mov	r3, r0
 800fa18:	4619      	mov	r1, r3
 800fa1a:	4620      	mov	r0, r4
 800fa1c:	f7f1 f888 	bl	8000b30 <__aeabi_fsub>
 800fa20:	4603      	mov	r3, r0
 800fa22:	623b      	str	r3, [r7, #32]
    float Kt11_att = 1 - (Qa*(Qg + S22_angle + S23_angle + S32_angle + S33_angle))/A;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800fa30:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fa32:	4618      	mov	r0, r3
 800fa34:	f7f1 f87e 	bl	8000b34 <__addsf3>
 800fa38:	4603      	mov	r3, r0
 800fa3a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f7f1 f879 	bl	8000b34 <__addsf3>
 800fa42:	4603      	mov	r3, r0
 800fa44:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fa46:	4618      	mov	r0, r3
 800fa48:	f7f1 f874 	bl	8000b34 <__addsf3>
 800fa4c:	4603      	mov	r3, r0
 800fa4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fa50:	4618      	mov	r0, r3
 800fa52:	f7f1 f86f 	bl	8000b34 <__addsf3>
 800fa56:	4603      	mov	r3, r0
 800fa58:	4619      	mov	r1, r3
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	f7f1 f972 	bl	8000d44 <__aeabi_fmul>
 800fa60:	4603      	mov	r3, r0
 800fa62:	6a39      	ldr	r1, [r7, #32]
 800fa64:	4618      	mov	r0, r3
 800fa66:	f7f1 fa21 	bl	8000eac <__aeabi_fdiv>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800fa72:	f7f1 f85d 	bl	8000b30 <__aeabi_fsub>
 800fa76:	4603      	mov	r3, r0
 800fa78:	61fb      	str	r3, [r7, #28]
    float Kt12_att = (Qa*(S12_angle + S13_angle))/A;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 800fa80:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fa82:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800fa84:	f7f1 f856 	bl	8000b34 <__addsf3>
 800fa88:	4603      	mov	r3, r0
 800fa8a:	4619      	mov	r1, r3
 800fa8c:	4620      	mov	r0, r4
 800fa8e:	f7f1 f959 	bl	8000d44 <__aeabi_fmul>
 800fa92:	4603      	mov	r3, r0
 800fa94:	6a39      	ldr	r1, [r7, #32]
 800fa96:	4618      	mov	r0, r3
 800fa98:	f7f1 fa08 	bl	8000eac <__aeabi_fdiv>
 800fa9c:	4603      	mov	r3, r0
 800fa9e:	61bb      	str	r3, [r7, #24]
    float Kt21_att = (Qg*S21_angle + S21_angle*S32_angle - S22_angle*S31_angle + S21_angle*S33_angle - S23_angle*S31_angle)/A;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800faa6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800faa8:	4618      	mov	r0, r3
 800faaa:	f7f1 f94b 	bl	8000d44 <__aeabi_fmul>
 800faae:	4603      	mov	r3, r0
 800fab0:	461c      	mov	r4, r3
 800fab2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fab4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800fab6:	f7f1 f945 	bl	8000d44 <__aeabi_fmul>
 800faba:	4603      	mov	r3, r0
 800fabc:	4619      	mov	r1, r3
 800fabe:	4620      	mov	r0, r4
 800fac0:	f7f1 f838 	bl	8000b34 <__addsf3>
 800fac4:	4603      	mov	r3, r0
 800fac6:	461c      	mov	r4, r3
 800fac8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800faca:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800facc:	f7f1 f93a 	bl	8000d44 <__aeabi_fmul>
 800fad0:	4603      	mov	r3, r0
 800fad2:	4619      	mov	r1, r3
 800fad4:	4620      	mov	r0, r4
 800fad6:	f7f1 f82b 	bl	8000b30 <__aeabi_fsub>
 800fada:	4603      	mov	r3, r0
 800fadc:	461c      	mov	r4, r3
 800fade:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fae0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800fae2:	f7f1 f92f 	bl	8000d44 <__aeabi_fmul>
 800fae6:	4603      	mov	r3, r0
 800fae8:	4619      	mov	r1, r3
 800faea:	4620      	mov	r0, r4
 800faec:	f7f1 f822 	bl	8000b34 <__addsf3>
 800faf0:	4603      	mov	r3, r0
 800faf2:	461c      	mov	r4, r3
 800faf4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800faf6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800faf8:	f7f1 f924 	bl	8000d44 <__aeabi_fmul>
 800fafc:	4603      	mov	r3, r0
 800fafe:	4619      	mov	r1, r3
 800fb00:	4620      	mov	r0, r4
 800fb02:	f7f1 f815 	bl	8000b30 <__aeabi_fsub>
 800fb06:	4603      	mov	r3, r0
 800fb08:	6a39      	ldr	r1, [r7, #32]
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	f7f1 f9ce 	bl	8000eac <__aeabi_fdiv>
 800fb10:	4603      	mov	r3, r0
 800fb12:	617b      	str	r3, [r7, #20]
    float Kt22_att = (Qa*S22_angle + Qa*S23_angle + S11_angle*S22_angle - S12_angle*S21_angle + S11_angle*S23_angle - S13_angle*S21_angle)/A;
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fb1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fb1c:	4618      	mov	r0, r3
 800fb1e:	f7f1 f911 	bl	8000d44 <__aeabi_fmul>
 800fb22:	4603      	mov	r3, r0
 800fb24:	461c      	mov	r4, r3
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fb2c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f7f1 f908 	bl	8000d44 <__aeabi_fmul>
 800fb34:	4603      	mov	r3, r0
 800fb36:	4619      	mov	r1, r3
 800fb38:	4620      	mov	r0, r4
 800fb3a:	f7f0 fffb 	bl	8000b34 <__addsf3>
 800fb3e:	4603      	mov	r3, r0
 800fb40:	461c      	mov	r4, r3
 800fb42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fb44:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fb46:	f7f1 f8fd 	bl	8000d44 <__aeabi_fmul>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	4620      	mov	r0, r4
 800fb50:	f7f0 fff0 	bl	8000b34 <__addsf3>
 800fb54:	4603      	mov	r3, r0
 800fb56:	461c      	mov	r4, r3
 800fb58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fb5a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800fb5c:	f7f1 f8f2 	bl	8000d44 <__aeabi_fmul>
 800fb60:	4603      	mov	r3, r0
 800fb62:	4619      	mov	r1, r3
 800fb64:	4620      	mov	r0, r4
 800fb66:	f7f0 ffe3 	bl	8000b30 <__aeabi_fsub>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	461c      	mov	r4, r3
 800fb6e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fb70:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fb72:	f7f1 f8e7 	bl	8000d44 <__aeabi_fmul>
 800fb76:	4603      	mov	r3, r0
 800fb78:	4619      	mov	r1, r3
 800fb7a:	4620      	mov	r0, r4
 800fb7c:	f7f0 ffda 	bl	8000b34 <__addsf3>
 800fb80:	4603      	mov	r3, r0
 800fb82:	461c      	mov	r4, r3
 800fb84:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fb86:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fb88:	f7f1 f8dc 	bl	8000d44 <__aeabi_fmul>
 800fb8c:	4603      	mov	r3, r0
 800fb8e:	4619      	mov	r1, r3
 800fb90:	4620      	mov	r0, r4
 800fb92:	f7f0 ffcd 	bl	8000b30 <__aeabi_fsub>
 800fb96:	4603      	mov	r3, r0
 800fb98:	6a39      	ldr	r1, [r7, #32]
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f7f1 f986 	bl	8000eac <__aeabi_fdiv>
 800fba0:	4603      	mov	r3, r0
 800fba2:	613b      	str	r3, [r7, #16]
    float Kt31_att = (Qg*S31_angle - S21_angle*S32_angle + S22_angle*S31_angle - S21_angle*S33_angle + S23_angle*S31_angle)/A;
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800fbaa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fbac:	4618      	mov	r0, r3
 800fbae:	f7f1 f8c9 	bl	8000d44 <__aeabi_fmul>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	461c      	mov	r4, r3
 800fbb6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fbb8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800fbba:	f7f1 f8c3 	bl	8000d44 <__aeabi_fmul>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	4619      	mov	r1, r3
 800fbc2:	4620      	mov	r0, r4
 800fbc4:	f7f0 ffb4 	bl	8000b30 <__aeabi_fsub>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	461c      	mov	r4, r3
 800fbcc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fbce:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800fbd0:	f7f1 f8b8 	bl	8000d44 <__aeabi_fmul>
 800fbd4:	4603      	mov	r3, r0
 800fbd6:	4619      	mov	r1, r3
 800fbd8:	4620      	mov	r0, r4
 800fbda:	f7f0 ffab 	bl	8000b34 <__addsf3>
 800fbde:	4603      	mov	r3, r0
 800fbe0:	461c      	mov	r4, r3
 800fbe2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fbe4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800fbe6:	f7f1 f8ad 	bl	8000d44 <__aeabi_fmul>
 800fbea:	4603      	mov	r3, r0
 800fbec:	4619      	mov	r1, r3
 800fbee:	4620      	mov	r0, r4
 800fbf0:	f7f0 ff9e 	bl	8000b30 <__aeabi_fsub>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	461c      	mov	r4, r3
 800fbf8:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fbfa:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800fbfc:	f7f1 f8a2 	bl	8000d44 <__aeabi_fmul>
 800fc00:	4603      	mov	r3, r0
 800fc02:	4619      	mov	r1, r3
 800fc04:	4620      	mov	r0, r4
 800fc06:	f7f0 ff95 	bl	8000b34 <__addsf3>
 800fc0a:	4603      	mov	r3, r0
 800fc0c:	6a39      	ldr	r1, [r7, #32]
 800fc0e:	4618      	mov	r0, r3
 800fc10:	f7f1 f94c 	bl	8000eac <__aeabi_fdiv>
 800fc14:	4603      	mov	r3, r0
 800fc16:	60fb      	str	r3, [r7, #12]
    float Kt32_att = (Qa*S32_angle + Qa*S33_angle + S11_angle*S32_angle - S12_angle*S31_angle + S11_angle*S33_angle - S13_angle*S31_angle)/A;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fc1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fc20:	4618      	mov	r0, r3
 800fc22:	f7f1 f88f 	bl	8000d44 <__aeabi_fmul>
 800fc26:	4603      	mov	r3, r0
 800fc28:	461c      	mov	r4, r3
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800fc30:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fc32:	4618      	mov	r0, r3
 800fc34:	f7f1 f886 	bl	8000d44 <__aeabi_fmul>
 800fc38:	4603      	mov	r3, r0
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	4620      	mov	r0, r4
 800fc3e:	f7f0 ff79 	bl	8000b34 <__addsf3>
 800fc42:	4603      	mov	r3, r0
 800fc44:	461c      	mov	r4, r3
 800fc46:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fc48:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fc4a:	f7f1 f87b 	bl	8000d44 <__aeabi_fmul>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	4619      	mov	r1, r3
 800fc52:	4620      	mov	r0, r4
 800fc54:	f7f0 ff6e 	bl	8000b34 <__addsf3>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	461c      	mov	r4, r3
 800fc5c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fc5e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800fc60:	f7f1 f870 	bl	8000d44 <__aeabi_fmul>
 800fc64:	4603      	mov	r3, r0
 800fc66:	4619      	mov	r1, r3
 800fc68:	4620      	mov	r0, r4
 800fc6a:	f7f0 ff61 	bl	8000b30 <__aeabi_fsub>
 800fc6e:	4603      	mov	r3, r0
 800fc70:	461c      	mov	r4, r3
 800fc72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fc74:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fc76:	f7f1 f865 	bl	8000d44 <__aeabi_fmul>
 800fc7a:	4603      	mov	r3, r0
 800fc7c:	4619      	mov	r1, r3
 800fc7e:	4620      	mov	r0, r4
 800fc80:	f7f0 ff58 	bl	8000b34 <__addsf3>
 800fc84:	4603      	mov	r3, r0
 800fc86:	461c      	mov	r4, r3
 800fc88:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fc8a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fc8c:	f7f1 f85a 	bl	8000d44 <__aeabi_fmul>
 800fc90:	4603      	mov	r3, r0
 800fc92:	4619      	mov	r1, r3
 800fc94:	4620      	mov	r0, r4
 800fc96:	f7f0 ff4b 	bl	8000b30 <__aeabi_fsub>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	6a39      	ldr	r1, [r7, #32]
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f7f1 f904 	bl	8000eac <__aeabi_fdiv>
 800fca4:	4603      	mov	r3, r0
 800fca6:	60bb      	str	r3, [r7, #8]

    angle_ekf = (angle_ekf) + Kt11_att*((angle_acc) - (angle_ekf)) - Kt12_att*((angle_bias) - (gyro) + (angle_rate));
 800fca8:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800fcaa:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800fcac:	f7f0 ff40 	bl	8000b30 <__aeabi_fsub>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	69f9      	ldr	r1, [r7, #28]
 800fcb4:	4618      	mov	r0, r3
 800fcb6:	f7f1 f845 	bl	8000d44 <__aeabi_fmul>
 800fcba:	4603      	mov	r3, r0
 800fcbc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f7f0 ff38 	bl	8000b34 <__addsf3>
 800fcc4:	4603      	mov	r3, r0
 800fcc6:	461c      	mov	r4, r3
 800fcc8:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fcca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fccc:	f7f0 ff30 	bl	8000b30 <__aeabi_fsub>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	f7f0 ff2d 	bl	8000b34 <__addsf3>
 800fcda:	4603      	mov	r3, r0
 800fcdc:	69b9      	ldr	r1, [r7, #24]
 800fcde:	4618      	mov	r0, r3
 800fce0:	f7f1 f830 	bl	8000d44 <__aeabi_fmul>
 800fce4:	4603      	mov	r3, r0
 800fce6:	4619      	mov	r1, r3
 800fce8:	4620      	mov	r0, r4
 800fcea:	f7f0 ff21 	bl	8000b30 <__aeabi_fsub>
 800fcee:	4603      	mov	r3, r0
 800fcf0:	677b      	str	r3, [r7, #116]	; 0x74


    angle_bias = (angle_bias) + Kt21_att*((angle_acc) - (angle_ekf)) - Kt22_att*((angle_bias) - (gyro) + (angle_rate));
 800fcf2:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800fcf4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800fcf6:	f7f0 ff1b 	bl	8000b30 <__aeabi_fsub>
 800fcfa:	4603      	mov	r3, r0
 800fcfc:	6979      	ldr	r1, [r7, #20]
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7f1 f820 	bl	8000d44 <__aeabi_fmul>
 800fd04:	4603      	mov	r3, r0
 800fd06:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f7f0 ff13 	bl	8000b34 <__addsf3>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	461c      	mov	r4, r3
 800fd12:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fd14:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fd16:	f7f0 ff0b 	bl	8000b30 <__aeabi_fsub>
 800fd1a:	4603      	mov	r3, r0
 800fd1c:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800fd1e:	4618      	mov	r0, r3
 800fd20:	f7f0 ff08 	bl	8000b34 <__addsf3>
 800fd24:	4603      	mov	r3, r0
 800fd26:	6939      	ldr	r1, [r7, #16]
 800fd28:	4618      	mov	r0, r3
 800fd2a:	f7f1 f80b 	bl	8000d44 <__aeabi_fmul>
 800fd2e:	4603      	mov	r3, r0
 800fd30:	4619      	mov	r1, r3
 800fd32:	4620      	mov	r0, r4
 800fd34:	f7f0 fefc 	bl	8000b30 <__aeabi_fsub>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	66fb      	str	r3, [r7, #108]	; 0x6c


    angle_rate = (angle_rate) + Kt31_att*((angle_acc) - (angle_ekf)) - Kt32_att*((angle_bias) - (gyro) + (angle_rate));
 800fd3c:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800fd3e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800fd40:	f7f0 fef6 	bl	8000b30 <__aeabi_fsub>
 800fd44:	4603      	mov	r3, r0
 800fd46:	68f9      	ldr	r1, [r7, #12]
 800fd48:	4618      	mov	r0, r3
 800fd4a:	f7f0 fffb 	bl	8000d44 <__aeabi_fmul>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800fd52:	4618      	mov	r0, r3
 800fd54:	f7f0 feee 	bl	8000b34 <__addsf3>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	461c      	mov	r4, r3
 800fd5c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fd5e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800fd60:	f7f0 fee6 	bl	8000b30 <__aeabi_fsub>
 800fd64:	4603      	mov	r3, r0
 800fd66:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800fd68:	4618      	mov	r0, r3
 800fd6a:	f7f0 fee3 	bl	8000b34 <__addsf3>
 800fd6e:	4603      	mov	r3, r0
 800fd70:	68b9      	ldr	r1, [r7, #8]
 800fd72:	4618      	mov	r0, r3
 800fd74:	f7f0 ffe6 	bl	8000d44 <__aeabi_fmul>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	4619      	mov	r1, r3
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	f7f0 fed7 	bl	8000b30 <__aeabi_fsub>
 800fd82:	4603      	mov	r3, r0
 800fd84:	673b      	str	r3, [r7, #112]	; 0x70


    S11_angle = - S11_angle*(Kt11_att - 1) - Kt12_att*S21_angle - Kt12_att*S31_angle;
 800fd86:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fd88:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800fd8c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fd90:	69f8      	ldr	r0, [r7, #28]
 800fd92:	f7f0 fecd 	bl	8000b30 <__aeabi_fsub>
 800fd96:	4603      	mov	r3, r0
 800fd98:	4619      	mov	r1, r3
 800fd9a:	4620      	mov	r0, r4
 800fd9c:	f7f0 ffd2 	bl	8000d44 <__aeabi_fmul>
 800fda0:	4603      	mov	r3, r0
 800fda2:	461c      	mov	r4, r3
 800fda4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800fda6:	69b8      	ldr	r0, [r7, #24]
 800fda8:	f7f0 ffcc 	bl	8000d44 <__aeabi_fmul>
 800fdac:	4603      	mov	r3, r0
 800fdae:	4619      	mov	r1, r3
 800fdb0:	4620      	mov	r0, r4
 800fdb2:	f7f0 febd 	bl	8000b30 <__aeabi_fsub>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	461c      	mov	r4, r3
 800fdba:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fdbc:	69b8      	ldr	r0, [r7, #24]
 800fdbe:	f7f0 ffc1 	bl	8000d44 <__aeabi_fmul>
 800fdc2:	4603      	mov	r3, r0
 800fdc4:	4619      	mov	r1, r3
 800fdc6:	4620      	mov	r0, r4
 800fdc8:	f7f0 feb2 	bl	8000b30 <__aeabi_fsub>
 800fdcc:	4603      	mov	r3, r0
 800fdce:	663b      	str	r3, [r7, #96]	; 0x60


    S12_angle = - S12_angle*(Kt11_att - 1) - Kt12_att*S22_angle - Kt12_att*S32_angle;
 800fdd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fdd2:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800fdd6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fdda:	69f8      	ldr	r0, [r7, #28]
 800fddc:	f7f0 fea8 	bl	8000b30 <__aeabi_fsub>
 800fde0:	4603      	mov	r3, r0
 800fde2:	4619      	mov	r1, r3
 800fde4:	4620      	mov	r0, r4
 800fde6:	f7f0 ffad 	bl	8000d44 <__aeabi_fmul>
 800fdea:	4603      	mov	r3, r0
 800fdec:	461c      	mov	r4, r3
 800fdee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fdf0:	69b8      	ldr	r0, [r7, #24]
 800fdf2:	f7f0 ffa7 	bl	8000d44 <__aeabi_fmul>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	4619      	mov	r1, r3
 800fdfa:	4620      	mov	r0, r4
 800fdfc:	f7f0 fe98 	bl	8000b30 <__aeabi_fsub>
 800fe00:	4603      	mov	r3, r0
 800fe02:	461c      	mov	r4, r3
 800fe04:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fe06:	69b8      	ldr	r0, [r7, #24]
 800fe08:	f7f0 ff9c 	bl	8000d44 <__aeabi_fmul>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	4619      	mov	r1, r3
 800fe10:	4620      	mov	r0, r4
 800fe12:	f7f0 fe8d 	bl	8000b30 <__aeabi_fsub>
 800fe16:	4603      	mov	r3, r0
 800fe18:	65fb      	str	r3, [r7, #92]	; 0x5c


    S13_angle = - S13_angle*(Kt11_att - 1) - Kt12_att*S23_angle - Kt12_att*S33_angle;
 800fe1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fe1c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800fe20:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fe24:	69f8      	ldr	r0, [r7, #28]
 800fe26:	f7f0 fe83 	bl	8000b30 <__aeabi_fsub>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	4619      	mov	r1, r3
 800fe2e:	4620      	mov	r0, r4
 800fe30:	f7f0 ff88 	bl	8000d44 <__aeabi_fmul>
 800fe34:	4603      	mov	r3, r0
 800fe36:	461c      	mov	r4, r3
 800fe38:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fe3a:	69b8      	ldr	r0, [r7, #24]
 800fe3c:	f7f0 ff82 	bl	8000d44 <__aeabi_fmul>
 800fe40:	4603      	mov	r3, r0
 800fe42:	4619      	mov	r1, r3
 800fe44:	4620      	mov	r0, r4
 800fe46:	f7f0 fe73 	bl	8000b30 <__aeabi_fsub>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	461c      	mov	r4, r3
 800fe4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800fe50:	69b8      	ldr	r0, [r7, #24]
 800fe52:	f7f0 ff77 	bl	8000d44 <__aeabi_fmul>
 800fe56:	4603      	mov	r3, r0
 800fe58:	4619      	mov	r1, r3
 800fe5a:	4620      	mov	r0, r4
 800fe5c:	f7f0 fe68 	bl	8000b30 <__aeabi_fsub>
 800fe60:	4603      	mov	r3, r0
 800fe62:	65bb      	str	r3, [r7, #88]	; 0x58


    S21_angle = - S21_angle*(Kt22_att - 1) - Kt21_att*S11_angle - Kt22_att*S31_angle;
 800fe64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fe66:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800fe6a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800fe6e:	6938      	ldr	r0, [r7, #16]
 800fe70:	f7f0 fe5e 	bl	8000b30 <__aeabi_fsub>
 800fe74:	4603      	mov	r3, r0
 800fe76:	4619      	mov	r1, r3
 800fe78:	4620      	mov	r0, r4
 800fe7a:	f7f0 ff63 	bl	8000d44 <__aeabi_fmul>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	461c      	mov	r4, r3
 800fe82:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800fe84:	6978      	ldr	r0, [r7, #20]
 800fe86:	f7f0 ff5d 	bl	8000d44 <__aeabi_fmul>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	4619      	mov	r1, r3
 800fe8e:	4620      	mov	r0, r4
 800fe90:	f7f0 fe4e 	bl	8000b30 <__aeabi_fsub>
 800fe94:	4603      	mov	r3, r0
 800fe96:	461c      	mov	r4, r3
 800fe98:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800fe9a:	6938      	ldr	r0, [r7, #16]
 800fe9c:	f7f0 ff52 	bl	8000d44 <__aeabi_fmul>
 800fea0:	4603      	mov	r3, r0
 800fea2:	4619      	mov	r1, r3
 800fea4:	4620      	mov	r0, r4
 800fea6:	f7f0 fe43 	bl	8000b30 <__aeabi_fsub>
 800feaa:	4603      	mov	r3, r0
 800feac:	657b      	str	r3, [r7, #84]	; 0x54


    S22_angle = - S22_angle*(Kt22_att - 1) - Kt21_att*S12_angle - Kt22_att*S32_angle;
 800feae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800feb0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800feb4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800feb8:	6938      	ldr	r0, [r7, #16]
 800feba:	f7f0 fe39 	bl	8000b30 <__aeabi_fsub>
 800febe:	4603      	mov	r3, r0
 800fec0:	4619      	mov	r1, r3
 800fec2:	4620      	mov	r0, r4
 800fec4:	f7f0 ff3e 	bl	8000d44 <__aeabi_fmul>
 800fec8:	4603      	mov	r3, r0
 800feca:	461c      	mov	r4, r3
 800fecc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800fece:	6978      	ldr	r0, [r7, #20]
 800fed0:	f7f0 ff38 	bl	8000d44 <__aeabi_fmul>
 800fed4:	4603      	mov	r3, r0
 800fed6:	4619      	mov	r1, r3
 800fed8:	4620      	mov	r0, r4
 800feda:	f7f0 fe29 	bl	8000b30 <__aeabi_fsub>
 800fede:	4603      	mov	r3, r0
 800fee0:	461c      	mov	r4, r3
 800fee2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fee4:	6938      	ldr	r0, [r7, #16]
 800fee6:	f7f0 ff2d 	bl	8000d44 <__aeabi_fmul>
 800feea:	4603      	mov	r3, r0
 800feec:	4619      	mov	r1, r3
 800feee:	4620      	mov	r0, r4
 800fef0:	f7f0 fe1e 	bl	8000b30 <__aeabi_fsub>
 800fef4:	4603      	mov	r3, r0
 800fef6:	653b      	str	r3, [r7, #80]	; 0x50


    S23_angle = - S23_angle*(Kt22_att - 1) - Kt21_att*S13_angle - Kt22_att*S33_angle;
 800fef8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fefa:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800fefe:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ff02:	6938      	ldr	r0, [r7, #16]
 800ff04:	f7f0 fe14 	bl	8000b30 <__aeabi_fsub>
 800ff08:	4603      	mov	r3, r0
 800ff0a:	4619      	mov	r1, r3
 800ff0c:	4620      	mov	r0, r4
 800ff0e:	f7f0 ff19 	bl	8000d44 <__aeabi_fmul>
 800ff12:	4603      	mov	r3, r0
 800ff14:	461c      	mov	r4, r3
 800ff16:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ff18:	6978      	ldr	r0, [r7, #20]
 800ff1a:	f7f0 ff13 	bl	8000d44 <__aeabi_fmul>
 800ff1e:	4603      	mov	r3, r0
 800ff20:	4619      	mov	r1, r3
 800ff22:	4620      	mov	r0, r4
 800ff24:	f7f0 fe04 	bl	8000b30 <__aeabi_fsub>
 800ff28:	4603      	mov	r3, r0
 800ff2a:	461c      	mov	r4, r3
 800ff2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ff2e:	6938      	ldr	r0, [r7, #16]
 800ff30:	f7f0 ff08 	bl	8000d44 <__aeabi_fmul>
 800ff34:	4603      	mov	r3, r0
 800ff36:	4619      	mov	r1, r3
 800ff38:	4620      	mov	r0, r4
 800ff3a:	f7f0 fdf9 	bl	8000b30 <__aeabi_fsub>
 800ff3e:	4603      	mov	r3, r0
 800ff40:	64fb      	str	r3, [r7, #76]	; 0x4c


    S31_angle = - S31_angle*(Kt32_att - 1) - Kt31_att*S11_angle - Kt32_att*S21_angle;
 800ff42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff44:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ff48:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ff4c:	68b8      	ldr	r0, [r7, #8]
 800ff4e:	f7f0 fdef 	bl	8000b30 <__aeabi_fsub>
 800ff52:	4603      	mov	r3, r0
 800ff54:	4619      	mov	r1, r3
 800ff56:	4620      	mov	r0, r4
 800ff58:	f7f0 fef4 	bl	8000d44 <__aeabi_fmul>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	461c      	mov	r4, r3
 800ff60:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ff62:	68f8      	ldr	r0, [r7, #12]
 800ff64:	f7f0 feee 	bl	8000d44 <__aeabi_fmul>
 800ff68:	4603      	mov	r3, r0
 800ff6a:	4619      	mov	r1, r3
 800ff6c:	4620      	mov	r0, r4
 800ff6e:	f7f0 fddf 	bl	8000b30 <__aeabi_fsub>
 800ff72:	4603      	mov	r3, r0
 800ff74:	461c      	mov	r4, r3
 800ff76:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ff78:	68b8      	ldr	r0, [r7, #8]
 800ff7a:	f7f0 fee3 	bl	8000d44 <__aeabi_fmul>
 800ff7e:	4603      	mov	r3, r0
 800ff80:	4619      	mov	r1, r3
 800ff82:	4620      	mov	r0, r4
 800ff84:	f7f0 fdd4 	bl	8000b30 <__aeabi_fsub>
 800ff88:	4603      	mov	r3, r0
 800ff8a:	64bb      	str	r3, [r7, #72]	; 0x48


    S32_angle = - S32_angle*(Kt32_att - 1) - Kt31_att*S12_angle - Kt32_att*S22_angle;
 800ff8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ff8e:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ff92:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ff96:	68b8      	ldr	r0, [r7, #8]
 800ff98:	f7f0 fdca 	bl	8000b30 <__aeabi_fsub>
 800ff9c:	4603      	mov	r3, r0
 800ff9e:	4619      	mov	r1, r3
 800ffa0:	4620      	mov	r0, r4
 800ffa2:	f7f0 fecf 	bl	8000d44 <__aeabi_fmul>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	461c      	mov	r4, r3
 800ffaa:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800ffac:	68f8      	ldr	r0, [r7, #12]
 800ffae:	f7f0 fec9 	bl	8000d44 <__aeabi_fmul>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	4619      	mov	r1, r3
 800ffb6:	4620      	mov	r0, r4
 800ffb8:	f7f0 fdba 	bl	8000b30 <__aeabi_fsub>
 800ffbc:	4603      	mov	r3, r0
 800ffbe:	461c      	mov	r4, r3
 800ffc0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ffc2:	68b8      	ldr	r0, [r7, #8]
 800ffc4:	f7f0 febe 	bl	8000d44 <__aeabi_fmul>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	4619      	mov	r1, r3
 800ffcc:	4620      	mov	r0, r4
 800ffce:	f7f0 fdaf 	bl	8000b30 <__aeabi_fsub>
 800ffd2:	4603      	mov	r3, r0
 800ffd4:	647b      	str	r3, [r7, #68]	; 0x44


    S33_angle = - S33_angle*(Kt32_att - 1) - Kt31_att*S13_angle - Kt32_att*S23_angle;
 800ffd6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ffd8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ffdc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ffe0:	68b8      	ldr	r0, [r7, #8]
 800ffe2:	f7f0 fda5 	bl	8000b30 <__aeabi_fsub>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	4619      	mov	r1, r3
 800ffea:	4620      	mov	r0, r4
 800ffec:	f7f0 feaa 	bl	8000d44 <__aeabi_fmul>
 800fff0:	4603      	mov	r3, r0
 800fff2:	461c      	mov	r4, r3
 800fff4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fff6:	68f8      	ldr	r0, [r7, #12]
 800fff8:	f7f0 fea4 	bl	8000d44 <__aeabi_fmul>
 800fffc:	4603      	mov	r3, r0
 800fffe:	4619      	mov	r1, r3
 8010000:	4620      	mov	r0, r4
 8010002:	f7f0 fd95 	bl	8000b30 <__aeabi_fsub>
 8010006:	4603      	mov	r3, r0
 8010008:	461c      	mov	r4, r3
 801000a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 801000c:	68b8      	ldr	r0, [r7, #8]
 801000e:	f7f0 fe99 	bl	8000d44 <__aeabi_fmul>
 8010012:	4603      	mov	r3, r0
 8010014:	4619      	mov	r1, r3
 8010016:	4620      	mov	r0, r4
 8010018:	f7f0 fd8a 	bl	8000b30 <__aeabi_fsub>
 801001c:	4603      	mov	r3, r0
 801001e:	643b      	str	r3, [r7, #64]	; 0x40

    switch(euler_angle) {
 8010020:	78fb      	ldrb	r3, [r7, #3]
 8010022:	2b02      	cmp	r3, #2
 8010024:	d05d      	beq.n	80100e2 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xe6a>
 8010026:	2b02      	cmp	r3, #2
 8010028:	f300 808e 	bgt.w	8010148 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
 801002c:	2b00      	cmp	r3, #0
 801002e:	d002      	beq.n	8010036 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xdbe>
 8010030:	2b01      	cmp	r3, #1
 8010032:	d02b      	beq.n	801008c <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xe14>
    			 S32_yaw = S32_angle;
    			 S33_yaw = S33_angle;
    			break;

    }
}
 8010034:	e088      	b.n	8010148 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 roll_ekf = angle_ekf ;
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 801003a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
    			 roll_rate = angle_rate;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010042:	621a      	str	r2, [r3, #32]
    			 roll_bias = angle_bias;
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010048:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    			 roll_acc = angle_acc ;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010050:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
    			 S11_roll = S11_angle;
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010058:	659a      	str	r2, [r3, #88]	; 0x58
    			 S12_roll = S12_angle;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801005e:	65da      	str	r2, [r3, #92]	; 0x5c
    			 S13_roll = S13_angle;
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010064:	669a      	str	r2, [r3, #104]	; 0x68
    			 S21_roll = S21_angle;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801006a:	661a      	str	r2, [r3, #96]	; 0x60
    			 S22_roll = S22_angle;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010070:	665a      	str	r2, [r3, #100]	; 0x64
    			 S23_roll = S23_angle;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010076:	66da      	str	r2, [r3, #108]	; 0x6c
    			 S31_roll = S31_angle;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801007c:	671a      	str	r2, [r3, #112]	; 0x70
    			 S32_roll = S32_angle;
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010082:	675a      	str	r2, [r3, #116]	; 0x74
    			 S33_roll = S33_angle;
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010088:	679a      	str	r2, [r3, #120]	; 0x78
    			break;
 801008a:	e05d      	b.n	8010148 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 pitch_ekf = angle_ekf ;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8010090:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
    			 pitch_rate = angle_rate;
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010098:	625a      	str	r2, [r3, #36]	; 0x24
    			 pitch_bias = angle_bias;
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801009e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    			 pitch_acc = angle_acc ;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80100a6:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
    			 S11_pitch = S11_angle;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80100ae:	62da      	str	r2, [r3, #44]	; 0x2c
    			 S12_pitch = S12_angle;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80100b4:	631a      	str	r2, [r3, #48]	; 0x30
    			 S13_pitch = S13_angle;
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80100ba:	63da      	str	r2, [r3, #60]	; 0x3c
    			 S21_pitch = S21_angle;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80100c0:	635a      	str	r2, [r3, #52]	; 0x34
    			 S22_pitch = S22_angle;
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80100c6:	639a      	str	r2, [r3, #56]	; 0x38
    			 S23_pitch = S23_angle;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80100cc:	641a      	str	r2, [r3, #64]	; 0x40
    			 S31_pitch = S31_angle;
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80100d2:	645a      	str	r2, [r3, #68]	; 0x44
    			 S32_pitch = S32_angle;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80100d8:	649a      	str	r2, [r3, #72]	; 0x48
    			 S33_pitch = S33_angle;
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80100de:	64da      	str	r2, [r3, #76]	; 0x4c
    			break;
 80100e0:	e032      	b.n	8010148 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle+0xed0>
    			 yaw_ekf = angle_ekf ;
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80100e6:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
    			 yaw_rate = angle_rate;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80100ee:	629a      	str	r2, [r3, #40]	; 0x28
    			 yaw_bias = angle_bias;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80100f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    			 yaw_acc = angle_acc ;
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80100fc:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
    			 S11_yaw = S11_angle;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010104:	67da      	str	r2, [r3, #124]	; 0x7c
    			 S12_yaw = S12_angle;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801010a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    			 S13_yaw = S13_angle;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010112:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    			 S21_yaw = S21_angle;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801011a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    			 S22_yaw = S22_angle;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010122:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    			 S23_yaw = S23_angle;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801012a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    			 S31_yaw = S31_angle;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010132:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    			 S32_yaw = S32_angle;
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801013a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    			 S33_yaw = S33_angle;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010142:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    			break;
 8010146:	bf00      	nop
}
 8010148:	bf00      	nop
 801014a:	3778      	adds	r7, #120	; 0x78
 801014c:	46bd      	mov	sp, r7
 801014e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010152:	bf00      	nop
 8010154:	0000      	movs	r0, r0
	...

08010158 <_ZN15Kalman_Filtresi8NED2BodyEv>:
	  S22_x = S22_x - S12_x*(Kt21);


}
*/
void Kalman_Filtresi::NED2Body() {
 8010158:	b590      	push	{r4, r7, lr}
 801015a:	b089      	sub	sp, #36	; 0x24
 801015c:	af00      	add	r7, sp, #0
 801015e:	6078      	str	r0, [r7, #4]
	float deg2rad = M_PI/180.0;
 8010160:	4b55      	ldr	r3, [pc, #340]	; (80102b8 <_ZN15Kalman_Filtresi8NED2BodyEv+0x160>)
 8010162:	61fb      	str	r3, [r7, #28]

	float yaw   = -yaw_ekf*deg2rad;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 801016a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801016e:	4619      	mov	r1, r3
 8010170:	69f8      	ldr	r0, [r7, #28]
 8010172:	f7f0 fde7 	bl	8000d44 <__aeabi_fmul>
 8010176:	4603      	mov	r3, r0
 8010178:	61bb      	str	r3, [r7, #24]
	//float roll  = roll_ekf*deg2rad;
	//float pitch = pitch_ekf*deg2rad;

	float DCM11 = cos(yaw);
 801017a:	69b8      	ldr	r0, [r7, #24]
 801017c:	f7f2 fa70 	bl	8002660 <_ZSt3cosf>
 8010180:	6178      	str	r0, [r7, #20]
	float DCM22 = DCM11;
 8010182:	697b      	ldr	r3, [r7, #20]
 8010184:	613b      	str	r3, [r7, #16]

	float DCM12 = sin(yaw);
 8010186:	69b8      	ldr	r0, [r7, #24]
 8010188:	f7f2 fa76 	bl	8002678 <_ZSt3sinf>
 801018c:	60f8      	str	r0, [r7, #12]
	float DCM21 = -DCM12;
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8010194:	60bb      	str	r3, [r7, #8]

	_xbody = xbody;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	_ybody = ybody;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4

	xbody = DCM11*xned + DCM21*yned;
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101b4:	6979      	ldr	r1, [r7, #20]
 80101b6:	4618      	mov	r0, r3
 80101b8:	f7f0 fdc4 	bl	8000d44 <__aeabi_fmul>
 80101bc:	4603      	mov	r3, r0
 80101be:	461c      	mov	r4, r3
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80101c6:	68b9      	ldr	r1, [r7, #8]
 80101c8:	4618      	mov	r0, r3
 80101ca:	f7f0 fdbb 	bl	8000d44 <__aeabi_fmul>
 80101ce:	4603      	mov	r3, r0
 80101d0:	4619      	mov	r1, r3
 80101d2:	4620      	mov	r0, r4
 80101d4:	f7f0 fcae 	bl	8000b34 <__addsf3>
 80101d8:	4603      	mov	r3, r0
 80101da:	461a      	mov	r2, r3
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ybody = DCM12*xned + DCM22*yned;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101e8:	68f9      	ldr	r1, [r7, #12]
 80101ea:	4618      	mov	r0, r3
 80101ec:	f7f0 fdaa 	bl	8000d44 <__aeabi_fmul>
 80101f0:	4603      	mov	r3, r0
 80101f2:	461c      	mov	r4, r3
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80101fa:	6939      	ldr	r1, [r7, #16]
 80101fc:	4618      	mov	r0, r3
 80101fe:	f7f0 fda1 	bl	8000d44 <__aeabi_fmul>
 8010202:	4603      	mov	r3, r0
 8010204:	4619      	mov	r1, r3
 8010206:	4620      	mov	r0, r4
 8010208:	f7f0 fc94 	bl	8000b34 <__addsf3>
 801020c:	4603      	mov	r3, r0
 801020e:	461a      	mov	r2, r3
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	/*
	vgpsx = DCM11*vgpsxned + DCM21*vgpsyned;
	vgpsy = DCM12*vgpsxned + DCM22*vgpsyned;
	*/

	vgpsx = (xbody - _xbody) / 0.2;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8010222:	4619      	mov	r1, r3
 8010224:	4610      	mov	r0, r2
 8010226:	f7f0 fc83 	bl	8000b30 <__aeabi_fsub>
 801022a:	4603      	mov	r3, r0
 801022c:	4618      	mov	r0, r3
 801022e:	f7f0 f8fb 	bl	8000428 <__aeabi_f2d>
 8010232:	a31f      	add	r3, pc, #124	; (adr r3, 80102b0 <_ZN15Kalman_Filtresi8NED2BodyEv+0x158>)
 8010234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010238:	f7f0 fa78 	bl	800072c <__aeabi_ddiv>
 801023c:	4602      	mov	r2, r0
 801023e:	460b      	mov	r3, r1
 8010240:	4610      	mov	r0, r2
 8010242:	4619      	mov	r1, r3
 8010244:	f7f0 fc20 	bl	8000a88 <__aeabi_d2f>
 8010248:	4602      	mov	r2, r0
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
	vgpsy = (ybody - _ybody) / 0.2;
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 801025c:	4619      	mov	r1, r3
 801025e:	4610      	mov	r0, r2
 8010260:	f7f0 fc66 	bl	8000b30 <__aeabi_fsub>
 8010264:	4603      	mov	r3, r0
 8010266:	4618      	mov	r0, r3
 8010268:	f7f0 f8de 	bl	8000428 <__aeabi_f2d>
 801026c:	a310      	add	r3, pc, #64	; (adr r3, 80102b0 <_ZN15Kalman_Filtresi8NED2BodyEv+0x158>)
 801026e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010272:	f7f0 fa5b 	bl	800072c <__aeabi_ddiv>
 8010276:	4602      	mov	r2, r0
 8010278:	460b      	mov	r3, r1
 801027a:	4610      	mov	r0, r2
 801027c:	4619      	mov	r1, r3
 801027e:	f7f0 fc03 	bl	8000a88 <__aeabi_d2f>
 8010282:	4602      	mov	r2, r0
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

	//vgpsx = vel_gps_filt.Run(vgpsx);
	//vgpsy = vel_gps_filt.Run(vgpsy);

	xgps = xbody;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f8d3 21b8 	ldr.w	r2, [r3, #440]	; 0x1b8
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	ygps = ybody;
 8010296:	687b      	ldr	r3, [r7, #4]
 8010298:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	f8c3 229c 	str.w	r2, [r3, #668]	; 0x29c

}
 80102a2:	bf00      	nop
 80102a4:	3724      	adds	r7, #36	; 0x24
 80102a6:	46bd      	mov	sp, r7
 80102a8:	bd90      	pop	{r4, r7, pc}
 80102aa:	bf00      	nop
 80102ac:	f3af 8000 	nop.w
 80102b0:	9999999a 	.word	0x9999999a
 80102b4:	3fc99999 	.word	0x3fc99999
 80102b8:	3c8efa35 	.word	0x3c8efa35

080102bc <_ZN15Kalman_Filtresi3RunEv>:
void Kalman_Filtresi::Run() {
 80102bc:	b580      	push	{r7, lr}
 80102be:	b086      	sub	sp, #24
 80102c0:	af00      	add	r7, sp, #0
 80102c2:	6078      	str	r0, [r7, #4]

  acc_pos_x_med += acc_pos_x;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681a      	ldr	r2, [r3, #0]
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 80102ce:	4619      	mov	r1, r3
 80102d0:	4610      	mov	r0, r2
 80102d2:	f7f0 fc2f 	bl	8000b34 <__addsf3>
 80102d6:	4603      	mov	r3, r0
 80102d8:	461a      	mov	r2, r3
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	601a      	str	r2, [r3, #0]
  float accX = acc[0];
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80102e4:	617b      	str	r3, [r7, #20]
  float accY = acc[1];
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80102ec:	613b      	str	r3, [r7, #16]
  float accZ = acc[2];
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80102f4:	60fb      	str	r3, [r7, #12]




    if(gyro_ready) {
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d014      	beq.n	801032a <_ZN15Kalman_Filtresi3RunEv+0x6e>

    pos_ekf_counter++;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	685b      	ldr	r3, [r3, #4]
 8010304:	1c5a      	adds	r2, r3, #1
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	605a      	str	r2, [r3, #4]
    EKF_Attitude(ROLL);
 801030a:	2100      	movs	r1, #0
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f7fe ffb3 	bl	800f278 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(PITCH);
 8010312:	2101      	movs	r1, #1
 8010314:	6878      	ldr	r0, [r7, #4]
 8010316:	f7fe ffaf 	bl	800f278 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>
    EKF_Attitude(YAW);
 801031a:	2102      	movs	r1, #2
 801031c:	6878      	ldr	r0, [r7, #4]
 801031e:	f7fe ffab 	bl	800f278 <_ZN15Kalman_Filtresi12EKF_AttitudeE11euler_angle>

    //EKF_Alt();
    EKF_Pos();
 8010322:	6878      	ldr	r0, [r7, #4]
 8010324:	f7fe ff50 	bl	800f1c8 <_ZN15Kalman_Filtresi7EKF_PosEv>
 8010328:	e003      	b.n	8010332 <_ZN15Kalman_Filtresi3RunEv+0x76>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
    	*/
    	gyro_ready = true;
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	2201      	movs	r2, #1
 801032e:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180


	//pitch_eski=pitch_comp;
	//roll_eski=roll_comp;

    state.angles[0] = roll_ekf;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f8d3 21e8 	ldr.w	r2, [r3, #488]	; 0x1e8
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    state.angles[1] = pitch_ekf;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	f8d3 21ec 	ldr.w	r2, [r3, #492]	; 0x1ec
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    state.angles[2] = -1*yaw_ekf;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 8010350:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    state.rates[0] = roll_rate;
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	6a1a      	ldr	r2, [r3, #32]
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    state.rates[1] = pitch_rate;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    state.rates[2] = yaw_rate;
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8

    state.bias[0] = roll_bias;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
    state.bias[1] = pitch_bias;
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
    state.bias[2] = yaw_bias;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4

}
 801039c:	bf00      	nop
 801039e:	3718      	adds	r7, #24
 80103a0:	46bd      	mov	sp, r7
 80103a2:	bd80      	pop	{r7, pc}

080103a4 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 80103a4:	b580      	push	{r7, lr}
 80103a6:	b082      	sub	sp, #8
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	f503 7346 	add.w	r3, r3, #792	; 0x318
 80103b2:	4618      	mov	r0, r3
 80103b4:	f000 fc8b 	bl	8010cce <_ZN3lpfD1Ev>
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 80103be:	4618      	mov	r0, r3
 80103c0:	f000 fc85 	bl	8010cce <_ZN3lpfD1Ev>
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	f503 7332 	add.w	r3, r3, #712	; 0x2c8
 80103ca:	4618      	mov	r0, r3
 80103cc:	f000 fc7f 	bl	8010cce <_ZN3lpfD1Ev>
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	4618      	mov	r0, r3
 80103d4:	3708      	adds	r7, #8
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}
 80103da:	0000      	movs	r0, r0
 80103dc:	0000      	movs	r0, r0
	...

080103e0 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b086      	sub	sp, #24
 80103e4:	af04      	add	r7, sp, #16
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	4a27      	ldr	r2, [pc, #156]	; (8010488 <_ZN3PIDC1Ev+0xa8>)
 80103ec:	609a      	str	r2, [r3, #8]
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	4a26      	ldr	r2, [pc, #152]	; (801048c <_ZN3PIDC1Ev+0xac>)
 80103f2:	60da      	str	r2, [r3, #12]
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	4a26      	ldr	r2, [pc, #152]	; (8010490 <_ZN3PIDC1Ev+0xb0>)
 80103f8:	611a      	str	r2, [r3, #16]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	22c8      	movs	r2, #200	; 0xc8
 80103fe:	615a      	str	r2, [r3, #20]
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	695b      	ldr	r3, [r3, #20]
 8010404:	4618      	mov	r0, r3
 8010406:	f7f0 fc49 	bl	8000c9c <__aeabi_i2f>
 801040a:	4603      	mov	r3, r0
 801040c:	4619      	mov	r1, r3
 801040e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8010412:	f7f0 fd4b 	bl	8000eac <__aeabi_fdiv>
 8010416:	4603      	mov	r3, r0
 8010418:	461a      	mov	r2, r3
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	619a      	str	r2, [r3, #24]
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	4a1c      	ldr	r2, [pc, #112]	; (8010494 <_ZN3PIDC1Ev+0xb4>)
 8010422:	61da      	str	r2, [r3, #28]
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	69da      	ldr	r2, [r3, #28]
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	699b      	ldr	r3, [r3, #24]
 801042c:	4619      	mov	r1, r3
 801042e:	4610      	mov	r0, r2
 8010430:	f7f0 fc88 	bl	8000d44 <__aeabi_fmul>
 8010434:	4603      	mov	r3, r0
 8010436:	461a      	mov	r2, r3
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	621a      	str	r2, [r3, #32]
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010442:	a30d      	add	r3, pc, #52	; (adr r3, 8010478 <_ZN3PIDC1Ev+0x98>)
 8010444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010448:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801044c:	a30a      	add	r3, pc, #40	; (adr r3, 8010478 <_ZN3PIDC1Ev+0x98>)
 801044e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010452:	e9cd 2300 	strd	r2, r3, [sp]
 8010456:	a30a      	add	r3, pc, #40	; (adr r3, 8010480 <_ZN3PIDC1Ev+0xa0>)
 8010458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801045c:	4608      	mov	r0, r1
 801045e:	f000 fbc5 	bl	8010bec <_ZN3lpfC1Eddd>
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010468:	669a      	str	r2, [r3, #104]	; 0x68
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	4618      	mov	r0, r3
 801046e:	3708      	adds	r7, #8
 8010470:	46bd      	mov	sp, r7
 8010472:	bd80      	pop	{r7, pc}
 8010474:	f3af 8000 	nop.w
 8010478:	de7ea5f8 	.word	0xde7ea5f8
 801047c:	3fb2a454 	.word	0x3fb2a454
 8010480:	ab367a10 	.word	0xab367a10
 8010484:	3feb573e 	.word	0x3feb573e
 8010488:	3d4ccccd 	.word	0x3d4ccccd
 801048c:	42f00000 	.word	0x42f00000
 8010490:	c2f00000 	.word	0xc2f00000
 8010494:	3e99999a 	.word	0x3e99999a

08010498 <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 8010498:	b590      	push	{r4, r7, lr}
 801049a:	b087      	sub	sp, #28
 801049c:	af00      	add	r7, sp, #0
 801049e:	60f8      	str	r0, [r7, #12]
 80104a0:	60b9      	str	r1, [r7, #8]
 80104a2:	607a      	str	r2, [r7, #4]
 80104a4:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 80104a6:	6879      	ldr	r1, [r7, #4]
 80104a8:	68b8      	ldr	r0, [r7, #8]
 80104aa:	f7f0 fb41 	bl	8000b30 <__aeabi_fsub>
 80104ae:	4603      	mov	r3, r0
 80104b0:	461a      	mov	r2, r3
 80104b2:	68fb      	ldr	r3, [r7, #12]
 80104b4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ie_roll += e_angle*st;
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	699b      	ldr	r3, [r3, #24]
 80104c6:	4619      	mov	r1, r3
 80104c8:	4610      	mov	r0, r2
 80104ca:	f7f0 fc3b 	bl	8000d44 <__aeabi_fmul>
 80104ce:	4603      	mov	r3, r0
 80104d0:	4619      	mov	r1, r3
 80104d2:	4620      	mov	r0, r4
 80104d4:	f7f0 fb2e 	bl	8000b34 <__addsf3>
 80104d8:	4603      	mov	r3, r0
 80104da:	461a      	mov	r2, r3
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	67da      	str	r2, [r3, #124]	; 0x7c
	P = Kp_angle*e_angle;
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80104e6:	4619      	mov	r1, r3
 80104e8:	6838      	ldr	r0, [r7, #0]
 80104ea:	f7f0 fc2b 	bl	8000d44 <__aeabi_fmul>
 80104ee:	4603      	mov	r3, r0
 80104f0:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80104f6:	4619      	mov	r1, r3
 80104f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80104fa:	f7f0 fc23 	bl	8000d44 <__aeabi_fmul>
 80104fe:	4603      	mov	r3, r0
 8010500:	613b      	str	r3, [r7, #16]
    return P+I;
 8010502:	6939      	ldr	r1, [r7, #16]
 8010504:	6978      	ldr	r0, [r7, #20]
 8010506:	f7f0 fb15 	bl	8000b34 <__addsf3>
 801050a:	4603      	mov	r3, r0

}
 801050c:	4618      	mov	r0, r3
 801050e:	371c      	adds	r7, #28
 8010510:	46bd      	mov	sp, r7
 8010512:	bd90      	pop	{r4, r7, pc}

08010514 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 8010514:	b580      	push	{r7, lr}
 8010516:	b08a      	sub	sp, #40	; 0x28
 8010518:	af00      	add	r7, sp, #0
 801051a:	60f8      	str	r0, [r7, #12]
 801051c:	60b9      	str	r1, [r7, #8]
 801051e:	607a      	str	r2, [r7, #4]
 8010520:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 8010522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010524:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8010528:	4293      	cmp	r3, r2
 801052a:	d90e      	bls.n	801054a <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	6a1b      	ldr	r3, [r3, #32]
 8010530:	68b9      	ldr	r1, [r7, #8]
 8010532:	4618      	mov	r0, r3
 8010534:	f7f0 fafe 	bl	8000b34 <__addsf3>
 8010538:	4603      	mov	r3, r0
 801053a:	461a      	mov	r2, r3
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = vz_def;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	69db      	ldr	r3, [r3, #28]
 8010546:	627b      	str	r3, [r7, #36]	; 0x24
 8010548:	e01c      	b.n	8010584 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 801054a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801054c:	f240 5213 	movw	r2, #1299	; 0x513
 8010550:	4293      	cmp	r3, r2
 8010552:	d810      	bhi.n	8010576 <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	6a1b      	ldr	r3, [r3, #32]
 8010558:	4619      	mov	r1, r3
 801055a:	68b8      	ldr	r0, [r7, #8]
 801055c:	f7f0 fae8 	bl	8000b30 <__aeabi_fsub>
 8010560:	4603      	mov	r3, r0
 8010562:	461a      	mov	r2, r3
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = -1 * vz_def;
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	69db      	ldr	r3, [r3, #28]
 801056e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8010572:	627b      	str	r3, [r7, #36]	; 0x24
 8010574:	e006      	b.n	8010584 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	68ba      	ldr	r2, [r7, #8]
 801057a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		v_des = 0;
 801057e:	f04f 0300 	mov.w	r3, #0
 8010582:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 8010584:	6839      	ldr	r1, [r7, #0]
 8010586:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010588:	f7f0 fad2 	bl	8000b30 <__aeabi_fsub>
 801058c:	4603      	mov	r3, r0
 801058e:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 8010590:	6a39      	ldr	r1, [r7, #32]
 8010592:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010594:	f7f0 fbd6 	bl	8000d44 <__aeabi_fmul>
 8010598:	4603      	mov	r3, r0
 801059a:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 801059c:	6879      	ldr	r1, [r7, #4]
 801059e:	68b8      	ldr	r0, [r7, #8]
 80105a0:	f7f0 fac6 	bl	8000b30 <__aeabi_fsub>
 80105a4:	4603      	mov	r3, r0
 80105a6:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 80105a8:	69b9      	ldr	r1, [r7, #24]
 80105aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80105ac:	f7f0 fbca 	bl	8000d44 <__aeabi_fmul>
 80105b0:	4603      	mov	r3, r0
 80105b2:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 80105b4:	6979      	ldr	r1, [r7, #20]
 80105b6:	69f8      	ldr	r0, [r7, #28]
 80105b8:	f7f0 fabc 	bl	8000b34 <__addsf3>
 80105bc:	4603      	mov	r3, r0
 80105be:	613b      	str	r3, [r7, #16]
    return PI;
 80105c0:	693b      	ldr	r3, [r7, #16]

}
 80105c2:	4618      	mov	r0, r3
 80105c4:	3728      	adds	r7, #40	; 0x28
 80105c6:	46bd      	mov	sp, r7
 80105c8:	bd80      	pop	{r7, pc}
 80105ca:	0000      	movs	r0, r0
 80105cc:	0000      	movs	r0, r0
	...

080105d0 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 80105d0:	b5b0      	push	{r4, r5, r7, lr}
 80105d2:	b084      	sub	sp, #16
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
 80105d8:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80105de:	4618      	mov	r0, r3
 80105e0:	f7ef ff22 	bl	8000428 <__aeabi_f2d>
 80105e4:	a31e      	add	r3, pc, #120	; (adr r3, 8010660 <_ZN3PID6RateFFEf+0x90>)
 80105e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ea:	f7ef ff75 	bl	80004d8 <__aeabi_dmul>
 80105ee:	4602      	mov	r2, r0
 80105f0:	460b      	mov	r3, r1
 80105f2:	4614      	mov	r4, r2
 80105f4:	461d      	mov	r5, r3
 80105f6:	6838      	ldr	r0, [r7, #0]
 80105f8:	f7ef ff16 	bl	8000428 <__aeabi_f2d>
 80105fc:	a31a      	add	r3, pc, #104	; (adr r3, 8010668 <_ZN3PID6RateFFEf+0x98>)
 80105fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010602:	f7ef ff69 	bl	80004d8 <__aeabi_dmul>
 8010606:	4602      	mov	r2, r0
 8010608:	460b      	mov	r3, r1
 801060a:	4620      	mov	r0, r4
 801060c:	4629      	mov	r1, r5
 801060e:	f7ef fdad 	bl	800016c <__adddf3>
 8010612:	4602      	mov	r2, r0
 8010614:	460b      	mov	r3, r1
 8010616:	4614      	mov	r4, r2
 8010618:	461d      	mov	r5, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801061e:	4618      	mov	r0, r3
 8010620:	f7ef ff02 	bl	8000428 <__aeabi_f2d>
 8010624:	a310      	add	r3, pc, #64	; (adr r3, 8010668 <_ZN3PID6RateFFEf+0x98>)
 8010626:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062a:	f7ef ff55 	bl	80004d8 <__aeabi_dmul>
 801062e:	4602      	mov	r2, r0
 8010630:	460b      	mov	r3, r1
 8010632:	4620      	mov	r0, r4
 8010634:	4629      	mov	r1, r5
 8010636:	f7ef fd97 	bl	8000168 <__aeabi_dsub>
 801063a:	4602      	mov	r2, r0
 801063c:	460b      	mov	r3, r1
 801063e:	4610      	mov	r0, r2
 8010640:	4619      	mov	r1, r3
 8010642:	f7f0 fa21 	bl	8000a88 <__aeabi_d2f>
 8010646:	4603      	mov	r3, r0
 8010648:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801064e:	68f9      	ldr	r1, [r7, #12]
 8010650:	4618      	mov	r0, r3
 8010652:	f7f0 fb77 	bl	8000d44 <__aeabi_fmul>
 8010656:	4603      	mov	r3, r0
}
 8010658:	4618      	mov	r0, r3
 801065a:	3710      	adds	r7, #16
 801065c:	46bd      	mov	sp, r7
 801065e:	bdb0      	pop	{r4, r5, r7, pc}
 8010660:	1eb851ec 	.word	0x1eb851ec
 8010664:	3fefeb85 	.word	0x3fefeb85
 8010668:	538ef34d 	.word	0x538ef34d
 801066c:	3fb72474 	.word	0x3fb72474

08010670 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 8010670:	b590      	push	{r4, r7, lr}
 8010672:	b087      	sub	sp, #28
 8010674:	af00      	add	r7, sp, #0
 8010676:	60f8      	str	r0, [r7, #12]
 8010678:	60b9      	str	r1, [r7, #8]
 801067a:	607a      	str	r2, [r7, #4]
 801067c:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 801067e:	6879      	ldr	r1, [r7, #4]
 8010680:	68b8      	ldr	r0, [r7, #8]
 8010682:	f7f0 fa55 	bl	8000b30 <__aeabi_fsub>
 8010686:	4603      	mov	r3, r0
 8010688:	461a      	mov	r2, r3
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate += e_roll*st;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	699b      	ldr	r3, [r3, #24]
 801069c:	4619      	mov	r1, r3
 801069e:	4610      	mov	r0, r2
 80106a0:	f7f0 fb50 	bl	8000d44 <__aeabi_fmul>
 80106a4:	4603      	mov	r3, r0
 80106a6:	4619      	mov	r1, r3
 80106a8:	4620      	mov	r0, r4
 80106aa:	f7f0 fa43 	bl	8000b34 <__addsf3>
 80106ae:	4603      	mov	r3, r0
 80106b0:	461a      	mov	r2, r3
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	P = Kp * e_roll;
 80106b8:	68fb      	ldr	r3, [r7, #12]
 80106ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80106bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80106be:	4618      	mov	r0, r3
 80106c0:	f7f0 fb40 	bl	8000d44 <__aeabi_fmul>
 80106c4:	4603      	mov	r3, r0
 80106c6:	461a      	mov	r2, r3
 80106c8:	68fb      	ldr	r3, [r7, #12]
 80106ca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80106d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80106d6:	4618      	mov	r0, r3
 80106d8:	f7f0 fb34 	bl	8000d44 <__aeabi_fmul>
 80106dc:	4603      	mov	r3, r0
 80106de:	461a      	mov	r2, r3
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

	//float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106ea:	4619      	mov	r1, r3
 80106ec:	6878      	ldr	r0, [r7, #4]
 80106ee:	f7f0 fa1f 	bl	8000b30 <__aeabi_fsub>
 80106f2:	4603      	mov	r3, r0
 80106f4:	461a      	mov	r2, r3
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	699b      	ldr	r3, [r3, #24]
 80106fa:	4619      	mov	r1, r3
 80106fc:	4610      	mov	r0, r2
 80106fe:	f7f0 fbd5 	bl	8000eac <__aeabi_fdiv>
 8010702:	4603      	mov	r3, r0
 8010704:	617b      	str	r3, [r7, #20]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	3338      	adds	r3, #56	; 0x38
 801070a:	6979      	ldr	r1, [r7, #20]
 801070c:	4618      	mov	r0, r3
 801070e:	f000 fa88 	bl	8010c22 <_ZN3lpf3RunEf>
 8010712:	6178      	str	r0, [r7, #20]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 801071a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801071c:	4618      	mov	r0, r3
 801071e:	f7f0 fb11 	bl	8000d44 <__aeabi_fmul>
 8010722:	4603      	mov	r3, r0
 8010724:	6979      	ldr	r1, [r7, #20]
 8010726:	4618      	mov	r0, r3
 8010728:	f7f0 fa02 	bl	8000b30 <__aeabi_fsub>
 801072c:	4603      	mov	r3, r0
 801072e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010730:	4618      	mov	r0, r3
 8010732:	f7f0 fb07 	bl	8000d44 <__aeabi_fmul>
 8010736:	4603      	mov	r3, r0
 8010738:	461a      	mov	r2, r3
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801074c:	4619      	mov	r1, r3
 801074e:	4610      	mov	r0, r2
 8010750:	f7f0 f9f0 	bl	8000b34 <__addsf3>
 8010754:	4603      	mov	r3, r0
 8010756:	461a      	mov	r2, r3
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 801075e:	4619      	mov	r1, r3
 8010760:	4610      	mov	r0, r2
 8010762:	f7f0 f9e7 	bl	8000b34 <__addsf3>
 8010766:	4603      	mov	r3, r0
 8010768:	461a      	mov	r2, r3
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  300, -300);
 801077a:	68fb      	ldr	r3, [r7, #12]
 801077c:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 8010780:	4b0e      	ldr	r3, [pc, #56]	; (80107bc <_ZN3PID9PID_Rate2Efffffff+0x14c>)
 8010782:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010786:	68f8      	ldr	r0, [r7, #12]
 8010788:	f000 f9ba 	bl	8010b00 <_ZN3PID3SatEfii>
 801078c:	4602      	mov	r2, r0
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 801079a:	68fb      	ldr	r3, [r7, #12]
 801079c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	alpha_dot_des_ = alpha_dot_des;
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	68ba      	ldr	r2, [r7, #8]
 80107a4:	62da      	str	r2, [r3, #44]	; 0x2c
	alpha_dot_ = alpha_dot;
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	687a      	ldr	r2, [r7, #4]
 80107aa:	631a      	str	r2, [r3, #48]	; 0x30
	return pd;
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
}
 80107b2:	4618      	mov	r0, r3
 80107b4:	371c      	adds	r7, #28
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd90      	pop	{r4, r7, pc}
 80107ba:	bf00      	nop
 80107bc:	fffffed4 	.word	0xfffffed4

080107c0 <_ZN3PID7PID_PosEfffff>:

float PID::PID_Pos(float pos_des, float pos, float Kp, float Ki, float Kd) {
 80107c0:	b580      	push	{r7, lr}
 80107c2:	b088      	sub	sp, #32
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	60f8      	str	r0, [r7, #12]
 80107c8:	60b9      	str	r1, [r7, #8]
 80107ca:	607a      	str	r2, [r7, #4]
 80107cc:	603b      	str	r3, [r7, #0]
	_e_pos = e_pos;
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	685a      	ldr	r2, [r3, #4]
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	601a      	str	r2, [r3, #0]
	e_pos = pos_des - pos;
 80107d6:	6879      	ldr	r1, [r7, #4]
 80107d8:	68b8      	ldr	r0, [r7, #8]
 80107da:	f7f0 f9a9 	bl	8000b30 <__aeabi_fsub>
 80107de:	4603      	mov	r3, r0
 80107e0:	461a      	mov	r2, r3
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	605a      	str	r2, [r3, #4]
	float P = Kp * e_pos;
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	685b      	ldr	r3, [r3, #4]
 80107ea:	4619      	mov	r1, r3
 80107ec:	6838      	ldr	r0, [r7, #0]
 80107ee:	f7f0 faa9 	bl	8000d44 <__aeabi_fmul>
 80107f2:	4603      	mov	r3, r0
 80107f4:	61fb      	str	r3, [r7, #28]

	float e_pos_dot = (e_pos - _e_pos)/st_pos;
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	685a      	ldr	r2, [r3, #4]
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	4619      	mov	r1, r3
 8010800:	4610      	mov	r0, r2
 8010802:	f7f0 f995 	bl	8000b30 <__aeabi_fsub>
 8010806:	4603      	mov	r3, r0
 8010808:	461a      	mov	r2, r3
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	689b      	ldr	r3, [r3, #8]
 801080e:	4619      	mov	r1, r3
 8010810:	4610      	mov	r0, r2
 8010812:	f7f0 fb4b 	bl	8000eac <__aeabi_fdiv>
 8010816:	4603      	mov	r3, r0
 8010818:	61bb      	str	r3, [r7, #24]
	//alpha_dot_dot_des = alpha_dot_dot_des / st;
	//alpha_dot_dot = d_filt.Run(alpha_dot_dot);

	float D = Kd * e_pos_dot;
 801081a:	69b9      	ldr	r1, [r7, #24]
 801081c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801081e:	f7f0 fa91 	bl	8000d44 <__aeabi_fmul>
 8010822:	4603      	mov	r3, r0
 8010824:	617b      	str	r3, [r7, #20]
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	float pd = P + D;
 8010826:	6979      	ldr	r1, [r7, #20]
 8010828:	69f8      	ldr	r0, [r7, #28]
 801082a:	f7f0 f983 	bl	8000b34 <__addsf3>
 801082e:	4603      	mov	r3, r0
 8010830:	613b      	str	r3, [r7, #16]
	return pd;
 8010832:	693b      	ldr	r3, [r7, #16]
}
 8010834:	4618      	mov	r0, r3
 8010836:	3720      	adds	r7, #32
 8010838:	46bd      	mov	sp, r7
 801083a:	bd80      	pop	{r7, pc}

0801083c <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 801083c:	b590      	push	{r4, r7, lr}
 801083e:	b087      	sub	sp, #28
 8010840:	af00      	add	r7, sp, #0
 8010842:	60f8      	str	r0, [r7, #12]
 8010844:	60b9      	str	r1, [r7, #8]
 8010846:	607a      	str	r2, [r7, #4]
 8010848:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 801084a:	6879      	ldr	r1, [r7, #4]
 801084c:	68b8      	ldr	r0, [r7, #8]
 801084e:	f7f0 f96f 	bl	8000b30 <__aeabi_fsub>
 8010852:	4603      	mov	r3, r0
 8010854:	461a      	mov	r2, r3
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	66da      	str	r2, [r3, #108]	; 0x6c
  float e_roll_der = - alpha_dot;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8010860:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 8010862:	68fb      	ldr	r3, [r7, #12]
 8010864:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010866:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801086c:	4618      	mov	r0, r3
 801086e:	f7f0 fc45 	bl	80010fc <__aeabi_f2iz>
 8010872:	4604      	mov	r4, r0
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801087a:	4618      	mov	r0, r3
 801087c:	f7f0 fc3e 	bl	80010fc <__aeabi_f2iz>
 8010880:	4603      	mov	r3, r0
 8010882:	429c      	cmp	r4, r3
 8010884:	d019      	beq.n	80108ba <_ZN3PID7PD_RateEfffff+0x7e>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801088a:	4619      	mov	r1, r3
 801088c:	68f8      	ldr	r0, [r7, #12]
 801088e:	f000 f8df 	bl	8010a50 <_ZN3PID3sgnEf>
 8010892:	4603      	mov	r3, r0
 8010894:	461c      	mov	r4, r3
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801089c:	4619      	mov	r1, r3
 801089e:	68f8      	ldr	r0, [r7, #12]
 80108a0:	f000 f8d6 	bl	8010a50 <_ZN3PID3sgnEf>
 80108a4:	4603      	mov	r3, r0
 80108a6:	429c      	cmp	r4, r3
 80108a8:	bf0c      	ite	eq
 80108aa:	2301      	moveq	r3, #1
 80108ac:	2300      	movne	r3, #0
 80108ae:	b2db      	uxtb	r3, r3
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d002      	beq.n	80108ba <_ZN3PID7PD_RateEfffff+0x7e>
      e_roll_int = 0;
 80108b4:	f04f 0300 	mov.w	r3, #0
 80108b8:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80108be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80108c0:	4618      	mov	r0, r3
 80108c2:	f7f0 fa3f 	bl	8000d44 <__aeabi_fmul>
 80108c6:	4603      	mov	r3, r0
 80108c8:	461a      	mov	r2, r3
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80108d0:	4619      	mov	r1, r3
 80108d2:	4610      	mov	r0, r2
 80108d4:	f7f0 f92c 	bl	8000b30 <__aeabi_fsub>
 80108d8:	4603      	mov	r3, r0
 80108da:	494d      	ldr	r1, [pc, #308]	; (8010a10 <_ZN3PID7PD_RateEfffff+0x1d4>)
 80108dc:	4618      	mov	r0, r3
 80108de:	f7f0 fa31 	bl	8000d44 <__aeabi_fmul>
 80108e2:	4603      	mov	r3, r0
 80108e4:	461a      	mov	r2, r3
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_int += de_filt*st;
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	699b      	ldr	r3, [r3, #24]
 80108fc:	4619      	mov	r1, r3
 80108fe:	4610      	mov	r0, r2
 8010900:	f7f0 fa20 	bl	8000d44 <__aeabi_fmul>
 8010904:	4603      	mov	r3, r0
 8010906:	4619      	mov	r1, r3
 8010908:	4620      	mov	r0, r4
 801090a:	f7f0 f913 	bl	8000b34 <__addsf3>
 801090e:	4603      	mov	r3, r0
 8010910:	461a      	mov	r2, r3
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	de = e_roll - e_eski_roll;
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010920:	4619      	mov	r1, r3
 8010922:	4610      	mov	r0, r2
 8010924:	f7f0 f904 	bl	8000b30 <__aeabi_fsub>
 8010928:	4603      	mov	r3, r0
 801092a:	461a      	mov	r2, r3
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	e_eski_roll = e_roll;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	675a      	str	r2, [r3, #116]	; 0x74

  ie_roll += e_roll_int*st;
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 801093e:	68fb      	ldr	r3, [r7, #12]
 8010940:	699b      	ldr	r3, [r3, #24]
 8010942:	6979      	ldr	r1, [r7, #20]
 8010944:	4618      	mov	r0, r3
 8010946:	f7f0 f9fd 	bl	8000d44 <__aeabi_fmul>
 801094a:	4603      	mov	r3, r0
 801094c:	4619      	mov	r1, r3
 801094e:	4620      	mov	r0, r4
 8010950:	f7f0 f8f0 	bl	8000b34 <__addsf3>
 8010954:	4603      	mov	r3, r0
 8010956:	461a      	mov	r2, r3
 8010958:	68fb      	ldr	r3, [r7, #12]
 801095a:	67da      	str	r2, [r3, #124]	; 0x7c

  ie_roll_sat = ie_roll;
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801096a:	6839      	ldr	r1, [r7, #0]
 801096c:	4618      	mov	r0, r3
 801096e:	f7f0 f9e9 	bl	8000d44 <__aeabi_fmul>
 8010972:	4603      	mov	r3, r0
 8010974:	461a      	mov	r2, r3
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801098e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010990:	4618      	mov	r0, r3
 8010992:	f7f0 f9d7 	bl	8000d44 <__aeabi_fmul>
 8010996:	4603      	mov	r3, r0
 8010998:	461a      	mov	r2, r3
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	//D = lpf.update(D);
	pd = P + I + D;
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80109ac:	4619      	mov	r1, r3
 80109ae:	4610      	mov	r0, r2
 80109b0:	f7f0 f8c0 	bl	8000b34 <__addsf3>
 80109b4:	4603      	mov	r3, r0
 80109b6:	461a      	mov	r2, r3
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80109be:	4619      	mov	r1, r3
 80109c0:	4610      	mov	r0, r2
 80109c2:	f7f0 f8b7 	bl	8000b34 <__addsf3>
 80109c6:	4603      	mov	r3, r0
 80109c8:	461a      	mov	r2, r3
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  	pd_roll_buf = pd;
 80109d0:	68fb      	ldr	r3, [r7, #12]
 80109d2:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	625a      	str	r2, [r3, #36]	; 0x24
	pd  = Sat(pd,  300, -300);
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	f8d3 10a8 	ldr.w	r1, [r3, #168]	; 0xa8
 80109e0:	4b0c      	ldr	r3, [pc, #48]	; (8010a14 <_ZN3PID7PD_RateEfffff+0x1d8>)
 80109e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80109e6:	68f8      	ldr	r0, [r7, #12]
 80109e8:	f000 f88a 	bl	8010b00 <_ZN3PID3SatEfii>
 80109ec:	4602      	mov	r2, r0
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	pd_roll_sat_buf = pd;
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    return pd;
 8010a00:	68fb      	ldr	r3, [r7, #12]
 8010a02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8

}
 8010a06:	4618      	mov	r0, r3
 8010a08:	371c      	adds	r7, #28
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	bd90      	pop	{r4, r7, pc}
 8010a0e:	bf00      	nop
 8010a10:	42c80000 	.word	0x42c80000
 8010a14:	fffffed4 	.word	0xfffffed4

08010a18 <_ZN3PID5resetEv>:

void PID::reset() {
 8010a18:	b480      	push	{r7}
 8010a1a:	b083      	sub	sp, #12
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	f04f 0200 	mov.w	r2, #0
 8010a26:	67da      	str	r2, [r3, #124]	; 0x7c
	ie_roll_rate = 0;
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	f04f 0200 	mov.w	r2, #0
 8010a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_filt = 0;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	f04f 0200 	mov.w	r2, #0
 8010a38:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	de_int = 0;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f04f 0200 	mov.w	r2, #0
 8010a42:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8010a46:	bf00      	nop
 8010a48:	370c      	adds	r7, #12
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bc80      	pop	{r7}
 8010a4e:	4770      	bx	lr

08010a50 <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 8010a50:	b580      	push	{r7, lr}
 8010a52:	b082      	sub	sp, #8
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
 8010a58:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 8010a5a:	f04f 0100 	mov.w	r1, #0
 8010a5e:	6838      	ldr	r0, [r7, #0]
 8010a60:	f7f0 fb0e 	bl	8001080 <__aeabi_fcmplt>
 8010a64:	4603      	mov	r3, r0
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d001      	beq.n	8010a6e <_ZN3PID3sgnEf+0x1e>
 8010a6a:	23ff      	movs	r3, #255	; 0xff
 8010a6c:	e00a      	b.n	8010a84 <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 8010a6e:	f04f 0100 	mov.w	r1, #0
 8010a72:	6838      	ldr	r0, [r7, #0]
 8010a74:	f7f0 fb22 	bl	80010bc <__aeabi_fcmpgt>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	d001      	beq.n	8010a82 <_ZN3PID3sgnEf+0x32>
 8010a7e:	2301      	movs	r3, #1
 8010a80:	e000      	b.n	8010a84 <_ZN3PID3sgnEf+0x34>
  return 0;
 8010a82:	2300      	movs	r3, #0
}
 8010a84:	4618      	mov	r0, r3
 8010a86:	3708      	adds	r7, #8
 8010a88:	46bd      	mov	sp, r7
 8010a8a:	bd80      	pop	{r7, pc}

08010a8c <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b086      	sub	sp, #24
 8010a90:	af00      	add	r7, sp, #0
 8010a92:	60f8      	str	r0, [r7, #12]
 8010a94:	60b9      	str	r1, [r7, #8]
 8010a96:	607a      	str	r2, [r7, #4]
 8010a98:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 8010a9a:	6a3b      	ldr	r3, [r7, #32]
 8010a9c:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 8010aa0:	dd24      	ble.n	8010aec <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 8010aa2:	6878      	ldr	r0, [r7, #4]
 8010aa4:	f7f0 f8fa 	bl	8000c9c <__aeabi_i2f>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	4619      	mov	r1, r3
 8010aac:	68b8      	ldr	r0, [r7, #8]
 8010aae:	f7f0 fb05 	bl	80010bc <__aeabi_fcmpgt>
 8010ab2:	4603      	mov	r3, r0
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d005      	beq.n	8010ac4 <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 8010ab8:	6878      	ldr	r0, [r7, #4]
 8010aba:	f7f0 f8ef 	bl	8000c9c <__aeabi_i2f>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	617b      	str	r3, [r7, #20]
 8010ac2:	e015      	b.n	8010af0 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 8010ac4:	6838      	ldr	r0, [r7, #0]
 8010ac6:	f7f0 f8e9 	bl	8000c9c <__aeabi_i2f>
 8010aca:	4603      	mov	r3, r0
 8010acc:	4619      	mov	r1, r3
 8010ace:	68b8      	ldr	r0, [r7, #8]
 8010ad0:	f7f0 fad6 	bl	8001080 <__aeabi_fcmplt>
 8010ad4:	4603      	mov	r3, r0
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d005      	beq.n	8010ae6 <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 8010ada:	6838      	ldr	r0, [r7, #0]
 8010adc:	f7f0 f8de 	bl	8000c9c <__aeabi_i2f>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	617b      	str	r3, [r7, #20]
 8010ae4:	e004      	b.n	8010af0 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	617b      	str	r3, [r7, #20]
 8010aea:	e001      	b.n	8010af0 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 8010aec:	4b03      	ldr	r3, [pc, #12]	; (8010afc <_ZN3PID3SatEfiii+0x70>)
 8010aee:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 8010af0:	697b      	ldr	r3, [r7, #20]
}
 8010af2:	4618      	mov	r0, r3
 8010af4:	3718      	adds	r7, #24
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}
 8010afa:	bf00      	nop
 8010afc:	447a0000 	.word	0x447a0000

08010b00 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b086      	sub	sp, #24
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	607a      	str	r2, [r7, #4]
 8010b0c:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f7f0 f8c4 	bl	8000c9c <__aeabi_i2f>
 8010b14:	4603      	mov	r3, r0
 8010b16:	4619      	mov	r1, r3
 8010b18:	68b8      	ldr	r0, [r7, #8]
 8010b1a:	f7f0 facf 	bl	80010bc <__aeabi_fcmpgt>
 8010b1e:	4603      	mov	r3, r0
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d005      	beq.n	8010b30 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 8010b24:	6878      	ldr	r0, [r7, #4]
 8010b26:	f7f0 f8b9 	bl	8000c9c <__aeabi_i2f>
 8010b2a:	4603      	mov	r3, r0
 8010b2c:	617b      	str	r3, [r7, #20]
 8010b2e:	e012      	b.n	8010b56 <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 8010b30:	6838      	ldr	r0, [r7, #0]
 8010b32:	f7f0 f8b3 	bl	8000c9c <__aeabi_i2f>
 8010b36:	4603      	mov	r3, r0
 8010b38:	4619      	mov	r1, r3
 8010b3a:	68b8      	ldr	r0, [r7, #8]
 8010b3c:	f7f0 faa0 	bl	8001080 <__aeabi_fcmplt>
 8010b40:	4603      	mov	r3, r0
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d005      	beq.n	8010b52 <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 8010b46:	6838      	ldr	r0, [r7, #0]
 8010b48:	f7f0 f8a8 	bl	8000c9c <__aeabi_i2f>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	617b      	str	r3, [r7, #20]
 8010b50:	e001      	b.n	8010b56 <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 8010b52:	68bb      	ldr	r3, [r7, #8]
 8010b54:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 8010b56:	697b      	ldr	r3, [r7, #20]
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	3718      	adds	r7, #24
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}

08010b60 <_ZN3PID5F2thrEf>:
	float out_max  = 1326;

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
}

unsigned int PID::F2thr(float F) {
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b088      	sub	sp, #32
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 8010b6a:	4b16      	ldr	r3, [pc, #88]	; (8010bc4 <_ZN3PID5F2thrEf+0x64>)
 8010b6c:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 8010b6e:	4b16      	ldr	r3, [pc, #88]	; (8010bc8 <_ZN3PID5F2thrEf+0x68>)
 8010b70:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 8010b72:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8010b76:	6838      	ldr	r0, [r7, #0]
 8010b78:	f7f0 f998 	bl	8000eac <__aeabi_fdiv>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 8010b80:	69f9      	ldr	r1, [r7, #28]
 8010b82:	6978      	ldr	r0, [r7, #20]
 8010b84:	f7f0 f992 	bl	8000eac <__aeabi_fdiv>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	f7f1 ff64 	bl	8002a58 <_ZSt4sqrtf>
 8010b90:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 8010b92:	490e      	ldr	r1, [pc, #56]	; (8010bcc <_ZN3PID5F2thrEf+0x6c>)
 8010b94:	6938      	ldr	r0, [r7, #16]
 8010b96:	f7f0 f8d5 	bl	8000d44 <__aeabi_fmul>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	69b9      	ldr	r1, [r7, #24]
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	f7f0 f984 	bl	8000eac <__aeabi_fdiv>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	4909      	ldr	r1, [pc, #36]	; (8010bcc <_ZN3PID5F2thrEf+0x6c>)
 8010ba8:	4618      	mov	r0, r3
 8010baa:	f7ef ffc3 	bl	8000b34 <__addsf3>
 8010bae:	4603      	mov	r3, r0
 8010bb0:	4618      	mov	r0, r3
 8010bb2:	f7f0 fac9 	bl	8001148 <__aeabi_f2uiz>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	60fb      	str	r3, [r7, #12]
	return thr;
 8010bba:	68fb      	ldr	r3, [r7, #12]
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	3720      	adds	r7, #32
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	3359f513 	.word	0x3359f513
 8010bc8:	46896e00 	.word	0x46896e00
 8010bcc:	447a0000 	.word	0x447a0000

08010bd0 <_ZN3PIDD1Ev>:

PID::~PID() {};
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b082      	sub	sp, #8
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	3338      	adds	r3, #56	; 0x38
 8010bdc:	4618      	mov	r0, r3
 8010bde:	f000 f876 	bl	8010cce <_ZN3lpfD1Ev>
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	4618      	mov	r0, r3
 8010be6:	3708      	adds	r7, #8
 8010be8:	46bd      	mov	sp, r7
 8010bea:	bd80      	pop	{r7, pc}

08010bec <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 8010bec:	b480      	push	{r7}
 8010bee:	b085      	sub	sp, #20
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	60f8      	str	r0, [r7, #12]
 8010bf4:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 8010bf8:	68f9      	ldr	r1, [r7, #12]
 8010bfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bfe:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 8010c02:	68f9      	ldr	r1, [r7, #12]
 8010c04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010c08:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 8010c0c:	68f9      	ldr	r1, [r7, #12]
 8010c0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8010c12:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	3714      	adds	r7, #20
 8010c1c:	46bd      	mov	sp, r7
 8010c1e:	bc80      	pop	{r7}
 8010c20:	4770      	bx	lr

08010c22 <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 8010c22:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	685b      	ldr	r3, [r3, #4]
 8010c38:	4618      	mov	r0, r3
 8010c3a:	f7ef fbf5 	bl	8000428 <__aeabi_f2d>
 8010c3e:	4602      	mov	r2, r0
 8010c40:	460b      	mov	r3, r1
 8010c42:	4620      	mov	r0, r4
 8010c44:	4629      	mov	r1, r5
 8010c46:	f7ef fc47 	bl	80004d8 <__aeabi_dmul>
 8010c4a:	4602      	mov	r2, r0
 8010c4c:	460b      	mov	r3, r1
 8010c4e:	4690      	mov	r8, r2
 8010c50:	4699      	mov	r9, r3
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8010c58:	6838      	ldr	r0, [r7, #0]
 8010c5a:	f7ef fbe5 	bl	8000428 <__aeabi_f2d>
 8010c5e:	4602      	mov	r2, r0
 8010c60:	460b      	mov	r3, r1
 8010c62:	4620      	mov	r0, r4
 8010c64:	4629      	mov	r1, r5
 8010c66:	f7ef fc37 	bl	80004d8 <__aeabi_dmul>
 8010c6a:	4602      	mov	r2, r0
 8010c6c:	460b      	mov	r3, r1
 8010c6e:	4640      	mov	r0, r8
 8010c70:	4649      	mov	r1, r9
 8010c72:	f7ef fa7b 	bl	800016c <__adddf3>
 8010c76:	4602      	mov	r2, r0
 8010c78:	460b      	mov	r3, r1
 8010c7a:	4690      	mov	r8, r2
 8010c7c:	4699      	mov	r9, r3
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f7ef fbcd 	bl	8000428 <__aeabi_f2d>
 8010c8e:	4602      	mov	r2, r0
 8010c90:	460b      	mov	r3, r1
 8010c92:	4620      	mov	r0, r4
 8010c94:	4629      	mov	r1, r5
 8010c96:	f7ef fc1f 	bl	80004d8 <__aeabi_dmul>
 8010c9a:	4602      	mov	r2, r0
 8010c9c:	460b      	mov	r3, r1
 8010c9e:	4640      	mov	r0, r8
 8010ca0:	4649      	mov	r1, r9
 8010ca2:	f7ef fa63 	bl	800016c <__adddf3>
 8010ca6:	4602      	mov	r2, r0
 8010ca8:	460b      	mov	r3, r1
 8010caa:	4610      	mov	r0, r2
 8010cac:	4619      	mov	r1, r3
 8010cae:	f7ef feeb 	bl	8000a88 <__aeabi_d2f>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	60fb      	str	r3, [r7, #12]
	x_ = x;
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	683a      	ldr	r2, [r7, #0]
 8010cba:	601a      	str	r2, [r3, #0]
	y_ = y;
 8010cbc:	687b      	ldr	r3, [r7, #4]
 8010cbe:	68fa      	ldr	r2, [r7, #12]
 8010cc0:	605a      	str	r2, [r3, #4]
	return y;
 8010cc2:	68fb      	ldr	r3, [r7, #12]

}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3710      	adds	r7, #16
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08010cce <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 8010cce:	b480      	push	{r7}
 8010cd0:	b083      	sub	sp, #12
 8010cd2:	af00      	add	r7, sp, #0
 8010cd4:	6078      	str	r0, [r7, #4]
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	4618      	mov	r0, r3
 8010cda:	370c      	adds	r7, #12
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	bc80      	pop	{r7}
 8010ce0:	4770      	bx	lr
	...

08010ce4 <atanf>:
 8010ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ce8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8010cec:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8010cf0:	4604      	mov	r4, r0
 8010cf2:	4680      	mov	r8, r0
 8010cf4:	db0e      	blt.n	8010d14 <atanf+0x30>
 8010cf6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8010cfa:	dd04      	ble.n	8010d06 <atanf+0x22>
 8010cfc:	4601      	mov	r1, r0
 8010cfe:	f7ef ff19 	bl	8000b34 <__addsf3>
 8010d02:	4604      	mov	r4, r0
 8010d04:	e003      	b.n	8010d0e <atanf+0x2a>
 8010d06:	2800      	cmp	r0, #0
 8010d08:	f300 80ce 	bgt.w	8010ea8 <atanf+0x1c4>
 8010d0c:	4c67      	ldr	r4, [pc, #412]	; (8010eac <atanf+0x1c8>)
 8010d0e:	4620      	mov	r0, r4
 8010d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d14:	4b66      	ldr	r3, [pc, #408]	; (8010eb0 <atanf+0x1cc>)
 8010d16:	429d      	cmp	r5, r3
 8010d18:	dc0e      	bgt.n	8010d38 <atanf+0x54>
 8010d1a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8010d1e:	da08      	bge.n	8010d32 <atanf+0x4e>
 8010d20:	4964      	ldr	r1, [pc, #400]	; (8010eb4 <atanf+0x1d0>)
 8010d22:	f7ef ff07 	bl	8000b34 <__addsf3>
 8010d26:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010d2a:	f7f0 f9c7 	bl	80010bc <__aeabi_fcmpgt>
 8010d2e:	2800      	cmp	r0, #0
 8010d30:	d1ed      	bne.n	8010d0e <atanf+0x2a>
 8010d32:	f04f 36ff 	mov.w	r6, #4294967295
 8010d36:	e01c      	b.n	8010d72 <atanf+0x8e>
 8010d38:	f000 f914 	bl	8010f64 <fabsf>
 8010d3c:	4b5e      	ldr	r3, [pc, #376]	; (8010eb8 <atanf+0x1d4>)
 8010d3e:	4604      	mov	r4, r0
 8010d40:	429d      	cmp	r5, r3
 8010d42:	dc7c      	bgt.n	8010e3e <atanf+0x15a>
 8010d44:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8010d48:	429d      	cmp	r5, r3
 8010d4a:	dc67      	bgt.n	8010e1c <atanf+0x138>
 8010d4c:	4601      	mov	r1, r0
 8010d4e:	f7ef fef1 	bl	8000b34 <__addsf3>
 8010d52:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010d56:	f7ef feeb 	bl	8000b30 <__aeabi_fsub>
 8010d5a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010d5e:	4605      	mov	r5, r0
 8010d60:	4620      	mov	r0, r4
 8010d62:	f7ef fee7 	bl	8000b34 <__addsf3>
 8010d66:	4601      	mov	r1, r0
 8010d68:	4628      	mov	r0, r5
 8010d6a:	f7f0 f89f 	bl	8000eac <__aeabi_fdiv>
 8010d6e:	2600      	movs	r6, #0
 8010d70:	4604      	mov	r4, r0
 8010d72:	4621      	mov	r1, r4
 8010d74:	4620      	mov	r0, r4
 8010d76:	f7ef ffe5 	bl	8000d44 <__aeabi_fmul>
 8010d7a:	4601      	mov	r1, r0
 8010d7c:	4607      	mov	r7, r0
 8010d7e:	f7ef ffe1 	bl	8000d44 <__aeabi_fmul>
 8010d82:	4605      	mov	r5, r0
 8010d84:	494d      	ldr	r1, [pc, #308]	; (8010ebc <atanf+0x1d8>)
 8010d86:	f7ef ffdd 	bl	8000d44 <__aeabi_fmul>
 8010d8a:	494d      	ldr	r1, [pc, #308]	; (8010ec0 <atanf+0x1dc>)
 8010d8c:	f7ef fed2 	bl	8000b34 <__addsf3>
 8010d90:	4629      	mov	r1, r5
 8010d92:	f7ef ffd7 	bl	8000d44 <__aeabi_fmul>
 8010d96:	494b      	ldr	r1, [pc, #300]	; (8010ec4 <atanf+0x1e0>)
 8010d98:	f7ef fecc 	bl	8000b34 <__addsf3>
 8010d9c:	4629      	mov	r1, r5
 8010d9e:	f7ef ffd1 	bl	8000d44 <__aeabi_fmul>
 8010da2:	4949      	ldr	r1, [pc, #292]	; (8010ec8 <atanf+0x1e4>)
 8010da4:	f7ef fec6 	bl	8000b34 <__addsf3>
 8010da8:	4629      	mov	r1, r5
 8010daa:	f7ef ffcb 	bl	8000d44 <__aeabi_fmul>
 8010dae:	4947      	ldr	r1, [pc, #284]	; (8010ecc <atanf+0x1e8>)
 8010db0:	f7ef fec0 	bl	8000b34 <__addsf3>
 8010db4:	4629      	mov	r1, r5
 8010db6:	f7ef ffc5 	bl	8000d44 <__aeabi_fmul>
 8010dba:	4945      	ldr	r1, [pc, #276]	; (8010ed0 <atanf+0x1ec>)
 8010dbc:	f7ef feba 	bl	8000b34 <__addsf3>
 8010dc0:	4639      	mov	r1, r7
 8010dc2:	f7ef ffbf 	bl	8000d44 <__aeabi_fmul>
 8010dc6:	4943      	ldr	r1, [pc, #268]	; (8010ed4 <atanf+0x1f0>)
 8010dc8:	4607      	mov	r7, r0
 8010dca:	4628      	mov	r0, r5
 8010dcc:	f7ef ffba 	bl	8000d44 <__aeabi_fmul>
 8010dd0:	4941      	ldr	r1, [pc, #260]	; (8010ed8 <atanf+0x1f4>)
 8010dd2:	f7ef fead 	bl	8000b30 <__aeabi_fsub>
 8010dd6:	4629      	mov	r1, r5
 8010dd8:	f7ef ffb4 	bl	8000d44 <__aeabi_fmul>
 8010ddc:	493f      	ldr	r1, [pc, #252]	; (8010edc <atanf+0x1f8>)
 8010dde:	f7ef fea7 	bl	8000b30 <__aeabi_fsub>
 8010de2:	4629      	mov	r1, r5
 8010de4:	f7ef ffae 	bl	8000d44 <__aeabi_fmul>
 8010de8:	493d      	ldr	r1, [pc, #244]	; (8010ee0 <atanf+0x1fc>)
 8010dea:	f7ef fea1 	bl	8000b30 <__aeabi_fsub>
 8010dee:	4629      	mov	r1, r5
 8010df0:	f7ef ffa8 	bl	8000d44 <__aeabi_fmul>
 8010df4:	493b      	ldr	r1, [pc, #236]	; (8010ee4 <atanf+0x200>)
 8010df6:	f7ef fe9b 	bl	8000b30 <__aeabi_fsub>
 8010dfa:	4629      	mov	r1, r5
 8010dfc:	f7ef ffa2 	bl	8000d44 <__aeabi_fmul>
 8010e00:	4601      	mov	r1, r0
 8010e02:	4638      	mov	r0, r7
 8010e04:	f7ef fe96 	bl	8000b34 <__addsf3>
 8010e08:	4621      	mov	r1, r4
 8010e0a:	f7ef ff9b 	bl	8000d44 <__aeabi_fmul>
 8010e0e:	1c73      	adds	r3, r6, #1
 8010e10:	4601      	mov	r1, r0
 8010e12:	d133      	bne.n	8010e7c <atanf+0x198>
 8010e14:	4620      	mov	r0, r4
 8010e16:	f7ef fe8b 	bl	8000b30 <__aeabi_fsub>
 8010e1a:	e772      	b.n	8010d02 <atanf+0x1e>
 8010e1c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010e20:	f7ef fe86 	bl	8000b30 <__aeabi_fsub>
 8010e24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010e28:	4605      	mov	r5, r0
 8010e2a:	4620      	mov	r0, r4
 8010e2c:	f7ef fe82 	bl	8000b34 <__addsf3>
 8010e30:	4601      	mov	r1, r0
 8010e32:	4628      	mov	r0, r5
 8010e34:	f7f0 f83a 	bl	8000eac <__aeabi_fdiv>
 8010e38:	2601      	movs	r6, #1
 8010e3a:	4604      	mov	r4, r0
 8010e3c:	e799      	b.n	8010d72 <atanf+0x8e>
 8010e3e:	4b2a      	ldr	r3, [pc, #168]	; (8010ee8 <atanf+0x204>)
 8010e40:	429d      	cmp	r5, r3
 8010e42:	dc14      	bgt.n	8010e6e <atanf+0x18a>
 8010e44:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8010e48:	f7ef fe72 	bl	8000b30 <__aeabi_fsub>
 8010e4c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8010e50:	4605      	mov	r5, r0
 8010e52:	4620      	mov	r0, r4
 8010e54:	f7ef ff76 	bl	8000d44 <__aeabi_fmul>
 8010e58:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8010e5c:	f7ef fe6a 	bl	8000b34 <__addsf3>
 8010e60:	4601      	mov	r1, r0
 8010e62:	4628      	mov	r0, r5
 8010e64:	f7f0 f822 	bl	8000eac <__aeabi_fdiv>
 8010e68:	2602      	movs	r6, #2
 8010e6a:	4604      	mov	r4, r0
 8010e6c:	e781      	b.n	8010d72 <atanf+0x8e>
 8010e6e:	4601      	mov	r1, r0
 8010e70:	481e      	ldr	r0, [pc, #120]	; (8010eec <atanf+0x208>)
 8010e72:	f7f0 f81b 	bl	8000eac <__aeabi_fdiv>
 8010e76:	2603      	movs	r6, #3
 8010e78:	4604      	mov	r4, r0
 8010e7a:	e77a      	b.n	8010d72 <atanf+0x8e>
 8010e7c:	4b1c      	ldr	r3, [pc, #112]	; (8010ef0 <atanf+0x20c>)
 8010e7e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8010e82:	f7ef fe55 	bl	8000b30 <__aeabi_fsub>
 8010e86:	4621      	mov	r1, r4
 8010e88:	f7ef fe52 	bl	8000b30 <__aeabi_fsub>
 8010e8c:	4b19      	ldr	r3, [pc, #100]	; (8010ef4 <atanf+0x210>)
 8010e8e:	4601      	mov	r1, r0
 8010e90:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010e94:	f7ef fe4c 	bl	8000b30 <__aeabi_fsub>
 8010e98:	f1b8 0f00 	cmp.w	r8, #0
 8010e9c:	4604      	mov	r4, r0
 8010e9e:	f6bf af36 	bge.w	8010d0e <atanf+0x2a>
 8010ea2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010ea6:	e72c      	b.n	8010d02 <atanf+0x1e>
 8010ea8:	4c13      	ldr	r4, [pc, #76]	; (8010ef8 <atanf+0x214>)
 8010eaa:	e730      	b.n	8010d0e <atanf+0x2a>
 8010eac:	bfc90fdb 	.word	0xbfc90fdb
 8010eb0:	3edfffff 	.word	0x3edfffff
 8010eb4:	7149f2ca 	.word	0x7149f2ca
 8010eb8:	3f97ffff 	.word	0x3f97ffff
 8010ebc:	3c8569d7 	.word	0x3c8569d7
 8010ec0:	3d4bda59 	.word	0x3d4bda59
 8010ec4:	3d886b35 	.word	0x3d886b35
 8010ec8:	3dba2e6e 	.word	0x3dba2e6e
 8010ecc:	3e124925 	.word	0x3e124925
 8010ed0:	3eaaaaab 	.word	0x3eaaaaab
 8010ed4:	bd15a221 	.word	0xbd15a221
 8010ed8:	3d6ef16b 	.word	0x3d6ef16b
 8010edc:	3d9d8795 	.word	0x3d9d8795
 8010ee0:	3de38e38 	.word	0x3de38e38
 8010ee4:	3e4ccccd 	.word	0x3e4ccccd
 8010ee8:	401bffff 	.word	0x401bffff
 8010eec:	bf800000 	.word	0xbf800000
 8010ef0:	0801421c 	.word	0x0801421c
 8010ef4:	0801420c 	.word	0x0801420c
 8010ef8:	3fc90fdb 	.word	0x3fc90fdb

08010efc <cosf>:
 8010efc:	b507      	push	{r0, r1, r2, lr}
 8010efe:	4a18      	ldr	r2, [pc, #96]	; (8010f60 <cosf+0x64>)
 8010f00:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8010f04:	4293      	cmp	r3, r2
 8010f06:	4601      	mov	r1, r0
 8010f08:	dc03      	bgt.n	8010f12 <cosf+0x16>
 8010f0a:	2100      	movs	r1, #0
 8010f0c:	f001 fac4 	bl	8012498 <__kernel_cosf>
 8010f10:	e004      	b.n	8010f1c <cosf+0x20>
 8010f12:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010f16:	db04      	blt.n	8010f22 <cosf+0x26>
 8010f18:	f7ef fe0a 	bl	8000b30 <__aeabi_fsub>
 8010f1c:	b003      	add	sp, #12
 8010f1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f22:	4669      	mov	r1, sp
 8010f24:	f001 f908 	bl	8012138 <__ieee754_rem_pio2f>
 8010f28:	f000 0203 	and.w	r2, r0, #3
 8010f2c:	2a01      	cmp	r2, #1
 8010f2e:	d005      	beq.n	8010f3c <cosf+0x40>
 8010f30:	2a02      	cmp	r2, #2
 8010f32:	d00a      	beq.n	8010f4a <cosf+0x4e>
 8010f34:	b972      	cbnz	r2, 8010f54 <cosf+0x58>
 8010f36:	9901      	ldr	r1, [sp, #4]
 8010f38:	9800      	ldr	r0, [sp, #0]
 8010f3a:	e7e7      	b.n	8010f0c <cosf+0x10>
 8010f3c:	9901      	ldr	r1, [sp, #4]
 8010f3e:	9800      	ldr	r0, [sp, #0]
 8010f40:	f001 fde0 	bl	8012b04 <__kernel_sinf>
 8010f44:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010f48:	e7e8      	b.n	8010f1c <cosf+0x20>
 8010f4a:	9901      	ldr	r1, [sp, #4]
 8010f4c:	9800      	ldr	r0, [sp, #0]
 8010f4e:	f001 faa3 	bl	8012498 <__kernel_cosf>
 8010f52:	e7f7      	b.n	8010f44 <cosf+0x48>
 8010f54:	2201      	movs	r2, #1
 8010f56:	9901      	ldr	r1, [sp, #4]
 8010f58:	9800      	ldr	r0, [sp, #0]
 8010f5a:	f001 fdd3 	bl	8012b04 <__kernel_sinf>
 8010f5e:	e7dd      	b.n	8010f1c <cosf+0x20>
 8010f60:	3f490fd8 	.word	0x3f490fd8

08010f64 <fabsf>:
 8010f64:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010f68:	4770      	bx	lr
	...

08010f6c <sinf>:
 8010f6c:	b507      	push	{r0, r1, r2, lr}
 8010f6e:	4a19      	ldr	r2, [pc, #100]	; (8010fd4 <sinf+0x68>)
 8010f70:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8010f74:	4293      	cmp	r3, r2
 8010f76:	4601      	mov	r1, r0
 8010f78:	dc04      	bgt.n	8010f84 <sinf+0x18>
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	2100      	movs	r1, #0
 8010f7e:	f001 fdc1 	bl	8012b04 <__kernel_sinf>
 8010f82:	e004      	b.n	8010f8e <sinf+0x22>
 8010f84:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010f88:	db04      	blt.n	8010f94 <sinf+0x28>
 8010f8a:	f7ef fdd1 	bl	8000b30 <__aeabi_fsub>
 8010f8e:	b003      	add	sp, #12
 8010f90:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f94:	4669      	mov	r1, sp
 8010f96:	f001 f8cf 	bl	8012138 <__ieee754_rem_pio2f>
 8010f9a:	f000 0003 	and.w	r0, r0, #3
 8010f9e:	2801      	cmp	r0, #1
 8010fa0:	d006      	beq.n	8010fb0 <sinf+0x44>
 8010fa2:	2802      	cmp	r0, #2
 8010fa4:	d009      	beq.n	8010fba <sinf+0x4e>
 8010fa6:	b980      	cbnz	r0, 8010fca <sinf+0x5e>
 8010fa8:	2201      	movs	r2, #1
 8010faa:	9901      	ldr	r1, [sp, #4]
 8010fac:	9800      	ldr	r0, [sp, #0]
 8010fae:	e7e6      	b.n	8010f7e <sinf+0x12>
 8010fb0:	9901      	ldr	r1, [sp, #4]
 8010fb2:	9800      	ldr	r0, [sp, #0]
 8010fb4:	f001 fa70 	bl	8012498 <__kernel_cosf>
 8010fb8:	e7e9      	b.n	8010f8e <sinf+0x22>
 8010fba:	2201      	movs	r2, #1
 8010fbc:	9901      	ldr	r1, [sp, #4]
 8010fbe:	9800      	ldr	r0, [sp, #0]
 8010fc0:	f001 fda0 	bl	8012b04 <__kernel_sinf>
 8010fc4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8010fc8:	e7e1      	b.n	8010f8e <sinf+0x22>
 8010fca:	9901      	ldr	r1, [sp, #4]
 8010fcc:	9800      	ldr	r0, [sp, #0]
 8010fce:	f001 fa63 	bl	8012498 <__kernel_cosf>
 8010fd2:	e7f7      	b.n	8010fc4 <sinf+0x58>
 8010fd4:	3f490fd8 	.word	0x3f490fd8

08010fd8 <pow>:
 8010fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fdc:	461f      	mov	r7, r3
 8010fde:	4680      	mov	r8, r0
 8010fe0:	4689      	mov	r9, r1
 8010fe2:	4616      	mov	r6, r2
 8010fe4:	f000 f91c 	bl	8011220 <__ieee754_pow>
 8010fe8:	4b4d      	ldr	r3, [pc, #308]	; (8011120 <pow+0x148>)
 8010fea:	4604      	mov	r4, r0
 8010fec:	f993 3000 	ldrsb.w	r3, [r3]
 8010ff0:	460d      	mov	r5, r1
 8010ff2:	3301      	adds	r3, #1
 8010ff4:	d015      	beq.n	8011022 <pow+0x4a>
 8010ff6:	4632      	mov	r2, r6
 8010ff8:	463b      	mov	r3, r7
 8010ffa:	4630      	mov	r0, r6
 8010ffc:	4639      	mov	r1, r7
 8010ffe:	f7ef fd05 	bl	8000a0c <__aeabi_dcmpun>
 8011002:	b970      	cbnz	r0, 8011022 <pow+0x4a>
 8011004:	4642      	mov	r2, r8
 8011006:	464b      	mov	r3, r9
 8011008:	4640      	mov	r0, r8
 801100a:	4649      	mov	r1, r9
 801100c:	f7ef fcfe 	bl	8000a0c <__aeabi_dcmpun>
 8011010:	2200      	movs	r2, #0
 8011012:	2300      	movs	r3, #0
 8011014:	b148      	cbz	r0, 801102a <pow+0x52>
 8011016:	4630      	mov	r0, r6
 8011018:	4639      	mov	r1, r7
 801101a:	f7ef fcc5 	bl	80009a8 <__aeabi_dcmpeq>
 801101e:	2800      	cmp	r0, #0
 8011020:	d17b      	bne.n	801111a <pow+0x142>
 8011022:	4620      	mov	r0, r4
 8011024:	4629      	mov	r1, r5
 8011026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801102a:	4640      	mov	r0, r8
 801102c:	4649      	mov	r1, r9
 801102e:	f7ef fcbb 	bl	80009a8 <__aeabi_dcmpeq>
 8011032:	b1e0      	cbz	r0, 801106e <pow+0x96>
 8011034:	2200      	movs	r2, #0
 8011036:	2300      	movs	r3, #0
 8011038:	4630      	mov	r0, r6
 801103a:	4639      	mov	r1, r7
 801103c:	f7ef fcb4 	bl	80009a8 <__aeabi_dcmpeq>
 8011040:	2800      	cmp	r0, #0
 8011042:	d16a      	bne.n	801111a <pow+0x142>
 8011044:	4630      	mov	r0, r6
 8011046:	4639      	mov	r1, r7
 8011048:	f001 fdd5 	bl	8012bf6 <finite>
 801104c:	2800      	cmp	r0, #0
 801104e:	d0e8      	beq.n	8011022 <pow+0x4a>
 8011050:	2200      	movs	r2, #0
 8011052:	2300      	movs	r3, #0
 8011054:	4630      	mov	r0, r6
 8011056:	4639      	mov	r1, r7
 8011058:	f7ef fcb0 	bl	80009bc <__aeabi_dcmplt>
 801105c:	2800      	cmp	r0, #0
 801105e:	d0e0      	beq.n	8011022 <pow+0x4a>
 8011060:	f001 ff7e 	bl	8012f60 <__errno>
 8011064:	2321      	movs	r3, #33	; 0x21
 8011066:	2400      	movs	r4, #0
 8011068:	6003      	str	r3, [r0, #0]
 801106a:	4d2e      	ldr	r5, [pc, #184]	; (8011124 <pow+0x14c>)
 801106c:	e7d9      	b.n	8011022 <pow+0x4a>
 801106e:	4620      	mov	r0, r4
 8011070:	4629      	mov	r1, r5
 8011072:	f001 fdc0 	bl	8012bf6 <finite>
 8011076:	bba8      	cbnz	r0, 80110e4 <pow+0x10c>
 8011078:	4640      	mov	r0, r8
 801107a:	4649      	mov	r1, r9
 801107c:	f001 fdbb 	bl	8012bf6 <finite>
 8011080:	b380      	cbz	r0, 80110e4 <pow+0x10c>
 8011082:	4630      	mov	r0, r6
 8011084:	4639      	mov	r1, r7
 8011086:	f001 fdb6 	bl	8012bf6 <finite>
 801108a:	b358      	cbz	r0, 80110e4 <pow+0x10c>
 801108c:	4622      	mov	r2, r4
 801108e:	462b      	mov	r3, r5
 8011090:	4620      	mov	r0, r4
 8011092:	4629      	mov	r1, r5
 8011094:	f7ef fcba 	bl	8000a0c <__aeabi_dcmpun>
 8011098:	b160      	cbz	r0, 80110b4 <pow+0xdc>
 801109a:	f001 ff61 	bl	8012f60 <__errno>
 801109e:	2321      	movs	r3, #33	; 0x21
 80110a0:	2200      	movs	r2, #0
 80110a2:	6003      	str	r3, [r0, #0]
 80110a4:	2300      	movs	r3, #0
 80110a6:	4610      	mov	r0, r2
 80110a8:	4619      	mov	r1, r3
 80110aa:	f7ef fb3f 	bl	800072c <__aeabi_ddiv>
 80110ae:	4604      	mov	r4, r0
 80110b0:	460d      	mov	r5, r1
 80110b2:	e7b6      	b.n	8011022 <pow+0x4a>
 80110b4:	f001 ff54 	bl	8012f60 <__errno>
 80110b8:	2322      	movs	r3, #34	; 0x22
 80110ba:	2200      	movs	r2, #0
 80110bc:	6003      	str	r3, [r0, #0]
 80110be:	4649      	mov	r1, r9
 80110c0:	2300      	movs	r3, #0
 80110c2:	4640      	mov	r0, r8
 80110c4:	f7ef fc7a 	bl	80009bc <__aeabi_dcmplt>
 80110c8:	2400      	movs	r4, #0
 80110ca:	b148      	cbz	r0, 80110e0 <pow+0x108>
 80110cc:	4630      	mov	r0, r6
 80110ce:	4639      	mov	r1, r7
 80110d0:	f001 fd9e 	bl	8012c10 <rint>
 80110d4:	4632      	mov	r2, r6
 80110d6:	463b      	mov	r3, r7
 80110d8:	f7ef fc66 	bl	80009a8 <__aeabi_dcmpeq>
 80110dc:	2800      	cmp	r0, #0
 80110de:	d0c4      	beq.n	801106a <pow+0x92>
 80110e0:	4d11      	ldr	r5, [pc, #68]	; (8011128 <pow+0x150>)
 80110e2:	e79e      	b.n	8011022 <pow+0x4a>
 80110e4:	2200      	movs	r2, #0
 80110e6:	2300      	movs	r3, #0
 80110e8:	4620      	mov	r0, r4
 80110ea:	4629      	mov	r1, r5
 80110ec:	f7ef fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80110f0:	2800      	cmp	r0, #0
 80110f2:	d096      	beq.n	8011022 <pow+0x4a>
 80110f4:	4640      	mov	r0, r8
 80110f6:	4649      	mov	r1, r9
 80110f8:	f001 fd7d 	bl	8012bf6 <finite>
 80110fc:	2800      	cmp	r0, #0
 80110fe:	d090      	beq.n	8011022 <pow+0x4a>
 8011100:	4630      	mov	r0, r6
 8011102:	4639      	mov	r1, r7
 8011104:	f001 fd77 	bl	8012bf6 <finite>
 8011108:	2800      	cmp	r0, #0
 801110a:	d08a      	beq.n	8011022 <pow+0x4a>
 801110c:	f001 ff28 	bl	8012f60 <__errno>
 8011110:	2322      	movs	r3, #34	; 0x22
 8011112:	2400      	movs	r4, #0
 8011114:	2500      	movs	r5, #0
 8011116:	6003      	str	r3, [r0, #0]
 8011118:	e783      	b.n	8011022 <pow+0x4a>
 801111a:	2400      	movs	r4, #0
 801111c:	4d03      	ldr	r5, [pc, #12]	; (801112c <pow+0x154>)
 801111e:	e780      	b.n	8011022 <pow+0x4a>
 8011120:	2000000d 	.word	0x2000000d
 8011124:	fff00000 	.word	0xfff00000
 8011128:	7ff00000 	.word	0x7ff00000
 801112c:	3ff00000 	.word	0x3ff00000

08011130 <sqrt>:
 8011130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011132:	4606      	mov	r6, r0
 8011134:	460f      	mov	r7, r1
 8011136:	f000 fd89 	bl	8011c4c <__ieee754_sqrt>
 801113a:	4b12      	ldr	r3, [pc, #72]	; (8011184 <sqrt+0x54>)
 801113c:	4604      	mov	r4, r0
 801113e:	f993 3000 	ldrsb.w	r3, [r3]
 8011142:	460d      	mov	r5, r1
 8011144:	3301      	adds	r3, #1
 8011146:	d019      	beq.n	801117c <sqrt+0x4c>
 8011148:	4632      	mov	r2, r6
 801114a:	463b      	mov	r3, r7
 801114c:	4630      	mov	r0, r6
 801114e:	4639      	mov	r1, r7
 8011150:	f7ef fc5c 	bl	8000a0c <__aeabi_dcmpun>
 8011154:	b990      	cbnz	r0, 801117c <sqrt+0x4c>
 8011156:	2200      	movs	r2, #0
 8011158:	2300      	movs	r3, #0
 801115a:	4630      	mov	r0, r6
 801115c:	4639      	mov	r1, r7
 801115e:	f7ef fc2d 	bl	80009bc <__aeabi_dcmplt>
 8011162:	b158      	cbz	r0, 801117c <sqrt+0x4c>
 8011164:	f001 fefc 	bl	8012f60 <__errno>
 8011168:	2321      	movs	r3, #33	; 0x21
 801116a:	2200      	movs	r2, #0
 801116c:	6003      	str	r3, [r0, #0]
 801116e:	2300      	movs	r3, #0
 8011170:	4610      	mov	r0, r2
 8011172:	4619      	mov	r1, r3
 8011174:	f7ef fada 	bl	800072c <__aeabi_ddiv>
 8011178:	4604      	mov	r4, r0
 801117a:	460d      	mov	r5, r1
 801117c:	4620      	mov	r0, r4
 801117e:	4629      	mov	r1, r5
 8011180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011182:	bf00      	nop
 8011184:	2000000d 	.word	0x2000000d

08011188 <asinf>:
 8011188:	b538      	push	{r3, r4, r5, lr}
 801118a:	4604      	mov	r4, r0
 801118c:	f000 fe0a 	bl	8011da4 <__ieee754_asinf>
 8011190:	4b0e      	ldr	r3, [pc, #56]	; (80111cc <asinf+0x44>)
 8011192:	4605      	mov	r5, r0
 8011194:	f993 3000 	ldrsb.w	r3, [r3]
 8011198:	3301      	adds	r3, #1
 801119a:	d015      	beq.n	80111c8 <asinf+0x40>
 801119c:	4621      	mov	r1, r4
 801119e:	4620      	mov	r0, r4
 80111a0:	f7ef ff96 	bl	80010d0 <__aeabi_fcmpun>
 80111a4:	b980      	cbnz	r0, 80111c8 <asinf+0x40>
 80111a6:	4620      	mov	r0, r4
 80111a8:	f7ff fedc 	bl	8010f64 <fabsf>
 80111ac:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80111b0:	f7ef ff84 	bl	80010bc <__aeabi_fcmpgt>
 80111b4:	b140      	cbz	r0, 80111c8 <asinf+0x40>
 80111b6:	f001 fed3 	bl	8012f60 <__errno>
 80111ba:	2321      	movs	r3, #33	; 0x21
 80111bc:	6003      	str	r3, [r0, #0]
 80111be:	4804      	ldr	r0, [pc, #16]	; (80111d0 <asinf+0x48>)
 80111c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80111c4:	f001 be78 	b.w	8012eb8 <nanf>
 80111c8:	4628      	mov	r0, r5
 80111ca:	bd38      	pop	{r3, r4, r5, pc}
 80111cc:	2000000d 	.word	0x2000000d
 80111d0:	0801470f 	.word	0x0801470f

080111d4 <atan2f>:
 80111d4:	f000 bf2a 	b.w	801202c <__ieee754_atan2f>

080111d8 <sqrtf>:
 80111d8:	b538      	push	{r3, r4, r5, lr}
 80111da:	4605      	mov	r5, r0
 80111dc:	f001 f90a 	bl	80123f4 <__ieee754_sqrtf>
 80111e0:	4b0d      	ldr	r3, [pc, #52]	; (8011218 <sqrtf+0x40>)
 80111e2:	4604      	mov	r4, r0
 80111e4:	f993 3000 	ldrsb.w	r3, [r3]
 80111e8:	3301      	adds	r3, #1
 80111ea:	d012      	beq.n	8011212 <sqrtf+0x3a>
 80111ec:	4629      	mov	r1, r5
 80111ee:	4628      	mov	r0, r5
 80111f0:	f7ef ff6e 	bl	80010d0 <__aeabi_fcmpun>
 80111f4:	b968      	cbnz	r0, 8011212 <sqrtf+0x3a>
 80111f6:	2100      	movs	r1, #0
 80111f8:	4628      	mov	r0, r5
 80111fa:	f7ef ff41 	bl	8001080 <__aeabi_fcmplt>
 80111fe:	b140      	cbz	r0, 8011212 <sqrtf+0x3a>
 8011200:	f001 feae 	bl	8012f60 <__errno>
 8011204:	2321      	movs	r3, #33	; 0x21
 8011206:	2100      	movs	r1, #0
 8011208:	6003      	str	r3, [r0, #0]
 801120a:	4608      	mov	r0, r1
 801120c:	f7ef fe4e 	bl	8000eac <__aeabi_fdiv>
 8011210:	4604      	mov	r4, r0
 8011212:	4620      	mov	r0, r4
 8011214:	bd38      	pop	{r3, r4, r5, pc}
 8011216:	bf00      	nop
 8011218:	2000000d 	.word	0x2000000d
 801121c:	00000000 	.word	0x00000000

08011220 <__ieee754_pow>:
 8011220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011224:	b093      	sub	sp, #76	; 0x4c
 8011226:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801122a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 801122e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8011232:	ea55 0302 	orrs.w	r3, r5, r2
 8011236:	4607      	mov	r7, r0
 8011238:	4688      	mov	r8, r1
 801123a:	f000 84bf 	beq.w	8011bbc <__ieee754_pow+0x99c>
 801123e:	4b7e      	ldr	r3, [pc, #504]	; (8011438 <__ieee754_pow+0x218>)
 8011240:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8011244:	429c      	cmp	r4, r3
 8011246:	4689      	mov	r9, r1
 8011248:	4682      	mov	sl, r0
 801124a:	dc09      	bgt.n	8011260 <__ieee754_pow+0x40>
 801124c:	d103      	bne.n	8011256 <__ieee754_pow+0x36>
 801124e:	b978      	cbnz	r0, 8011270 <__ieee754_pow+0x50>
 8011250:	42a5      	cmp	r5, r4
 8011252:	dd02      	ble.n	801125a <__ieee754_pow+0x3a>
 8011254:	e00c      	b.n	8011270 <__ieee754_pow+0x50>
 8011256:	429d      	cmp	r5, r3
 8011258:	dc02      	bgt.n	8011260 <__ieee754_pow+0x40>
 801125a:	429d      	cmp	r5, r3
 801125c:	d10e      	bne.n	801127c <__ieee754_pow+0x5c>
 801125e:	b16a      	cbz	r2, 801127c <__ieee754_pow+0x5c>
 8011260:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8011264:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8011268:	ea54 030a 	orrs.w	r3, r4, sl
 801126c:	f000 84a6 	beq.w	8011bbc <__ieee754_pow+0x99c>
 8011270:	4872      	ldr	r0, [pc, #456]	; (801143c <__ieee754_pow+0x21c>)
 8011272:	b013      	add	sp, #76	; 0x4c
 8011274:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011278:	f001 bcc4 	b.w	8012c04 <nan>
 801127c:	f1b9 0f00 	cmp.w	r9, #0
 8011280:	da39      	bge.n	80112f6 <__ieee754_pow+0xd6>
 8011282:	4b6f      	ldr	r3, [pc, #444]	; (8011440 <__ieee754_pow+0x220>)
 8011284:	429d      	cmp	r5, r3
 8011286:	dc54      	bgt.n	8011332 <__ieee754_pow+0x112>
 8011288:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801128c:	429d      	cmp	r5, r3
 801128e:	f340 84a6 	ble.w	8011bde <__ieee754_pow+0x9be>
 8011292:	152b      	asrs	r3, r5, #20
 8011294:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011298:	2b14      	cmp	r3, #20
 801129a:	dd0f      	ble.n	80112bc <__ieee754_pow+0x9c>
 801129c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80112a0:	fa22 f103 	lsr.w	r1, r2, r3
 80112a4:	fa01 f303 	lsl.w	r3, r1, r3
 80112a8:	4293      	cmp	r3, r2
 80112aa:	f040 8498 	bne.w	8011bde <__ieee754_pow+0x9be>
 80112ae:	f001 0101 	and.w	r1, r1, #1
 80112b2:	f1c1 0302 	rsb	r3, r1, #2
 80112b6:	9300      	str	r3, [sp, #0]
 80112b8:	b182      	cbz	r2, 80112dc <__ieee754_pow+0xbc>
 80112ba:	e05e      	b.n	801137a <__ieee754_pow+0x15a>
 80112bc:	2a00      	cmp	r2, #0
 80112be:	d15a      	bne.n	8011376 <__ieee754_pow+0x156>
 80112c0:	f1c3 0314 	rsb	r3, r3, #20
 80112c4:	fa45 f103 	asr.w	r1, r5, r3
 80112c8:	fa01 f303 	lsl.w	r3, r1, r3
 80112cc:	42ab      	cmp	r3, r5
 80112ce:	f040 8483 	bne.w	8011bd8 <__ieee754_pow+0x9b8>
 80112d2:	f001 0101 	and.w	r1, r1, #1
 80112d6:	f1c1 0302 	rsb	r3, r1, #2
 80112da:	9300      	str	r3, [sp, #0]
 80112dc:	4b59      	ldr	r3, [pc, #356]	; (8011444 <__ieee754_pow+0x224>)
 80112de:	429d      	cmp	r5, r3
 80112e0:	d130      	bne.n	8011344 <__ieee754_pow+0x124>
 80112e2:	2e00      	cmp	r6, #0
 80112e4:	f280 8474 	bge.w	8011bd0 <__ieee754_pow+0x9b0>
 80112e8:	463a      	mov	r2, r7
 80112ea:	4643      	mov	r3, r8
 80112ec:	2000      	movs	r0, #0
 80112ee:	4955      	ldr	r1, [pc, #340]	; (8011444 <__ieee754_pow+0x224>)
 80112f0:	f7ef fa1c 	bl	800072c <__aeabi_ddiv>
 80112f4:	e02f      	b.n	8011356 <__ieee754_pow+0x136>
 80112f6:	2300      	movs	r3, #0
 80112f8:	9300      	str	r3, [sp, #0]
 80112fa:	2a00      	cmp	r2, #0
 80112fc:	d13d      	bne.n	801137a <__ieee754_pow+0x15a>
 80112fe:	4b4e      	ldr	r3, [pc, #312]	; (8011438 <__ieee754_pow+0x218>)
 8011300:	429d      	cmp	r5, r3
 8011302:	d1eb      	bne.n	80112dc <__ieee754_pow+0xbc>
 8011304:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8011308:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801130c:	ea53 030a 	orrs.w	r3, r3, sl
 8011310:	f000 8454 	beq.w	8011bbc <__ieee754_pow+0x99c>
 8011314:	4b4c      	ldr	r3, [pc, #304]	; (8011448 <__ieee754_pow+0x228>)
 8011316:	429c      	cmp	r4, r3
 8011318:	dd0d      	ble.n	8011336 <__ieee754_pow+0x116>
 801131a:	2e00      	cmp	r6, #0
 801131c:	f280 8454 	bge.w	8011bc8 <__ieee754_pow+0x9a8>
 8011320:	f04f 0b00 	mov.w	fp, #0
 8011324:	f04f 0c00 	mov.w	ip, #0
 8011328:	4658      	mov	r0, fp
 801132a:	4661      	mov	r1, ip
 801132c:	b013      	add	sp, #76	; 0x4c
 801132e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011332:	2302      	movs	r3, #2
 8011334:	e7e0      	b.n	80112f8 <__ieee754_pow+0xd8>
 8011336:	2e00      	cmp	r6, #0
 8011338:	daf2      	bge.n	8011320 <__ieee754_pow+0x100>
 801133a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 801133e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8011342:	e7f1      	b.n	8011328 <__ieee754_pow+0x108>
 8011344:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8011348:	d108      	bne.n	801135c <__ieee754_pow+0x13c>
 801134a:	463a      	mov	r2, r7
 801134c:	4643      	mov	r3, r8
 801134e:	4638      	mov	r0, r7
 8011350:	4641      	mov	r1, r8
 8011352:	f7ef f8c1 	bl	80004d8 <__aeabi_dmul>
 8011356:	4683      	mov	fp, r0
 8011358:	468c      	mov	ip, r1
 801135a:	e7e5      	b.n	8011328 <__ieee754_pow+0x108>
 801135c:	4b3b      	ldr	r3, [pc, #236]	; (801144c <__ieee754_pow+0x22c>)
 801135e:	429e      	cmp	r6, r3
 8011360:	d10b      	bne.n	801137a <__ieee754_pow+0x15a>
 8011362:	f1b9 0f00 	cmp.w	r9, #0
 8011366:	db08      	blt.n	801137a <__ieee754_pow+0x15a>
 8011368:	4638      	mov	r0, r7
 801136a:	4641      	mov	r1, r8
 801136c:	b013      	add	sp, #76	; 0x4c
 801136e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011372:	f000 bc6b 	b.w	8011c4c <__ieee754_sqrt>
 8011376:	2300      	movs	r3, #0
 8011378:	9300      	str	r3, [sp, #0]
 801137a:	4638      	mov	r0, r7
 801137c:	4641      	mov	r1, r8
 801137e:	f001 fc37 	bl	8012bf0 <fabs>
 8011382:	4683      	mov	fp, r0
 8011384:	468c      	mov	ip, r1
 8011386:	f1ba 0f00 	cmp.w	sl, #0
 801138a:	d129      	bne.n	80113e0 <__ieee754_pow+0x1c0>
 801138c:	b124      	cbz	r4, 8011398 <__ieee754_pow+0x178>
 801138e:	4b2d      	ldr	r3, [pc, #180]	; (8011444 <__ieee754_pow+0x224>)
 8011390:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8011394:	429a      	cmp	r2, r3
 8011396:	d123      	bne.n	80113e0 <__ieee754_pow+0x1c0>
 8011398:	2e00      	cmp	r6, #0
 801139a:	da07      	bge.n	80113ac <__ieee754_pow+0x18c>
 801139c:	465a      	mov	r2, fp
 801139e:	4663      	mov	r3, ip
 80113a0:	2000      	movs	r0, #0
 80113a2:	4928      	ldr	r1, [pc, #160]	; (8011444 <__ieee754_pow+0x224>)
 80113a4:	f7ef f9c2 	bl	800072c <__aeabi_ddiv>
 80113a8:	4683      	mov	fp, r0
 80113aa:	468c      	mov	ip, r1
 80113ac:	f1b9 0f00 	cmp.w	r9, #0
 80113b0:	daba      	bge.n	8011328 <__ieee754_pow+0x108>
 80113b2:	9b00      	ldr	r3, [sp, #0]
 80113b4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80113b8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80113bc:	4323      	orrs	r3, r4
 80113be:	d108      	bne.n	80113d2 <__ieee754_pow+0x1b2>
 80113c0:	465a      	mov	r2, fp
 80113c2:	4663      	mov	r3, ip
 80113c4:	4658      	mov	r0, fp
 80113c6:	4661      	mov	r1, ip
 80113c8:	f7ee fece 	bl	8000168 <__aeabi_dsub>
 80113cc:	4602      	mov	r2, r0
 80113ce:	460b      	mov	r3, r1
 80113d0:	e78e      	b.n	80112f0 <__ieee754_pow+0xd0>
 80113d2:	9b00      	ldr	r3, [sp, #0]
 80113d4:	2b01      	cmp	r3, #1
 80113d6:	d1a7      	bne.n	8011328 <__ieee754_pow+0x108>
 80113d8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 80113dc:	469c      	mov	ip, r3
 80113de:	e7a3      	b.n	8011328 <__ieee754_pow+0x108>
 80113e0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 80113e4:	3b01      	subs	r3, #1
 80113e6:	930c      	str	r3, [sp, #48]	; 0x30
 80113e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80113ea:	9b00      	ldr	r3, [sp, #0]
 80113ec:	4313      	orrs	r3, r2
 80113ee:	d104      	bne.n	80113fa <__ieee754_pow+0x1da>
 80113f0:	463a      	mov	r2, r7
 80113f2:	4643      	mov	r3, r8
 80113f4:	4638      	mov	r0, r7
 80113f6:	4641      	mov	r1, r8
 80113f8:	e7e6      	b.n	80113c8 <__ieee754_pow+0x1a8>
 80113fa:	4b15      	ldr	r3, [pc, #84]	; (8011450 <__ieee754_pow+0x230>)
 80113fc:	429d      	cmp	r5, r3
 80113fe:	f340 80f9 	ble.w	80115f4 <__ieee754_pow+0x3d4>
 8011402:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8011406:	429d      	cmp	r5, r3
 8011408:	4b0f      	ldr	r3, [pc, #60]	; (8011448 <__ieee754_pow+0x228>)
 801140a:	dd09      	ble.n	8011420 <__ieee754_pow+0x200>
 801140c:	429c      	cmp	r4, r3
 801140e:	dc0c      	bgt.n	801142a <__ieee754_pow+0x20a>
 8011410:	2e00      	cmp	r6, #0
 8011412:	da85      	bge.n	8011320 <__ieee754_pow+0x100>
 8011414:	a306      	add	r3, pc, #24	; (adr r3, 8011430 <__ieee754_pow+0x210>)
 8011416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801141a:	4610      	mov	r0, r2
 801141c:	4619      	mov	r1, r3
 801141e:	e798      	b.n	8011352 <__ieee754_pow+0x132>
 8011420:	429c      	cmp	r4, r3
 8011422:	dbf5      	blt.n	8011410 <__ieee754_pow+0x1f0>
 8011424:	4b07      	ldr	r3, [pc, #28]	; (8011444 <__ieee754_pow+0x224>)
 8011426:	429c      	cmp	r4, r3
 8011428:	dd14      	ble.n	8011454 <__ieee754_pow+0x234>
 801142a:	2e00      	cmp	r6, #0
 801142c:	dcf2      	bgt.n	8011414 <__ieee754_pow+0x1f4>
 801142e:	e777      	b.n	8011320 <__ieee754_pow+0x100>
 8011430:	8800759c 	.word	0x8800759c
 8011434:	7e37e43c 	.word	0x7e37e43c
 8011438:	7ff00000 	.word	0x7ff00000
 801143c:	0801470f 	.word	0x0801470f
 8011440:	433fffff 	.word	0x433fffff
 8011444:	3ff00000 	.word	0x3ff00000
 8011448:	3fefffff 	.word	0x3fefffff
 801144c:	3fe00000 	.word	0x3fe00000
 8011450:	41e00000 	.word	0x41e00000
 8011454:	4661      	mov	r1, ip
 8011456:	2200      	movs	r2, #0
 8011458:	4658      	mov	r0, fp
 801145a:	4b61      	ldr	r3, [pc, #388]	; (80115e0 <__ieee754_pow+0x3c0>)
 801145c:	f7ee fe84 	bl	8000168 <__aeabi_dsub>
 8011460:	a355      	add	r3, pc, #340	; (adr r3, 80115b8 <__ieee754_pow+0x398>)
 8011462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011466:	4604      	mov	r4, r0
 8011468:	460d      	mov	r5, r1
 801146a:	f7ef f835 	bl	80004d8 <__aeabi_dmul>
 801146e:	a354      	add	r3, pc, #336	; (adr r3, 80115c0 <__ieee754_pow+0x3a0>)
 8011470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011474:	4606      	mov	r6, r0
 8011476:	460f      	mov	r7, r1
 8011478:	4620      	mov	r0, r4
 801147a:	4629      	mov	r1, r5
 801147c:	f7ef f82c 	bl	80004d8 <__aeabi_dmul>
 8011480:	2200      	movs	r2, #0
 8011482:	4682      	mov	sl, r0
 8011484:	468b      	mov	fp, r1
 8011486:	4620      	mov	r0, r4
 8011488:	4629      	mov	r1, r5
 801148a:	4b56      	ldr	r3, [pc, #344]	; (80115e4 <__ieee754_pow+0x3c4>)
 801148c:	f7ef f824 	bl	80004d8 <__aeabi_dmul>
 8011490:	4602      	mov	r2, r0
 8011492:	460b      	mov	r3, r1
 8011494:	a14c      	add	r1, pc, #304	; (adr r1, 80115c8 <__ieee754_pow+0x3a8>)
 8011496:	e9d1 0100 	ldrd	r0, r1, [r1]
 801149a:	f7ee fe65 	bl	8000168 <__aeabi_dsub>
 801149e:	4622      	mov	r2, r4
 80114a0:	462b      	mov	r3, r5
 80114a2:	f7ef f819 	bl	80004d8 <__aeabi_dmul>
 80114a6:	4602      	mov	r2, r0
 80114a8:	460b      	mov	r3, r1
 80114aa:	2000      	movs	r0, #0
 80114ac:	494e      	ldr	r1, [pc, #312]	; (80115e8 <__ieee754_pow+0x3c8>)
 80114ae:	f7ee fe5b 	bl	8000168 <__aeabi_dsub>
 80114b2:	4622      	mov	r2, r4
 80114b4:	462b      	mov	r3, r5
 80114b6:	4680      	mov	r8, r0
 80114b8:	4689      	mov	r9, r1
 80114ba:	4620      	mov	r0, r4
 80114bc:	4629      	mov	r1, r5
 80114be:	f7ef f80b 	bl	80004d8 <__aeabi_dmul>
 80114c2:	4602      	mov	r2, r0
 80114c4:	460b      	mov	r3, r1
 80114c6:	4640      	mov	r0, r8
 80114c8:	4649      	mov	r1, r9
 80114ca:	f7ef f805 	bl	80004d8 <__aeabi_dmul>
 80114ce:	a340      	add	r3, pc, #256	; (adr r3, 80115d0 <__ieee754_pow+0x3b0>)
 80114d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114d4:	f7ef f800 	bl	80004d8 <__aeabi_dmul>
 80114d8:	4602      	mov	r2, r0
 80114da:	460b      	mov	r3, r1
 80114dc:	4650      	mov	r0, sl
 80114de:	4659      	mov	r1, fp
 80114e0:	f7ee fe42 	bl	8000168 <__aeabi_dsub>
 80114e4:	f04f 0a00 	mov.w	sl, #0
 80114e8:	4602      	mov	r2, r0
 80114ea:	460b      	mov	r3, r1
 80114ec:	4604      	mov	r4, r0
 80114ee:	460d      	mov	r5, r1
 80114f0:	4630      	mov	r0, r6
 80114f2:	4639      	mov	r1, r7
 80114f4:	f7ee fe3a 	bl	800016c <__adddf3>
 80114f8:	4632      	mov	r2, r6
 80114fa:	463b      	mov	r3, r7
 80114fc:	4650      	mov	r0, sl
 80114fe:	468b      	mov	fp, r1
 8011500:	f7ee fe32 	bl	8000168 <__aeabi_dsub>
 8011504:	4602      	mov	r2, r0
 8011506:	460b      	mov	r3, r1
 8011508:	4620      	mov	r0, r4
 801150a:	4629      	mov	r1, r5
 801150c:	f7ee fe2c 	bl	8000168 <__aeabi_dsub>
 8011510:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8011514:	9b00      	ldr	r3, [sp, #0]
 8011516:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011518:	3b01      	subs	r3, #1
 801151a:	4313      	orrs	r3, r2
 801151c:	f04f 0600 	mov.w	r6, #0
 8011520:	f04f 0200 	mov.w	r2, #0
 8011524:	bf0c      	ite	eq
 8011526:	4b31      	ldreq	r3, [pc, #196]	; (80115ec <__ieee754_pow+0x3cc>)
 8011528:	4b2d      	ldrne	r3, [pc, #180]	; (80115e0 <__ieee754_pow+0x3c0>)
 801152a:	4604      	mov	r4, r0
 801152c:	460d      	mov	r5, r1
 801152e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011532:	e9cd 2300 	strd	r2, r3, [sp]
 8011536:	4632      	mov	r2, r6
 8011538:	463b      	mov	r3, r7
 801153a:	f7ee fe15 	bl	8000168 <__aeabi_dsub>
 801153e:	4652      	mov	r2, sl
 8011540:	465b      	mov	r3, fp
 8011542:	f7ee ffc9 	bl	80004d8 <__aeabi_dmul>
 8011546:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801154a:	4680      	mov	r8, r0
 801154c:	4689      	mov	r9, r1
 801154e:	4620      	mov	r0, r4
 8011550:	4629      	mov	r1, r5
 8011552:	f7ee ffc1 	bl	80004d8 <__aeabi_dmul>
 8011556:	4602      	mov	r2, r0
 8011558:	460b      	mov	r3, r1
 801155a:	4640      	mov	r0, r8
 801155c:	4649      	mov	r1, r9
 801155e:	f7ee fe05 	bl	800016c <__adddf3>
 8011562:	4632      	mov	r2, r6
 8011564:	463b      	mov	r3, r7
 8011566:	4680      	mov	r8, r0
 8011568:	4689      	mov	r9, r1
 801156a:	4650      	mov	r0, sl
 801156c:	4659      	mov	r1, fp
 801156e:	f7ee ffb3 	bl	80004d8 <__aeabi_dmul>
 8011572:	4604      	mov	r4, r0
 8011574:	460d      	mov	r5, r1
 8011576:	460b      	mov	r3, r1
 8011578:	4602      	mov	r2, r0
 801157a:	4649      	mov	r1, r9
 801157c:	4640      	mov	r0, r8
 801157e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011582:	f7ee fdf3 	bl	800016c <__adddf3>
 8011586:	4b1a      	ldr	r3, [pc, #104]	; (80115f0 <__ieee754_pow+0x3d0>)
 8011588:	4682      	mov	sl, r0
 801158a:	4299      	cmp	r1, r3
 801158c:	460f      	mov	r7, r1
 801158e:	460e      	mov	r6, r1
 8011590:	f340 82ed 	ble.w	8011b6e <__ieee754_pow+0x94e>
 8011594:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8011598:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801159c:	4303      	orrs	r3, r0
 801159e:	f000 81e7 	beq.w	8011970 <__ieee754_pow+0x750>
 80115a2:	a30d      	add	r3, pc, #52	; (adr r3, 80115d8 <__ieee754_pow+0x3b8>)
 80115a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115ac:	f7ee ff94 	bl	80004d8 <__aeabi_dmul>
 80115b0:	a309      	add	r3, pc, #36	; (adr r3, 80115d8 <__ieee754_pow+0x3b8>)
 80115b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b6:	e6cc      	b.n	8011352 <__ieee754_pow+0x132>
 80115b8:	60000000 	.word	0x60000000
 80115bc:	3ff71547 	.word	0x3ff71547
 80115c0:	f85ddf44 	.word	0xf85ddf44
 80115c4:	3e54ae0b 	.word	0x3e54ae0b
 80115c8:	55555555 	.word	0x55555555
 80115cc:	3fd55555 	.word	0x3fd55555
 80115d0:	652b82fe 	.word	0x652b82fe
 80115d4:	3ff71547 	.word	0x3ff71547
 80115d8:	8800759c 	.word	0x8800759c
 80115dc:	7e37e43c 	.word	0x7e37e43c
 80115e0:	3ff00000 	.word	0x3ff00000
 80115e4:	3fd00000 	.word	0x3fd00000
 80115e8:	3fe00000 	.word	0x3fe00000
 80115ec:	bff00000 	.word	0xbff00000
 80115f0:	408fffff 	.word	0x408fffff
 80115f4:	4bd4      	ldr	r3, [pc, #848]	; (8011948 <__ieee754_pow+0x728>)
 80115f6:	2200      	movs	r2, #0
 80115f8:	ea09 0303 	and.w	r3, r9, r3
 80115fc:	b943      	cbnz	r3, 8011610 <__ieee754_pow+0x3f0>
 80115fe:	4658      	mov	r0, fp
 8011600:	4661      	mov	r1, ip
 8011602:	4bd2      	ldr	r3, [pc, #840]	; (801194c <__ieee754_pow+0x72c>)
 8011604:	f7ee ff68 	bl	80004d8 <__aeabi_dmul>
 8011608:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801160c:	4683      	mov	fp, r0
 801160e:	460c      	mov	r4, r1
 8011610:	1523      	asrs	r3, r4, #20
 8011612:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011616:	4413      	add	r3, r2
 8011618:	930b      	str	r3, [sp, #44]	; 0x2c
 801161a:	4bcd      	ldr	r3, [pc, #820]	; (8011950 <__ieee754_pow+0x730>)
 801161c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011620:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8011624:	429c      	cmp	r4, r3
 8011626:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801162a:	dd08      	ble.n	801163e <__ieee754_pow+0x41e>
 801162c:	4bc9      	ldr	r3, [pc, #804]	; (8011954 <__ieee754_pow+0x734>)
 801162e:	429c      	cmp	r4, r3
 8011630:	f340 819c 	ble.w	801196c <__ieee754_pow+0x74c>
 8011634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011636:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801163a:	3301      	adds	r3, #1
 801163c:	930b      	str	r3, [sp, #44]	; 0x2c
 801163e:	2600      	movs	r6, #0
 8011640:	00f3      	lsls	r3, r6, #3
 8011642:	930d      	str	r3, [sp, #52]	; 0x34
 8011644:	4bc4      	ldr	r3, [pc, #784]	; (8011958 <__ieee754_pow+0x738>)
 8011646:	4658      	mov	r0, fp
 8011648:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801164c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8011650:	4629      	mov	r1, r5
 8011652:	461a      	mov	r2, r3
 8011654:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8011658:	4623      	mov	r3, r4
 801165a:	f7ee fd85 	bl	8000168 <__aeabi_dsub>
 801165e:	46da      	mov	sl, fp
 8011660:	462b      	mov	r3, r5
 8011662:	4652      	mov	r2, sl
 8011664:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011668:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801166c:	f7ee fd7e 	bl	800016c <__adddf3>
 8011670:	4602      	mov	r2, r0
 8011672:	460b      	mov	r3, r1
 8011674:	2000      	movs	r0, #0
 8011676:	49b9      	ldr	r1, [pc, #740]	; (801195c <__ieee754_pow+0x73c>)
 8011678:	f7ef f858 	bl	800072c <__aeabi_ddiv>
 801167c:	4602      	mov	r2, r0
 801167e:	460b      	mov	r3, r1
 8011680:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8011684:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8011688:	f7ee ff26 	bl	80004d8 <__aeabi_dmul>
 801168c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011690:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8011694:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011698:	2300      	movs	r3, #0
 801169a:	2200      	movs	r2, #0
 801169c:	46ab      	mov	fp, r5
 801169e:	106d      	asrs	r5, r5, #1
 80116a0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80116a4:	9304      	str	r3, [sp, #16]
 80116a6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80116aa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80116ae:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80116b2:	4640      	mov	r0, r8
 80116b4:	4649      	mov	r1, r9
 80116b6:	4614      	mov	r4, r2
 80116b8:	461d      	mov	r5, r3
 80116ba:	f7ee ff0d 	bl	80004d8 <__aeabi_dmul>
 80116be:	4602      	mov	r2, r0
 80116c0:	460b      	mov	r3, r1
 80116c2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80116c6:	f7ee fd4f 	bl	8000168 <__aeabi_dsub>
 80116ca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80116ce:	4606      	mov	r6, r0
 80116d0:	460f      	mov	r7, r1
 80116d2:	4620      	mov	r0, r4
 80116d4:	4629      	mov	r1, r5
 80116d6:	f7ee fd47 	bl	8000168 <__aeabi_dsub>
 80116da:	4602      	mov	r2, r0
 80116dc:	460b      	mov	r3, r1
 80116de:	4650      	mov	r0, sl
 80116e0:	4659      	mov	r1, fp
 80116e2:	f7ee fd41 	bl	8000168 <__aeabi_dsub>
 80116e6:	4642      	mov	r2, r8
 80116e8:	464b      	mov	r3, r9
 80116ea:	f7ee fef5 	bl	80004d8 <__aeabi_dmul>
 80116ee:	4602      	mov	r2, r0
 80116f0:	460b      	mov	r3, r1
 80116f2:	4630      	mov	r0, r6
 80116f4:	4639      	mov	r1, r7
 80116f6:	f7ee fd37 	bl	8000168 <__aeabi_dsub>
 80116fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80116fe:	f7ee feeb 	bl	80004d8 <__aeabi_dmul>
 8011702:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011706:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801170a:	4610      	mov	r0, r2
 801170c:	4619      	mov	r1, r3
 801170e:	f7ee fee3 	bl	80004d8 <__aeabi_dmul>
 8011712:	a37b      	add	r3, pc, #492	; (adr r3, 8011900 <__ieee754_pow+0x6e0>)
 8011714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011718:	4604      	mov	r4, r0
 801171a:	460d      	mov	r5, r1
 801171c:	f7ee fedc 	bl	80004d8 <__aeabi_dmul>
 8011720:	a379      	add	r3, pc, #484	; (adr r3, 8011908 <__ieee754_pow+0x6e8>)
 8011722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011726:	f7ee fd21 	bl	800016c <__adddf3>
 801172a:	4622      	mov	r2, r4
 801172c:	462b      	mov	r3, r5
 801172e:	f7ee fed3 	bl	80004d8 <__aeabi_dmul>
 8011732:	a377      	add	r3, pc, #476	; (adr r3, 8011910 <__ieee754_pow+0x6f0>)
 8011734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011738:	f7ee fd18 	bl	800016c <__adddf3>
 801173c:	4622      	mov	r2, r4
 801173e:	462b      	mov	r3, r5
 8011740:	f7ee feca 	bl	80004d8 <__aeabi_dmul>
 8011744:	a374      	add	r3, pc, #464	; (adr r3, 8011918 <__ieee754_pow+0x6f8>)
 8011746:	e9d3 2300 	ldrd	r2, r3, [r3]
 801174a:	f7ee fd0f 	bl	800016c <__adddf3>
 801174e:	4622      	mov	r2, r4
 8011750:	462b      	mov	r3, r5
 8011752:	f7ee fec1 	bl	80004d8 <__aeabi_dmul>
 8011756:	a372      	add	r3, pc, #456	; (adr r3, 8011920 <__ieee754_pow+0x700>)
 8011758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801175c:	f7ee fd06 	bl	800016c <__adddf3>
 8011760:	4622      	mov	r2, r4
 8011762:	462b      	mov	r3, r5
 8011764:	f7ee feb8 	bl	80004d8 <__aeabi_dmul>
 8011768:	a36f      	add	r3, pc, #444	; (adr r3, 8011928 <__ieee754_pow+0x708>)
 801176a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801176e:	f7ee fcfd 	bl	800016c <__adddf3>
 8011772:	4622      	mov	r2, r4
 8011774:	4606      	mov	r6, r0
 8011776:	460f      	mov	r7, r1
 8011778:	462b      	mov	r3, r5
 801177a:	4620      	mov	r0, r4
 801177c:	4629      	mov	r1, r5
 801177e:	f7ee feab 	bl	80004d8 <__aeabi_dmul>
 8011782:	4602      	mov	r2, r0
 8011784:	460b      	mov	r3, r1
 8011786:	4630      	mov	r0, r6
 8011788:	4639      	mov	r1, r7
 801178a:	f7ee fea5 	bl	80004d8 <__aeabi_dmul>
 801178e:	4604      	mov	r4, r0
 8011790:	460d      	mov	r5, r1
 8011792:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011796:	4642      	mov	r2, r8
 8011798:	464b      	mov	r3, r9
 801179a:	f7ee fce7 	bl	800016c <__adddf3>
 801179e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80117a2:	f7ee fe99 	bl	80004d8 <__aeabi_dmul>
 80117a6:	4622      	mov	r2, r4
 80117a8:	462b      	mov	r3, r5
 80117aa:	f7ee fcdf 	bl	800016c <__adddf3>
 80117ae:	4642      	mov	r2, r8
 80117b0:	4606      	mov	r6, r0
 80117b2:	460f      	mov	r7, r1
 80117b4:	464b      	mov	r3, r9
 80117b6:	4640      	mov	r0, r8
 80117b8:	4649      	mov	r1, r9
 80117ba:	f7ee fe8d 	bl	80004d8 <__aeabi_dmul>
 80117be:	2200      	movs	r2, #0
 80117c0:	4b67      	ldr	r3, [pc, #412]	; (8011960 <__ieee754_pow+0x740>)
 80117c2:	4682      	mov	sl, r0
 80117c4:	468b      	mov	fp, r1
 80117c6:	f7ee fcd1 	bl	800016c <__adddf3>
 80117ca:	4632      	mov	r2, r6
 80117cc:	463b      	mov	r3, r7
 80117ce:	f7ee fccd 	bl	800016c <__adddf3>
 80117d2:	9c04      	ldr	r4, [sp, #16]
 80117d4:	460d      	mov	r5, r1
 80117d6:	4622      	mov	r2, r4
 80117d8:	460b      	mov	r3, r1
 80117da:	4640      	mov	r0, r8
 80117dc:	4649      	mov	r1, r9
 80117de:	f7ee fe7b 	bl	80004d8 <__aeabi_dmul>
 80117e2:	2200      	movs	r2, #0
 80117e4:	4680      	mov	r8, r0
 80117e6:	4689      	mov	r9, r1
 80117e8:	4620      	mov	r0, r4
 80117ea:	4629      	mov	r1, r5
 80117ec:	4b5c      	ldr	r3, [pc, #368]	; (8011960 <__ieee754_pow+0x740>)
 80117ee:	f7ee fcbb 	bl	8000168 <__aeabi_dsub>
 80117f2:	4652      	mov	r2, sl
 80117f4:	465b      	mov	r3, fp
 80117f6:	f7ee fcb7 	bl	8000168 <__aeabi_dsub>
 80117fa:	4602      	mov	r2, r0
 80117fc:	460b      	mov	r3, r1
 80117fe:	4630      	mov	r0, r6
 8011800:	4639      	mov	r1, r7
 8011802:	f7ee fcb1 	bl	8000168 <__aeabi_dsub>
 8011806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801180a:	f7ee fe65 	bl	80004d8 <__aeabi_dmul>
 801180e:	4622      	mov	r2, r4
 8011810:	4606      	mov	r6, r0
 8011812:	460f      	mov	r7, r1
 8011814:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011818:	462b      	mov	r3, r5
 801181a:	f7ee fe5d 	bl	80004d8 <__aeabi_dmul>
 801181e:	4602      	mov	r2, r0
 8011820:	460b      	mov	r3, r1
 8011822:	4630      	mov	r0, r6
 8011824:	4639      	mov	r1, r7
 8011826:	f7ee fca1 	bl	800016c <__adddf3>
 801182a:	4606      	mov	r6, r0
 801182c:	460f      	mov	r7, r1
 801182e:	4602      	mov	r2, r0
 8011830:	460b      	mov	r3, r1
 8011832:	4640      	mov	r0, r8
 8011834:	4649      	mov	r1, r9
 8011836:	f7ee fc99 	bl	800016c <__adddf3>
 801183a:	a33d      	add	r3, pc, #244	; (adr r3, 8011930 <__ieee754_pow+0x710>)
 801183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011840:	9c04      	ldr	r4, [sp, #16]
 8011842:	460d      	mov	r5, r1
 8011844:	4620      	mov	r0, r4
 8011846:	f7ee fe47 	bl	80004d8 <__aeabi_dmul>
 801184a:	4642      	mov	r2, r8
 801184c:	464b      	mov	r3, r9
 801184e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011852:	4620      	mov	r0, r4
 8011854:	4629      	mov	r1, r5
 8011856:	f7ee fc87 	bl	8000168 <__aeabi_dsub>
 801185a:	4602      	mov	r2, r0
 801185c:	460b      	mov	r3, r1
 801185e:	4630      	mov	r0, r6
 8011860:	4639      	mov	r1, r7
 8011862:	f7ee fc81 	bl	8000168 <__aeabi_dsub>
 8011866:	a334      	add	r3, pc, #208	; (adr r3, 8011938 <__ieee754_pow+0x718>)
 8011868:	e9d3 2300 	ldrd	r2, r3, [r3]
 801186c:	f7ee fe34 	bl	80004d8 <__aeabi_dmul>
 8011870:	a333      	add	r3, pc, #204	; (adr r3, 8011940 <__ieee754_pow+0x720>)
 8011872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011876:	4606      	mov	r6, r0
 8011878:	460f      	mov	r7, r1
 801187a:	4620      	mov	r0, r4
 801187c:	4629      	mov	r1, r5
 801187e:	f7ee fe2b 	bl	80004d8 <__aeabi_dmul>
 8011882:	4602      	mov	r2, r0
 8011884:	460b      	mov	r3, r1
 8011886:	4630      	mov	r0, r6
 8011888:	4639      	mov	r1, r7
 801188a:	f7ee fc6f 	bl	800016c <__adddf3>
 801188e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011890:	4b34      	ldr	r3, [pc, #208]	; (8011964 <__ieee754_pow+0x744>)
 8011892:	4413      	add	r3, r2
 8011894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011898:	f7ee fc68 	bl	800016c <__adddf3>
 801189c:	4680      	mov	r8, r0
 801189e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80118a0:	4689      	mov	r9, r1
 80118a2:	f7ee fdaf 	bl	8000404 <__aeabi_i2d>
 80118a6:	4604      	mov	r4, r0
 80118a8:	460d      	mov	r5, r1
 80118aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80118ac:	4b2e      	ldr	r3, [pc, #184]	; (8011968 <__ieee754_pow+0x748>)
 80118ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118b2:	4413      	add	r3, r2
 80118b4:	e9d3 6700 	ldrd	r6, r7, [r3]
 80118b8:	4642      	mov	r2, r8
 80118ba:	464b      	mov	r3, r9
 80118bc:	f7ee fc56 	bl	800016c <__adddf3>
 80118c0:	4632      	mov	r2, r6
 80118c2:	463b      	mov	r3, r7
 80118c4:	f7ee fc52 	bl	800016c <__adddf3>
 80118c8:	4622      	mov	r2, r4
 80118ca:	462b      	mov	r3, r5
 80118cc:	f7ee fc4e 	bl	800016c <__adddf3>
 80118d0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80118d4:	4622      	mov	r2, r4
 80118d6:	462b      	mov	r3, r5
 80118d8:	4650      	mov	r0, sl
 80118da:	468b      	mov	fp, r1
 80118dc:	f7ee fc44 	bl	8000168 <__aeabi_dsub>
 80118e0:	4632      	mov	r2, r6
 80118e2:	463b      	mov	r3, r7
 80118e4:	f7ee fc40 	bl	8000168 <__aeabi_dsub>
 80118e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80118ec:	f7ee fc3c 	bl	8000168 <__aeabi_dsub>
 80118f0:	4602      	mov	r2, r0
 80118f2:	460b      	mov	r3, r1
 80118f4:	4640      	mov	r0, r8
 80118f6:	4649      	mov	r1, r9
 80118f8:	e608      	b.n	801150c <__ieee754_pow+0x2ec>
 80118fa:	bf00      	nop
 80118fc:	f3af 8000 	nop.w
 8011900:	4a454eef 	.word	0x4a454eef
 8011904:	3fca7e28 	.word	0x3fca7e28
 8011908:	93c9db65 	.word	0x93c9db65
 801190c:	3fcd864a 	.word	0x3fcd864a
 8011910:	a91d4101 	.word	0xa91d4101
 8011914:	3fd17460 	.word	0x3fd17460
 8011918:	518f264d 	.word	0x518f264d
 801191c:	3fd55555 	.word	0x3fd55555
 8011920:	db6fabff 	.word	0xdb6fabff
 8011924:	3fdb6db6 	.word	0x3fdb6db6
 8011928:	33333303 	.word	0x33333303
 801192c:	3fe33333 	.word	0x3fe33333
 8011930:	e0000000 	.word	0xe0000000
 8011934:	3feec709 	.word	0x3feec709
 8011938:	dc3a03fd 	.word	0xdc3a03fd
 801193c:	3feec709 	.word	0x3feec709
 8011940:	145b01f5 	.word	0x145b01f5
 8011944:	be3e2fe0 	.word	0xbe3e2fe0
 8011948:	7ff00000 	.word	0x7ff00000
 801194c:	43400000 	.word	0x43400000
 8011950:	0003988e 	.word	0x0003988e
 8011954:	000bb679 	.word	0x000bb679
 8011958:	08014230 	.word	0x08014230
 801195c:	3ff00000 	.word	0x3ff00000
 8011960:	40080000 	.word	0x40080000
 8011964:	08014250 	.word	0x08014250
 8011968:	08014240 	.word	0x08014240
 801196c:	2601      	movs	r6, #1
 801196e:	e667      	b.n	8011640 <__ieee754_pow+0x420>
 8011970:	a39d      	add	r3, pc, #628	; (adr r3, 8011be8 <__ieee754_pow+0x9c8>)
 8011972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011976:	4640      	mov	r0, r8
 8011978:	4649      	mov	r1, r9
 801197a:	f7ee fbf7 	bl	800016c <__adddf3>
 801197e:	4622      	mov	r2, r4
 8011980:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011984:	462b      	mov	r3, r5
 8011986:	4650      	mov	r0, sl
 8011988:	4639      	mov	r1, r7
 801198a:	f7ee fbed 	bl	8000168 <__aeabi_dsub>
 801198e:	4602      	mov	r2, r0
 8011990:	460b      	mov	r3, r1
 8011992:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011996:	f7ef f82f 	bl	80009f8 <__aeabi_dcmpgt>
 801199a:	2800      	cmp	r0, #0
 801199c:	f47f ae01 	bne.w	80115a2 <__ieee754_pow+0x382>
 80119a0:	4aa5      	ldr	r2, [pc, #660]	; (8011c38 <__ieee754_pow+0xa18>)
 80119a2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80119a6:	4293      	cmp	r3, r2
 80119a8:	f340 8103 	ble.w	8011bb2 <__ieee754_pow+0x992>
 80119ac:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80119b0:	2000      	movs	r0, #0
 80119b2:	151b      	asrs	r3, r3, #20
 80119b4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80119b8:	fa4a f303 	asr.w	r3, sl, r3
 80119bc:	4433      	add	r3, r6
 80119be:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80119c2:	4f9e      	ldr	r7, [pc, #632]	; (8011c3c <__ieee754_pow+0xa1c>)
 80119c4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80119c8:	4117      	asrs	r7, r2
 80119ca:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80119ce:	ea23 0107 	bic.w	r1, r3, r7
 80119d2:	f1c2 0214 	rsb	r2, r2, #20
 80119d6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80119da:	460b      	mov	r3, r1
 80119dc:	fa4a fa02 	asr.w	sl, sl, r2
 80119e0:	2e00      	cmp	r6, #0
 80119e2:	4602      	mov	r2, r0
 80119e4:	4629      	mov	r1, r5
 80119e6:	4620      	mov	r0, r4
 80119e8:	bfb8      	it	lt
 80119ea:	f1ca 0a00 	rsblt	sl, sl, #0
 80119ee:	f7ee fbbb 	bl	8000168 <__aeabi_dsub>
 80119f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80119f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80119fa:	2400      	movs	r4, #0
 80119fc:	4642      	mov	r2, r8
 80119fe:	464b      	mov	r3, r9
 8011a00:	f7ee fbb4 	bl	800016c <__adddf3>
 8011a04:	a37a      	add	r3, pc, #488	; (adr r3, 8011bf0 <__ieee754_pow+0x9d0>)
 8011a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a0a:	4620      	mov	r0, r4
 8011a0c:	460d      	mov	r5, r1
 8011a0e:	f7ee fd63 	bl	80004d8 <__aeabi_dmul>
 8011a12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011a16:	4606      	mov	r6, r0
 8011a18:	460f      	mov	r7, r1
 8011a1a:	4620      	mov	r0, r4
 8011a1c:	4629      	mov	r1, r5
 8011a1e:	f7ee fba3 	bl	8000168 <__aeabi_dsub>
 8011a22:	4602      	mov	r2, r0
 8011a24:	460b      	mov	r3, r1
 8011a26:	4640      	mov	r0, r8
 8011a28:	4649      	mov	r1, r9
 8011a2a:	f7ee fb9d 	bl	8000168 <__aeabi_dsub>
 8011a2e:	a372      	add	r3, pc, #456	; (adr r3, 8011bf8 <__ieee754_pow+0x9d8>)
 8011a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a34:	f7ee fd50 	bl	80004d8 <__aeabi_dmul>
 8011a38:	a371      	add	r3, pc, #452	; (adr r3, 8011c00 <__ieee754_pow+0x9e0>)
 8011a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a3e:	4680      	mov	r8, r0
 8011a40:	4689      	mov	r9, r1
 8011a42:	4620      	mov	r0, r4
 8011a44:	4629      	mov	r1, r5
 8011a46:	f7ee fd47 	bl	80004d8 <__aeabi_dmul>
 8011a4a:	4602      	mov	r2, r0
 8011a4c:	460b      	mov	r3, r1
 8011a4e:	4640      	mov	r0, r8
 8011a50:	4649      	mov	r1, r9
 8011a52:	f7ee fb8b 	bl	800016c <__adddf3>
 8011a56:	4604      	mov	r4, r0
 8011a58:	460d      	mov	r5, r1
 8011a5a:	4602      	mov	r2, r0
 8011a5c:	460b      	mov	r3, r1
 8011a5e:	4630      	mov	r0, r6
 8011a60:	4639      	mov	r1, r7
 8011a62:	f7ee fb83 	bl	800016c <__adddf3>
 8011a66:	4632      	mov	r2, r6
 8011a68:	463b      	mov	r3, r7
 8011a6a:	4680      	mov	r8, r0
 8011a6c:	4689      	mov	r9, r1
 8011a6e:	f7ee fb7b 	bl	8000168 <__aeabi_dsub>
 8011a72:	4602      	mov	r2, r0
 8011a74:	460b      	mov	r3, r1
 8011a76:	4620      	mov	r0, r4
 8011a78:	4629      	mov	r1, r5
 8011a7a:	f7ee fb75 	bl	8000168 <__aeabi_dsub>
 8011a7e:	4642      	mov	r2, r8
 8011a80:	4606      	mov	r6, r0
 8011a82:	460f      	mov	r7, r1
 8011a84:	464b      	mov	r3, r9
 8011a86:	4640      	mov	r0, r8
 8011a88:	4649      	mov	r1, r9
 8011a8a:	f7ee fd25 	bl	80004d8 <__aeabi_dmul>
 8011a8e:	a35e      	add	r3, pc, #376	; (adr r3, 8011c08 <__ieee754_pow+0x9e8>)
 8011a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a94:	4604      	mov	r4, r0
 8011a96:	460d      	mov	r5, r1
 8011a98:	f7ee fd1e 	bl	80004d8 <__aeabi_dmul>
 8011a9c:	a35c      	add	r3, pc, #368	; (adr r3, 8011c10 <__ieee754_pow+0x9f0>)
 8011a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa2:	f7ee fb61 	bl	8000168 <__aeabi_dsub>
 8011aa6:	4622      	mov	r2, r4
 8011aa8:	462b      	mov	r3, r5
 8011aaa:	f7ee fd15 	bl	80004d8 <__aeabi_dmul>
 8011aae:	a35a      	add	r3, pc, #360	; (adr r3, 8011c18 <__ieee754_pow+0x9f8>)
 8011ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ab4:	f7ee fb5a 	bl	800016c <__adddf3>
 8011ab8:	4622      	mov	r2, r4
 8011aba:	462b      	mov	r3, r5
 8011abc:	f7ee fd0c 	bl	80004d8 <__aeabi_dmul>
 8011ac0:	a357      	add	r3, pc, #348	; (adr r3, 8011c20 <__ieee754_pow+0xa00>)
 8011ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ac6:	f7ee fb4f 	bl	8000168 <__aeabi_dsub>
 8011aca:	4622      	mov	r2, r4
 8011acc:	462b      	mov	r3, r5
 8011ace:	f7ee fd03 	bl	80004d8 <__aeabi_dmul>
 8011ad2:	a355      	add	r3, pc, #340	; (adr r3, 8011c28 <__ieee754_pow+0xa08>)
 8011ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ad8:	f7ee fb48 	bl	800016c <__adddf3>
 8011adc:	4622      	mov	r2, r4
 8011ade:	462b      	mov	r3, r5
 8011ae0:	f7ee fcfa 	bl	80004d8 <__aeabi_dmul>
 8011ae4:	4602      	mov	r2, r0
 8011ae6:	460b      	mov	r3, r1
 8011ae8:	4640      	mov	r0, r8
 8011aea:	4649      	mov	r1, r9
 8011aec:	f7ee fb3c 	bl	8000168 <__aeabi_dsub>
 8011af0:	4604      	mov	r4, r0
 8011af2:	460d      	mov	r5, r1
 8011af4:	4602      	mov	r2, r0
 8011af6:	460b      	mov	r3, r1
 8011af8:	4640      	mov	r0, r8
 8011afa:	4649      	mov	r1, r9
 8011afc:	f7ee fcec 	bl	80004d8 <__aeabi_dmul>
 8011b00:	2200      	movs	r2, #0
 8011b02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011b06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011b0a:	4620      	mov	r0, r4
 8011b0c:	4629      	mov	r1, r5
 8011b0e:	f7ee fb2b 	bl	8000168 <__aeabi_dsub>
 8011b12:	4602      	mov	r2, r0
 8011b14:	460b      	mov	r3, r1
 8011b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011b1a:	f7ee fe07 	bl	800072c <__aeabi_ddiv>
 8011b1e:	4632      	mov	r2, r6
 8011b20:	4604      	mov	r4, r0
 8011b22:	460d      	mov	r5, r1
 8011b24:	463b      	mov	r3, r7
 8011b26:	4640      	mov	r0, r8
 8011b28:	4649      	mov	r1, r9
 8011b2a:	f7ee fcd5 	bl	80004d8 <__aeabi_dmul>
 8011b2e:	4632      	mov	r2, r6
 8011b30:	463b      	mov	r3, r7
 8011b32:	f7ee fb1b 	bl	800016c <__adddf3>
 8011b36:	4602      	mov	r2, r0
 8011b38:	460b      	mov	r3, r1
 8011b3a:	4620      	mov	r0, r4
 8011b3c:	4629      	mov	r1, r5
 8011b3e:	f7ee fb13 	bl	8000168 <__aeabi_dsub>
 8011b42:	4642      	mov	r2, r8
 8011b44:	464b      	mov	r3, r9
 8011b46:	f7ee fb0f 	bl	8000168 <__aeabi_dsub>
 8011b4a:	4602      	mov	r2, r0
 8011b4c:	460b      	mov	r3, r1
 8011b4e:	2000      	movs	r0, #0
 8011b50:	493b      	ldr	r1, [pc, #236]	; (8011c40 <__ieee754_pow+0xa20>)
 8011b52:	f7ee fb09 	bl	8000168 <__aeabi_dsub>
 8011b56:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8011b5a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011b5e:	da2b      	bge.n	8011bb8 <__ieee754_pow+0x998>
 8011b60:	4652      	mov	r2, sl
 8011b62:	f001 f8e1 	bl	8012d28 <scalbn>
 8011b66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011b6a:	f7ff bbf2 	b.w	8011352 <__ieee754_pow+0x132>
 8011b6e:	4b35      	ldr	r3, [pc, #212]	; (8011c44 <__ieee754_pow+0xa24>)
 8011b70:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8011b74:	429f      	cmp	r7, r3
 8011b76:	f77f af13 	ble.w	80119a0 <__ieee754_pow+0x780>
 8011b7a:	4b33      	ldr	r3, [pc, #204]	; (8011c48 <__ieee754_pow+0xa28>)
 8011b7c:	440b      	add	r3, r1
 8011b7e:	4303      	orrs	r3, r0
 8011b80:	d00b      	beq.n	8011b9a <__ieee754_pow+0x97a>
 8011b82:	a32b      	add	r3, pc, #172	; (adr r3, 8011c30 <__ieee754_pow+0xa10>)
 8011b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b88:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011b8c:	f7ee fca4 	bl	80004d8 <__aeabi_dmul>
 8011b90:	a327      	add	r3, pc, #156	; (adr r3, 8011c30 <__ieee754_pow+0xa10>)
 8011b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b96:	f7ff bbdc 	b.w	8011352 <__ieee754_pow+0x132>
 8011b9a:	4622      	mov	r2, r4
 8011b9c:	462b      	mov	r3, r5
 8011b9e:	f7ee fae3 	bl	8000168 <__aeabi_dsub>
 8011ba2:	4642      	mov	r2, r8
 8011ba4:	464b      	mov	r3, r9
 8011ba6:	f7ee ff1d 	bl	80009e4 <__aeabi_dcmpge>
 8011baa:	2800      	cmp	r0, #0
 8011bac:	f43f aef8 	beq.w	80119a0 <__ieee754_pow+0x780>
 8011bb0:	e7e7      	b.n	8011b82 <__ieee754_pow+0x962>
 8011bb2:	f04f 0a00 	mov.w	sl, #0
 8011bb6:	e71e      	b.n	80119f6 <__ieee754_pow+0x7d6>
 8011bb8:	4621      	mov	r1, r4
 8011bba:	e7d4      	b.n	8011b66 <__ieee754_pow+0x946>
 8011bbc:	f04f 0b00 	mov.w	fp, #0
 8011bc0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011c40 <__ieee754_pow+0xa20>
 8011bc4:	f7ff bbb0 	b.w	8011328 <__ieee754_pow+0x108>
 8011bc8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8011bcc:	f7ff bbac 	b.w	8011328 <__ieee754_pow+0x108>
 8011bd0:	4638      	mov	r0, r7
 8011bd2:	4641      	mov	r1, r8
 8011bd4:	f7ff bbbf 	b.w	8011356 <__ieee754_pow+0x136>
 8011bd8:	9200      	str	r2, [sp, #0]
 8011bda:	f7ff bb7f 	b.w	80112dc <__ieee754_pow+0xbc>
 8011bde:	2300      	movs	r3, #0
 8011be0:	f7ff bb69 	b.w	80112b6 <__ieee754_pow+0x96>
 8011be4:	f3af 8000 	nop.w
 8011be8:	652b82fe 	.word	0x652b82fe
 8011bec:	3c971547 	.word	0x3c971547
 8011bf0:	00000000 	.word	0x00000000
 8011bf4:	3fe62e43 	.word	0x3fe62e43
 8011bf8:	fefa39ef 	.word	0xfefa39ef
 8011bfc:	3fe62e42 	.word	0x3fe62e42
 8011c00:	0ca86c39 	.word	0x0ca86c39
 8011c04:	be205c61 	.word	0xbe205c61
 8011c08:	72bea4d0 	.word	0x72bea4d0
 8011c0c:	3e663769 	.word	0x3e663769
 8011c10:	c5d26bf1 	.word	0xc5d26bf1
 8011c14:	3ebbbd41 	.word	0x3ebbbd41
 8011c18:	af25de2c 	.word	0xaf25de2c
 8011c1c:	3f11566a 	.word	0x3f11566a
 8011c20:	16bebd93 	.word	0x16bebd93
 8011c24:	3f66c16c 	.word	0x3f66c16c
 8011c28:	5555553e 	.word	0x5555553e
 8011c2c:	3fc55555 	.word	0x3fc55555
 8011c30:	c2f8f359 	.word	0xc2f8f359
 8011c34:	01a56e1f 	.word	0x01a56e1f
 8011c38:	3fe00000 	.word	0x3fe00000
 8011c3c:	000fffff 	.word	0x000fffff
 8011c40:	3ff00000 	.word	0x3ff00000
 8011c44:	4090cbff 	.word	0x4090cbff
 8011c48:	3f6f3400 	.word	0x3f6f3400

08011c4c <__ieee754_sqrt>:
 8011c4c:	f8df c150 	ldr.w	ip, [pc, #336]	; 8011da0 <__ieee754_sqrt+0x154>
 8011c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c54:	ea3c 0c01 	bics.w	ip, ip, r1
 8011c58:	460b      	mov	r3, r1
 8011c5a:	4606      	mov	r6, r0
 8011c5c:	460d      	mov	r5, r1
 8011c5e:	460a      	mov	r2, r1
 8011c60:	4607      	mov	r7, r0
 8011c62:	4604      	mov	r4, r0
 8011c64:	d10e      	bne.n	8011c84 <__ieee754_sqrt+0x38>
 8011c66:	4602      	mov	r2, r0
 8011c68:	f7ee fc36 	bl	80004d8 <__aeabi_dmul>
 8011c6c:	4602      	mov	r2, r0
 8011c6e:	460b      	mov	r3, r1
 8011c70:	4630      	mov	r0, r6
 8011c72:	4629      	mov	r1, r5
 8011c74:	f7ee fa7a 	bl	800016c <__adddf3>
 8011c78:	4606      	mov	r6, r0
 8011c7a:	460d      	mov	r5, r1
 8011c7c:	4630      	mov	r0, r6
 8011c7e:	4629      	mov	r1, r5
 8011c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c84:	2900      	cmp	r1, #0
 8011c86:	dc0d      	bgt.n	8011ca4 <__ieee754_sqrt+0x58>
 8011c88:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8011c8c:	ea5c 0707 	orrs.w	r7, ip, r7
 8011c90:	d0f4      	beq.n	8011c7c <__ieee754_sqrt+0x30>
 8011c92:	b139      	cbz	r1, 8011ca4 <__ieee754_sqrt+0x58>
 8011c94:	4602      	mov	r2, r0
 8011c96:	f7ee fa67 	bl	8000168 <__aeabi_dsub>
 8011c9a:	4602      	mov	r2, r0
 8011c9c:	460b      	mov	r3, r1
 8011c9e:	f7ee fd45 	bl	800072c <__aeabi_ddiv>
 8011ca2:	e7e9      	b.n	8011c78 <__ieee754_sqrt+0x2c>
 8011ca4:	1512      	asrs	r2, r2, #20
 8011ca6:	d074      	beq.n	8011d92 <__ieee754_sqrt+0x146>
 8011ca8:	2000      	movs	r0, #0
 8011caa:	07d5      	lsls	r5, r2, #31
 8011cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011cb0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8011cb4:	bf5e      	ittt	pl
 8011cb6:	0fe3      	lsrpl	r3, r4, #31
 8011cb8:	0064      	lslpl	r4, r4, #1
 8011cba:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8011cbe:	0fe3      	lsrs	r3, r4, #31
 8011cc0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8011cc4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8011cc8:	2516      	movs	r5, #22
 8011cca:	4601      	mov	r1, r0
 8011ccc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8011cd0:	1076      	asrs	r6, r6, #1
 8011cd2:	0064      	lsls	r4, r4, #1
 8011cd4:	188f      	adds	r7, r1, r2
 8011cd6:	429f      	cmp	r7, r3
 8011cd8:	bfde      	ittt	le
 8011cda:	1bdb      	suble	r3, r3, r7
 8011cdc:	18b9      	addle	r1, r7, r2
 8011cde:	1880      	addle	r0, r0, r2
 8011ce0:	005b      	lsls	r3, r3, #1
 8011ce2:	3d01      	subs	r5, #1
 8011ce4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011ce8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011cec:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011cf0:	d1f0      	bne.n	8011cd4 <__ieee754_sqrt+0x88>
 8011cf2:	462a      	mov	r2, r5
 8011cf4:	f04f 0e20 	mov.w	lr, #32
 8011cf8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8011cfc:	428b      	cmp	r3, r1
 8011cfe:	eb07 0c05 	add.w	ip, r7, r5
 8011d02:	dc02      	bgt.n	8011d0a <__ieee754_sqrt+0xbe>
 8011d04:	d113      	bne.n	8011d2e <__ieee754_sqrt+0xe2>
 8011d06:	45a4      	cmp	ip, r4
 8011d08:	d811      	bhi.n	8011d2e <__ieee754_sqrt+0xe2>
 8011d0a:	f1bc 0f00 	cmp.w	ip, #0
 8011d0e:	eb0c 0507 	add.w	r5, ip, r7
 8011d12:	da43      	bge.n	8011d9c <__ieee754_sqrt+0x150>
 8011d14:	2d00      	cmp	r5, #0
 8011d16:	db41      	blt.n	8011d9c <__ieee754_sqrt+0x150>
 8011d18:	f101 0801 	add.w	r8, r1, #1
 8011d1c:	1a5b      	subs	r3, r3, r1
 8011d1e:	4641      	mov	r1, r8
 8011d20:	45a4      	cmp	ip, r4
 8011d22:	bf88      	it	hi
 8011d24:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011d28:	eba4 040c 	sub.w	r4, r4, ip
 8011d2c:	443a      	add	r2, r7
 8011d2e:	005b      	lsls	r3, r3, #1
 8011d30:	f1be 0e01 	subs.w	lr, lr, #1
 8011d34:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011d38:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8011d3c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011d40:	d1dc      	bne.n	8011cfc <__ieee754_sqrt+0xb0>
 8011d42:	4323      	orrs	r3, r4
 8011d44:	d006      	beq.n	8011d54 <__ieee754_sqrt+0x108>
 8011d46:	1c54      	adds	r4, r2, #1
 8011d48:	bf0b      	itete	eq
 8011d4a:	4672      	moveq	r2, lr
 8011d4c:	3201      	addne	r2, #1
 8011d4e:	3001      	addeq	r0, #1
 8011d50:	f022 0201 	bicne.w	r2, r2, #1
 8011d54:	1043      	asrs	r3, r0, #1
 8011d56:	07c1      	lsls	r1, r0, #31
 8011d58:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011d5c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011d60:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011d64:	bf48      	it	mi
 8011d66:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011d6a:	4610      	mov	r0, r2
 8011d6c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8011d70:	e782      	b.n	8011c78 <__ieee754_sqrt+0x2c>
 8011d72:	0ae3      	lsrs	r3, r4, #11
 8011d74:	3915      	subs	r1, #21
 8011d76:	0564      	lsls	r4, r4, #21
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d0fa      	beq.n	8011d72 <__ieee754_sqrt+0x126>
 8011d7c:	02de      	lsls	r6, r3, #11
 8011d7e:	d50a      	bpl.n	8011d96 <__ieee754_sqrt+0x14a>
 8011d80:	f1c2 0020 	rsb	r0, r2, #32
 8011d84:	fa24 f000 	lsr.w	r0, r4, r0
 8011d88:	1e55      	subs	r5, r2, #1
 8011d8a:	4094      	lsls	r4, r2
 8011d8c:	4303      	orrs	r3, r0
 8011d8e:	1b4a      	subs	r2, r1, r5
 8011d90:	e78a      	b.n	8011ca8 <__ieee754_sqrt+0x5c>
 8011d92:	4611      	mov	r1, r2
 8011d94:	e7f0      	b.n	8011d78 <__ieee754_sqrt+0x12c>
 8011d96:	005b      	lsls	r3, r3, #1
 8011d98:	3201      	adds	r2, #1
 8011d9a:	e7ef      	b.n	8011d7c <__ieee754_sqrt+0x130>
 8011d9c:	4688      	mov	r8, r1
 8011d9e:	e7bd      	b.n	8011d1c <__ieee754_sqrt+0xd0>
 8011da0:	7ff00000 	.word	0x7ff00000

08011da4 <__ieee754_asinf>:
 8011da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011da8:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8011dac:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8011db0:	4604      	mov	r4, r0
 8011db2:	4605      	mov	r5, r0
 8011db4:	d10c      	bne.n	8011dd0 <__ieee754_asinf+0x2c>
 8011db6:	498d      	ldr	r1, [pc, #564]	; (8011fec <__ieee754_asinf+0x248>)
 8011db8:	f7ee ffc4 	bl	8000d44 <__aeabi_fmul>
 8011dbc:	498c      	ldr	r1, [pc, #560]	; (8011ff0 <__ieee754_asinf+0x24c>)
 8011dbe:	4605      	mov	r5, r0
 8011dc0:	4620      	mov	r0, r4
 8011dc2:	f7ee ffbf 	bl	8000d44 <__aeabi_fmul>
 8011dc6:	4601      	mov	r1, r0
 8011dc8:	4628      	mov	r0, r5
 8011dca:	f7ee feb3 	bl	8000b34 <__addsf3>
 8011dce:	e006      	b.n	8011dde <__ieee754_asinf+0x3a>
 8011dd0:	dd07      	ble.n	8011de2 <__ieee754_asinf+0x3e>
 8011dd2:	4601      	mov	r1, r0
 8011dd4:	f7ee feac 	bl	8000b30 <__aeabi_fsub>
 8011dd8:	4601      	mov	r1, r0
 8011dda:	f7ef f867 	bl	8000eac <__aeabi_fdiv>
 8011dde:	4604      	mov	r4, r0
 8011de0:	e00e      	b.n	8011e00 <__ieee754_asinf+0x5c>
 8011de2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 8011de6:	da58      	bge.n	8011e9a <__ieee754_asinf+0xf6>
 8011de8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 8011dec:	da0b      	bge.n	8011e06 <__ieee754_asinf+0x62>
 8011dee:	4981      	ldr	r1, [pc, #516]	; (8011ff4 <__ieee754_asinf+0x250>)
 8011df0:	f7ee fea0 	bl	8000b34 <__addsf3>
 8011df4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8011df8:	f7ef f960 	bl	80010bc <__aeabi_fcmpgt>
 8011dfc:	2800      	cmp	r0, #0
 8011dfe:	d04c      	beq.n	8011e9a <__ieee754_asinf+0xf6>
 8011e00:	4620      	mov	r0, r4
 8011e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e06:	4601      	mov	r1, r0
 8011e08:	f7ee ff9c 	bl	8000d44 <__aeabi_fmul>
 8011e0c:	4605      	mov	r5, r0
 8011e0e:	497a      	ldr	r1, [pc, #488]	; (8011ff8 <__ieee754_asinf+0x254>)
 8011e10:	f7ee ff98 	bl	8000d44 <__aeabi_fmul>
 8011e14:	4979      	ldr	r1, [pc, #484]	; (8011ffc <__ieee754_asinf+0x258>)
 8011e16:	f7ee fe8d 	bl	8000b34 <__addsf3>
 8011e1a:	4629      	mov	r1, r5
 8011e1c:	f7ee ff92 	bl	8000d44 <__aeabi_fmul>
 8011e20:	4977      	ldr	r1, [pc, #476]	; (8012000 <__ieee754_asinf+0x25c>)
 8011e22:	f7ee fe85 	bl	8000b30 <__aeabi_fsub>
 8011e26:	4629      	mov	r1, r5
 8011e28:	f7ee ff8c 	bl	8000d44 <__aeabi_fmul>
 8011e2c:	4975      	ldr	r1, [pc, #468]	; (8012004 <__ieee754_asinf+0x260>)
 8011e2e:	f7ee fe81 	bl	8000b34 <__addsf3>
 8011e32:	4629      	mov	r1, r5
 8011e34:	f7ee ff86 	bl	8000d44 <__aeabi_fmul>
 8011e38:	4973      	ldr	r1, [pc, #460]	; (8012008 <__ieee754_asinf+0x264>)
 8011e3a:	f7ee fe79 	bl	8000b30 <__aeabi_fsub>
 8011e3e:	4629      	mov	r1, r5
 8011e40:	f7ee ff80 	bl	8000d44 <__aeabi_fmul>
 8011e44:	4971      	ldr	r1, [pc, #452]	; (801200c <__ieee754_asinf+0x268>)
 8011e46:	f7ee fe75 	bl	8000b34 <__addsf3>
 8011e4a:	4629      	mov	r1, r5
 8011e4c:	f7ee ff7a 	bl	8000d44 <__aeabi_fmul>
 8011e50:	496f      	ldr	r1, [pc, #444]	; (8012010 <__ieee754_asinf+0x26c>)
 8011e52:	4606      	mov	r6, r0
 8011e54:	4628      	mov	r0, r5
 8011e56:	f7ee ff75 	bl	8000d44 <__aeabi_fmul>
 8011e5a:	496e      	ldr	r1, [pc, #440]	; (8012014 <__ieee754_asinf+0x270>)
 8011e5c:	f7ee fe68 	bl	8000b30 <__aeabi_fsub>
 8011e60:	4629      	mov	r1, r5
 8011e62:	f7ee ff6f 	bl	8000d44 <__aeabi_fmul>
 8011e66:	496c      	ldr	r1, [pc, #432]	; (8012018 <__ieee754_asinf+0x274>)
 8011e68:	f7ee fe64 	bl	8000b34 <__addsf3>
 8011e6c:	4629      	mov	r1, r5
 8011e6e:	f7ee ff69 	bl	8000d44 <__aeabi_fmul>
 8011e72:	496a      	ldr	r1, [pc, #424]	; (801201c <__ieee754_asinf+0x278>)
 8011e74:	f7ee fe5c 	bl	8000b30 <__aeabi_fsub>
 8011e78:	4629      	mov	r1, r5
 8011e7a:	f7ee ff63 	bl	8000d44 <__aeabi_fmul>
 8011e7e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8011e82:	f7ee fe57 	bl	8000b34 <__addsf3>
 8011e86:	4601      	mov	r1, r0
 8011e88:	4630      	mov	r0, r6
 8011e8a:	f7ef f80f 	bl	8000eac <__aeabi_fdiv>
 8011e8e:	4621      	mov	r1, r4
 8011e90:	f7ee ff58 	bl	8000d44 <__aeabi_fmul>
 8011e94:	4601      	mov	r1, r0
 8011e96:	4620      	mov	r0, r4
 8011e98:	e797      	b.n	8011dca <__ieee754_asinf+0x26>
 8011e9a:	4620      	mov	r0, r4
 8011e9c:	f7ff f862 	bl	8010f64 <fabsf>
 8011ea0:	4601      	mov	r1, r0
 8011ea2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8011ea6:	f7ee fe43 	bl	8000b30 <__aeabi_fsub>
 8011eaa:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8011eae:	f7ee ff49 	bl	8000d44 <__aeabi_fmul>
 8011eb2:	4606      	mov	r6, r0
 8011eb4:	4950      	ldr	r1, [pc, #320]	; (8011ff8 <__ieee754_asinf+0x254>)
 8011eb6:	f7ee ff45 	bl	8000d44 <__aeabi_fmul>
 8011eba:	4950      	ldr	r1, [pc, #320]	; (8011ffc <__ieee754_asinf+0x258>)
 8011ebc:	f7ee fe3a 	bl	8000b34 <__addsf3>
 8011ec0:	4631      	mov	r1, r6
 8011ec2:	f7ee ff3f 	bl	8000d44 <__aeabi_fmul>
 8011ec6:	494e      	ldr	r1, [pc, #312]	; (8012000 <__ieee754_asinf+0x25c>)
 8011ec8:	f7ee fe32 	bl	8000b30 <__aeabi_fsub>
 8011ecc:	4631      	mov	r1, r6
 8011ece:	f7ee ff39 	bl	8000d44 <__aeabi_fmul>
 8011ed2:	494c      	ldr	r1, [pc, #304]	; (8012004 <__ieee754_asinf+0x260>)
 8011ed4:	f7ee fe2e 	bl	8000b34 <__addsf3>
 8011ed8:	4631      	mov	r1, r6
 8011eda:	f7ee ff33 	bl	8000d44 <__aeabi_fmul>
 8011ede:	494a      	ldr	r1, [pc, #296]	; (8012008 <__ieee754_asinf+0x264>)
 8011ee0:	f7ee fe26 	bl	8000b30 <__aeabi_fsub>
 8011ee4:	4631      	mov	r1, r6
 8011ee6:	f7ee ff2d 	bl	8000d44 <__aeabi_fmul>
 8011eea:	4948      	ldr	r1, [pc, #288]	; (801200c <__ieee754_asinf+0x268>)
 8011eec:	f7ee fe22 	bl	8000b34 <__addsf3>
 8011ef0:	4631      	mov	r1, r6
 8011ef2:	f7ee ff27 	bl	8000d44 <__aeabi_fmul>
 8011ef6:	4946      	ldr	r1, [pc, #280]	; (8012010 <__ieee754_asinf+0x26c>)
 8011ef8:	4681      	mov	r9, r0
 8011efa:	4630      	mov	r0, r6
 8011efc:	f7ee ff22 	bl	8000d44 <__aeabi_fmul>
 8011f00:	4944      	ldr	r1, [pc, #272]	; (8012014 <__ieee754_asinf+0x270>)
 8011f02:	f7ee fe15 	bl	8000b30 <__aeabi_fsub>
 8011f06:	4631      	mov	r1, r6
 8011f08:	f7ee ff1c 	bl	8000d44 <__aeabi_fmul>
 8011f0c:	4942      	ldr	r1, [pc, #264]	; (8012018 <__ieee754_asinf+0x274>)
 8011f0e:	f7ee fe11 	bl	8000b34 <__addsf3>
 8011f12:	4631      	mov	r1, r6
 8011f14:	f7ee ff16 	bl	8000d44 <__aeabi_fmul>
 8011f18:	4940      	ldr	r1, [pc, #256]	; (801201c <__ieee754_asinf+0x278>)
 8011f1a:	f7ee fe09 	bl	8000b30 <__aeabi_fsub>
 8011f1e:	4631      	mov	r1, r6
 8011f20:	f7ee ff10 	bl	8000d44 <__aeabi_fmul>
 8011f24:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8011f28:	f7ee fe04 	bl	8000b34 <__addsf3>
 8011f2c:	4682      	mov	sl, r0
 8011f2e:	4630      	mov	r0, r6
 8011f30:	f000 fa60 	bl	80123f4 <__ieee754_sqrtf>
 8011f34:	4b3a      	ldr	r3, [pc, #232]	; (8012020 <__ieee754_asinf+0x27c>)
 8011f36:	4607      	mov	r7, r0
 8011f38:	4598      	cmp	r8, r3
 8011f3a:	dd1a      	ble.n	8011f72 <__ieee754_asinf+0x1ce>
 8011f3c:	4651      	mov	r1, sl
 8011f3e:	4648      	mov	r0, r9
 8011f40:	f7ee ffb4 	bl	8000eac <__aeabi_fdiv>
 8011f44:	4639      	mov	r1, r7
 8011f46:	f7ee fefd 	bl	8000d44 <__aeabi_fmul>
 8011f4a:	4639      	mov	r1, r7
 8011f4c:	f7ee fdf2 	bl	8000b34 <__addsf3>
 8011f50:	4601      	mov	r1, r0
 8011f52:	f7ee fdef 	bl	8000b34 <__addsf3>
 8011f56:	4933      	ldr	r1, [pc, #204]	; (8012024 <__ieee754_asinf+0x280>)
 8011f58:	f7ee fdec 	bl	8000b34 <__addsf3>
 8011f5c:	4601      	mov	r1, r0
 8011f5e:	4823      	ldr	r0, [pc, #140]	; (8011fec <__ieee754_asinf+0x248>)
 8011f60:	f7ee fde6 	bl	8000b30 <__aeabi_fsub>
 8011f64:	2d00      	cmp	r5, #0
 8011f66:	4604      	mov	r4, r0
 8011f68:	f73f af4a 	bgt.w	8011e00 <__ieee754_asinf+0x5c>
 8011f6c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8011f70:	e735      	b.n	8011dde <__ieee754_asinf+0x3a>
 8011f72:	4601      	mov	r1, r0
 8011f74:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8011f78:	f7ee fddc 	bl	8000b34 <__addsf3>
 8011f7c:	4651      	mov	r1, sl
 8011f7e:	4604      	mov	r4, r0
 8011f80:	4648      	mov	r0, r9
 8011f82:	f7ee ff93 	bl	8000eac <__aeabi_fdiv>
 8011f86:	4601      	mov	r1, r0
 8011f88:	4620      	mov	r0, r4
 8011f8a:	f7ee fedb 	bl	8000d44 <__aeabi_fmul>
 8011f8e:	f028 080f 	bic.w	r8, r8, #15
 8011f92:	4681      	mov	r9, r0
 8011f94:	4641      	mov	r1, r8
 8011f96:	4640      	mov	r0, r8
 8011f98:	f7ee fed4 	bl	8000d44 <__aeabi_fmul>
 8011f9c:	4601      	mov	r1, r0
 8011f9e:	4630      	mov	r0, r6
 8011fa0:	f7ee fdc6 	bl	8000b30 <__aeabi_fsub>
 8011fa4:	4641      	mov	r1, r8
 8011fa6:	4604      	mov	r4, r0
 8011fa8:	4638      	mov	r0, r7
 8011faa:	f7ee fdc3 	bl	8000b34 <__addsf3>
 8011fae:	4601      	mov	r1, r0
 8011fb0:	4620      	mov	r0, r4
 8011fb2:	f7ee ff7b 	bl	8000eac <__aeabi_fdiv>
 8011fb6:	4601      	mov	r1, r0
 8011fb8:	f7ee fdbc 	bl	8000b34 <__addsf3>
 8011fbc:	4601      	mov	r1, r0
 8011fbe:	480c      	ldr	r0, [pc, #48]	; (8011ff0 <__ieee754_asinf+0x24c>)
 8011fc0:	f7ee fdb6 	bl	8000b30 <__aeabi_fsub>
 8011fc4:	4601      	mov	r1, r0
 8011fc6:	4648      	mov	r0, r9
 8011fc8:	f7ee fdb2 	bl	8000b30 <__aeabi_fsub>
 8011fcc:	4641      	mov	r1, r8
 8011fce:	4604      	mov	r4, r0
 8011fd0:	4640      	mov	r0, r8
 8011fd2:	f7ee fdaf 	bl	8000b34 <__addsf3>
 8011fd6:	4601      	mov	r1, r0
 8011fd8:	4813      	ldr	r0, [pc, #76]	; (8012028 <__ieee754_asinf+0x284>)
 8011fda:	f7ee fda9 	bl	8000b30 <__aeabi_fsub>
 8011fde:	4601      	mov	r1, r0
 8011fe0:	4620      	mov	r0, r4
 8011fe2:	f7ee fda5 	bl	8000b30 <__aeabi_fsub>
 8011fe6:	4601      	mov	r1, r0
 8011fe8:	480f      	ldr	r0, [pc, #60]	; (8012028 <__ieee754_asinf+0x284>)
 8011fea:	e7b9      	b.n	8011f60 <__ieee754_asinf+0x1bc>
 8011fec:	3fc90fdb 	.word	0x3fc90fdb
 8011ff0:	b33bbd2e 	.word	0xb33bbd2e
 8011ff4:	7149f2ca 	.word	0x7149f2ca
 8011ff8:	3811ef08 	.word	0x3811ef08
 8011ffc:	3a4f7f04 	.word	0x3a4f7f04
 8012000:	3d241146 	.word	0x3d241146
 8012004:	3e4e0aa8 	.word	0x3e4e0aa8
 8012008:	3ea6b090 	.word	0x3ea6b090
 801200c:	3e2aaaab 	.word	0x3e2aaaab
 8012010:	3d9dc62e 	.word	0x3d9dc62e
 8012014:	3f303361 	.word	0x3f303361
 8012018:	4001572d 	.word	0x4001572d
 801201c:	4019d139 	.word	0x4019d139
 8012020:	3f799999 	.word	0x3f799999
 8012024:	333bbd2e 	.word	0x333bbd2e
 8012028:	3f490fdb 	.word	0x3f490fdb

0801202c <__ieee754_atan2f>:
 801202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801202e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012032:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8012036:	4603      	mov	r3, r0
 8012038:	dc05      	bgt.n	8012046 <__ieee754_atan2f+0x1a>
 801203a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 801203e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8012042:	4607      	mov	r7, r0
 8012044:	dd04      	ble.n	8012050 <__ieee754_atan2f+0x24>
 8012046:	4618      	mov	r0, r3
 8012048:	f7ee fd74 	bl	8000b34 <__addsf3>
 801204c:	4603      	mov	r3, r0
 801204e:	e011      	b.n	8012074 <__ieee754_atan2f+0x48>
 8012050:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8012054:	d103      	bne.n	801205e <__ieee754_atan2f+0x32>
 8012056:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801205a:	f7fe be43 	b.w	8010ce4 <atanf>
 801205e:	178c      	asrs	r4, r1, #30
 8012060:	f004 0402 	and.w	r4, r4, #2
 8012064:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8012068:	b932      	cbnz	r2, 8012078 <__ieee754_atan2f+0x4c>
 801206a:	2c02      	cmp	r4, #2
 801206c:	d04c      	beq.n	8012108 <__ieee754_atan2f+0xdc>
 801206e:	2c03      	cmp	r4, #3
 8012070:	d100      	bne.n	8012074 <__ieee754_atan2f+0x48>
 8012072:	4b29      	ldr	r3, [pc, #164]	; (8012118 <__ieee754_atan2f+0xec>)
 8012074:	4618      	mov	r0, r3
 8012076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012078:	b91e      	cbnz	r6, 8012082 <__ieee754_atan2f+0x56>
 801207a:	2f00      	cmp	r7, #0
 801207c:	da4a      	bge.n	8012114 <__ieee754_atan2f+0xe8>
 801207e:	4b27      	ldr	r3, [pc, #156]	; (801211c <__ieee754_atan2f+0xf0>)
 8012080:	e7f8      	b.n	8012074 <__ieee754_atan2f+0x48>
 8012082:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8012086:	d10e      	bne.n	80120a6 <__ieee754_atan2f+0x7a>
 8012088:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801208c:	f104 34ff 	add.w	r4, r4, #4294967295
 8012090:	d105      	bne.n	801209e <__ieee754_atan2f+0x72>
 8012092:	2c02      	cmp	r4, #2
 8012094:	d83a      	bhi.n	801210c <__ieee754_atan2f+0xe0>
 8012096:	4b22      	ldr	r3, [pc, #136]	; (8012120 <__ieee754_atan2f+0xf4>)
 8012098:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801209c:	e7ea      	b.n	8012074 <__ieee754_atan2f+0x48>
 801209e:	2c02      	cmp	r4, #2
 80120a0:	d836      	bhi.n	8012110 <__ieee754_atan2f+0xe4>
 80120a2:	4b20      	ldr	r3, [pc, #128]	; (8012124 <__ieee754_atan2f+0xf8>)
 80120a4:	e7f8      	b.n	8012098 <__ieee754_atan2f+0x6c>
 80120a6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80120aa:	d0e6      	beq.n	801207a <__ieee754_atan2f+0x4e>
 80120ac:	1b92      	subs	r2, r2, r6
 80120ae:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 80120b2:	ea4f 50e2 	mov.w	r0, r2, asr #23
 80120b6:	da17      	bge.n	80120e8 <__ieee754_atan2f+0xbc>
 80120b8:	2900      	cmp	r1, #0
 80120ba:	da01      	bge.n	80120c0 <__ieee754_atan2f+0x94>
 80120bc:	303c      	adds	r0, #60	; 0x3c
 80120be:	db15      	blt.n	80120ec <__ieee754_atan2f+0xc0>
 80120c0:	4618      	mov	r0, r3
 80120c2:	f7ee fef3 	bl	8000eac <__aeabi_fdiv>
 80120c6:	f7fe ff4d 	bl	8010f64 <fabsf>
 80120ca:	f7fe fe0b 	bl	8010ce4 <atanf>
 80120ce:	4603      	mov	r3, r0
 80120d0:	2c01      	cmp	r4, #1
 80120d2:	d00d      	beq.n	80120f0 <__ieee754_atan2f+0xc4>
 80120d4:	2c02      	cmp	r4, #2
 80120d6:	d00e      	beq.n	80120f6 <__ieee754_atan2f+0xca>
 80120d8:	2c00      	cmp	r4, #0
 80120da:	d0cb      	beq.n	8012074 <__ieee754_atan2f+0x48>
 80120dc:	4912      	ldr	r1, [pc, #72]	; (8012128 <__ieee754_atan2f+0xfc>)
 80120de:	4618      	mov	r0, r3
 80120e0:	f7ee fd28 	bl	8000b34 <__addsf3>
 80120e4:	4911      	ldr	r1, [pc, #68]	; (801212c <__ieee754_atan2f+0x100>)
 80120e6:	e00c      	b.n	8012102 <__ieee754_atan2f+0xd6>
 80120e8:	4b11      	ldr	r3, [pc, #68]	; (8012130 <__ieee754_atan2f+0x104>)
 80120ea:	e7f1      	b.n	80120d0 <__ieee754_atan2f+0xa4>
 80120ec:	2300      	movs	r3, #0
 80120ee:	e7ef      	b.n	80120d0 <__ieee754_atan2f+0xa4>
 80120f0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80120f4:	e7be      	b.n	8012074 <__ieee754_atan2f+0x48>
 80120f6:	490c      	ldr	r1, [pc, #48]	; (8012128 <__ieee754_atan2f+0xfc>)
 80120f8:	4618      	mov	r0, r3
 80120fa:	f7ee fd1b 	bl	8000b34 <__addsf3>
 80120fe:	4601      	mov	r1, r0
 8012100:	480a      	ldr	r0, [pc, #40]	; (801212c <__ieee754_atan2f+0x100>)
 8012102:	f7ee fd15 	bl	8000b30 <__aeabi_fsub>
 8012106:	e7a1      	b.n	801204c <__ieee754_atan2f+0x20>
 8012108:	4b08      	ldr	r3, [pc, #32]	; (801212c <__ieee754_atan2f+0x100>)
 801210a:	e7b3      	b.n	8012074 <__ieee754_atan2f+0x48>
 801210c:	4b09      	ldr	r3, [pc, #36]	; (8012134 <__ieee754_atan2f+0x108>)
 801210e:	e7b1      	b.n	8012074 <__ieee754_atan2f+0x48>
 8012110:	2300      	movs	r3, #0
 8012112:	e7af      	b.n	8012074 <__ieee754_atan2f+0x48>
 8012114:	4b06      	ldr	r3, [pc, #24]	; (8012130 <__ieee754_atan2f+0x104>)
 8012116:	e7ad      	b.n	8012074 <__ieee754_atan2f+0x48>
 8012118:	c0490fdb 	.word	0xc0490fdb
 801211c:	bfc90fdb 	.word	0xbfc90fdb
 8012120:	08014260 	.word	0x08014260
 8012124:	0801426c 	.word	0x0801426c
 8012128:	33bbbd2e 	.word	0x33bbbd2e
 801212c:	40490fdb 	.word	0x40490fdb
 8012130:	3fc90fdb 	.word	0x3fc90fdb
 8012134:	3f490fdb 	.word	0x3f490fdb

08012138 <__ieee754_rem_pio2f>:
 8012138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801213c:	4aa0      	ldr	r2, [pc, #640]	; (80123c0 <__ieee754_rem_pio2f+0x288>)
 801213e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8012142:	4296      	cmp	r6, r2
 8012144:	460c      	mov	r4, r1
 8012146:	4682      	mov	sl, r0
 8012148:	b087      	sub	sp, #28
 801214a:	dc04      	bgt.n	8012156 <__ieee754_rem_pio2f+0x1e>
 801214c:	2300      	movs	r3, #0
 801214e:	6008      	str	r0, [r1, #0]
 8012150:	604b      	str	r3, [r1, #4]
 8012152:	2500      	movs	r5, #0
 8012154:	e01a      	b.n	801218c <__ieee754_rem_pio2f+0x54>
 8012156:	4a9b      	ldr	r2, [pc, #620]	; (80123c4 <__ieee754_rem_pio2f+0x28c>)
 8012158:	4296      	cmp	r6, r2
 801215a:	dc4b      	bgt.n	80121f4 <__ieee754_rem_pio2f+0xbc>
 801215c:	2800      	cmp	r0, #0
 801215e:	499a      	ldr	r1, [pc, #616]	; (80123c8 <__ieee754_rem_pio2f+0x290>)
 8012160:	4f9a      	ldr	r7, [pc, #616]	; (80123cc <__ieee754_rem_pio2f+0x294>)
 8012162:	f026 060f 	bic.w	r6, r6, #15
 8012166:	dd23      	ble.n	80121b0 <__ieee754_rem_pio2f+0x78>
 8012168:	f7ee fce2 	bl	8000b30 <__aeabi_fsub>
 801216c:	42be      	cmp	r6, r7
 801216e:	4605      	mov	r5, r0
 8012170:	d010      	beq.n	8012194 <__ieee754_rem_pio2f+0x5c>
 8012172:	4997      	ldr	r1, [pc, #604]	; (80123d0 <__ieee754_rem_pio2f+0x298>)
 8012174:	f7ee fcdc 	bl	8000b30 <__aeabi_fsub>
 8012178:	4601      	mov	r1, r0
 801217a:	6020      	str	r0, [r4, #0]
 801217c:	4628      	mov	r0, r5
 801217e:	f7ee fcd7 	bl	8000b30 <__aeabi_fsub>
 8012182:	4993      	ldr	r1, [pc, #588]	; (80123d0 <__ieee754_rem_pio2f+0x298>)
 8012184:	f7ee fcd4 	bl	8000b30 <__aeabi_fsub>
 8012188:	2501      	movs	r5, #1
 801218a:	6060      	str	r0, [r4, #4]
 801218c:	4628      	mov	r0, r5
 801218e:	b007      	add	sp, #28
 8012190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012194:	498f      	ldr	r1, [pc, #572]	; (80123d4 <__ieee754_rem_pio2f+0x29c>)
 8012196:	f7ee fccb 	bl	8000b30 <__aeabi_fsub>
 801219a:	498f      	ldr	r1, [pc, #572]	; (80123d8 <__ieee754_rem_pio2f+0x2a0>)
 801219c:	4605      	mov	r5, r0
 801219e:	f7ee fcc7 	bl	8000b30 <__aeabi_fsub>
 80121a2:	4601      	mov	r1, r0
 80121a4:	6020      	str	r0, [r4, #0]
 80121a6:	4628      	mov	r0, r5
 80121a8:	f7ee fcc2 	bl	8000b30 <__aeabi_fsub>
 80121ac:	498a      	ldr	r1, [pc, #552]	; (80123d8 <__ieee754_rem_pio2f+0x2a0>)
 80121ae:	e7e9      	b.n	8012184 <__ieee754_rem_pio2f+0x4c>
 80121b0:	f7ee fcc0 	bl	8000b34 <__addsf3>
 80121b4:	42be      	cmp	r6, r7
 80121b6:	4605      	mov	r5, r0
 80121b8:	d00e      	beq.n	80121d8 <__ieee754_rem_pio2f+0xa0>
 80121ba:	4985      	ldr	r1, [pc, #532]	; (80123d0 <__ieee754_rem_pio2f+0x298>)
 80121bc:	f7ee fcba 	bl	8000b34 <__addsf3>
 80121c0:	4601      	mov	r1, r0
 80121c2:	6020      	str	r0, [r4, #0]
 80121c4:	4628      	mov	r0, r5
 80121c6:	f7ee fcb3 	bl	8000b30 <__aeabi_fsub>
 80121ca:	4981      	ldr	r1, [pc, #516]	; (80123d0 <__ieee754_rem_pio2f+0x298>)
 80121cc:	f7ee fcb2 	bl	8000b34 <__addsf3>
 80121d0:	f04f 35ff 	mov.w	r5, #4294967295
 80121d4:	6060      	str	r0, [r4, #4]
 80121d6:	e7d9      	b.n	801218c <__ieee754_rem_pio2f+0x54>
 80121d8:	497e      	ldr	r1, [pc, #504]	; (80123d4 <__ieee754_rem_pio2f+0x29c>)
 80121da:	f7ee fcab 	bl	8000b34 <__addsf3>
 80121de:	497e      	ldr	r1, [pc, #504]	; (80123d8 <__ieee754_rem_pio2f+0x2a0>)
 80121e0:	4605      	mov	r5, r0
 80121e2:	f7ee fca7 	bl	8000b34 <__addsf3>
 80121e6:	4601      	mov	r1, r0
 80121e8:	6020      	str	r0, [r4, #0]
 80121ea:	4628      	mov	r0, r5
 80121ec:	f7ee fca0 	bl	8000b30 <__aeabi_fsub>
 80121f0:	4979      	ldr	r1, [pc, #484]	; (80123d8 <__ieee754_rem_pio2f+0x2a0>)
 80121f2:	e7eb      	b.n	80121cc <__ieee754_rem_pio2f+0x94>
 80121f4:	4a79      	ldr	r2, [pc, #484]	; (80123dc <__ieee754_rem_pio2f+0x2a4>)
 80121f6:	4296      	cmp	r6, r2
 80121f8:	f300 8091 	bgt.w	801231e <__ieee754_rem_pio2f+0x1e6>
 80121fc:	f7fe feb2 	bl	8010f64 <fabsf>
 8012200:	4977      	ldr	r1, [pc, #476]	; (80123e0 <__ieee754_rem_pio2f+0x2a8>)
 8012202:	4607      	mov	r7, r0
 8012204:	f7ee fd9e 	bl	8000d44 <__aeabi_fmul>
 8012208:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801220c:	f7ee fc92 	bl	8000b34 <__addsf3>
 8012210:	f7ee ff74 	bl	80010fc <__aeabi_f2iz>
 8012214:	4605      	mov	r5, r0
 8012216:	f7ee fd41 	bl	8000c9c <__aeabi_i2f>
 801221a:	496b      	ldr	r1, [pc, #428]	; (80123c8 <__ieee754_rem_pio2f+0x290>)
 801221c:	4681      	mov	r9, r0
 801221e:	f7ee fd91 	bl	8000d44 <__aeabi_fmul>
 8012222:	4601      	mov	r1, r0
 8012224:	4638      	mov	r0, r7
 8012226:	f7ee fc83 	bl	8000b30 <__aeabi_fsub>
 801222a:	4969      	ldr	r1, [pc, #420]	; (80123d0 <__ieee754_rem_pio2f+0x298>)
 801222c:	4680      	mov	r8, r0
 801222e:	4648      	mov	r0, r9
 8012230:	f7ee fd88 	bl	8000d44 <__aeabi_fmul>
 8012234:	2d1f      	cmp	r5, #31
 8012236:	4607      	mov	r7, r0
 8012238:	dc0c      	bgt.n	8012254 <__ieee754_rem_pio2f+0x11c>
 801223a:	4a6a      	ldr	r2, [pc, #424]	; (80123e4 <__ieee754_rem_pio2f+0x2ac>)
 801223c:	1e69      	subs	r1, r5, #1
 801223e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8012242:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8012246:	4293      	cmp	r3, r2
 8012248:	d004      	beq.n	8012254 <__ieee754_rem_pio2f+0x11c>
 801224a:	4639      	mov	r1, r7
 801224c:	4640      	mov	r0, r8
 801224e:	f7ee fc6f 	bl	8000b30 <__aeabi_fsub>
 8012252:	e00b      	b.n	801226c <__ieee754_rem_pio2f+0x134>
 8012254:	4639      	mov	r1, r7
 8012256:	4640      	mov	r0, r8
 8012258:	f7ee fc6a 	bl	8000b30 <__aeabi_fsub>
 801225c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8012260:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8012264:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8012268:	2e08      	cmp	r6, #8
 801226a:	dc01      	bgt.n	8012270 <__ieee754_rem_pio2f+0x138>
 801226c:	6020      	str	r0, [r4, #0]
 801226e:	e026      	b.n	80122be <__ieee754_rem_pio2f+0x186>
 8012270:	4958      	ldr	r1, [pc, #352]	; (80123d4 <__ieee754_rem_pio2f+0x29c>)
 8012272:	4648      	mov	r0, r9
 8012274:	f7ee fd66 	bl	8000d44 <__aeabi_fmul>
 8012278:	4607      	mov	r7, r0
 801227a:	4601      	mov	r1, r0
 801227c:	4640      	mov	r0, r8
 801227e:	f7ee fc57 	bl	8000b30 <__aeabi_fsub>
 8012282:	4601      	mov	r1, r0
 8012284:	4606      	mov	r6, r0
 8012286:	4640      	mov	r0, r8
 8012288:	f7ee fc52 	bl	8000b30 <__aeabi_fsub>
 801228c:	4639      	mov	r1, r7
 801228e:	f7ee fc4f 	bl	8000b30 <__aeabi_fsub>
 8012292:	4607      	mov	r7, r0
 8012294:	4950      	ldr	r1, [pc, #320]	; (80123d8 <__ieee754_rem_pio2f+0x2a0>)
 8012296:	4648      	mov	r0, r9
 8012298:	f7ee fd54 	bl	8000d44 <__aeabi_fmul>
 801229c:	4639      	mov	r1, r7
 801229e:	f7ee fc47 	bl	8000b30 <__aeabi_fsub>
 80122a2:	4601      	mov	r1, r0
 80122a4:	4607      	mov	r7, r0
 80122a6:	4630      	mov	r0, r6
 80122a8:	f7ee fc42 	bl	8000b30 <__aeabi_fsub>
 80122ac:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80122b0:	ebab 0b03 	sub.w	fp, fp, r3
 80122b4:	f1bb 0f19 	cmp.w	fp, #25
 80122b8:	dc16      	bgt.n	80122e8 <__ieee754_rem_pio2f+0x1b0>
 80122ba:	46b0      	mov	r8, r6
 80122bc:	6020      	str	r0, [r4, #0]
 80122be:	6826      	ldr	r6, [r4, #0]
 80122c0:	4640      	mov	r0, r8
 80122c2:	4631      	mov	r1, r6
 80122c4:	f7ee fc34 	bl	8000b30 <__aeabi_fsub>
 80122c8:	4639      	mov	r1, r7
 80122ca:	f7ee fc31 	bl	8000b30 <__aeabi_fsub>
 80122ce:	f1ba 0f00 	cmp.w	sl, #0
 80122d2:	6060      	str	r0, [r4, #4]
 80122d4:	f6bf af5a 	bge.w	801218c <__ieee754_rem_pio2f+0x54>
 80122d8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80122dc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80122e0:	6026      	str	r6, [r4, #0]
 80122e2:	6060      	str	r0, [r4, #4]
 80122e4:	426d      	negs	r5, r5
 80122e6:	e751      	b.n	801218c <__ieee754_rem_pio2f+0x54>
 80122e8:	493f      	ldr	r1, [pc, #252]	; (80123e8 <__ieee754_rem_pio2f+0x2b0>)
 80122ea:	4648      	mov	r0, r9
 80122ec:	f7ee fd2a 	bl	8000d44 <__aeabi_fmul>
 80122f0:	4607      	mov	r7, r0
 80122f2:	4601      	mov	r1, r0
 80122f4:	4630      	mov	r0, r6
 80122f6:	f7ee fc1b 	bl	8000b30 <__aeabi_fsub>
 80122fa:	4601      	mov	r1, r0
 80122fc:	4680      	mov	r8, r0
 80122fe:	4630      	mov	r0, r6
 8012300:	f7ee fc16 	bl	8000b30 <__aeabi_fsub>
 8012304:	4639      	mov	r1, r7
 8012306:	f7ee fc13 	bl	8000b30 <__aeabi_fsub>
 801230a:	4606      	mov	r6, r0
 801230c:	4937      	ldr	r1, [pc, #220]	; (80123ec <__ieee754_rem_pio2f+0x2b4>)
 801230e:	4648      	mov	r0, r9
 8012310:	f7ee fd18 	bl	8000d44 <__aeabi_fmul>
 8012314:	4631      	mov	r1, r6
 8012316:	f7ee fc0b 	bl	8000b30 <__aeabi_fsub>
 801231a:	4607      	mov	r7, r0
 801231c:	e795      	b.n	801224a <__ieee754_rem_pio2f+0x112>
 801231e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8012322:	db05      	blt.n	8012330 <__ieee754_rem_pio2f+0x1f8>
 8012324:	4601      	mov	r1, r0
 8012326:	f7ee fc03 	bl	8000b30 <__aeabi_fsub>
 801232a:	6060      	str	r0, [r4, #4]
 801232c:	6020      	str	r0, [r4, #0]
 801232e:	e710      	b.n	8012152 <__ieee754_rem_pio2f+0x1a>
 8012330:	15f7      	asrs	r7, r6, #23
 8012332:	3f86      	subs	r7, #134	; 0x86
 8012334:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8012338:	4630      	mov	r0, r6
 801233a:	f7ee fedf 	bl	80010fc <__aeabi_f2iz>
 801233e:	f7ee fcad 	bl	8000c9c <__aeabi_i2f>
 8012342:	4601      	mov	r1, r0
 8012344:	9003      	str	r0, [sp, #12]
 8012346:	4630      	mov	r0, r6
 8012348:	f7ee fbf2 	bl	8000b30 <__aeabi_fsub>
 801234c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8012350:	f7ee fcf8 	bl	8000d44 <__aeabi_fmul>
 8012354:	4606      	mov	r6, r0
 8012356:	f7ee fed1 	bl	80010fc <__aeabi_f2iz>
 801235a:	f7ee fc9f 	bl	8000c9c <__aeabi_i2f>
 801235e:	4601      	mov	r1, r0
 8012360:	9004      	str	r0, [sp, #16]
 8012362:	4605      	mov	r5, r0
 8012364:	4630      	mov	r0, r6
 8012366:	f7ee fbe3 	bl	8000b30 <__aeabi_fsub>
 801236a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801236e:	f7ee fce9 	bl	8000d44 <__aeabi_fmul>
 8012372:	2100      	movs	r1, #0
 8012374:	9005      	str	r0, [sp, #20]
 8012376:	f7ee fe79 	bl	800106c <__aeabi_fcmpeq>
 801237a:	b1f0      	cbz	r0, 80123ba <__ieee754_rem_pio2f+0x282>
 801237c:	2100      	movs	r1, #0
 801237e:	4628      	mov	r0, r5
 8012380:	f7ee fe74 	bl	800106c <__aeabi_fcmpeq>
 8012384:	2800      	cmp	r0, #0
 8012386:	bf14      	ite	ne
 8012388:	2301      	movne	r3, #1
 801238a:	2302      	moveq	r3, #2
 801238c:	4a18      	ldr	r2, [pc, #96]	; (80123f0 <__ieee754_rem_pio2f+0x2b8>)
 801238e:	4621      	mov	r1, r4
 8012390:	9201      	str	r2, [sp, #4]
 8012392:	2202      	movs	r2, #2
 8012394:	a803      	add	r0, sp, #12
 8012396:	9200      	str	r2, [sp, #0]
 8012398:	463a      	mov	r2, r7
 801239a:	f000 f8fd 	bl	8012598 <__kernel_rem_pio2f>
 801239e:	f1ba 0f00 	cmp.w	sl, #0
 80123a2:	4605      	mov	r5, r0
 80123a4:	f6bf aef2 	bge.w	801218c <__ieee754_rem_pio2f+0x54>
 80123a8:	6823      	ldr	r3, [r4, #0]
 80123aa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80123ae:	6023      	str	r3, [r4, #0]
 80123b0:	6863      	ldr	r3, [r4, #4]
 80123b2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80123b6:	6063      	str	r3, [r4, #4]
 80123b8:	e794      	b.n	80122e4 <__ieee754_rem_pio2f+0x1ac>
 80123ba:	2303      	movs	r3, #3
 80123bc:	e7e6      	b.n	801238c <__ieee754_rem_pio2f+0x254>
 80123be:	bf00      	nop
 80123c0:	3f490fd8 	.word	0x3f490fd8
 80123c4:	4016cbe3 	.word	0x4016cbe3
 80123c8:	3fc90f80 	.word	0x3fc90f80
 80123cc:	3fc90fd0 	.word	0x3fc90fd0
 80123d0:	37354443 	.word	0x37354443
 80123d4:	37354400 	.word	0x37354400
 80123d8:	2e85a308 	.word	0x2e85a308
 80123dc:	43490f80 	.word	0x43490f80
 80123e0:	3f22f984 	.word	0x3f22f984
 80123e4:	08014278 	.word	0x08014278
 80123e8:	2e85a300 	.word	0x2e85a300
 80123ec:	248d3132 	.word	0x248d3132
 80123f0:	080142f8 	.word	0x080142f8

080123f4 <__ieee754_sqrtf>:
 80123f4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80123f8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80123fc:	b570      	push	{r4, r5, r6, lr}
 80123fe:	4603      	mov	r3, r0
 8012400:	4604      	mov	r4, r0
 8012402:	d309      	bcc.n	8012418 <__ieee754_sqrtf+0x24>
 8012404:	4601      	mov	r1, r0
 8012406:	f7ee fc9d 	bl	8000d44 <__aeabi_fmul>
 801240a:	4601      	mov	r1, r0
 801240c:	4620      	mov	r0, r4
 801240e:	f7ee fb91 	bl	8000b34 <__addsf3>
 8012412:	4604      	mov	r4, r0
 8012414:	4620      	mov	r0, r4
 8012416:	bd70      	pop	{r4, r5, r6, pc}
 8012418:	2a00      	cmp	r2, #0
 801241a:	d0fb      	beq.n	8012414 <__ieee754_sqrtf+0x20>
 801241c:	2800      	cmp	r0, #0
 801241e:	da06      	bge.n	801242e <__ieee754_sqrtf+0x3a>
 8012420:	4601      	mov	r1, r0
 8012422:	f7ee fb85 	bl	8000b30 <__aeabi_fsub>
 8012426:	4601      	mov	r1, r0
 8012428:	f7ee fd40 	bl	8000eac <__aeabi_fdiv>
 801242c:	e7f1      	b.n	8012412 <__ieee754_sqrtf+0x1e>
 801242e:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8012432:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8012436:	d029      	beq.n	801248c <__ieee754_sqrtf+0x98>
 8012438:	f3c3 0216 	ubfx	r2, r3, #0, #23
 801243c:	07cb      	lsls	r3, r1, #31
 801243e:	f04f 0300 	mov.w	r3, #0
 8012442:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8012446:	f04f 0419 	mov.w	r4, #25
 801244a:	461e      	mov	r6, r3
 801244c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8012450:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8012454:	bf58      	it	pl
 8012456:	0052      	lslpl	r2, r2, #1
 8012458:	1040      	asrs	r0, r0, #1
 801245a:	0052      	lsls	r2, r2, #1
 801245c:	1875      	adds	r5, r6, r1
 801245e:	4295      	cmp	r5, r2
 8012460:	bfde      	ittt	le
 8012462:	186e      	addle	r6, r5, r1
 8012464:	1b52      	suble	r2, r2, r5
 8012466:	185b      	addle	r3, r3, r1
 8012468:	3c01      	subs	r4, #1
 801246a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801246e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8012472:	d1f3      	bne.n	801245c <__ieee754_sqrtf+0x68>
 8012474:	b112      	cbz	r2, 801247c <__ieee754_sqrtf+0x88>
 8012476:	3301      	adds	r3, #1
 8012478:	f023 0301 	bic.w	r3, r3, #1
 801247c:	105c      	asrs	r4, r3, #1
 801247e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8012482:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8012486:	e7c5      	b.n	8012414 <__ieee754_sqrtf+0x20>
 8012488:	005b      	lsls	r3, r3, #1
 801248a:	3201      	adds	r2, #1
 801248c:	0218      	lsls	r0, r3, #8
 801248e:	d5fb      	bpl.n	8012488 <__ieee754_sqrtf+0x94>
 8012490:	3a01      	subs	r2, #1
 8012492:	1a89      	subs	r1, r1, r2
 8012494:	e7d0      	b.n	8012438 <__ieee754_sqrtf+0x44>
	...

08012498 <__kernel_cosf>:
 8012498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801249c:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 80124a0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 80124a4:	4606      	mov	r6, r0
 80124a6:	4688      	mov	r8, r1
 80124a8:	da03      	bge.n	80124b2 <__kernel_cosf+0x1a>
 80124aa:	f7ee fe27 	bl	80010fc <__aeabi_f2iz>
 80124ae:	2800      	cmp	r0, #0
 80124b0:	d05c      	beq.n	801256c <__kernel_cosf+0xd4>
 80124b2:	4631      	mov	r1, r6
 80124b4:	4630      	mov	r0, r6
 80124b6:	f7ee fc45 	bl	8000d44 <__aeabi_fmul>
 80124ba:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80124be:	4605      	mov	r5, r0
 80124c0:	f7ee fc40 	bl	8000d44 <__aeabi_fmul>
 80124c4:	492b      	ldr	r1, [pc, #172]	; (8012574 <__kernel_cosf+0xdc>)
 80124c6:	4607      	mov	r7, r0
 80124c8:	4628      	mov	r0, r5
 80124ca:	f7ee fc3b 	bl	8000d44 <__aeabi_fmul>
 80124ce:	492a      	ldr	r1, [pc, #168]	; (8012578 <__kernel_cosf+0xe0>)
 80124d0:	f7ee fb30 	bl	8000b34 <__addsf3>
 80124d4:	4629      	mov	r1, r5
 80124d6:	f7ee fc35 	bl	8000d44 <__aeabi_fmul>
 80124da:	4928      	ldr	r1, [pc, #160]	; (801257c <__kernel_cosf+0xe4>)
 80124dc:	f7ee fb28 	bl	8000b30 <__aeabi_fsub>
 80124e0:	4629      	mov	r1, r5
 80124e2:	f7ee fc2f 	bl	8000d44 <__aeabi_fmul>
 80124e6:	4926      	ldr	r1, [pc, #152]	; (8012580 <__kernel_cosf+0xe8>)
 80124e8:	f7ee fb24 	bl	8000b34 <__addsf3>
 80124ec:	4629      	mov	r1, r5
 80124ee:	f7ee fc29 	bl	8000d44 <__aeabi_fmul>
 80124f2:	4924      	ldr	r1, [pc, #144]	; (8012584 <__kernel_cosf+0xec>)
 80124f4:	f7ee fb1c 	bl	8000b30 <__aeabi_fsub>
 80124f8:	4629      	mov	r1, r5
 80124fa:	f7ee fc23 	bl	8000d44 <__aeabi_fmul>
 80124fe:	4922      	ldr	r1, [pc, #136]	; (8012588 <__kernel_cosf+0xf0>)
 8012500:	f7ee fb18 	bl	8000b34 <__addsf3>
 8012504:	4629      	mov	r1, r5
 8012506:	f7ee fc1d 	bl	8000d44 <__aeabi_fmul>
 801250a:	4629      	mov	r1, r5
 801250c:	f7ee fc1a 	bl	8000d44 <__aeabi_fmul>
 8012510:	4641      	mov	r1, r8
 8012512:	4605      	mov	r5, r0
 8012514:	4630      	mov	r0, r6
 8012516:	f7ee fc15 	bl	8000d44 <__aeabi_fmul>
 801251a:	4601      	mov	r1, r0
 801251c:	4628      	mov	r0, r5
 801251e:	f7ee fb07 	bl	8000b30 <__aeabi_fsub>
 8012522:	4b1a      	ldr	r3, [pc, #104]	; (801258c <__kernel_cosf+0xf4>)
 8012524:	4605      	mov	r5, r0
 8012526:	429c      	cmp	r4, r3
 8012528:	dc0a      	bgt.n	8012540 <__kernel_cosf+0xa8>
 801252a:	4601      	mov	r1, r0
 801252c:	4638      	mov	r0, r7
 801252e:	f7ee faff 	bl	8000b30 <__aeabi_fsub>
 8012532:	4601      	mov	r1, r0
 8012534:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8012538:	f7ee fafa 	bl	8000b30 <__aeabi_fsub>
 801253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012540:	4b13      	ldr	r3, [pc, #76]	; (8012590 <__kernel_cosf+0xf8>)
 8012542:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8012546:	429c      	cmp	r4, r3
 8012548:	bfcc      	ite	gt
 801254a:	4c12      	ldrgt	r4, [pc, #72]	; (8012594 <__kernel_cosf+0xfc>)
 801254c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8012550:	4621      	mov	r1, r4
 8012552:	f7ee faed 	bl	8000b30 <__aeabi_fsub>
 8012556:	4621      	mov	r1, r4
 8012558:	4606      	mov	r6, r0
 801255a:	4638      	mov	r0, r7
 801255c:	f7ee fae8 	bl	8000b30 <__aeabi_fsub>
 8012560:	4629      	mov	r1, r5
 8012562:	f7ee fae5 	bl	8000b30 <__aeabi_fsub>
 8012566:	4601      	mov	r1, r0
 8012568:	4630      	mov	r0, r6
 801256a:	e7e5      	b.n	8012538 <__kernel_cosf+0xa0>
 801256c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8012570:	e7e4      	b.n	801253c <__kernel_cosf+0xa4>
 8012572:	bf00      	nop
 8012574:	ad47d74e 	.word	0xad47d74e
 8012578:	310f74f6 	.word	0x310f74f6
 801257c:	3493f27c 	.word	0x3493f27c
 8012580:	37d00d01 	.word	0x37d00d01
 8012584:	3ab60b61 	.word	0x3ab60b61
 8012588:	3d2aaaab 	.word	0x3d2aaaab
 801258c:	3e999999 	.word	0x3e999999
 8012590:	3f480000 	.word	0x3f480000
 8012594:	3e900000 	.word	0x3e900000

08012598 <__kernel_rem_pio2f>:
 8012598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801259c:	b0db      	sub	sp, #364	; 0x16c
 801259e:	9202      	str	r2, [sp, #8]
 80125a0:	9304      	str	r3, [sp, #16]
 80125a2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 80125a4:	4bc5      	ldr	r3, [pc, #788]	; (80128bc <__kernel_rem_pio2f+0x324>)
 80125a6:	9005      	str	r0, [sp, #20]
 80125a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125ac:	9100      	str	r1, [sp, #0]
 80125ae:	9301      	str	r3, [sp, #4]
 80125b0:	9b04      	ldr	r3, [sp, #16]
 80125b2:	3b01      	subs	r3, #1
 80125b4:	9303      	str	r3, [sp, #12]
 80125b6:	9b02      	ldr	r3, [sp, #8]
 80125b8:	1d1a      	adds	r2, r3, #4
 80125ba:	f2c0 809b 	blt.w	80126f4 <__kernel_rem_pio2f+0x15c>
 80125be:	1edc      	subs	r4, r3, #3
 80125c0:	bf48      	it	mi
 80125c2:	1d1c      	addmi	r4, r3, #4
 80125c4:	10e4      	asrs	r4, r4, #3
 80125c6:	2500      	movs	r5, #0
 80125c8:	f04f 0a00 	mov.w	sl, #0
 80125cc:	1c67      	adds	r7, r4, #1
 80125ce:	00fb      	lsls	r3, r7, #3
 80125d0:	9306      	str	r3, [sp, #24]
 80125d2:	9b02      	ldr	r3, [sp, #8]
 80125d4:	9a03      	ldr	r2, [sp, #12]
 80125d6:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80125da:	9b01      	ldr	r3, [sp, #4]
 80125dc:	1aa6      	subs	r6, r4, r2
 80125de:	eb03 0802 	add.w	r8, r3, r2
 80125e2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 80125e4:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 80125e8:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 80125ec:	4545      	cmp	r5, r8
 80125ee:	f340 8083 	ble.w	80126f8 <__kernel_rem_pio2f+0x160>
 80125f2:	f04f 0800 	mov.w	r8, #0
 80125f6:	f04f 0b00 	mov.w	fp, #0
 80125fa:	9b04      	ldr	r3, [sp, #16]
 80125fc:	aa1e      	add	r2, sp, #120	; 0x78
 80125fe:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8012602:	ab46      	add	r3, sp, #280	; 0x118
 8012604:	9a01      	ldr	r2, [sp, #4]
 8012606:	4590      	cmp	r8, r2
 8012608:	f340 809c 	ble.w	8012744 <__kernel_rem_pio2f+0x1ac>
 801260c:	4613      	mov	r3, r2
 801260e:	aa0a      	add	r2, sp, #40	; 0x28
 8012610:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012614:	9308      	str	r3, [sp, #32]
 8012616:	9b65      	ldr	r3, [sp, #404]	; 0x194
 8012618:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801261c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012620:	9307      	str	r3, [sp, #28]
 8012622:	ad0a      	add	r5, sp, #40	; 0x28
 8012624:	462e      	mov	r6, r5
 8012626:	46c3      	mov	fp, r8
 8012628:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 801262c:	ab5a      	add	r3, sp, #360	; 0x168
 801262e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8012632:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8012636:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 801263a:	f1bb 0f00 	cmp.w	fp, #0
 801263e:	f300 8086 	bgt.w	801274e <__kernel_rem_pio2f+0x1b6>
 8012642:	4639      	mov	r1, r7
 8012644:	4620      	mov	r0, r4
 8012646:	f000 fc3b 	bl	8012ec0 <scalbnf>
 801264a:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 801264e:	4604      	mov	r4, r0
 8012650:	f7ee fb78 	bl	8000d44 <__aeabi_fmul>
 8012654:	f000 fbee 	bl	8012e34 <floorf>
 8012658:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801265c:	f7ee fb72 	bl	8000d44 <__aeabi_fmul>
 8012660:	4601      	mov	r1, r0
 8012662:	4620      	mov	r0, r4
 8012664:	f7ee fa64 	bl	8000b30 <__aeabi_fsub>
 8012668:	4604      	mov	r4, r0
 801266a:	f7ee fd47 	bl	80010fc <__aeabi_f2iz>
 801266e:	4606      	mov	r6, r0
 8012670:	f7ee fb14 	bl	8000c9c <__aeabi_i2f>
 8012674:	4601      	mov	r1, r0
 8012676:	4620      	mov	r0, r4
 8012678:	f7ee fa5a 	bl	8000b30 <__aeabi_fsub>
 801267c:	2f00      	cmp	r7, #0
 801267e:	4681      	mov	r9, r0
 8012680:	f340 8084 	ble.w	801278c <__kernel_rem_pio2f+0x1f4>
 8012684:	f108 32ff 	add.w	r2, r8, #4294967295
 8012688:	ab0a      	add	r3, sp, #40	; 0x28
 801268a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 801268e:	f1c7 0108 	rsb	r1, r7, #8
 8012692:	fa44 f301 	asr.w	r3, r4, r1
 8012696:	441e      	add	r6, r3
 8012698:	408b      	lsls	r3, r1
 801269a:	1ae4      	subs	r4, r4, r3
 801269c:	f1c7 0007 	rsb	r0, r7, #7
 80126a0:	ab0a      	add	r3, sp, #40	; 0x28
 80126a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80126a6:	4104      	asrs	r4, r0
 80126a8:	2c00      	cmp	r4, #0
 80126aa:	dd7e      	ble.n	80127aa <__kernel_rem_pio2f+0x212>
 80126ac:	2200      	movs	r2, #0
 80126ae:	4692      	mov	sl, r2
 80126b0:	3601      	adds	r6, #1
 80126b2:	4590      	cmp	r8, r2
 80126b4:	f300 80b0 	bgt.w	8012818 <__kernel_rem_pio2f+0x280>
 80126b8:	2f00      	cmp	r7, #0
 80126ba:	dd05      	ble.n	80126c8 <__kernel_rem_pio2f+0x130>
 80126bc:	2f01      	cmp	r7, #1
 80126be:	f000 80bd 	beq.w	801283c <__kernel_rem_pio2f+0x2a4>
 80126c2:	2f02      	cmp	r7, #2
 80126c4:	f000 80c5 	beq.w	8012852 <__kernel_rem_pio2f+0x2ba>
 80126c8:	2c02      	cmp	r4, #2
 80126ca:	d16e      	bne.n	80127aa <__kernel_rem_pio2f+0x212>
 80126cc:	4649      	mov	r1, r9
 80126ce:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80126d2:	f7ee fa2d 	bl	8000b30 <__aeabi_fsub>
 80126d6:	4681      	mov	r9, r0
 80126d8:	f1ba 0f00 	cmp.w	sl, #0
 80126dc:	d065      	beq.n	80127aa <__kernel_rem_pio2f+0x212>
 80126de:	4639      	mov	r1, r7
 80126e0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80126e4:	f000 fbec 	bl	8012ec0 <scalbnf>
 80126e8:	4601      	mov	r1, r0
 80126ea:	4648      	mov	r0, r9
 80126ec:	f7ee fa20 	bl	8000b30 <__aeabi_fsub>
 80126f0:	4681      	mov	r9, r0
 80126f2:	e05a      	b.n	80127aa <__kernel_rem_pio2f+0x212>
 80126f4:	2400      	movs	r4, #0
 80126f6:	e766      	b.n	80125c6 <__kernel_rem_pio2f+0x2e>
 80126f8:	42ee      	cmn	r6, r5
 80126fa:	d407      	bmi.n	801270c <__kernel_rem_pio2f+0x174>
 80126fc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8012700:	f7ee facc 	bl	8000c9c <__aeabi_i2f>
 8012704:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8012708:	3501      	adds	r5, #1
 801270a:	e76f      	b.n	80125ec <__kernel_rem_pio2f+0x54>
 801270c:	4650      	mov	r0, sl
 801270e:	e7f9      	b.n	8012704 <__kernel_rem_pio2f+0x16c>
 8012710:	9b05      	ldr	r3, [sp, #20]
 8012712:	f8da 1000 	ldr.w	r1, [sl]
 8012716:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 801271a:	f7ee fb13 	bl	8000d44 <__aeabi_fmul>
 801271e:	4601      	mov	r1, r0
 8012720:	4630      	mov	r0, r6
 8012722:	f7ee fa07 	bl	8000b34 <__addsf3>
 8012726:	4606      	mov	r6, r0
 8012728:	f109 0901 	add.w	r9, r9, #1
 801272c:	ab46      	add	r3, sp, #280	; 0x118
 801272e:	9a03      	ldr	r2, [sp, #12]
 8012730:	f1aa 0a04 	sub.w	sl, sl, #4
 8012734:	4591      	cmp	r9, r2
 8012736:	ddeb      	ble.n	8012710 <__kernel_rem_pio2f+0x178>
 8012738:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801273c:	3504      	adds	r5, #4
 801273e:	f108 0801 	add.w	r8, r8, #1
 8012742:	e75f      	b.n	8012604 <__kernel_rem_pio2f+0x6c>
 8012744:	46aa      	mov	sl, r5
 8012746:	465e      	mov	r6, fp
 8012748:	f04f 0900 	mov.w	r9, #0
 801274c:	e7ef      	b.n	801272e <__kernel_rem_pio2f+0x196>
 801274e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8012752:	4620      	mov	r0, r4
 8012754:	f7ee faf6 	bl	8000d44 <__aeabi_fmul>
 8012758:	f7ee fcd0 	bl	80010fc <__aeabi_f2iz>
 801275c:	f7ee fa9e 	bl	8000c9c <__aeabi_i2f>
 8012760:	4649      	mov	r1, r9
 8012762:	9009      	str	r0, [sp, #36]	; 0x24
 8012764:	f7ee faee 	bl	8000d44 <__aeabi_fmul>
 8012768:	4601      	mov	r1, r0
 801276a:	4620      	mov	r0, r4
 801276c:	f7ee f9e0 	bl	8000b30 <__aeabi_fsub>
 8012770:	f7ee fcc4 	bl	80010fc <__aeabi_f2iz>
 8012774:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012776:	f10b 3bff 	add.w	fp, fp, #4294967295
 801277a:	f846 0b04 	str.w	r0, [r6], #4
 801277e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 8012782:	4618      	mov	r0, r3
 8012784:	f7ee f9d6 	bl	8000b34 <__addsf3>
 8012788:	4604      	mov	r4, r0
 801278a:	e756      	b.n	801263a <__kernel_rem_pio2f+0xa2>
 801278c:	d106      	bne.n	801279c <__kernel_rem_pio2f+0x204>
 801278e:	f108 33ff 	add.w	r3, r8, #4294967295
 8012792:	aa0a      	add	r2, sp, #40	; 0x28
 8012794:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8012798:	1224      	asrs	r4, r4, #8
 801279a:	e785      	b.n	80126a8 <__kernel_rem_pio2f+0x110>
 801279c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80127a0:	f7ee fc82 	bl	80010a8 <__aeabi_fcmpge>
 80127a4:	4604      	mov	r4, r0
 80127a6:	2800      	cmp	r0, #0
 80127a8:	d134      	bne.n	8012814 <__kernel_rem_pio2f+0x27c>
 80127aa:	2100      	movs	r1, #0
 80127ac:	4648      	mov	r0, r9
 80127ae:	f7ee fc5d 	bl	800106c <__aeabi_fcmpeq>
 80127b2:	2800      	cmp	r0, #0
 80127b4:	f000 809a 	beq.w	80128ec <__kernel_rem_pio2f+0x354>
 80127b8:	f108 35ff 	add.w	r5, r8, #4294967295
 80127bc:	462b      	mov	r3, r5
 80127be:	2200      	movs	r2, #0
 80127c0:	9901      	ldr	r1, [sp, #4]
 80127c2:	428b      	cmp	r3, r1
 80127c4:	da4d      	bge.n	8012862 <__kernel_rem_pio2f+0x2ca>
 80127c6:	2a00      	cmp	r2, #0
 80127c8:	d07c      	beq.n	80128c4 <__kernel_rem_pio2f+0x32c>
 80127ca:	ab0a      	add	r3, sp, #40	; 0x28
 80127cc:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80127d0:	3f08      	subs	r7, #8
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	f000 8088 	beq.w	80128e8 <__kernel_rem_pio2f+0x350>
 80127d8:	4639      	mov	r1, r7
 80127da:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80127de:	f000 fb6f 	bl	8012ec0 <scalbnf>
 80127e2:	46aa      	mov	sl, r5
 80127e4:	4681      	mov	r9, r0
 80127e6:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 80127ea:	af46      	add	r7, sp, #280	; 0x118
 80127ec:	f1ba 0f00 	cmp.w	sl, #0
 80127f0:	f280 80b1 	bge.w	8012956 <__kernel_rem_pio2f+0x3be>
 80127f4:	46a9      	mov	r9, r5
 80127f6:	f04f 0a00 	mov.w	sl, #0
 80127fa:	2200      	movs	r2, #0
 80127fc:	f1b9 0f00 	cmp.w	r9, #0
 8012800:	f2c0 80db 	blt.w	80129ba <__kernel_rem_pio2f+0x422>
 8012804:	a946      	add	r1, sp, #280	; 0x118
 8012806:	4617      	mov	r7, r2
 8012808:	f04f 0800 	mov.w	r8, #0
 801280c:	4b2c      	ldr	r3, [pc, #176]	; (80128c0 <__kernel_rem_pio2f+0x328>)
 801280e:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 8012812:	e0c3      	b.n	801299c <__kernel_rem_pio2f+0x404>
 8012814:	2402      	movs	r4, #2
 8012816:	e749      	b.n	80126ac <__kernel_rem_pio2f+0x114>
 8012818:	682b      	ldr	r3, [r5, #0]
 801281a:	f1ba 0f00 	cmp.w	sl, #0
 801281e:	d108      	bne.n	8012832 <__kernel_rem_pio2f+0x29a>
 8012820:	b11b      	cbz	r3, 801282a <__kernel_rem_pio2f+0x292>
 8012822:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8012826:	602b      	str	r3, [r5, #0]
 8012828:	2301      	movs	r3, #1
 801282a:	469a      	mov	sl, r3
 801282c:	3201      	adds	r2, #1
 801282e:	3504      	adds	r5, #4
 8012830:	e73f      	b.n	80126b2 <__kernel_rem_pio2f+0x11a>
 8012832:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8012836:	602b      	str	r3, [r5, #0]
 8012838:	4653      	mov	r3, sl
 801283a:	e7f6      	b.n	801282a <__kernel_rem_pio2f+0x292>
 801283c:	f108 32ff 	add.w	r2, r8, #4294967295
 8012840:	ab0a      	add	r3, sp, #40	; 0x28
 8012842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801284a:	a90a      	add	r1, sp, #40	; 0x28
 801284c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012850:	e73a      	b.n	80126c8 <__kernel_rem_pio2f+0x130>
 8012852:	f108 32ff 	add.w	r2, r8, #4294967295
 8012856:	ab0a      	add	r3, sp, #40	; 0x28
 8012858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801285c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012860:	e7f3      	b.n	801284a <__kernel_rem_pio2f+0x2b2>
 8012862:	a90a      	add	r1, sp, #40	; 0x28
 8012864:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012868:	3b01      	subs	r3, #1
 801286a:	430a      	orrs	r2, r1
 801286c:	e7a8      	b.n	80127c0 <__kernel_rem_pio2f+0x228>
 801286e:	3301      	adds	r3, #1
 8012870:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012874:	2900      	cmp	r1, #0
 8012876:	d0fa      	beq.n	801286e <__kernel_rem_pio2f+0x2d6>
 8012878:	9a04      	ldr	r2, [sp, #16]
 801287a:	f108 0501 	add.w	r5, r8, #1
 801287e:	eb08 0402 	add.w	r4, r8, r2
 8012882:	aa1e      	add	r2, sp, #120	; 0x78
 8012884:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8012888:	4498      	add	r8, r3
 801288a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 801288e:	45a8      	cmp	r8, r5
 8012890:	f6ff aec7 	blt.w	8012622 <__kernel_rem_pio2f+0x8a>
 8012894:	9b07      	ldr	r3, [sp, #28]
 8012896:	46a3      	mov	fp, r4
 8012898:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801289c:	f7ee f9fe 	bl	8000c9c <__aeabi_i2f>
 80128a0:	f04f 0a00 	mov.w	sl, #0
 80128a4:	2600      	movs	r6, #0
 80128a6:	f84b 0b04 	str.w	r0, [fp], #4
 80128aa:	9b03      	ldr	r3, [sp, #12]
 80128ac:	459a      	cmp	sl, r3
 80128ae:	dd0c      	ble.n	80128ca <__kernel_rem_pio2f+0x332>
 80128b0:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 80128b4:	465c      	mov	r4, fp
 80128b6:	3501      	adds	r5, #1
 80128b8:	e7e9      	b.n	801288e <__kernel_rem_pio2f+0x2f6>
 80128ba:	bf00      	nop
 80128bc:	0801463c 	.word	0x0801463c
 80128c0:	08014610 	.word	0x08014610
 80128c4:	2301      	movs	r3, #1
 80128c6:	9a08      	ldr	r2, [sp, #32]
 80128c8:	e7d2      	b.n	8012870 <__kernel_rem_pio2f+0x2d8>
 80128ca:	9b05      	ldr	r3, [sp, #20]
 80128cc:	f854 0904 	ldr.w	r0, [r4], #-4
 80128d0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80128d4:	f7ee fa36 	bl	8000d44 <__aeabi_fmul>
 80128d8:	4601      	mov	r1, r0
 80128da:	4630      	mov	r0, r6
 80128dc:	f7ee f92a 	bl	8000b34 <__addsf3>
 80128e0:	f10a 0a01 	add.w	sl, sl, #1
 80128e4:	4606      	mov	r6, r0
 80128e6:	e7e0      	b.n	80128aa <__kernel_rem_pio2f+0x312>
 80128e8:	3d01      	subs	r5, #1
 80128ea:	e76e      	b.n	80127ca <__kernel_rem_pio2f+0x232>
 80128ec:	9b06      	ldr	r3, [sp, #24]
 80128ee:	9a02      	ldr	r2, [sp, #8]
 80128f0:	4648      	mov	r0, r9
 80128f2:	1a99      	subs	r1, r3, r2
 80128f4:	f000 fae4 	bl	8012ec0 <scalbnf>
 80128f8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80128fc:	4605      	mov	r5, r0
 80128fe:	f7ee fbd3 	bl	80010a8 <__aeabi_fcmpge>
 8012902:	b300      	cbz	r0, 8012946 <__kernel_rem_pio2f+0x3ae>
 8012904:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8012908:	4628      	mov	r0, r5
 801290a:	f7ee fa1b 	bl	8000d44 <__aeabi_fmul>
 801290e:	f7ee fbf5 	bl	80010fc <__aeabi_f2iz>
 8012912:	f7ee f9c3 	bl	8000c9c <__aeabi_i2f>
 8012916:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801291a:	4681      	mov	r9, r0
 801291c:	f7ee fa12 	bl	8000d44 <__aeabi_fmul>
 8012920:	4601      	mov	r1, r0
 8012922:	4628      	mov	r0, r5
 8012924:	f7ee f904 	bl	8000b30 <__aeabi_fsub>
 8012928:	f7ee fbe8 	bl	80010fc <__aeabi_f2iz>
 801292c:	ab0a      	add	r3, sp, #40	; 0x28
 801292e:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8012932:	4648      	mov	r0, r9
 8012934:	f7ee fbe2 	bl	80010fc <__aeabi_f2iz>
 8012938:	f108 0501 	add.w	r5, r8, #1
 801293c:	ab0a      	add	r3, sp, #40	; 0x28
 801293e:	3708      	adds	r7, #8
 8012940:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012944:	e748      	b.n	80127d8 <__kernel_rem_pio2f+0x240>
 8012946:	4628      	mov	r0, r5
 8012948:	f7ee fbd8 	bl	80010fc <__aeabi_f2iz>
 801294c:	ab0a      	add	r3, sp, #40	; 0x28
 801294e:	4645      	mov	r5, r8
 8012950:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8012954:	e740      	b.n	80127d8 <__kernel_rem_pio2f+0x240>
 8012956:	ab0a      	add	r3, sp, #40	; 0x28
 8012958:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 801295c:	f7ee f99e 	bl	8000c9c <__aeabi_i2f>
 8012960:	4649      	mov	r1, r9
 8012962:	f7ee f9ef 	bl	8000d44 <__aeabi_fmul>
 8012966:	4641      	mov	r1, r8
 8012968:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 801296c:	4648      	mov	r0, r9
 801296e:	f7ee f9e9 	bl	8000d44 <__aeabi_fmul>
 8012972:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012976:	4681      	mov	r9, r0
 8012978:	e738      	b.n	80127ec <__kernel_rem_pio2f+0x254>
 801297a:	f853 0b04 	ldr.w	r0, [r3], #4
 801297e:	f85b 1b04 	ldr.w	r1, [fp], #4
 8012982:	9203      	str	r2, [sp, #12]
 8012984:	9302      	str	r3, [sp, #8]
 8012986:	f7ee f9dd 	bl	8000d44 <__aeabi_fmul>
 801298a:	4601      	mov	r1, r0
 801298c:	4638      	mov	r0, r7
 801298e:	f7ee f8d1 	bl	8000b34 <__addsf3>
 8012992:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8012996:	4607      	mov	r7, r0
 8012998:	f108 0801 	add.w	r8, r8, #1
 801299c:	9901      	ldr	r1, [sp, #4]
 801299e:	4588      	cmp	r8, r1
 80129a0:	dc01      	bgt.n	80129a6 <__kernel_rem_pio2f+0x40e>
 80129a2:	45c2      	cmp	sl, r8
 80129a4:	dae9      	bge.n	801297a <__kernel_rem_pio2f+0x3e2>
 80129a6:	ab5a      	add	r3, sp, #360	; 0x168
 80129a8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80129ac:	f843 7ca0 	str.w	r7, [r3, #-160]
 80129b0:	f109 39ff 	add.w	r9, r9, #4294967295
 80129b4:	f10a 0a01 	add.w	sl, sl, #1
 80129b8:	e720      	b.n	80127fc <__kernel_rem_pio2f+0x264>
 80129ba:	9b64      	ldr	r3, [sp, #400]	; 0x190
 80129bc:	2b02      	cmp	r3, #2
 80129be:	dc07      	bgt.n	80129d0 <__kernel_rem_pio2f+0x438>
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	dc4d      	bgt.n	8012a60 <__kernel_rem_pio2f+0x4c8>
 80129c4:	d02e      	beq.n	8012a24 <__kernel_rem_pio2f+0x48c>
 80129c6:	f006 0007 	and.w	r0, r6, #7
 80129ca:	b05b      	add	sp, #364	; 0x16c
 80129cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129d0:	9b64      	ldr	r3, [sp, #400]	; 0x190
 80129d2:	2b03      	cmp	r3, #3
 80129d4:	d1f7      	bne.n	80129c6 <__kernel_rem_pio2f+0x42e>
 80129d6:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 80129da:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 80129de:	46b8      	mov	r8, r7
 80129e0:	46aa      	mov	sl, r5
 80129e2:	f1ba 0f00 	cmp.w	sl, #0
 80129e6:	dc48      	bgt.n	8012a7a <__kernel_rem_pio2f+0x4e2>
 80129e8:	46a9      	mov	r9, r5
 80129ea:	f1b9 0f01 	cmp.w	r9, #1
 80129ee:	dc5f      	bgt.n	8012ab0 <__kernel_rem_pio2f+0x518>
 80129f0:	2000      	movs	r0, #0
 80129f2:	2d01      	cmp	r5, #1
 80129f4:	dc75      	bgt.n	8012ae2 <__kernel_rem_pio2f+0x54a>
 80129f6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80129f8:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80129fa:	2c00      	cmp	r4, #0
 80129fc:	d177      	bne.n	8012aee <__kernel_rem_pio2f+0x556>
 80129fe:	9900      	ldr	r1, [sp, #0]
 8012a00:	600a      	str	r2, [r1, #0]
 8012a02:	460a      	mov	r2, r1
 8012a04:	604b      	str	r3, [r1, #4]
 8012a06:	6090      	str	r0, [r2, #8]
 8012a08:	e7dd      	b.n	80129c6 <__kernel_rem_pio2f+0x42e>
 8012a0a:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 8012a0e:	f7ee f891 	bl	8000b34 <__addsf3>
 8012a12:	3d01      	subs	r5, #1
 8012a14:	2d00      	cmp	r5, #0
 8012a16:	daf8      	bge.n	8012a0a <__kernel_rem_pio2f+0x472>
 8012a18:	b10c      	cbz	r4, 8012a1e <__kernel_rem_pio2f+0x486>
 8012a1a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8012a1e:	9b00      	ldr	r3, [sp, #0]
 8012a20:	6018      	str	r0, [r3, #0]
 8012a22:	e7d0      	b.n	80129c6 <__kernel_rem_pio2f+0x42e>
 8012a24:	2000      	movs	r0, #0
 8012a26:	af32      	add	r7, sp, #200	; 0xc8
 8012a28:	e7f4      	b.n	8012a14 <__kernel_rem_pio2f+0x47c>
 8012a2a:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8012a2e:	f7ee f881 	bl	8000b34 <__addsf3>
 8012a32:	3f01      	subs	r7, #1
 8012a34:	2f00      	cmp	r7, #0
 8012a36:	daf8      	bge.n	8012a2a <__kernel_rem_pio2f+0x492>
 8012a38:	b1bc      	cbz	r4, 8012a6a <__kernel_rem_pio2f+0x4d2>
 8012a3a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8012a3e:	9a00      	ldr	r2, [sp, #0]
 8012a40:	4601      	mov	r1, r0
 8012a42:	6013      	str	r3, [r2, #0]
 8012a44:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8012a46:	f7ee f873 	bl	8000b30 <__aeabi_fsub>
 8012a4a:	2701      	movs	r7, #1
 8012a4c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8012a50:	42bd      	cmp	r5, r7
 8012a52:	da0c      	bge.n	8012a6e <__kernel_rem_pio2f+0x4d6>
 8012a54:	b10c      	cbz	r4, 8012a5a <__kernel_rem_pio2f+0x4c2>
 8012a56:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8012a5a:	9b00      	ldr	r3, [sp, #0]
 8012a5c:	6058      	str	r0, [r3, #4]
 8012a5e:	e7b2      	b.n	80129c6 <__kernel_rem_pio2f+0x42e>
 8012a60:	462f      	mov	r7, r5
 8012a62:	2000      	movs	r0, #0
 8012a64:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 8012a68:	e7e4      	b.n	8012a34 <__kernel_rem_pio2f+0x49c>
 8012a6a:	4603      	mov	r3, r0
 8012a6c:	e7e7      	b.n	8012a3e <__kernel_rem_pio2f+0x4a6>
 8012a6e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 8012a72:	f7ee f85f 	bl	8000b34 <__addsf3>
 8012a76:	3701      	adds	r7, #1
 8012a78:	e7ea      	b.n	8012a50 <__kernel_rem_pio2f+0x4b8>
 8012a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8012a7e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8012a82:	4619      	mov	r1, r3
 8012a84:	4610      	mov	r0, r2
 8012a86:	9302      	str	r3, [sp, #8]
 8012a88:	9201      	str	r2, [sp, #4]
 8012a8a:	f7ee f853 	bl	8000b34 <__addsf3>
 8012a8e:	9a01      	ldr	r2, [sp, #4]
 8012a90:	4601      	mov	r1, r0
 8012a92:	4681      	mov	r9, r0
 8012a94:	4610      	mov	r0, r2
 8012a96:	f7ee f84b 	bl	8000b30 <__aeabi_fsub>
 8012a9a:	9b02      	ldr	r3, [sp, #8]
 8012a9c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012aa0:	4619      	mov	r1, r3
 8012aa2:	f7ee f847 	bl	8000b34 <__addsf3>
 8012aa6:	f848 0904 	str.w	r0, [r8], #-4
 8012aaa:	f8c8 9000 	str.w	r9, [r8]
 8012aae:	e798      	b.n	80129e2 <__kernel_rem_pio2f+0x44a>
 8012ab0:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8012ab4:	f8d7 a000 	ldr.w	sl, [r7]
 8012ab8:	4618      	mov	r0, r3
 8012aba:	4651      	mov	r1, sl
 8012abc:	9301      	str	r3, [sp, #4]
 8012abe:	f7ee f839 	bl	8000b34 <__addsf3>
 8012ac2:	9b01      	ldr	r3, [sp, #4]
 8012ac4:	4601      	mov	r1, r0
 8012ac6:	4680      	mov	r8, r0
 8012ac8:	4618      	mov	r0, r3
 8012aca:	f7ee f831 	bl	8000b30 <__aeabi_fsub>
 8012ace:	4651      	mov	r1, sl
 8012ad0:	f7ee f830 	bl	8000b34 <__addsf3>
 8012ad4:	f847 0904 	str.w	r0, [r7], #-4
 8012ad8:	f109 39ff 	add.w	r9, r9, #4294967295
 8012adc:	f8c7 8000 	str.w	r8, [r7]
 8012ae0:	e783      	b.n	80129ea <__kernel_rem_pio2f+0x452>
 8012ae2:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 8012ae6:	f7ee f825 	bl	8000b34 <__addsf3>
 8012aea:	3d01      	subs	r5, #1
 8012aec:	e781      	b.n	80129f2 <__kernel_rem_pio2f+0x45a>
 8012aee:	9900      	ldr	r1, [sp, #0]
 8012af0:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8012af4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012af8:	600a      	str	r2, [r1, #0]
 8012afa:	604b      	str	r3, [r1, #4]
 8012afc:	460a      	mov	r2, r1
 8012afe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8012b02:	e780      	b.n	8012a06 <__kernel_rem_pio2f+0x46e>

08012b04 <__kernel_sinf>:
 8012b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b08:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8012b0c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8012b10:	4604      	mov	r4, r0
 8012b12:	460f      	mov	r7, r1
 8012b14:	4691      	mov	r9, r2
 8012b16:	da03      	bge.n	8012b20 <__kernel_sinf+0x1c>
 8012b18:	f7ee faf0 	bl	80010fc <__aeabi_f2iz>
 8012b1c:	2800      	cmp	r0, #0
 8012b1e:	d035      	beq.n	8012b8c <__kernel_sinf+0x88>
 8012b20:	4621      	mov	r1, r4
 8012b22:	4620      	mov	r0, r4
 8012b24:	f7ee f90e 	bl	8000d44 <__aeabi_fmul>
 8012b28:	4605      	mov	r5, r0
 8012b2a:	4601      	mov	r1, r0
 8012b2c:	4620      	mov	r0, r4
 8012b2e:	f7ee f909 	bl	8000d44 <__aeabi_fmul>
 8012b32:	4929      	ldr	r1, [pc, #164]	; (8012bd8 <__kernel_sinf+0xd4>)
 8012b34:	4606      	mov	r6, r0
 8012b36:	4628      	mov	r0, r5
 8012b38:	f7ee f904 	bl	8000d44 <__aeabi_fmul>
 8012b3c:	4927      	ldr	r1, [pc, #156]	; (8012bdc <__kernel_sinf+0xd8>)
 8012b3e:	f7ed fff7 	bl	8000b30 <__aeabi_fsub>
 8012b42:	4629      	mov	r1, r5
 8012b44:	f7ee f8fe 	bl	8000d44 <__aeabi_fmul>
 8012b48:	4925      	ldr	r1, [pc, #148]	; (8012be0 <__kernel_sinf+0xdc>)
 8012b4a:	f7ed fff3 	bl	8000b34 <__addsf3>
 8012b4e:	4629      	mov	r1, r5
 8012b50:	f7ee f8f8 	bl	8000d44 <__aeabi_fmul>
 8012b54:	4923      	ldr	r1, [pc, #140]	; (8012be4 <__kernel_sinf+0xe0>)
 8012b56:	f7ed ffeb 	bl	8000b30 <__aeabi_fsub>
 8012b5a:	4629      	mov	r1, r5
 8012b5c:	f7ee f8f2 	bl	8000d44 <__aeabi_fmul>
 8012b60:	4921      	ldr	r1, [pc, #132]	; (8012be8 <__kernel_sinf+0xe4>)
 8012b62:	f7ed ffe7 	bl	8000b34 <__addsf3>
 8012b66:	4680      	mov	r8, r0
 8012b68:	f1b9 0f00 	cmp.w	r9, #0
 8012b6c:	d111      	bne.n	8012b92 <__kernel_sinf+0x8e>
 8012b6e:	4601      	mov	r1, r0
 8012b70:	4628      	mov	r0, r5
 8012b72:	f7ee f8e7 	bl	8000d44 <__aeabi_fmul>
 8012b76:	491d      	ldr	r1, [pc, #116]	; (8012bec <__kernel_sinf+0xe8>)
 8012b78:	f7ed ffda 	bl	8000b30 <__aeabi_fsub>
 8012b7c:	4631      	mov	r1, r6
 8012b7e:	f7ee f8e1 	bl	8000d44 <__aeabi_fmul>
 8012b82:	4601      	mov	r1, r0
 8012b84:	4620      	mov	r0, r4
 8012b86:	f7ed ffd5 	bl	8000b34 <__addsf3>
 8012b8a:	4604      	mov	r4, r0
 8012b8c:	4620      	mov	r0, r4
 8012b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b92:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8012b96:	4638      	mov	r0, r7
 8012b98:	f7ee f8d4 	bl	8000d44 <__aeabi_fmul>
 8012b9c:	4641      	mov	r1, r8
 8012b9e:	4681      	mov	r9, r0
 8012ba0:	4630      	mov	r0, r6
 8012ba2:	f7ee f8cf 	bl	8000d44 <__aeabi_fmul>
 8012ba6:	4601      	mov	r1, r0
 8012ba8:	4648      	mov	r0, r9
 8012baa:	f7ed ffc1 	bl	8000b30 <__aeabi_fsub>
 8012bae:	4629      	mov	r1, r5
 8012bb0:	f7ee f8c8 	bl	8000d44 <__aeabi_fmul>
 8012bb4:	4639      	mov	r1, r7
 8012bb6:	f7ed ffbb 	bl	8000b30 <__aeabi_fsub>
 8012bba:	490c      	ldr	r1, [pc, #48]	; (8012bec <__kernel_sinf+0xe8>)
 8012bbc:	4605      	mov	r5, r0
 8012bbe:	4630      	mov	r0, r6
 8012bc0:	f7ee f8c0 	bl	8000d44 <__aeabi_fmul>
 8012bc4:	4601      	mov	r1, r0
 8012bc6:	4628      	mov	r0, r5
 8012bc8:	f7ed ffb4 	bl	8000b34 <__addsf3>
 8012bcc:	4601      	mov	r1, r0
 8012bce:	4620      	mov	r0, r4
 8012bd0:	f7ed ffae 	bl	8000b30 <__aeabi_fsub>
 8012bd4:	e7d9      	b.n	8012b8a <__kernel_sinf+0x86>
 8012bd6:	bf00      	nop
 8012bd8:	2f2ec9d3 	.word	0x2f2ec9d3
 8012bdc:	32d72f34 	.word	0x32d72f34
 8012be0:	3638ef1b 	.word	0x3638ef1b
 8012be4:	39500d01 	.word	0x39500d01
 8012be8:	3c088889 	.word	0x3c088889
 8012bec:	3e2aaaab 	.word	0x3e2aaaab

08012bf0 <fabs>:
 8012bf0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012bf4:	4770      	bx	lr

08012bf6 <finite>:
 8012bf6:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8012bfa:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012bfe:	0fc0      	lsrs	r0, r0, #31
 8012c00:	4770      	bx	lr
	...

08012c04 <nan>:
 8012c04:	2000      	movs	r0, #0
 8012c06:	4901      	ldr	r1, [pc, #4]	; (8012c0c <nan+0x8>)
 8012c08:	4770      	bx	lr
 8012c0a:	bf00      	nop
 8012c0c:	7ff80000 	.word	0x7ff80000

08012c10 <rint>:
 8012c10:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8012c14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c16:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8012c1a:	2f13      	cmp	r7, #19
 8012c1c:	4602      	mov	r2, r0
 8012c1e:	460b      	mov	r3, r1
 8012c20:	460c      	mov	r4, r1
 8012c22:	4605      	mov	r5, r0
 8012c24:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8012c28:	dc59      	bgt.n	8012cde <rint+0xce>
 8012c2a:	2f00      	cmp	r7, #0
 8012c2c:	da2a      	bge.n	8012c84 <rint+0x74>
 8012c2e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012c32:	4301      	orrs	r1, r0
 8012c34:	d022      	beq.n	8012c7c <rint+0x6c>
 8012c36:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8012c3a:	4301      	orrs	r1, r0
 8012c3c:	424d      	negs	r5, r1
 8012c3e:	430d      	orrs	r5, r1
 8012c40:	4936      	ldr	r1, [pc, #216]	; (8012d1c <rint+0x10c>)
 8012c42:	0c5c      	lsrs	r4, r3, #17
 8012c44:	0b2d      	lsrs	r5, r5, #12
 8012c46:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8012c4a:	0464      	lsls	r4, r4, #17
 8012c4c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8012c50:	ea45 0304 	orr.w	r3, r5, r4
 8012c54:	e9d1 4500 	ldrd	r4, r5, [r1]
 8012c58:	4620      	mov	r0, r4
 8012c5a:	4629      	mov	r1, r5
 8012c5c:	f7ed fa86 	bl	800016c <__adddf3>
 8012c60:	e9cd 0100 	strd	r0, r1, [sp]
 8012c64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c68:	462b      	mov	r3, r5
 8012c6a:	4622      	mov	r2, r4
 8012c6c:	f7ed fa7c 	bl	8000168 <__aeabi_dsub>
 8012c70:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012c74:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8012c78:	4602      	mov	r2, r0
 8012c7a:	460b      	mov	r3, r1
 8012c7c:	4610      	mov	r0, r2
 8012c7e:	4619      	mov	r1, r3
 8012c80:	b003      	add	sp, #12
 8012c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c84:	4926      	ldr	r1, [pc, #152]	; (8012d20 <rint+0x110>)
 8012c86:	4139      	asrs	r1, r7
 8012c88:	ea03 0001 	and.w	r0, r3, r1
 8012c8c:	4310      	orrs	r0, r2
 8012c8e:	d0f5      	beq.n	8012c7c <rint+0x6c>
 8012c90:	084b      	lsrs	r3, r1, #1
 8012c92:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8012c96:	ea52 0501 	orrs.w	r5, r2, r1
 8012c9a:	d00c      	beq.n	8012cb6 <rint+0xa6>
 8012c9c:	ea24 0303 	bic.w	r3, r4, r3
 8012ca0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8012ca4:	2f13      	cmp	r7, #19
 8012ca6:	bf0c      	ite	eq
 8012ca8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8012cac:	2500      	movne	r5, #0
 8012cae:	fa44 f707 	asr.w	r7, r4, r7
 8012cb2:	ea43 0407 	orr.w	r4, r3, r7
 8012cb6:	4919      	ldr	r1, [pc, #100]	; (8012d1c <rint+0x10c>)
 8012cb8:	4623      	mov	r3, r4
 8012cba:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 8012cbe:	462a      	mov	r2, r5
 8012cc0:	e9d6 4500 	ldrd	r4, r5, [r6]
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	4629      	mov	r1, r5
 8012cc8:	f7ed fa50 	bl	800016c <__adddf3>
 8012ccc:	e9cd 0100 	strd	r0, r1, [sp]
 8012cd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012cd4:	4622      	mov	r2, r4
 8012cd6:	462b      	mov	r3, r5
 8012cd8:	f7ed fa46 	bl	8000168 <__aeabi_dsub>
 8012cdc:	e7cc      	b.n	8012c78 <rint+0x68>
 8012cde:	2f33      	cmp	r7, #51	; 0x33
 8012ce0:	dd05      	ble.n	8012cee <rint+0xde>
 8012ce2:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8012ce6:	d1c9      	bne.n	8012c7c <rint+0x6c>
 8012ce8:	f7ed fa40 	bl	800016c <__adddf3>
 8012cec:	e7c4      	b.n	8012c78 <rint+0x68>
 8012cee:	f04f 31ff 	mov.w	r1, #4294967295
 8012cf2:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 8012cf6:	fa21 f10c 	lsr.w	r1, r1, ip
 8012cfa:	4208      	tst	r0, r1
 8012cfc:	d0be      	beq.n	8012c7c <rint+0x6c>
 8012cfe:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 8012d02:	bf18      	it	ne
 8012d04:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8012d08:	ea4f 0351 	mov.w	r3, r1, lsr #1
 8012d0c:	bf1e      	ittt	ne
 8012d0e:	ea20 0303 	bicne.w	r3, r0, r3
 8012d12:	fa45 fc0c 	asrne.w	ip, r5, ip
 8012d16:	ea43 050c 	orrne.w	r5, r3, ip
 8012d1a:	e7cc      	b.n	8012cb6 <rint+0xa6>
 8012d1c:	08014648 	.word	0x08014648
 8012d20:	000fffff 	.word	0x000fffff
 8012d24:	00000000 	.word	0x00000000

08012d28 <scalbn>:
 8012d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012d2a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8012d2e:	4604      	mov	r4, r0
 8012d30:	460d      	mov	r5, r1
 8012d32:	4617      	mov	r7, r2
 8012d34:	460b      	mov	r3, r1
 8012d36:	b996      	cbnz	r6, 8012d5e <scalbn+0x36>
 8012d38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012d3c:	4303      	orrs	r3, r0
 8012d3e:	d039      	beq.n	8012db4 <scalbn+0x8c>
 8012d40:	4b35      	ldr	r3, [pc, #212]	; (8012e18 <scalbn+0xf0>)
 8012d42:	2200      	movs	r2, #0
 8012d44:	f7ed fbc8 	bl	80004d8 <__aeabi_dmul>
 8012d48:	4b34      	ldr	r3, [pc, #208]	; (8012e1c <scalbn+0xf4>)
 8012d4a:	4604      	mov	r4, r0
 8012d4c:	429f      	cmp	r7, r3
 8012d4e:	460d      	mov	r5, r1
 8012d50:	da0f      	bge.n	8012d72 <scalbn+0x4a>
 8012d52:	a32d      	add	r3, pc, #180	; (adr r3, 8012e08 <scalbn+0xe0>)
 8012d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d58:	f7ed fbbe 	bl	80004d8 <__aeabi_dmul>
 8012d5c:	e006      	b.n	8012d6c <scalbn+0x44>
 8012d5e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8012d62:	4296      	cmp	r6, r2
 8012d64:	d10a      	bne.n	8012d7c <scalbn+0x54>
 8012d66:	4602      	mov	r2, r0
 8012d68:	f7ed fa00 	bl	800016c <__adddf3>
 8012d6c:	4604      	mov	r4, r0
 8012d6e:	460d      	mov	r5, r1
 8012d70:	e020      	b.n	8012db4 <scalbn+0x8c>
 8012d72:	460b      	mov	r3, r1
 8012d74:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8012d78:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8012d7c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8012d80:	19b9      	adds	r1, r7, r6
 8012d82:	4291      	cmp	r1, r2
 8012d84:	dd0e      	ble.n	8012da4 <scalbn+0x7c>
 8012d86:	a322      	add	r3, pc, #136	; (adr r3, 8012e10 <scalbn+0xe8>)
 8012d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d8c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8012d90:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8012d94:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8012d98:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8012d9c:	4820      	ldr	r0, [pc, #128]	; (8012e20 <scalbn+0xf8>)
 8012d9e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8012da2:	e7d9      	b.n	8012d58 <scalbn+0x30>
 8012da4:	2900      	cmp	r1, #0
 8012da6:	dd08      	ble.n	8012dba <scalbn+0x92>
 8012da8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012dac:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012db0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8012db4:	4620      	mov	r0, r4
 8012db6:	4629      	mov	r1, r5
 8012db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012dba:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8012dbe:	da16      	bge.n	8012dee <scalbn+0xc6>
 8012dc0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012dc4:	429f      	cmp	r7, r3
 8012dc6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8012dca:	dd08      	ble.n	8012dde <scalbn+0xb6>
 8012dcc:	4c15      	ldr	r4, [pc, #84]	; (8012e24 <scalbn+0xfc>)
 8012dce:	4814      	ldr	r0, [pc, #80]	; (8012e20 <scalbn+0xf8>)
 8012dd0:	f363 74df 	bfi	r4, r3, #31, #1
 8012dd4:	a30e      	add	r3, pc, #56	; (adr r3, 8012e10 <scalbn+0xe8>)
 8012dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dda:	4621      	mov	r1, r4
 8012ddc:	e7bc      	b.n	8012d58 <scalbn+0x30>
 8012dde:	4c12      	ldr	r4, [pc, #72]	; (8012e28 <scalbn+0x100>)
 8012de0:	4812      	ldr	r0, [pc, #72]	; (8012e2c <scalbn+0x104>)
 8012de2:	f363 74df 	bfi	r4, r3, #31, #1
 8012de6:	a308      	add	r3, pc, #32	; (adr r3, 8012e08 <scalbn+0xe0>)
 8012de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dec:	e7f5      	b.n	8012dda <scalbn+0xb2>
 8012dee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012df2:	3136      	adds	r1, #54	; 0x36
 8012df4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012df8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	4629      	mov	r1, r5
 8012e00:	2200      	movs	r2, #0
 8012e02:	4b0b      	ldr	r3, [pc, #44]	; (8012e30 <scalbn+0x108>)
 8012e04:	e7a8      	b.n	8012d58 <scalbn+0x30>
 8012e06:	bf00      	nop
 8012e08:	c2f8f359 	.word	0xc2f8f359
 8012e0c:	01a56e1f 	.word	0x01a56e1f
 8012e10:	8800759c 	.word	0x8800759c
 8012e14:	7e37e43c 	.word	0x7e37e43c
 8012e18:	43500000 	.word	0x43500000
 8012e1c:	ffff3cb0 	.word	0xffff3cb0
 8012e20:	8800759c 	.word	0x8800759c
 8012e24:	7e37e43c 	.word	0x7e37e43c
 8012e28:	01a56e1f 	.word	0x01a56e1f
 8012e2c:	c2f8f359 	.word	0xc2f8f359
 8012e30:	3c900000 	.word	0x3c900000

08012e34 <floorf>:
 8012e34:	b570      	push	{r4, r5, r6, lr}
 8012e36:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8012e3a:	3d7f      	subs	r5, #127	; 0x7f
 8012e3c:	2d16      	cmp	r5, #22
 8012e3e:	4601      	mov	r1, r0
 8012e40:	4604      	mov	r4, r0
 8012e42:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8012e46:	dc26      	bgt.n	8012e96 <floorf+0x62>
 8012e48:	2d00      	cmp	r5, #0
 8012e4a:	da0e      	bge.n	8012e6a <floorf+0x36>
 8012e4c:	4917      	ldr	r1, [pc, #92]	; (8012eac <floorf+0x78>)
 8012e4e:	f7ed fe71 	bl	8000b34 <__addsf3>
 8012e52:	2100      	movs	r1, #0
 8012e54:	f7ee f932 	bl	80010bc <__aeabi_fcmpgt>
 8012e58:	b128      	cbz	r0, 8012e66 <floorf+0x32>
 8012e5a:	2c00      	cmp	r4, #0
 8012e5c:	da23      	bge.n	8012ea6 <floorf+0x72>
 8012e5e:	4b14      	ldr	r3, [pc, #80]	; (8012eb0 <floorf+0x7c>)
 8012e60:	2e00      	cmp	r6, #0
 8012e62:	bf18      	it	ne
 8012e64:	461c      	movne	r4, r3
 8012e66:	4621      	mov	r1, r4
 8012e68:	e01b      	b.n	8012ea2 <floorf+0x6e>
 8012e6a:	4e12      	ldr	r6, [pc, #72]	; (8012eb4 <floorf+0x80>)
 8012e6c:	412e      	asrs	r6, r5
 8012e6e:	4230      	tst	r0, r6
 8012e70:	d017      	beq.n	8012ea2 <floorf+0x6e>
 8012e72:	490e      	ldr	r1, [pc, #56]	; (8012eac <floorf+0x78>)
 8012e74:	f7ed fe5e 	bl	8000b34 <__addsf3>
 8012e78:	2100      	movs	r1, #0
 8012e7a:	f7ee f91f 	bl	80010bc <__aeabi_fcmpgt>
 8012e7e:	2800      	cmp	r0, #0
 8012e80:	d0f1      	beq.n	8012e66 <floorf+0x32>
 8012e82:	2c00      	cmp	r4, #0
 8012e84:	bfbe      	ittt	lt
 8012e86:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8012e8a:	fa43 f505 	asrlt.w	r5, r3, r5
 8012e8e:	1964      	addlt	r4, r4, r5
 8012e90:	ea24 0406 	bic.w	r4, r4, r6
 8012e94:	e7e7      	b.n	8012e66 <floorf+0x32>
 8012e96:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8012e9a:	d302      	bcc.n	8012ea2 <floorf+0x6e>
 8012e9c:	f7ed fe4a 	bl	8000b34 <__addsf3>
 8012ea0:	4601      	mov	r1, r0
 8012ea2:	4608      	mov	r0, r1
 8012ea4:	bd70      	pop	{r4, r5, r6, pc}
 8012ea6:	2400      	movs	r4, #0
 8012ea8:	e7dd      	b.n	8012e66 <floorf+0x32>
 8012eaa:	bf00      	nop
 8012eac:	7149f2ca 	.word	0x7149f2ca
 8012eb0:	bf800000 	.word	0xbf800000
 8012eb4:	007fffff 	.word	0x007fffff

08012eb8 <nanf>:
 8012eb8:	4800      	ldr	r0, [pc, #0]	; (8012ebc <nanf+0x4>)
 8012eba:	4770      	bx	lr
 8012ebc:	7fc00000 	.word	0x7fc00000

08012ec0 <scalbnf>:
 8012ec0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8012ec4:	b538      	push	{r3, r4, r5, lr}
 8012ec6:	4603      	mov	r3, r0
 8012ec8:	460d      	mov	r5, r1
 8012eca:	4604      	mov	r4, r0
 8012ecc:	d02a      	beq.n	8012f24 <scalbnf+0x64>
 8012ece:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8012ed2:	d304      	bcc.n	8012ede <scalbnf+0x1e>
 8012ed4:	4601      	mov	r1, r0
 8012ed6:	f7ed fe2d 	bl	8000b34 <__addsf3>
 8012eda:	4603      	mov	r3, r0
 8012edc:	e022      	b.n	8012f24 <scalbnf+0x64>
 8012ede:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 8012ee2:	d117      	bne.n	8012f14 <scalbnf+0x54>
 8012ee4:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8012ee8:	f7ed ff2c 	bl	8000d44 <__aeabi_fmul>
 8012eec:	4a17      	ldr	r2, [pc, #92]	; (8012f4c <scalbnf+0x8c>)
 8012eee:	4603      	mov	r3, r0
 8012ef0:	4295      	cmp	r5, r2
 8012ef2:	db0b      	blt.n	8012f0c <scalbnf+0x4c>
 8012ef4:	4604      	mov	r4, r0
 8012ef6:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8012efa:	3a19      	subs	r2, #25
 8012efc:	442a      	add	r2, r5
 8012efe:	2afe      	cmp	r2, #254	; 0xfe
 8012f00:	dd0a      	ble.n	8012f18 <scalbnf+0x58>
 8012f02:	4913      	ldr	r1, [pc, #76]	; (8012f50 <scalbnf+0x90>)
 8012f04:	4618      	mov	r0, r3
 8012f06:	f361 001e 	bfi	r0, r1, #0, #31
 8012f0a:	e000      	b.n	8012f0e <scalbnf+0x4e>
 8012f0c:	4911      	ldr	r1, [pc, #68]	; (8012f54 <scalbnf+0x94>)
 8012f0e:	f7ed ff19 	bl	8000d44 <__aeabi_fmul>
 8012f12:	e7e2      	b.n	8012eda <scalbnf+0x1a>
 8012f14:	0dd2      	lsrs	r2, r2, #23
 8012f16:	e7f1      	b.n	8012efc <scalbnf+0x3c>
 8012f18:	2a00      	cmp	r2, #0
 8012f1a:	dd05      	ble.n	8012f28 <scalbnf+0x68>
 8012f1c:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 8012f20:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 8012f24:	4618      	mov	r0, r3
 8012f26:	bd38      	pop	{r3, r4, r5, pc}
 8012f28:	f112 0f16 	cmn.w	r2, #22
 8012f2c:	da05      	bge.n	8012f3a <scalbnf+0x7a>
 8012f2e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8012f32:	4295      	cmp	r5, r2
 8012f34:	dce5      	bgt.n	8012f02 <scalbnf+0x42>
 8012f36:	4907      	ldr	r1, [pc, #28]	; (8012f54 <scalbnf+0x94>)
 8012f38:	e7e4      	b.n	8012f04 <scalbnf+0x44>
 8012f3a:	3219      	adds	r2, #25
 8012f3c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 8012f40:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8012f44:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 8012f48:	e7e1      	b.n	8012f0e <scalbnf+0x4e>
 8012f4a:	bf00      	nop
 8012f4c:	ffff3cb0 	.word	0xffff3cb0
 8012f50:	7149f2ca 	.word	0x7149f2ca
 8012f54:	0da24260 	.word	0x0da24260

08012f58 <atoi>:
 8012f58:	220a      	movs	r2, #10
 8012f5a:	2100      	movs	r1, #0
 8012f5c:	f000 b9f0 	b.w	8013340 <strtol>

08012f60 <__errno>:
 8012f60:	4b01      	ldr	r3, [pc, #4]	; (8012f68 <__errno+0x8>)
 8012f62:	6818      	ldr	r0, [r3, #0]
 8012f64:	4770      	bx	lr
 8012f66:	bf00      	nop
 8012f68:	20000010 	.word	0x20000010

08012f6c <__libc_init_array>:
 8012f6c:	b570      	push	{r4, r5, r6, lr}
 8012f6e:	2600      	movs	r6, #0
 8012f70:	4d0c      	ldr	r5, [pc, #48]	; (8012fa4 <__libc_init_array+0x38>)
 8012f72:	4c0d      	ldr	r4, [pc, #52]	; (8012fa8 <__libc_init_array+0x3c>)
 8012f74:	1b64      	subs	r4, r4, r5
 8012f76:	10a4      	asrs	r4, r4, #2
 8012f78:	42a6      	cmp	r6, r4
 8012f7a:	d109      	bne.n	8012f90 <__libc_init_array+0x24>
 8012f7c:	f001 f8f8 	bl	8014170 <_init>
 8012f80:	2600      	movs	r6, #0
 8012f82:	4d0a      	ldr	r5, [pc, #40]	; (8012fac <__libc_init_array+0x40>)
 8012f84:	4c0a      	ldr	r4, [pc, #40]	; (8012fb0 <__libc_init_array+0x44>)
 8012f86:	1b64      	subs	r4, r4, r5
 8012f88:	10a4      	asrs	r4, r4, #2
 8012f8a:	42a6      	cmp	r6, r4
 8012f8c:	d105      	bne.n	8012f9a <__libc_init_array+0x2e>
 8012f8e:	bd70      	pop	{r4, r5, r6, pc}
 8012f90:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f94:	4798      	blx	r3
 8012f96:	3601      	adds	r6, #1
 8012f98:	e7ee      	b.n	8012f78 <__libc_init_array+0xc>
 8012f9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012f9e:	4798      	blx	r3
 8012fa0:	3601      	adds	r6, #1
 8012fa2:	e7f2      	b.n	8012f8a <__libc_init_array+0x1e>
 8012fa4:	080148a8 	.word	0x080148a8
 8012fa8:	080148a8 	.word	0x080148a8
 8012fac:	080148a8 	.word	0x080148a8
 8012fb0:	080148b0 	.word	0x080148b0

08012fb4 <malloc>:
 8012fb4:	4b02      	ldr	r3, [pc, #8]	; (8012fc0 <malloc+0xc>)
 8012fb6:	4601      	mov	r1, r0
 8012fb8:	6818      	ldr	r0, [r3, #0]
 8012fba:	f000 b86d 	b.w	8013098 <_malloc_r>
 8012fbe:	bf00      	nop
 8012fc0:	20000010 	.word	0x20000010

08012fc4 <free>:
 8012fc4:	4b02      	ldr	r3, [pc, #8]	; (8012fd0 <free+0xc>)
 8012fc6:	4601      	mov	r1, r0
 8012fc8:	6818      	ldr	r0, [r3, #0]
 8012fca:	f000 b819 	b.w	8013000 <_free_r>
 8012fce:	bf00      	nop
 8012fd0:	20000010 	.word	0x20000010

08012fd4 <memcpy>:
 8012fd4:	440a      	add	r2, r1
 8012fd6:	4291      	cmp	r1, r2
 8012fd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8012fdc:	d100      	bne.n	8012fe0 <memcpy+0xc>
 8012fde:	4770      	bx	lr
 8012fe0:	b510      	push	{r4, lr}
 8012fe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012fe6:	4291      	cmp	r1, r2
 8012fe8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012fec:	d1f9      	bne.n	8012fe2 <memcpy+0xe>
 8012fee:	bd10      	pop	{r4, pc}

08012ff0 <memset>:
 8012ff0:	4603      	mov	r3, r0
 8012ff2:	4402      	add	r2, r0
 8012ff4:	4293      	cmp	r3, r2
 8012ff6:	d100      	bne.n	8012ffa <memset+0xa>
 8012ff8:	4770      	bx	lr
 8012ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8012ffe:	e7f9      	b.n	8012ff4 <memset+0x4>

08013000 <_free_r>:
 8013000:	b538      	push	{r3, r4, r5, lr}
 8013002:	4605      	mov	r5, r0
 8013004:	2900      	cmp	r1, #0
 8013006:	d043      	beq.n	8013090 <_free_r+0x90>
 8013008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801300c:	1f0c      	subs	r4, r1, #4
 801300e:	2b00      	cmp	r3, #0
 8013010:	bfb8      	it	lt
 8013012:	18e4      	addlt	r4, r4, r3
 8013014:	f000 fac6 	bl	80135a4 <__malloc_lock>
 8013018:	4a1e      	ldr	r2, [pc, #120]	; (8013094 <_free_r+0x94>)
 801301a:	6813      	ldr	r3, [r2, #0]
 801301c:	4610      	mov	r0, r2
 801301e:	b933      	cbnz	r3, 801302e <_free_r+0x2e>
 8013020:	6063      	str	r3, [r4, #4]
 8013022:	6014      	str	r4, [r2, #0]
 8013024:	4628      	mov	r0, r5
 8013026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801302a:	f000 bac1 	b.w	80135b0 <__malloc_unlock>
 801302e:	42a3      	cmp	r3, r4
 8013030:	d90a      	bls.n	8013048 <_free_r+0x48>
 8013032:	6821      	ldr	r1, [r4, #0]
 8013034:	1862      	adds	r2, r4, r1
 8013036:	4293      	cmp	r3, r2
 8013038:	bf01      	itttt	eq
 801303a:	681a      	ldreq	r2, [r3, #0]
 801303c:	685b      	ldreq	r3, [r3, #4]
 801303e:	1852      	addeq	r2, r2, r1
 8013040:	6022      	streq	r2, [r4, #0]
 8013042:	6063      	str	r3, [r4, #4]
 8013044:	6004      	str	r4, [r0, #0]
 8013046:	e7ed      	b.n	8013024 <_free_r+0x24>
 8013048:	461a      	mov	r2, r3
 801304a:	685b      	ldr	r3, [r3, #4]
 801304c:	b10b      	cbz	r3, 8013052 <_free_r+0x52>
 801304e:	42a3      	cmp	r3, r4
 8013050:	d9fa      	bls.n	8013048 <_free_r+0x48>
 8013052:	6811      	ldr	r1, [r2, #0]
 8013054:	1850      	adds	r0, r2, r1
 8013056:	42a0      	cmp	r0, r4
 8013058:	d10b      	bne.n	8013072 <_free_r+0x72>
 801305a:	6820      	ldr	r0, [r4, #0]
 801305c:	4401      	add	r1, r0
 801305e:	1850      	adds	r0, r2, r1
 8013060:	4283      	cmp	r3, r0
 8013062:	6011      	str	r1, [r2, #0]
 8013064:	d1de      	bne.n	8013024 <_free_r+0x24>
 8013066:	6818      	ldr	r0, [r3, #0]
 8013068:	685b      	ldr	r3, [r3, #4]
 801306a:	4401      	add	r1, r0
 801306c:	6011      	str	r1, [r2, #0]
 801306e:	6053      	str	r3, [r2, #4]
 8013070:	e7d8      	b.n	8013024 <_free_r+0x24>
 8013072:	d902      	bls.n	801307a <_free_r+0x7a>
 8013074:	230c      	movs	r3, #12
 8013076:	602b      	str	r3, [r5, #0]
 8013078:	e7d4      	b.n	8013024 <_free_r+0x24>
 801307a:	6820      	ldr	r0, [r4, #0]
 801307c:	1821      	adds	r1, r4, r0
 801307e:	428b      	cmp	r3, r1
 8013080:	bf01      	itttt	eq
 8013082:	6819      	ldreq	r1, [r3, #0]
 8013084:	685b      	ldreq	r3, [r3, #4]
 8013086:	1809      	addeq	r1, r1, r0
 8013088:	6021      	streq	r1, [r4, #0]
 801308a:	6063      	str	r3, [r4, #4]
 801308c:	6054      	str	r4, [r2, #4]
 801308e:	e7c9      	b.n	8013024 <_free_r+0x24>
 8013090:	bd38      	pop	{r3, r4, r5, pc}
 8013092:	bf00      	nop
 8013094:	200019cc 	.word	0x200019cc

08013098 <_malloc_r>:
 8013098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801309a:	1ccd      	adds	r5, r1, #3
 801309c:	f025 0503 	bic.w	r5, r5, #3
 80130a0:	3508      	adds	r5, #8
 80130a2:	2d0c      	cmp	r5, #12
 80130a4:	bf38      	it	cc
 80130a6:	250c      	movcc	r5, #12
 80130a8:	2d00      	cmp	r5, #0
 80130aa:	4606      	mov	r6, r0
 80130ac:	db01      	blt.n	80130b2 <_malloc_r+0x1a>
 80130ae:	42a9      	cmp	r1, r5
 80130b0:	d903      	bls.n	80130ba <_malloc_r+0x22>
 80130b2:	230c      	movs	r3, #12
 80130b4:	6033      	str	r3, [r6, #0]
 80130b6:	2000      	movs	r0, #0
 80130b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80130ba:	f000 fa73 	bl	80135a4 <__malloc_lock>
 80130be:	4921      	ldr	r1, [pc, #132]	; (8013144 <_malloc_r+0xac>)
 80130c0:	680a      	ldr	r2, [r1, #0]
 80130c2:	4614      	mov	r4, r2
 80130c4:	b99c      	cbnz	r4, 80130ee <_malloc_r+0x56>
 80130c6:	4f20      	ldr	r7, [pc, #128]	; (8013148 <_malloc_r+0xb0>)
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	b923      	cbnz	r3, 80130d6 <_malloc_r+0x3e>
 80130cc:	4621      	mov	r1, r4
 80130ce:	4630      	mov	r0, r6
 80130d0:	f000 f83c 	bl	801314c <_sbrk_r>
 80130d4:	6038      	str	r0, [r7, #0]
 80130d6:	4629      	mov	r1, r5
 80130d8:	4630      	mov	r0, r6
 80130da:	f000 f837 	bl	801314c <_sbrk_r>
 80130de:	1c43      	adds	r3, r0, #1
 80130e0:	d123      	bne.n	801312a <_malloc_r+0x92>
 80130e2:	230c      	movs	r3, #12
 80130e4:	4630      	mov	r0, r6
 80130e6:	6033      	str	r3, [r6, #0]
 80130e8:	f000 fa62 	bl	80135b0 <__malloc_unlock>
 80130ec:	e7e3      	b.n	80130b6 <_malloc_r+0x1e>
 80130ee:	6823      	ldr	r3, [r4, #0]
 80130f0:	1b5b      	subs	r3, r3, r5
 80130f2:	d417      	bmi.n	8013124 <_malloc_r+0x8c>
 80130f4:	2b0b      	cmp	r3, #11
 80130f6:	d903      	bls.n	8013100 <_malloc_r+0x68>
 80130f8:	6023      	str	r3, [r4, #0]
 80130fa:	441c      	add	r4, r3
 80130fc:	6025      	str	r5, [r4, #0]
 80130fe:	e004      	b.n	801310a <_malloc_r+0x72>
 8013100:	6863      	ldr	r3, [r4, #4]
 8013102:	42a2      	cmp	r2, r4
 8013104:	bf0c      	ite	eq
 8013106:	600b      	streq	r3, [r1, #0]
 8013108:	6053      	strne	r3, [r2, #4]
 801310a:	4630      	mov	r0, r6
 801310c:	f000 fa50 	bl	80135b0 <__malloc_unlock>
 8013110:	f104 000b 	add.w	r0, r4, #11
 8013114:	1d23      	adds	r3, r4, #4
 8013116:	f020 0007 	bic.w	r0, r0, #7
 801311a:	1ac2      	subs	r2, r0, r3
 801311c:	d0cc      	beq.n	80130b8 <_malloc_r+0x20>
 801311e:	1a1b      	subs	r3, r3, r0
 8013120:	50a3      	str	r3, [r4, r2]
 8013122:	e7c9      	b.n	80130b8 <_malloc_r+0x20>
 8013124:	4622      	mov	r2, r4
 8013126:	6864      	ldr	r4, [r4, #4]
 8013128:	e7cc      	b.n	80130c4 <_malloc_r+0x2c>
 801312a:	1cc4      	adds	r4, r0, #3
 801312c:	f024 0403 	bic.w	r4, r4, #3
 8013130:	42a0      	cmp	r0, r4
 8013132:	d0e3      	beq.n	80130fc <_malloc_r+0x64>
 8013134:	1a21      	subs	r1, r4, r0
 8013136:	4630      	mov	r0, r6
 8013138:	f000 f808 	bl	801314c <_sbrk_r>
 801313c:	3001      	adds	r0, #1
 801313e:	d1dd      	bne.n	80130fc <_malloc_r+0x64>
 8013140:	e7cf      	b.n	80130e2 <_malloc_r+0x4a>
 8013142:	bf00      	nop
 8013144:	200019cc 	.word	0x200019cc
 8013148:	200019d0 	.word	0x200019d0

0801314c <_sbrk_r>:
 801314c:	b538      	push	{r3, r4, r5, lr}
 801314e:	2300      	movs	r3, #0
 8013150:	4d05      	ldr	r5, [pc, #20]	; (8013168 <_sbrk_r+0x1c>)
 8013152:	4604      	mov	r4, r0
 8013154:	4608      	mov	r0, r1
 8013156:	602b      	str	r3, [r5, #0]
 8013158:	f7f2 ff3c 	bl	8005fd4 <_sbrk>
 801315c:	1c43      	adds	r3, r0, #1
 801315e:	d102      	bne.n	8013166 <_sbrk_r+0x1a>
 8013160:	682b      	ldr	r3, [r5, #0]
 8013162:	b103      	cbz	r3, 8013166 <_sbrk_r+0x1a>
 8013164:	6023      	str	r3, [r4, #0]
 8013166:	bd38      	pop	{r3, r4, r5, pc}
 8013168:	200019f0 	.word	0x200019f0

0801316c <strcpy>:
 801316c:	4603      	mov	r3, r0
 801316e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013172:	f803 2b01 	strb.w	r2, [r3], #1
 8013176:	2a00      	cmp	r2, #0
 8013178:	d1f9      	bne.n	801316e <strcpy+0x2>
 801317a:	4770      	bx	lr

0801317c <strtok>:
 801317c:	4b16      	ldr	r3, [pc, #88]	; (80131d8 <strtok+0x5c>)
 801317e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013182:	681f      	ldr	r7, [r3, #0]
 8013184:	4605      	mov	r5, r0
 8013186:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8013188:	460e      	mov	r6, r1
 801318a:	b9ec      	cbnz	r4, 80131c8 <strtok+0x4c>
 801318c:	2050      	movs	r0, #80	; 0x50
 801318e:	f7ff ff11 	bl	8012fb4 <malloc>
 8013192:	4602      	mov	r2, r0
 8013194:	65b8      	str	r0, [r7, #88]	; 0x58
 8013196:	b920      	cbnz	r0, 80131a2 <strtok+0x26>
 8013198:	2157      	movs	r1, #87	; 0x57
 801319a:	4b10      	ldr	r3, [pc, #64]	; (80131dc <strtok+0x60>)
 801319c:	4810      	ldr	r0, [pc, #64]	; (80131e0 <strtok+0x64>)
 801319e:	f000 f8d9 	bl	8013354 <__assert_func>
 80131a2:	e9c0 4400 	strd	r4, r4, [r0]
 80131a6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80131aa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80131ae:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 80131b2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 80131b6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 80131ba:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 80131be:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 80131c2:	6184      	str	r4, [r0, #24]
 80131c4:	7704      	strb	r4, [r0, #28]
 80131c6:	6244      	str	r4, [r0, #36]	; 0x24
 80131c8:	4631      	mov	r1, r6
 80131ca:	4628      	mov	r0, r5
 80131cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80131ce:	2301      	movs	r3, #1
 80131d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80131d4:	f000 b806 	b.w	80131e4 <__strtok_r>
 80131d8:	20000010 	.word	0x20000010
 80131dc:	0801465c 	.word	0x0801465c
 80131e0:	08014673 	.word	0x08014673

080131e4 <__strtok_r>:
 80131e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131e6:	b908      	cbnz	r0, 80131ec <__strtok_r+0x8>
 80131e8:	6810      	ldr	r0, [r2, #0]
 80131ea:	b188      	cbz	r0, 8013210 <__strtok_r+0x2c>
 80131ec:	4604      	mov	r4, r0
 80131ee:	460f      	mov	r7, r1
 80131f0:	4620      	mov	r0, r4
 80131f2:	f814 5b01 	ldrb.w	r5, [r4], #1
 80131f6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80131fa:	b91e      	cbnz	r6, 8013204 <__strtok_r+0x20>
 80131fc:	b965      	cbnz	r5, 8013218 <__strtok_r+0x34>
 80131fe:	4628      	mov	r0, r5
 8013200:	6015      	str	r5, [r2, #0]
 8013202:	e005      	b.n	8013210 <__strtok_r+0x2c>
 8013204:	42b5      	cmp	r5, r6
 8013206:	d1f6      	bne.n	80131f6 <__strtok_r+0x12>
 8013208:	2b00      	cmp	r3, #0
 801320a:	d1f0      	bne.n	80131ee <__strtok_r+0xa>
 801320c:	6014      	str	r4, [r2, #0]
 801320e:	7003      	strb	r3, [r0, #0]
 8013210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013212:	461c      	mov	r4, r3
 8013214:	e00c      	b.n	8013230 <__strtok_r+0x4c>
 8013216:	b915      	cbnz	r5, 801321e <__strtok_r+0x3a>
 8013218:	460e      	mov	r6, r1
 801321a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801321e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013222:	42ab      	cmp	r3, r5
 8013224:	d1f7      	bne.n	8013216 <__strtok_r+0x32>
 8013226:	2b00      	cmp	r3, #0
 8013228:	d0f3      	beq.n	8013212 <__strtok_r+0x2e>
 801322a:	2300      	movs	r3, #0
 801322c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8013230:	6014      	str	r4, [r2, #0]
 8013232:	e7ed      	b.n	8013210 <__strtok_r+0x2c>

08013234 <_strtol_l.isra.0>:
 8013234:	2b01      	cmp	r3, #1
 8013236:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801323a:	4686      	mov	lr, r0
 801323c:	d001      	beq.n	8013242 <_strtol_l.isra.0+0xe>
 801323e:	2b24      	cmp	r3, #36	; 0x24
 8013240:	d906      	bls.n	8013250 <_strtol_l.isra.0+0x1c>
 8013242:	f7ff fe8d 	bl	8012f60 <__errno>
 8013246:	2316      	movs	r3, #22
 8013248:	6003      	str	r3, [r0, #0]
 801324a:	2000      	movs	r0, #0
 801324c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013250:	468c      	mov	ip, r1
 8013252:	4e3a      	ldr	r6, [pc, #232]	; (801333c <_strtol_l.isra.0+0x108>)
 8013254:	4660      	mov	r0, ip
 8013256:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801325a:	5da5      	ldrb	r5, [r4, r6]
 801325c:	f015 0508 	ands.w	r5, r5, #8
 8013260:	d1f8      	bne.n	8013254 <_strtol_l.isra.0+0x20>
 8013262:	2c2d      	cmp	r4, #45	; 0x2d
 8013264:	d133      	bne.n	80132ce <_strtol_l.isra.0+0x9a>
 8013266:	f04f 0801 	mov.w	r8, #1
 801326a:	f89c 4000 	ldrb.w	r4, [ip]
 801326e:	f100 0c02 	add.w	ip, r0, #2
 8013272:	2b00      	cmp	r3, #0
 8013274:	d05d      	beq.n	8013332 <_strtol_l.isra.0+0xfe>
 8013276:	2b10      	cmp	r3, #16
 8013278:	d10c      	bne.n	8013294 <_strtol_l.isra.0+0x60>
 801327a:	2c30      	cmp	r4, #48	; 0x30
 801327c:	d10a      	bne.n	8013294 <_strtol_l.isra.0+0x60>
 801327e:	f89c 0000 	ldrb.w	r0, [ip]
 8013282:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8013286:	2858      	cmp	r0, #88	; 0x58
 8013288:	d14e      	bne.n	8013328 <_strtol_l.isra.0+0xf4>
 801328a:	2310      	movs	r3, #16
 801328c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8013290:	f10c 0c02 	add.w	ip, ip, #2
 8013294:	2500      	movs	r5, #0
 8013296:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 801329a:	3f01      	subs	r7, #1
 801329c:	fbb7 f9f3 	udiv	r9, r7, r3
 80132a0:	4628      	mov	r0, r5
 80132a2:	fb03 7a19 	mls	sl, r3, r9, r7
 80132a6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80132aa:	2e09      	cmp	r6, #9
 80132ac:	d818      	bhi.n	80132e0 <_strtol_l.isra.0+0xac>
 80132ae:	4634      	mov	r4, r6
 80132b0:	42a3      	cmp	r3, r4
 80132b2:	dd24      	ble.n	80132fe <_strtol_l.isra.0+0xca>
 80132b4:	2d00      	cmp	r5, #0
 80132b6:	db1f      	blt.n	80132f8 <_strtol_l.isra.0+0xc4>
 80132b8:	4581      	cmp	r9, r0
 80132ba:	d31d      	bcc.n	80132f8 <_strtol_l.isra.0+0xc4>
 80132bc:	d101      	bne.n	80132c2 <_strtol_l.isra.0+0x8e>
 80132be:	45a2      	cmp	sl, r4
 80132c0:	db1a      	blt.n	80132f8 <_strtol_l.isra.0+0xc4>
 80132c2:	2501      	movs	r5, #1
 80132c4:	fb00 4003 	mla	r0, r0, r3, r4
 80132c8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80132cc:	e7eb      	b.n	80132a6 <_strtol_l.isra.0+0x72>
 80132ce:	2c2b      	cmp	r4, #43	; 0x2b
 80132d0:	bf08      	it	eq
 80132d2:	f89c 4000 	ldrbeq.w	r4, [ip]
 80132d6:	46a8      	mov	r8, r5
 80132d8:	bf08      	it	eq
 80132da:	f100 0c02 	addeq.w	ip, r0, #2
 80132de:	e7c8      	b.n	8013272 <_strtol_l.isra.0+0x3e>
 80132e0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80132e4:	2e19      	cmp	r6, #25
 80132e6:	d801      	bhi.n	80132ec <_strtol_l.isra.0+0xb8>
 80132e8:	3c37      	subs	r4, #55	; 0x37
 80132ea:	e7e1      	b.n	80132b0 <_strtol_l.isra.0+0x7c>
 80132ec:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 80132f0:	2e19      	cmp	r6, #25
 80132f2:	d804      	bhi.n	80132fe <_strtol_l.isra.0+0xca>
 80132f4:	3c57      	subs	r4, #87	; 0x57
 80132f6:	e7db      	b.n	80132b0 <_strtol_l.isra.0+0x7c>
 80132f8:	f04f 35ff 	mov.w	r5, #4294967295
 80132fc:	e7e4      	b.n	80132c8 <_strtol_l.isra.0+0x94>
 80132fe:	2d00      	cmp	r5, #0
 8013300:	da08      	bge.n	8013314 <_strtol_l.isra.0+0xe0>
 8013302:	2322      	movs	r3, #34	; 0x22
 8013304:	4638      	mov	r0, r7
 8013306:	f8ce 3000 	str.w	r3, [lr]
 801330a:	2a00      	cmp	r2, #0
 801330c:	d09e      	beq.n	801324c <_strtol_l.isra.0+0x18>
 801330e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8013312:	e007      	b.n	8013324 <_strtol_l.isra.0+0xf0>
 8013314:	f1b8 0f00 	cmp.w	r8, #0
 8013318:	d000      	beq.n	801331c <_strtol_l.isra.0+0xe8>
 801331a:	4240      	negs	r0, r0
 801331c:	2a00      	cmp	r2, #0
 801331e:	d095      	beq.n	801324c <_strtol_l.isra.0+0x18>
 8013320:	2d00      	cmp	r5, #0
 8013322:	d1f4      	bne.n	801330e <_strtol_l.isra.0+0xda>
 8013324:	6011      	str	r1, [r2, #0]
 8013326:	e791      	b.n	801324c <_strtol_l.isra.0+0x18>
 8013328:	2430      	movs	r4, #48	; 0x30
 801332a:	2b00      	cmp	r3, #0
 801332c:	d1b2      	bne.n	8013294 <_strtol_l.isra.0+0x60>
 801332e:	2308      	movs	r3, #8
 8013330:	e7b0      	b.n	8013294 <_strtol_l.isra.0+0x60>
 8013332:	2c30      	cmp	r4, #48	; 0x30
 8013334:	d0a3      	beq.n	801327e <_strtol_l.isra.0+0x4a>
 8013336:	230a      	movs	r3, #10
 8013338:	e7ac      	b.n	8013294 <_strtol_l.isra.0+0x60>
 801333a:	bf00      	nop
 801333c:	08014711 	.word	0x08014711

08013340 <strtol>:
 8013340:	4613      	mov	r3, r2
 8013342:	460a      	mov	r2, r1
 8013344:	4601      	mov	r1, r0
 8013346:	4802      	ldr	r0, [pc, #8]	; (8013350 <strtol+0x10>)
 8013348:	6800      	ldr	r0, [r0, #0]
 801334a:	f7ff bf73 	b.w	8013234 <_strtol_l.isra.0>
 801334e:	bf00      	nop
 8013350:	20000010 	.word	0x20000010

08013354 <__assert_func>:
 8013354:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013356:	4614      	mov	r4, r2
 8013358:	461a      	mov	r2, r3
 801335a:	4b09      	ldr	r3, [pc, #36]	; (8013380 <__assert_func+0x2c>)
 801335c:	4605      	mov	r5, r0
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	68d8      	ldr	r0, [r3, #12]
 8013362:	b14c      	cbz	r4, 8013378 <__assert_func+0x24>
 8013364:	4b07      	ldr	r3, [pc, #28]	; (8013384 <__assert_func+0x30>)
 8013366:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801336a:	9100      	str	r1, [sp, #0]
 801336c:	462b      	mov	r3, r5
 801336e:	4906      	ldr	r1, [pc, #24]	; (8013388 <__assert_func+0x34>)
 8013370:	f000 f8e4 	bl	801353c <fiprintf>
 8013374:	f000 fd26 	bl	8013dc4 <abort>
 8013378:	4b04      	ldr	r3, [pc, #16]	; (801338c <__assert_func+0x38>)
 801337a:	461c      	mov	r4, r3
 801337c:	e7f3      	b.n	8013366 <__assert_func+0x12>
 801337e:	bf00      	nop
 8013380:	20000010 	.word	0x20000010
 8013384:	080146d4 	.word	0x080146d4
 8013388:	080146e1 	.word	0x080146e1
 801338c:	0801470f 	.word	0x0801470f

08013390 <std>:
 8013390:	2300      	movs	r3, #0
 8013392:	b510      	push	{r4, lr}
 8013394:	4604      	mov	r4, r0
 8013396:	e9c0 3300 	strd	r3, r3, [r0]
 801339a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801339e:	6083      	str	r3, [r0, #8]
 80133a0:	8181      	strh	r1, [r0, #12]
 80133a2:	6643      	str	r3, [r0, #100]	; 0x64
 80133a4:	81c2      	strh	r2, [r0, #14]
 80133a6:	6183      	str	r3, [r0, #24]
 80133a8:	4619      	mov	r1, r3
 80133aa:	2208      	movs	r2, #8
 80133ac:	305c      	adds	r0, #92	; 0x5c
 80133ae:	f7ff fe1f 	bl	8012ff0 <memset>
 80133b2:	4b05      	ldr	r3, [pc, #20]	; (80133c8 <std+0x38>)
 80133b4:	6224      	str	r4, [r4, #32]
 80133b6:	6263      	str	r3, [r4, #36]	; 0x24
 80133b8:	4b04      	ldr	r3, [pc, #16]	; (80133cc <std+0x3c>)
 80133ba:	62a3      	str	r3, [r4, #40]	; 0x28
 80133bc:	4b04      	ldr	r3, [pc, #16]	; (80133d0 <std+0x40>)
 80133be:	62e3      	str	r3, [r4, #44]	; 0x2c
 80133c0:	4b04      	ldr	r3, [pc, #16]	; (80133d4 <std+0x44>)
 80133c2:	6323      	str	r3, [r4, #48]	; 0x30
 80133c4:	bd10      	pop	{r4, pc}
 80133c6:	bf00      	nop
 80133c8:	08013b99 	.word	0x08013b99
 80133cc:	08013bbb 	.word	0x08013bbb
 80133d0:	08013bf3 	.word	0x08013bf3
 80133d4:	08013c17 	.word	0x08013c17

080133d8 <_cleanup_r>:
 80133d8:	4901      	ldr	r1, [pc, #4]	; (80133e0 <_cleanup_r+0x8>)
 80133da:	f000 b8c1 	b.w	8013560 <_fwalk_reent>
 80133de:	bf00      	nop
 80133e0:	08013f01 	.word	0x08013f01

080133e4 <__sfmoreglue>:
 80133e4:	b570      	push	{r4, r5, r6, lr}
 80133e6:	2568      	movs	r5, #104	; 0x68
 80133e8:	1e4a      	subs	r2, r1, #1
 80133ea:	4355      	muls	r5, r2
 80133ec:	460e      	mov	r6, r1
 80133ee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80133f2:	f7ff fe51 	bl	8013098 <_malloc_r>
 80133f6:	4604      	mov	r4, r0
 80133f8:	b140      	cbz	r0, 801340c <__sfmoreglue+0x28>
 80133fa:	2100      	movs	r1, #0
 80133fc:	e9c0 1600 	strd	r1, r6, [r0]
 8013400:	300c      	adds	r0, #12
 8013402:	60a0      	str	r0, [r4, #8]
 8013404:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013408:	f7ff fdf2 	bl	8012ff0 <memset>
 801340c:	4620      	mov	r0, r4
 801340e:	bd70      	pop	{r4, r5, r6, pc}

08013410 <__sfp_lock_acquire>:
 8013410:	4801      	ldr	r0, [pc, #4]	; (8013418 <__sfp_lock_acquire+0x8>)
 8013412:	f000 b8c5 	b.w	80135a0 <__retarget_lock_acquire_recursive>
 8013416:	bf00      	nop
 8013418:	200019ec 	.word	0x200019ec

0801341c <__sfp_lock_release>:
 801341c:	4801      	ldr	r0, [pc, #4]	; (8013424 <__sfp_lock_release+0x8>)
 801341e:	f000 b8c0 	b.w	80135a2 <__retarget_lock_release_recursive>
 8013422:	bf00      	nop
 8013424:	200019ec 	.word	0x200019ec

08013428 <__sinit_lock_acquire>:
 8013428:	4801      	ldr	r0, [pc, #4]	; (8013430 <__sinit_lock_acquire+0x8>)
 801342a:	f000 b8b9 	b.w	80135a0 <__retarget_lock_acquire_recursive>
 801342e:	bf00      	nop
 8013430:	200019e7 	.word	0x200019e7

08013434 <__sinit_lock_release>:
 8013434:	4801      	ldr	r0, [pc, #4]	; (801343c <__sinit_lock_release+0x8>)
 8013436:	f000 b8b4 	b.w	80135a2 <__retarget_lock_release_recursive>
 801343a:	bf00      	nop
 801343c:	200019e7 	.word	0x200019e7

08013440 <__sinit>:
 8013440:	b510      	push	{r4, lr}
 8013442:	4604      	mov	r4, r0
 8013444:	f7ff fff0 	bl	8013428 <__sinit_lock_acquire>
 8013448:	69a3      	ldr	r3, [r4, #24]
 801344a:	b11b      	cbz	r3, 8013454 <__sinit+0x14>
 801344c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013450:	f7ff bff0 	b.w	8013434 <__sinit_lock_release>
 8013454:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013458:	6523      	str	r3, [r4, #80]	; 0x50
 801345a:	4b13      	ldr	r3, [pc, #76]	; (80134a8 <__sinit+0x68>)
 801345c:	4a13      	ldr	r2, [pc, #76]	; (80134ac <__sinit+0x6c>)
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	62a2      	str	r2, [r4, #40]	; 0x28
 8013462:	42a3      	cmp	r3, r4
 8013464:	bf08      	it	eq
 8013466:	2301      	moveq	r3, #1
 8013468:	4620      	mov	r0, r4
 801346a:	bf08      	it	eq
 801346c:	61a3      	streq	r3, [r4, #24]
 801346e:	f000 f81f 	bl	80134b0 <__sfp>
 8013472:	6060      	str	r0, [r4, #4]
 8013474:	4620      	mov	r0, r4
 8013476:	f000 f81b 	bl	80134b0 <__sfp>
 801347a:	60a0      	str	r0, [r4, #8]
 801347c:	4620      	mov	r0, r4
 801347e:	f000 f817 	bl	80134b0 <__sfp>
 8013482:	2200      	movs	r2, #0
 8013484:	2104      	movs	r1, #4
 8013486:	60e0      	str	r0, [r4, #12]
 8013488:	6860      	ldr	r0, [r4, #4]
 801348a:	f7ff ff81 	bl	8013390 <std>
 801348e:	2201      	movs	r2, #1
 8013490:	2109      	movs	r1, #9
 8013492:	68a0      	ldr	r0, [r4, #8]
 8013494:	f7ff ff7c 	bl	8013390 <std>
 8013498:	2202      	movs	r2, #2
 801349a:	2112      	movs	r1, #18
 801349c:	68e0      	ldr	r0, [r4, #12]
 801349e:	f7ff ff77 	bl	8013390 <std>
 80134a2:	2301      	movs	r3, #1
 80134a4:	61a3      	str	r3, [r4, #24]
 80134a6:	e7d1      	b.n	801344c <__sinit+0xc>
 80134a8:	08014658 	.word	0x08014658
 80134ac:	080133d9 	.word	0x080133d9

080134b0 <__sfp>:
 80134b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134b2:	4607      	mov	r7, r0
 80134b4:	f7ff ffac 	bl	8013410 <__sfp_lock_acquire>
 80134b8:	4b1e      	ldr	r3, [pc, #120]	; (8013534 <__sfp+0x84>)
 80134ba:	681e      	ldr	r6, [r3, #0]
 80134bc:	69b3      	ldr	r3, [r6, #24]
 80134be:	b913      	cbnz	r3, 80134c6 <__sfp+0x16>
 80134c0:	4630      	mov	r0, r6
 80134c2:	f7ff ffbd 	bl	8013440 <__sinit>
 80134c6:	3648      	adds	r6, #72	; 0x48
 80134c8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80134cc:	3b01      	subs	r3, #1
 80134ce:	d503      	bpl.n	80134d8 <__sfp+0x28>
 80134d0:	6833      	ldr	r3, [r6, #0]
 80134d2:	b30b      	cbz	r3, 8013518 <__sfp+0x68>
 80134d4:	6836      	ldr	r6, [r6, #0]
 80134d6:	e7f7      	b.n	80134c8 <__sfp+0x18>
 80134d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80134dc:	b9d5      	cbnz	r5, 8013514 <__sfp+0x64>
 80134de:	4b16      	ldr	r3, [pc, #88]	; (8013538 <__sfp+0x88>)
 80134e0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80134e4:	60e3      	str	r3, [r4, #12]
 80134e6:	6665      	str	r5, [r4, #100]	; 0x64
 80134e8:	f000 f859 	bl	801359e <__retarget_lock_init_recursive>
 80134ec:	f7ff ff96 	bl	801341c <__sfp_lock_release>
 80134f0:	2208      	movs	r2, #8
 80134f2:	4629      	mov	r1, r5
 80134f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80134f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80134fc:	6025      	str	r5, [r4, #0]
 80134fe:	61a5      	str	r5, [r4, #24]
 8013500:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013504:	f7ff fd74 	bl	8012ff0 <memset>
 8013508:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801350c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013510:	4620      	mov	r0, r4
 8013512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013514:	3468      	adds	r4, #104	; 0x68
 8013516:	e7d9      	b.n	80134cc <__sfp+0x1c>
 8013518:	2104      	movs	r1, #4
 801351a:	4638      	mov	r0, r7
 801351c:	f7ff ff62 	bl	80133e4 <__sfmoreglue>
 8013520:	4604      	mov	r4, r0
 8013522:	6030      	str	r0, [r6, #0]
 8013524:	2800      	cmp	r0, #0
 8013526:	d1d5      	bne.n	80134d4 <__sfp+0x24>
 8013528:	f7ff ff78 	bl	801341c <__sfp_lock_release>
 801352c:	230c      	movs	r3, #12
 801352e:	603b      	str	r3, [r7, #0]
 8013530:	e7ee      	b.n	8013510 <__sfp+0x60>
 8013532:	bf00      	nop
 8013534:	08014658 	.word	0x08014658
 8013538:	ffff0001 	.word	0xffff0001

0801353c <fiprintf>:
 801353c:	b40e      	push	{r1, r2, r3}
 801353e:	b503      	push	{r0, r1, lr}
 8013540:	4601      	mov	r1, r0
 8013542:	ab03      	add	r3, sp, #12
 8013544:	4805      	ldr	r0, [pc, #20]	; (801355c <fiprintf+0x20>)
 8013546:	f853 2b04 	ldr.w	r2, [r3], #4
 801354a:	6800      	ldr	r0, [r0, #0]
 801354c:	9301      	str	r3, [sp, #4]
 801354e:	f000 f85d 	bl	801360c <_vfiprintf_r>
 8013552:	b002      	add	sp, #8
 8013554:	f85d eb04 	ldr.w	lr, [sp], #4
 8013558:	b003      	add	sp, #12
 801355a:	4770      	bx	lr
 801355c:	20000010 	.word	0x20000010

08013560 <_fwalk_reent>:
 8013560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013564:	4606      	mov	r6, r0
 8013566:	4688      	mov	r8, r1
 8013568:	2700      	movs	r7, #0
 801356a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801356e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013572:	f1b9 0901 	subs.w	r9, r9, #1
 8013576:	d505      	bpl.n	8013584 <_fwalk_reent+0x24>
 8013578:	6824      	ldr	r4, [r4, #0]
 801357a:	2c00      	cmp	r4, #0
 801357c:	d1f7      	bne.n	801356e <_fwalk_reent+0xe>
 801357e:	4638      	mov	r0, r7
 8013580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013584:	89ab      	ldrh	r3, [r5, #12]
 8013586:	2b01      	cmp	r3, #1
 8013588:	d907      	bls.n	801359a <_fwalk_reent+0x3a>
 801358a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801358e:	3301      	adds	r3, #1
 8013590:	d003      	beq.n	801359a <_fwalk_reent+0x3a>
 8013592:	4629      	mov	r1, r5
 8013594:	4630      	mov	r0, r6
 8013596:	47c0      	blx	r8
 8013598:	4307      	orrs	r7, r0
 801359a:	3568      	adds	r5, #104	; 0x68
 801359c:	e7e9      	b.n	8013572 <_fwalk_reent+0x12>

0801359e <__retarget_lock_init_recursive>:
 801359e:	4770      	bx	lr

080135a0 <__retarget_lock_acquire_recursive>:
 80135a0:	4770      	bx	lr

080135a2 <__retarget_lock_release_recursive>:
 80135a2:	4770      	bx	lr

080135a4 <__malloc_lock>:
 80135a4:	4801      	ldr	r0, [pc, #4]	; (80135ac <__malloc_lock+0x8>)
 80135a6:	f7ff bffb 	b.w	80135a0 <__retarget_lock_acquire_recursive>
 80135aa:	bf00      	nop
 80135ac:	200019e8 	.word	0x200019e8

080135b0 <__malloc_unlock>:
 80135b0:	4801      	ldr	r0, [pc, #4]	; (80135b8 <__malloc_unlock+0x8>)
 80135b2:	f7ff bff6 	b.w	80135a2 <__retarget_lock_release_recursive>
 80135b6:	bf00      	nop
 80135b8:	200019e8 	.word	0x200019e8

080135bc <__sfputc_r>:
 80135bc:	6893      	ldr	r3, [r2, #8]
 80135be:	b410      	push	{r4}
 80135c0:	3b01      	subs	r3, #1
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	6093      	str	r3, [r2, #8]
 80135c6:	da07      	bge.n	80135d8 <__sfputc_r+0x1c>
 80135c8:	6994      	ldr	r4, [r2, #24]
 80135ca:	42a3      	cmp	r3, r4
 80135cc:	db01      	blt.n	80135d2 <__sfputc_r+0x16>
 80135ce:	290a      	cmp	r1, #10
 80135d0:	d102      	bne.n	80135d8 <__sfputc_r+0x1c>
 80135d2:	bc10      	pop	{r4}
 80135d4:	f000 bb24 	b.w	8013c20 <__swbuf_r>
 80135d8:	6813      	ldr	r3, [r2, #0]
 80135da:	1c58      	adds	r0, r3, #1
 80135dc:	6010      	str	r0, [r2, #0]
 80135de:	7019      	strb	r1, [r3, #0]
 80135e0:	4608      	mov	r0, r1
 80135e2:	bc10      	pop	{r4}
 80135e4:	4770      	bx	lr

080135e6 <__sfputs_r>:
 80135e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135e8:	4606      	mov	r6, r0
 80135ea:	460f      	mov	r7, r1
 80135ec:	4614      	mov	r4, r2
 80135ee:	18d5      	adds	r5, r2, r3
 80135f0:	42ac      	cmp	r4, r5
 80135f2:	d101      	bne.n	80135f8 <__sfputs_r+0x12>
 80135f4:	2000      	movs	r0, #0
 80135f6:	e007      	b.n	8013608 <__sfputs_r+0x22>
 80135f8:	463a      	mov	r2, r7
 80135fa:	4630      	mov	r0, r6
 80135fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013600:	f7ff ffdc 	bl	80135bc <__sfputc_r>
 8013604:	1c43      	adds	r3, r0, #1
 8013606:	d1f3      	bne.n	80135f0 <__sfputs_r+0xa>
 8013608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801360c <_vfiprintf_r>:
 801360c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013610:	460d      	mov	r5, r1
 8013612:	4614      	mov	r4, r2
 8013614:	4698      	mov	r8, r3
 8013616:	4606      	mov	r6, r0
 8013618:	b09d      	sub	sp, #116	; 0x74
 801361a:	b118      	cbz	r0, 8013624 <_vfiprintf_r+0x18>
 801361c:	6983      	ldr	r3, [r0, #24]
 801361e:	b90b      	cbnz	r3, 8013624 <_vfiprintf_r+0x18>
 8013620:	f7ff ff0e 	bl	8013440 <__sinit>
 8013624:	4b89      	ldr	r3, [pc, #548]	; (801384c <_vfiprintf_r+0x240>)
 8013626:	429d      	cmp	r5, r3
 8013628:	d11b      	bne.n	8013662 <_vfiprintf_r+0x56>
 801362a:	6875      	ldr	r5, [r6, #4]
 801362c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801362e:	07d9      	lsls	r1, r3, #31
 8013630:	d405      	bmi.n	801363e <_vfiprintf_r+0x32>
 8013632:	89ab      	ldrh	r3, [r5, #12]
 8013634:	059a      	lsls	r2, r3, #22
 8013636:	d402      	bmi.n	801363e <_vfiprintf_r+0x32>
 8013638:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801363a:	f7ff ffb1 	bl	80135a0 <__retarget_lock_acquire_recursive>
 801363e:	89ab      	ldrh	r3, [r5, #12]
 8013640:	071b      	lsls	r3, r3, #28
 8013642:	d501      	bpl.n	8013648 <_vfiprintf_r+0x3c>
 8013644:	692b      	ldr	r3, [r5, #16]
 8013646:	b9eb      	cbnz	r3, 8013684 <_vfiprintf_r+0x78>
 8013648:	4629      	mov	r1, r5
 801364a:	4630      	mov	r0, r6
 801364c:	f000 fb4c 	bl	8013ce8 <__swsetup_r>
 8013650:	b1c0      	cbz	r0, 8013684 <_vfiprintf_r+0x78>
 8013652:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013654:	07dc      	lsls	r4, r3, #31
 8013656:	d50e      	bpl.n	8013676 <_vfiprintf_r+0x6a>
 8013658:	f04f 30ff 	mov.w	r0, #4294967295
 801365c:	b01d      	add	sp, #116	; 0x74
 801365e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013662:	4b7b      	ldr	r3, [pc, #492]	; (8013850 <_vfiprintf_r+0x244>)
 8013664:	429d      	cmp	r5, r3
 8013666:	d101      	bne.n	801366c <_vfiprintf_r+0x60>
 8013668:	68b5      	ldr	r5, [r6, #8]
 801366a:	e7df      	b.n	801362c <_vfiprintf_r+0x20>
 801366c:	4b79      	ldr	r3, [pc, #484]	; (8013854 <_vfiprintf_r+0x248>)
 801366e:	429d      	cmp	r5, r3
 8013670:	bf08      	it	eq
 8013672:	68f5      	ldreq	r5, [r6, #12]
 8013674:	e7da      	b.n	801362c <_vfiprintf_r+0x20>
 8013676:	89ab      	ldrh	r3, [r5, #12]
 8013678:	0598      	lsls	r0, r3, #22
 801367a:	d4ed      	bmi.n	8013658 <_vfiprintf_r+0x4c>
 801367c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801367e:	f7ff ff90 	bl	80135a2 <__retarget_lock_release_recursive>
 8013682:	e7e9      	b.n	8013658 <_vfiprintf_r+0x4c>
 8013684:	2300      	movs	r3, #0
 8013686:	9309      	str	r3, [sp, #36]	; 0x24
 8013688:	2320      	movs	r3, #32
 801368a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801368e:	2330      	movs	r3, #48	; 0x30
 8013690:	f04f 0901 	mov.w	r9, #1
 8013694:	f8cd 800c 	str.w	r8, [sp, #12]
 8013698:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8013858 <_vfiprintf_r+0x24c>
 801369c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80136a0:	4623      	mov	r3, r4
 80136a2:	469a      	mov	sl, r3
 80136a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80136a8:	b10a      	cbz	r2, 80136ae <_vfiprintf_r+0xa2>
 80136aa:	2a25      	cmp	r2, #37	; 0x25
 80136ac:	d1f9      	bne.n	80136a2 <_vfiprintf_r+0x96>
 80136ae:	ebba 0b04 	subs.w	fp, sl, r4
 80136b2:	d00b      	beq.n	80136cc <_vfiprintf_r+0xc0>
 80136b4:	465b      	mov	r3, fp
 80136b6:	4622      	mov	r2, r4
 80136b8:	4629      	mov	r1, r5
 80136ba:	4630      	mov	r0, r6
 80136bc:	f7ff ff93 	bl	80135e6 <__sfputs_r>
 80136c0:	3001      	adds	r0, #1
 80136c2:	f000 80aa 	beq.w	801381a <_vfiprintf_r+0x20e>
 80136c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80136c8:	445a      	add	r2, fp
 80136ca:	9209      	str	r2, [sp, #36]	; 0x24
 80136cc:	f89a 3000 	ldrb.w	r3, [sl]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	f000 80a2 	beq.w	801381a <_vfiprintf_r+0x20e>
 80136d6:	2300      	movs	r3, #0
 80136d8:	f04f 32ff 	mov.w	r2, #4294967295
 80136dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80136e0:	f10a 0a01 	add.w	sl, sl, #1
 80136e4:	9304      	str	r3, [sp, #16]
 80136e6:	9307      	str	r3, [sp, #28]
 80136e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80136ec:	931a      	str	r3, [sp, #104]	; 0x68
 80136ee:	4654      	mov	r4, sl
 80136f0:	2205      	movs	r2, #5
 80136f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136f6:	4858      	ldr	r0, [pc, #352]	; (8013858 <_vfiprintf_r+0x24c>)
 80136f8:	f000 fcb4 	bl	8014064 <memchr>
 80136fc:	9a04      	ldr	r2, [sp, #16]
 80136fe:	b9d8      	cbnz	r0, 8013738 <_vfiprintf_r+0x12c>
 8013700:	06d1      	lsls	r1, r2, #27
 8013702:	bf44      	itt	mi
 8013704:	2320      	movmi	r3, #32
 8013706:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801370a:	0713      	lsls	r3, r2, #28
 801370c:	bf44      	itt	mi
 801370e:	232b      	movmi	r3, #43	; 0x2b
 8013710:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013714:	f89a 3000 	ldrb.w	r3, [sl]
 8013718:	2b2a      	cmp	r3, #42	; 0x2a
 801371a:	d015      	beq.n	8013748 <_vfiprintf_r+0x13c>
 801371c:	4654      	mov	r4, sl
 801371e:	2000      	movs	r0, #0
 8013720:	f04f 0c0a 	mov.w	ip, #10
 8013724:	9a07      	ldr	r2, [sp, #28]
 8013726:	4621      	mov	r1, r4
 8013728:	f811 3b01 	ldrb.w	r3, [r1], #1
 801372c:	3b30      	subs	r3, #48	; 0x30
 801372e:	2b09      	cmp	r3, #9
 8013730:	d94e      	bls.n	80137d0 <_vfiprintf_r+0x1c4>
 8013732:	b1b0      	cbz	r0, 8013762 <_vfiprintf_r+0x156>
 8013734:	9207      	str	r2, [sp, #28]
 8013736:	e014      	b.n	8013762 <_vfiprintf_r+0x156>
 8013738:	eba0 0308 	sub.w	r3, r0, r8
 801373c:	fa09 f303 	lsl.w	r3, r9, r3
 8013740:	4313      	orrs	r3, r2
 8013742:	46a2      	mov	sl, r4
 8013744:	9304      	str	r3, [sp, #16]
 8013746:	e7d2      	b.n	80136ee <_vfiprintf_r+0xe2>
 8013748:	9b03      	ldr	r3, [sp, #12]
 801374a:	1d19      	adds	r1, r3, #4
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	9103      	str	r1, [sp, #12]
 8013750:	2b00      	cmp	r3, #0
 8013752:	bfbb      	ittet	lt
 8013754:	425b      	neglt	r3, r3
 8013756:	f042 0202 	orrlt.w	r2, r2, #2
 801375a:	9307      	strge	r3, [sp, #28]
 801375c:	9307      	strlt	r3, [sp, #28]
 801375e:	bfb8      	it	lt
 8013760:	9204      	strlt	r2, [sp, #16]
 8013762:	7823      	ldrb	r3, [r4, #0]
 8013764:	2b2e      	cmp	r3, #46	; 0x2e
 8013766:	d10c      	bne.n	8013782 <_vfiprintf_r+0x176>
 8013768:	7863      	ldrb	r3, [r4, #1]
 801376a:	2b2a      	cmp	r3, #42	; 0x2a
 801376c:	d135      	bne.n	80137da <_vfiprintf_r+0x1ce>
 801376e:	9b03      	ldr	r3, [sp, #12]
 8013770:	3402      	adds	r4, #2
 8013772:	1d1a      	adds	r2, r3, #4
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	9203      	str	r2, [sp, #12]
 8013778:	2b00      	cmp	r3, #0
 801377a:	bfb8      	it	lt
 801377c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013780:	9305      	str	r3, [sp, #20]
 8013782:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013868 <_vfiprintf_r+0x25c>
 8013786:	2203      	movs	r2, #3
 8013788:	4650      	mov	r0, sl
 801378a:	7821      	ldrb	r1, [r4, #0]
 801378c:	f000 fc6a 	bl	8014064 <memchr>
 8013790:	b140      	cbz	r0, 80137a4 <_vfiprintf_r+0x198>
 8013792:	2340      	movs	r3, #64	; 0x40
 8013794:	eba0 000a 	sub.w	r0, r0, sl
 8013798:	fa03 f000 	lsl.w	r0, r3, r0
 801379c:	9b04      	ldr	r3, [sp, #16]
 801379e:	3401      	adds	r4, #1
 80137a0:	4303      	orrs	r3, r0
 80137a2:	9304      	str	r3, [sp, #16]
 80137a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137a8:	2206      	movs	r2, #6
 80137aa:	482c      	ldr	r0, [pc, #176]	; (801385c <_vfiprintf_r+0x250>)
 80137ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80137b0:	f000 fc58 	bl	8014064 <memchr>
 80137b4:	2800      	cmp	r0, #0
 80137b6:	d03f      	beq.n	8013838 <_vfiprintf_r+0x22c>
 80137b8:	4b29      	ldr	r3, [pc, #164]	; (8013860 <_vfiprintf_r+0x254>)
 80137ba:	bb1b      	cbnz	r3, 8013804 <_vfiprintf_r+0x1f8>
 80137bc:	9b03      	ldr	r3, [sp, #12]
 80137be:	3307      	adds	r3, #7
 80137c0:	f023 0307 	bic.w	r3, r3, #7
 80137c4:	3308      	adds	r3, #8
 80137c6:	9303      	str	r3, [sp, #12]
 80137c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137ca:	443b      	add	r3, r7
 80137cc:	9309      	str	r3, [sp, #36]	; 0x24
 80137ce:	e767      	b.n	80136a0 <_vfiprintf_r+0x94>
 80137d0:	460c      	mov	r4, r1
 80137d2:	2001      	movs	r0, #1
 80137d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80137d8:	e7a5      	b.n	8013726 <_vfiprintf_r+0x11a>
 80137da:	2300      	movs	r3, #0
 80137dc:	f04f 0c0a 	mov.w	ip, #10
 80137e0:	4619      	mov	r1, r3
 80137e2:	3401      	adds	r4, #1
 80137e4:	9305      	str	r3, [sp, #20]
 80137e6:	4620      	mov	r0, r4
 80137e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80137ec:	3a30      	subs	r2, #48	; 0x30
 80137ee:	2a09      	cmp	r2, #9
 80137f0:	d903      	bls.n	80137fa <_vfiprintf_r+0x1ee>
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d0c5      	beq.n	8013782 <_vfiprintf_r+0x176>
 80137f6:	9105      	str	r1, [sp, #20]
 80137f8:	e7c3      	b.n	8013782 <_vfiprintf_r+0x176>
 80137fa:	4604      	mov	r4, r0
 80137fc:	2301      	movs	r3, #1
 80137fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8013802:	e7f0      	b.n	80137e6 <_vfiprintf_r+0x1da>
 8013804:	ab03      	add	r3, sp, #12
 8013806:	9300      	str	r3, [sp, #0]
 8013808:	462a      	mov	r2, r5
 801380a:	4630      	mov	r0, r6
 801380c:	4b15      	ldr	r3, [pc, #84]	; (8013864 <_vfiprintf_r+0x258>)
 801380e:	a904      	add	r1, sp, #16
 8013810:	f3af 8000 	nop.w
 8013814:	4607      	mov	r7, r0
 8013816:	1c78      	adds	r0, r7, #1
 8013818:	d1d6      	bne.n	80137c8 <_vfiprintf_r+0x1bc>
 801381a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801381c:	07d9      	lsls	r1, r3, #31
 801381e:	d405      	bmi.n	801382c <_vfiprintf_r+0x220>
 8013820:	89ab      	ldrh	r3, [r5, #12]
 8013822:	059a      	lsls	r2, r3, #22
 8013824:	d402      	bmi.n	801382c <_vfiprintf_r+0x220>
 8013826:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013828:	f7ff febb 	bl	80135a2 <__retarget_lock_release_recursive>
 801382c:	89ab      	ldrh	r3, [r5, #12]
 801382e:	065b      	lsls	r3, r3, #25
 8013830:	f53f af12 	bmi.w	8013658 <_vfiprintf_r+0x4c>
 8013834:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013836:	e711      	b.n	801365c <_vfiprintf_r+0x50>
 8013838:	ab03      	add	r3, sp, #12
 801383a:	9300      	str	r3, [sp, #0]
 801383c:	462a      	mov	r2, r5
 801383e:	4630      	mov	r0, r6
 8013840:	4b08      	ldr	r3, [pc, #32]	; (8013864 <_vfiprintf_r+0x258>)
 8013842:	a904      	add	r1, sp, #16
 8013844:	f000 f882 	bl	801394c <_printf_i>
 8013848:	e7e4      	b.n	8013814 <_vfiprintf_r+0x208>
 801384a:	bf00      	nop
 801384c:	08014834 	.word	0x08014834
 8013850:	08014854 	.word	0x08014854
 8013854:	08014814 	.word	0x08014814
 8013858:	08014874 	.word	0x08014874
 801385c:	0801487e 	.word	0x0801487e
 8013860:	00000000 	.word	0x00000000
 8013864:	080135e7 	.word	0x080135e7
 8013868:	0801487a 	.word	0x0801487a

0801386c <_printf_common>:
 801386c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013870:	4616      	mov	r6, r2
 8013872:	4699      	mov	r9, r3
 8013874:	688a      	ldr	r2, [r1, #8]
 8013876:	690b      	ldr	r3, [r1, #16]
 8013878:	4607      	mov	r7, r0
 801387a:	4293      	cmp	r3, r2
 801387c:	bfb8      	it	lt
 801387e:	4613      	movlt	r3, r2
 8013880:	6033      	str	r3, [r6, #0]
 8013882:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013886:	460c      	mov	r4, r1
 8013888:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801388c:	b10a      	cbz	r2, 8013892 <_printf_common+0x26>
 801388e:	3301      	adds	r3, #1
 8013890:	6033      	str	r3, [r6, #0]
 8013892:	6823      	ldr	r3, [r4, #0]
 8013894:	0699      	lsls	r1, r3, #26
 8013896:	bf42      	ittt	mi
 8013898:	6833      	ldrmi	r3, [r6, #0]
 801389a:	3302      	addmi	r3, #2
 801389c:	6033      	strmi	r3, [r6, #0]
 801389e:	6825      	ldr	r5, [r4, #0]
 80138a0:	f015 0506 	ands.w	r5, r5, #6
 80138a4:	d106      	bne.n	80138b4 <_printf_common+0x48>
 80138a6:	f104 0a19 	add.w	sl, r4, #25
 80138aa:	68e3      	ldr	r3, [r4, #12]
 80138ac:	6832      	ldr	r2, [r6, #0]
 80138ae:	1a9b      	subs	r3, r3, r2
 80138b0:	42ab      	cmp	r3, r5
 80138b2:	dc28      	bgt.n	8013906 <_printf_common+0x9a>
 80138b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80138b8:	1e13      	subs	r3, r2, #0
 80138ba:	6822      	ldr	r2, [r4, #0]
 80138bc:	bf18      	it	ne
 80138be:	2301      	movne	r3, #1
 80138c0:	0692      	lsls	r2, r2, #26
 80138c2:	d42d      	bmi.n	8013920 <_printf_common+0xb4>
 80138c4:	4649      	mov	r1, r9
 80138c6:	4638      	mov	r0, r7
 80138c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80138cc:	47c0      	blx	r8
 80138ce:	3001      	adds	r0, #1
 80138d0:	d020      	beq.n	8013914 <_printf_common+0xa8>
 80138d2:	6823      	ldr	r3, [r4, #0]
 80138d4:	68e5      	ldr	r5, [r4, #12]
 80138d6:	f003 0306 	and.w	r3, r3, #6
 80138da:	2b04      	cmp	r3, #4
 80138dc:	bf18      	it	ne
 80138de:	2500      	movne	r5, #0
 80138e0:	6832      	ldr	r2, [r6, #0]
 80138e2:	f04f 0600 	mov.w	r6, #0
 80138e6:	68a3      	ldr	r3, [r4, #8]
 80138e8:	bf08      	it	eq
 80138ea:	1aad      	subeq	r5, r5, r2
 80138ec:	6922      	ldr	r2, [r4, #16]
 80138ee:	bf08      	it	eq
 80138f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80138f4:	4293      	cmp	r3, r2
 80138f6:	bfc4      	itt	gt
 80138f8:	1a9b      	subgt	r3, r3, r2
 80138fa:	18ed      	addgt	r5, r5, r3
 80138fc:	341a      	adds	r4, #26
 80138fe:	42b5      	cmp	r5, r6
 8013900:	d11a      	bne.n	8013938 <_printf_common+0xcc>
 8013902:	2000      	movs	r0, #0
 8013904:	e008      	b.n	8013918 <_printf_common+0xac>
 8013906:	2301      	movs	r3, #1
 8013908:	4652      	mov	r2, sl
 801390a:	4649      	mov	r1, r9
 801390c:	4638      	mov	r0, r7
 801390e:	47c0      	blx	r8
 8013910:	3001      	adds	r0, #1
 8013912:	d103      	bne.n	801391c <_printf_common+0xb0>
 8013914:	f04f 30ff 	mov.w	r0, #4294967295
 8013918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801391c:	3501      	adds	r5, #1
 801391e:	e7c4      	b.n	80138aa <_printf_common+0x3e>
 8013920:	2030      	movs	r0, #48	; 0x30
 8013922:	18e1      	adds	r1, r4, r3
 8013924:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013928:	1c5a      	adds	r2, r3, #1
 801392a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801392e:	4422      	add	r2, r4
 8013930:	3302      	adds	r3, #2
 8013932:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013936:	e7c5      	b.n	80138c4 <_printf_common+0x58>
 8013938:	2301      	movs	r3, #1
 801393a:	4622      	mov	r2, r4
 801393c:	4649      	mov	r1, r9
 801393e:	4638      	mov	r0, r7
 8013940:	47c0      	blx	r8
 8013942:	3001      	adds	r0, #1
 8013944:	d0e6      	beq.n	8013914 <_printf_common+0xa8>
 8013946:	3601      	adds	r6, #1
 8013948:	e7d9      	b.n	80138fe <_printf_common+0x92>
	...

0801394c <_printf_i>:
 801394c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013950:	460c      	mov	r4, r1
 8013952:	7e27      	ldrb	r7, [r4, #24]
 8013954:	4691      	mov	r9, r2
 8013956:	2f78      	cmp	r7, #120	; 0x78
 8013958:	4680      	mov	r8, r0
 801395a:	469a      	mov	sl, r3
 801395c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801395e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013962:	d807      	bhi.n	8013974 <_printf_i+0x28>
 8013964:	2f62      	cmp	r7, #98	; 0x62
 8013966:	d80a      	bhi.n	801397e <_printf_i+0x32>
 8013968:	2f00      	cmp	r7, #0
 801396a:	f000 80d9 	beq.w	8013b20 <_printf_i+0x1d4>
 801396e:	2f58      	cmp	r7, #88	; 0x58
 8013970:	f000 80a4 	beq.w	8013abc <_printf_i+0x170>
 8013974:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8013978:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801397c:	e03a      	b.n	80139f4 <_printf_i+0xa8>
 801397e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013982:	2b15      	cmp	r3, #21
 8013984:	d8f6      	bhi.n	8013974 <_printf_i+0x28>
 8013986:	a001      	add	r0, pc, #4	; (adr r0, 801398c <_printf_i+0x40>)
 8013988:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801398c:	080139e5 	.word	0x080139e5
 8013990:	080139f9 	.word	0x080139f9
 8013994:	08013975 	.word	0x08013975
 8013998:	08013975 	.word	0x08013975
 801399c:	08013975 	.word	0x08013975
 80139a0:	08013975 	.word	0x08013975
 80139a4:	080139f9 	.word	0x080139f9
 80139a8:	08013975 	.word	0x08013975
 80139ac:	08013975 	.word	0x08013975
 80139b0:	08013975 	.word	0x08013975
 80139b4:	08013975 	.word	0x08013975
 80139b8:	08013b07 	.word	0x08013b07
 80139bc:	08013a29 	.word	0x08013a29
 80139c0:	08013ae9 	.word	0x08013ae9
 80139c4:	08013975 	.word	0x08013975
 80139c8:	08013975 	.word	0x08013975
 80139cc:	08013b29 	.word	0x08013b29
 80139d0:	08013975 	.word	0x08013975
 80139d4:	08013a29 	.word	0x08013a29
 80139d8:	08013975 	.word	0x08013975
 80139dc:	08013975 	.word	0x08013975
 80139e0:	08013af1 	.word	0x08013af1
 80139e4:	680b      	ldr	r3, [r1, #0]
 80139e6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80139ea:	1d1a      	adds	r2, r3, #4
 80139ec:	681b      	ldr	r3, [r3, #0]
 80139ee:	600a      	str	r2, [r1, #0]
 80139f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80139f4:	2301      	movs	r3, #1
 80139f6:	e0a4      	b.n	8013b42 <_printf_i+0x1f6>
 80139f8:	6825      	ldr	r5, [r4, #0]
 80139fa:	6808      	ldr	r0, [r1, #0]
 80139fc:	062e      	lsls	r6, r5, #24
 80139fe:	f100 0304 	add.w	r3, r0, #4
 8013a02:	d50a      	bpl.n	8013a1a <_printf_i+0xce>
 8013a04:	6805      	ldr	r5, [r0, #0]
 8013a06:	600b      	str	r3, [r1, #0]
 8013a08:	2d00      	cmp	r5, #0
 8013a0a:	da03      	bge.n	8013a14 <_printf_i+0xc8>
 8013a0c:	232d      	movs	r3, #45	; 0x2d
 8013a0e:	426d      	negs	r5, r5
 8013a10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013a14:	230a      	movs	r3, #10
 8013a16:	485e      	ldr	r0, [pc, #376]	; (8013b90 <_printf_i+0x244>)
 8013a18:	e019      	b.n	8013a4e <_printf_i+0x102>
 8013a1a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8013a1e:	6805      	ldr	r5, [r0, #0]
 8013a20:	600b      	str	r3, [r1, #0]
 8013a22:	bf18      	it	ne
 8013a24:	b22d      	sxthne	r5, r5
 8013a26:	e7ef      	b.n	8013a08 <_printf_i+0xbc>
 8013a28:	680b      	ldr	r3, [r1, #0]
 8013a2a:	6825      	ldr	r5, [r4, #0]
 8013a2c:	1d18      	adds	r0, r3, #4
 8013a2e:	6008      	str	r0, [r1, #0]
 8013a30:	0628      	lsls	r0, r5, #24
 8013a32:	d501      	bpl.n	8013a38 <_printf_i+0xec>
 8013a34:	681d      	ldr	r5, [r3, #0]
 8013a36:	e002      	b.n	8013a3e <_printf_i+0xf2>
 8013a38:	0669      	lsls	r1, r5, #25
 8013a3a:	d5fb      	bpl.n	8013a34 <_printf_i+0xe8>
 8013a3c:	881d      	ldrh	r5, [r3, #0]
 8013a3e:	2f6f      	cmp	r7, #111	; 0x6f
 8013a40:	bf0c      	ite	eq
 8013a42:	2308      	moveq	r3, #8
 8013a44:	230a      	movne	r3, #10
 8013a46:	4852      	ldr	r0, [pc, #328]	; (8013b90 <_printf_i+0x244>)
 8013a48:	2100      	movs	r1, #0
 8013a4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013a4e:	6866      	ldr	r6, [r4, #4]
 8013a50:	2e00      	cmp	r6, #0
 8013a52:	bfa8      	it	ge
 8013a54:	6821      	ldrge	r1, [r4, #0]
 8013a56:	60a6      	str	r6, [r4, #8]
 8013a58:	bfa4      	itt	ge
 8013a5a:	f021 0104 	bicge.w	r1, r1, #4
 8013a5e:	6021      	strge	r1, [r4, #0]
 8013a60:	b90d      	cbnz	r5, 8013a66 <_printf_i+0x11a>
 8013a62:	2e00      	cmp	r6, #0
 8013a64:	d04d      	beq.n	8013b02 <_printf_i+0x1b6>
 8013a66:	4616      	mov	r6, r2
 8013a68:	fbb5 f1f3 	udiv	r1, r5, r3
 8013a6c:	fb03 5711 	mls	r7, r3, r1, r5
 8013a70:	5dc7      	ldrb	r7, [r0, r7]
 8013a72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013a76:	462f      	mov	r7, r5
 8013a78:	42bb      	cmp	r3, r7
 8013a7a:	460d      	mov	r5, r1
 8013a7c:	d9f4      	bls.n	8013a68 <_printf_i+0x11c>
 8013a7e:	2b08      	cmp	r3, #8
 8013a80:	d10b      	bne.n	8013a9a <_printf_i+0x14e>
 8013a82:	6823      	ldr	r3, [r4, #0]
 8013a84:	07df      	lsls	r7, r3, #31
 8013a86:	d508      	bpl.n	8013a9a <_printf_i+0x14e>
 8013a88:	6923      	ldr	r3, [r4, #16]
 8013a8a:	6861      	ldr	r1, [r4, #4]
 8013a8c:	4299      	cmp	r1, r3
 8013a8e:	bfde      	ittt	le
 8013a90:	2330      	movle	r3, #48	; 0x30
 8013a92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013a96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013a9a:	1b92      	subs	r2, r2, r6
 8013a9c:	6122      	str	r2, [r4, #16]
 8013a9e:	464b      	mov	r3, r9
 8013aa0:	4621      	mov	r1, r4
 8013aa2:	4640      	mov	r0, r8
 8013aa4:	f8cd a000 	str.w	sl, [sp]
 8013aa8:	aa03      	add	r2, sp, #12
 8013aaa:	f7ff fedf 	bl	801386c <_printf_common>
 8013aae:	3001      	adds	r0, #1
 8013ab0:	d14c      	bne.n	8013b4c <_printf_i+0x200>
 8013ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ab6:	b004      	add	sp, #16
 8013ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013abc:	4834      	ldr	r0, [pc, #208]	; (8013b90 <_printf_i+0x244>)
 8013abe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013ac2:	680e      	ldr	r6, [r1, #0]
 8013ac4:	6823      	ldr	r3, [r4, #0]
 8013ac6:	f856 5b04 	ldr.w	r5, [r6], #4
 8013aca:	061f      	lsls	r7, r3, #24
 8013acc:	600e      	str	r6, [r1, #0]
 8013ace:	d514      	bpl.n	8013afa <_printf_i+0x1ae>
 8013ad0:	07d9      	lsls	r1, r3, #31
 8013ad2:	bf44      	itt	mi
 8013ad4:	f043 0320 	orrmi.w	r3, r3, #32
 8013ad8:	6023      	strmi	r3, [r4, #0]
 8013ada:	b91d      	cbnz	r5, 8013ae4 <_printf_i+0x198>
 8013adc:	6823      	ldr	r3, [r4, #0]
 8013ade:	f023 0320 	bic.w	r3, r3, #32
 8013ae2:	6023      	str	r3, [r4, #0]
 8013ae4:	2310      	movs	r3, #16
 8013ae6:	e7af      	b.n	8013a48 <_printf_i+0xfc>
 8013ae8:	6823      	ldr	r3, [r4, #0]
 8013aea:	f043 0320 	orr.w	r3, r3, #32
 8013aee:	6023      	str	r3, [r4, #0]
 8013af0:	2378      	movs	r3, #120	; 0x78
 8013af2:	4828      	ldr	r0, [pc, #160]	; (8013b94 <_printf_i+0x248>)
 8013af4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013af8:	e7e3      	b.n	8013ac2 <_printf_i+0x176>
 8013afa:	065e      	lsls	r6, r3, #25
 8013afc:	bf48      	it	mi
 8013afe:	b2ad      	uxthmi	r5, r5
 8013b00:	e7e6      	b.n	8013ad0 <_printf_i+0x184>
 8013b02:	4616      	mov	r6, r2
 8013b04:	e7bb      	b.n	8013a7e <_printf_i+0x132>
 8013b06:	680b      	ldr	r3, [r1, #0]
 8013b08:	6826      	ldr	r6, [r4, #0]
 8013b0a:	1d1d      	adds	r5, r3, #4
 8013b0c:	6960      	ldr	r0, [r4, #20]
 8013b0e:	600d      	str	r5, [r1, #0]
 8013b10:	0635      	lsls	r5, r6, #24
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	d501      	bpl.n	8013b1a <_printf_i+0x1ce>
 8013b16:	6018      	str	r0, [r3, #0]
 8013b18:	e002      	b.n	8013b20 <_printf_i+0x1d4>
 8013b1a:	0671      	lsls	r1, r6, #25
 8013b1c:	d5fb      	bpl.n	8013b16 <_printf_i+0x1ca>
 8013b1e:	8018      	strh	r0, [r3, #0]
 8013b20:	2300      	movs	r3, #0
 8013b22:	4616      	mov	r6, r2
 8013b24:	6123      	str	r3, [r4, #16]
 8013b26:	e7ba      	b.n	8013a9e <_printf_i+0x152>
 8013b28:	680b      	ldr	r3, [r1, #0]
 8013b2a:	1d1a      	adds	r2, r3, #4
 8013b2c:	600a      	str	r2, [r1, #0]
 8013b2e:	681e      	ldr	r6, [r3, #0]
 8013b30:	2100      	movs	r1, #0
 8013b32:	4630      	mov	r0, r6
 8013b34:	6862      	ldr	r2, [r4, #4]
 8013b36:	f000 fa95 	bl	8014064 <memchr>
 8013b3a:	b108      	cbz	r0, 8013b40 <_printf_i+0x1f4>
 8013b3c:	1b80      	subs	r0, r0, r6
 8013b3e:	6060      	str	r0, [r4, #4]
 8013b40:	6863      	ldr	r3, [r4, #4]
 8013b42:	6123      	str	r3, [r4, #16]
 8013b44:	2300      	movs	r3, #0
 8013b46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013b4a:	e7a8      	b.n	8013a9e <_printf_i+0x152>
 8013b4c:	4632      	mov	r2, r6
 8013b4e:	4649      	mov	r1, r9
 8013b50:	4640      	mov	r0, r8
 8013b52:	6923      	ldr	r3, [r4, #16]
 8013b54:	47d0      	blx	sl
 8013b56:	3001      	adds	r0, #1
 8013b58:	d0ab      	beq.n	8013ab2 <_printf_i+0x166>
 8013b5a:	6823      	ldr	r3, [r4, #0]
 8013b5c:	079b      	lsls	r3, r3, #30
 8013b5e:	d413      	bmi.n	8013b88 <_printf_i+0x23c>
 8013b60:	68e0      	ldr	r0, [r4, #12]
 8013b62:	9b03      	ldr	r3, [sp, #12]
 8013b64:	4298      	cmp	r0, r3
 8013b66:	bfb8      	it	lt
 8013b68:	4618      	movlt	r0, r3
 8013b6a:	e7a4      	b.n	8013ab6 <_printf_i+0x16a>
 8013b6c:	2301      	movs	r3, #1
 8013b6e:	4632      	mov	r2, r6
 8013b70:	4649      	mov	r1, r9
 8013b72:	4640      	mov	r0, r8
 8013b74:	47d0      	blx	sl
 8013b76:	3001      	adds	r0, #1
 8013b78:	d09b      	beq.n	8013ab2 <_printf_i+0x166>
 8013b7a:	3501      	adds	r5, #1
 8013b7c:	68e3      	ldr	r3, [r4, #12]
 8013b7e:	9903      	ldr	r1, [sp, #12]
 8013b80:	1a5b      	subs	r3, r3, r1
 8013b82:	42ab      	cmp	r3, r5
 8013b84:	dcf2      	bgt.n	8013b6c <_printf_i+0x220>
 8013b86:	e7eb      	b.n	8013b60 <_printf_i+0x214>
 8013b88:	2500      	movs	r5, #0
 8013b8a:	f104 0619 	add.w	r6, r4, #25
 8013b8e:	e7f5      	b.n	8013b7c <_printf_i+0x230>
 8013b90:	08014885 	.word	0x08014885
 8013b94:	08014896 	.word	0x08014896

08013b98 <__sread>:
 8013b98:	b510      	push	{r4, lr}
 8013b9a:	460c      	mov	r4, r1
 8013b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ba0:	f000 fa6e 	bl	8014080 <_read_r>
 8013ba4:	2800      	cmp	r0, #0
 8013ba6:	bfab      	itete	ge
 8013ba8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013baa:	89a3      	ldrhlt	r3, [r4, #12]
 8013bac:	181b      	addge	r3, r3, r0
 8013bae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013bb2:	bfac      	ite	ge
 8013bb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8013bb6:	81a3      	strhlt	r3, [r4, #12]
 8013bb8:	bd10      	pop	{r4, pc}

08013bba <__swrite>:
 8013bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bbe:	461f      	mov	r7, r3
 8013bc0:	898b      	ldrh	r3, [r1, #12]
 8013bc2:	4605      	mov	r5, r0
 8013bc4:	05db      	lsls	r3, r3, #23
 8013bc6:	460c      	mov	r4, r1
 8013bc8:	4616      	mov	r6, r2
 8013bca:	d505      	bpl.n	8013bd8 <__swrite+0x1e>
 8013bcc:	2302      	movs	r3, #2
 8013bce:	2200      	movs	r2, #0
 8013bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bd4:	f000 f9d0 	bl	8013f78 <_lseek_r>
 8013bd8:	89a3      	ldrh	r3, [r4, #12]
 8013bda:	4632      	mov	r2, r6
 8013bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013be0:	81a3      	strh	r3, [r4, #12]
 8013be2:	4628      	mov	r0, r5
 8013be4:	463b      	mov	r3, r7
 8013be6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013bee:	f000 b869 	b.w	8013cc4 <_write_r>

08013bf2 <__sseek>:
 8013bf2:	b510      	push	{r4, lr}
 8013bf4:	460c      	mov	r4, r1
 8013bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013bfa:	f000 f9bd 	bl	8013f78 <_lseek_r>
 8013bfe:	1c43      	adds	r3, r0, #1
 8013c00:	89a3      	ldrh	r3, [r4, #12]
 8013c02:	bf15      	itete	ne
 8013c04:	6560      	strne	r0, [r4, #84]	; 0x54
 8013c06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013c0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013c0e:	81a3      	strheq	r3, [r4, #12]
 8013c10:	bf18      	it	ne
 8013c12:	81a3      	strhne	r3, [r4, #12]
 8013c14:	bd10      	pop	{r4, pc}

08013c16 <__sclose>:
 8013c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c1a:	f000 b8db 	b.w	8013dd4 <_close_r>
	...

08013c20 <__swbuf_r>:
 8013c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013c22:	460e      	mov	r6, r1
 8013c24:	4614      	mov	r4, r2
 8013c26:	4605      	mov	r5, r0
 8013c28:	b118      	cbz	r0, 8013c32 <__swbuf_r+0x12>
 8013c2a:	6983      	ldr	r3, [r0, #24]
 8013c2c:	b90b      	cbnz	r3, 8013c32 <__swbuf_r+0x12>
 8013c2e:	f7ff fc07 	bl	8013440 <__sinit>
 8013c32:	4b21      	ldr	r3, [pc, #132]	; (8013cb8 <__swbuf_r+0x98>)
 8013c34:	429c      	cmp	r4, r3
 8013c36:	d12b      	bne.n	8013c90 <__swbuf_r+0x70>
 8013c38:	686c      	ldr	r4, [r5, #4]
 8013c3a:	69a3      	ldr	r3, [r4, #24]
 8013c3c:	60a3      	str	r3, [r4, #8]
 8013c3e:	89a3      	ldrh	r3, [r4, #12]
 8013c40:	071a      	lsls	r2, r3, #28
 8013c42:	d52f      	bpl.n	8013ca4 <__swbuf_r+0x84>
 8013c44:	6923      	ldr	r3, [r4, #16]
 8013c46:	b36b      	cbz	r3, 8013ca4 <__swbuf_r+0x84>
 8013c48:	6923      	ldr	r3, [r4, #16]
 8013c4a:	6820      	ldr	r0, [r4, #0]
 8013c4c:	b2f6      	uxtb	r6, r6
 8013c4e:	1ac0      	subs	r0, r0, r3
 8013c50:	6963      	ldr	r3, [r4, #20]
 8013c52:	4637      	mov	r7, r6
 8013c54:	4283      	cmp	r3, r0
 8013c56:	dc04      	bgt.n	8013c62 <__swbuf_r+0x42>
 8013c58:	4621      	mov	r1, r4
 8013c5a:	4628      	mov	r0, r5
 8013c5c:	f000 f950 	bl	8013f00 <_fflush_r>
 8013c60:	bb30      	cbnz	r0, 8013cb0 <__swbuf_r+0x90>
 8013c62:	68a3      	ldr	r3, [r4, #8]
 8013c64:	3001      	adds	r0, #1
 8013c66:	3b01      	subs	r3, #1
 8013c68:	60a3      	str	r3, [r4, #8]
 8013c6a:	6823      	ldr	r3, [r4, #0]
 8013c6c:	1c5a      	adds	r2, r3, #1
 8013c6e:	6022      	str	r2, [r4, #0]
 8013c70:	701e      	strb	r6, [r3, #0]
 8013c72:	6963      	ldr	r3, [r4, #20]
 8013c74:	4283      	cmp	r3, r0
 8013c76:	d004      	beq.n	8013c82 <__swbuf_r+0x62>
 8013c78:	89a3      	ldrh	r3, [r4, #12]
 8013c7a:	07db      	lsls	r3, r3, #31
 8013c7c:	d506      	bpl.n	8013c8c <__swbuf_r+0x6c>
 8013c7e:	2e0a      	cmp	r6, #10
 8013c80:	d104      	bne.n	8013c8c <__swbuf_r+0x6c>
 8013c82:	4621      	mov	r1, r4
 8013c84:	4628      	mov	r0, r5
 8013c86:	f000 f93b 	bl	8013f00 <_fflush_r>
 8013c8a:	b988      	cbnz	r0, 8013cb0 <__swbuf_r+0x90>
 8013c8c:	4638      	mov	r0, r7
 8013c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013c90:	4b0a      	ldr	r3, [pc, #40]	; (8013cbc <__swbuf_r+0x9c>)
 8013c92:	429c      	cmp	r4, r3
 8013c94:	d101      	bne.n	8013c9a <__swbuf_r+0x7a>
 8013c96:	68ac      	ldr	r4, [r5, #8]
 8013c98:	e7cf      	b.n	8013c3a <__swbuf_r+0x1a>
 8013c9a:	4b09      	ldr	r3, [pc, #36]	; (8013cc0 <__swbuf_r+0xa0>)
 8013c9c:	429c      	cmp	r4, r3
 8013c9e:	bf08      	it	eq
 8013ca0:	68ec      	ldreq	r4, [r5, #12]
 8013ca2:	e7ca      	b.n	8013c3a <__swbuf_r+0x1a>
 8013ca4:	4621      	mov	r1, r4
 8013ca6:	4628      	mov	r0, r5
 8013ca8:	f000 f81e 	bl	8013ce8 <__swsetup_r>
 8013cac:	2800      	cmp	r0, #0
 8013cae:	d0cb      	beq.n	8013c48 <__swbuf_r+0x28>
 8013cb0:	f04f 37ff 	mov.w	r7, #4294967295
 8013cb4:	e7ea      	b.n	8013c8c <__swbuf_r+0x6c>
 8013cb6:	bf00      	nop
 8013cb8:	08014834 	.word	0x08014834
 8013cbc:	08014854 	.word	0x08014854
 8013cc0:	08014814 	.word	0x08014814

08013cc4 <_write_r>:
 8013cc4:	b538      	push	{r3, r4, r5, lr}
 8013cc6:	4604      	mov	r4, r0
 8013cc8:	4608      	mov	r0, r1
 8013cca:	4611      	mov	r1, r2
 8013ccc:	2200      	movs	r2, #0
 8013cce:	4d05      	ldr	r5, [pc, #20]	; (8013ce4 <_write_r+0x20>)
 8013cd0:	602a      	str	r2, [r5, #0]
 8013cd2:	461a      	mov	r2, r3
 8013cd4:	f7f2 f932 	bl	8005f3c <_write>
 8013cd8:	1c43      	adds	r3, r0, #1
 8013cda:	d102      	bne.n	8013ce2 <_write_r+0x1e>
 8013cdc:	682b      	ldr	r3, [r5, #0]
 8013cde:	b103      	cbz	r3, 8013ce2 <_write_r+0x1e>
 8013ce0:	6023      	str	r3, [r4, #0]
 8013ce2:	bd38      	pop	{r3, r4, r5, pc}
 8013ce4:	200019f0 	.word	0x200019f0

08013ce8 <__swsetup_r>:
 8013ce8:	4b32      	ldr	r3, [pc, #200]	; (8013db4 <__swsetup_r+0xcc>)
 8013cea:	b570      	push	{r4, r5, r6, lr}
 8013cec:	681d      	ldr	r5, [r3, #0]
 8013cee:	4606      	mov	r6, r0
 8013cf0:	460c      	mov	r4, r1
 8013cf2:	b125      	cbz	r5, 8013cfe <__swsetup_r+0x16>
 8013cf4:	69ab      	ldr	r3, [r5, #24]
 8013cf6:	b913      	cbnz	r3, 8013cfe <__swsetup_r+0x16>
 8013cf8:	4628      	mov	r0, r5
 8013cfa:	f7ff fba1 	bl	8013440 <__sinit>
 8013cfe:	4b2e      	ldr	r3, [pc, #184]	; (8013db8 <__swsetup_r+0xd0>)
 8013d00:	429c      	cmp	r4, r3
 8013d02:	d10f      	bne.n	8013d24 <__swsetup_r+0x3c>
 8013d04:	686c      	ldr	r4, [r5, #4]
 8013d06:	89a3      	ldrh	r3, [r4, #12]
 8013d08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013d0c:	0719      	lsls	r1, r3, #28
 8013d0e:	d42c      	bmi.n	8013d6a <__swsetup_r+0x82>
 8013d10:	06dd      	lsls	r5, r3, #27
 8013d12:	d411      	bmi.n	8013d38 <__swsetup_r+0x50>
 8013d14:	2309      	movs	r3, #9
 8013d16:	6033      	str	r3, [r6, #0]
 8013d18:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8013d20:	81a3      	strh	r3, [r4, #12]
 8013d22:	e03e      	b.n	8013da2 <__swsetup_r+0xba>
 8013d24:	4b25      	ldr	r3, [pc, #148]	; (8013dbc <__swsetup_r+0xd4>)
 8013d26:	429c      	cmp	r4, r3
 8013d28:	d101      	bne.n	8013d2e <__swsetup_r+0x46>
 8013d2a:	68ac      	ldr	r4, [r5, #8]
 8013d2c:	e7eb      	b.n	8013d06 <__swsetup_r+0x1e>
 8013d2e:	4b24      	ldr	r3, [pc, #144]	; (8013dc0 <__swsetup_r+0xd8>)
 8013d30:	429c      	cmp	r4, r3
 8013d32:	bf08      	it	eq
 8013d34:	68ec      	ldreq	r4, [r5, #12]
 8013d36:	e7e6      	b.n	8013d06 <__swsetup_r+0x1e>
 8013d38:	0758      	lsls	r0, r3, #29
 8013d3a:	d512      	bpl.n	8013d62 <__swsetup_r+0x7a>
 8013d3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013d3e:	b141      	cbz	r1, 8013d52 <__swsetup_r+0x6a>
 8013d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013d44:	4299      	cmp	r1, r3
 8013d46:	d002      	beq.n	8013d4e <__swsetup_r+0x66>
 8013d48:	4630      	mov	r0, r6
 8013d4a:	f7ff f959 	bl	8013000 <_free_r>
 8013d4e:	2300      	movs	r3, #0
 8013d50:	6363      	str	r3, [r4, #52]	; 0x34
 8013d52:	89a3      	ldrh	r3, [r4, #12]
 8013d54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013d58:	81a3      	strh	r3, [r4, #12]
 8013d5a:	2300      	movs	r3, #0
 8013d5c:	6063      	str	r3, [r4, #4]
 8013d5e:	6923      	ldr	r3, [r4, #16]
 8013d60:	6023      	str	r3, [r4, #0]
 8013d62:	89a3      	ldrh	r3, [r4, #12]
 8013d64:	f043 0308 	orr.w	r3, r3, #8
 8013d68:	81a3      	strh	r3, [r4, #12]
 8013d6a:	6923      	ldr	r3, [r4, #16]
 8013d6c:	b94b      	cbnz	r3, 8013d82 <__swsetup_r+0x9a>
 8013d6e:	89a3      	ldrh	r3, [r4, #12]
 8013d70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013d78:	d003      	beq.n	8013d82 <__swsetup_r+0x9a>
 8013d7a:	4621      	mov	r1, r4
 8013d7c:	4630      	mov	r0, r6
 8013d7e:	f000 f931 	bl	8013fe4 <__smakebuf_r>
 8013d82:	89a0      	ldrh	r0, [r4, #12]
 8013d84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013d88:	f010 0301 	ands.w	r3, r0, #1
 8013d8c:	d00a      	beq.n	8013da4 <__swsetup_r+0xbc>
 8013d8e:	2300      	movs	r3, #0
 8013d90:	60a3      	str	r3, [r4, #8]
 8013d92:	6963      	ldr	r3, [r4, #20]
 8013d94:	425b      	negs	r3, r3
 8013d96:	61a3      	str	r3, [r4, #24]
 8013d98:	6923      	ldr	r3, [r4, #16]
 8013d9a:	b943      	cbnz	r3, 8013dae <__swsetup_r+0xc6>
 8013d9c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013da0:	d1ba      	bne.n	8013d18 <__swsetup_r+0x30>
 8013da2:	bd70      	pop	{r4, r5, r6, pc}
 8013da4:	0781      	lsls	r1, r0, #30
 8013da6:	bf58      	it	pl
 8013da8:	6963      	ldrpl	r3, [r4, #20]
 8013daa:	60a3      	str	r3, [r4, #8]
 8013dac:	e7f4      	b.n	8013d98 <__swsetup_r+0xb0>
 8013dae:	2000      	movs	r0, #0
 8013db0:	e7f7      	b.n	8013da2 <__swsetup_r+0xba>
 8013db2:	bf00      	nop
 8013db4:	20000010 	.word	0x20000010
 8013db8:	08014834 	.word	0x08014834
 8013dbc:	08014854 	.word	0x08014854
 8013dc0:	08014814 	.word	0x08014814

08013dc4 <abort>:
 8013dc4:	2006      	movs	r0, #6
 8013dc6:	b508      	push	{r3, lr}
 8013dc8:	f000 f994 	bl	80140f4 <raise>
 8013dcc:	2001      	movs	r0, #1
 8013dce:	f7f2 f88e 	bl	8005eee <_exit>
	...

08013dd4 <_close_r>:
 8013dd4:	b538      	push	{r3, r4, r5, lr}
 8013dd6:	2300      	movs	r3, #0
 8013dd8:	4d05      	ldr	r5, [pc, #20]	; (8013df0 <_close_r+0x1c>)
 8013dda:	4604      	mov	r4, r0
 8013ddc:	4608      	mov	r0, r1
 8013dde:	602b      	str	r3, [r5, #0]
 8013de0:	f7f2 f8c8 	bl	8005f74 <_close>
 8013de4:	1c43      	adds	r3, r0, #1
 8013de6:	d102      	bne.n	8013dee <_close_r+0x1a>
 8013de8:	682b      	ldr	r3, [r5, #0]
 8013dea:	b103      	cbz	r3, 8013dee <_close_r+0x1a>
 8013dec:	6023      	str	r3, [r4, #0]
 8013dee:	bd38      	pop	{r3, r4, r5, pc}
 8013df0:	200019f0 	.word	0x200019f0

08013df4 <__sflush_r>:
 8013df4:	898a      	ldrh	r2, [r1, #12]
 8013df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dfa:	4605      	mov	r5, r0
 8013dfc:	0710      	lsls	r0, r2, #28
 8013dfe:	460c      	mov	r4, r1
 8013e00:	d458      	bmi.n	8013eb4 <__sflush_r+0xc0>
 8013e02:	684b      	ldr	r3, [r1, #4]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	dc05      	bgt.n	8013e14 <__sflush_r+0x20>
 8013e08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	dc02      	bgt.n	8013e14 <__sflush_r+0x20>
 8013e0e:	2000      	movs	r0, #0
 8013e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013e16:	2e00      	cmp	r6, #0
 8013e18:	d0f9      	beq.n	8013e0e <__sflush_r+0x1a>
 8013e1a:	2300      	movs	r3, #0
 8013e1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013e20:	682f      	ldr	r7, [r5, #0]
 8013e22:	602b      	str	r3, [r5, #0]
 8013e24:	d032      	beq.n	8013e8c <__sflush_r+0x98>
 8013e26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013e28:	89a3      	ldrh	r3, [r4, #12]
 8013e2a:	075a      	lsls	r2, r3, #29
 8013e2c:	d505      	bpl.n	8013e3a <__sflush_r+0x46>
 8013e2e:	6863      	ldr	r3, [r4, #4]
 8013e30:	1ac0      	subs	r0, r0, r3
 8013e32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013e34:	b10b      	cbz	r3, 8013e3a <__sflush_r+0x46>
 8013e36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013e38:	1ac0      	subs	r0, r0, r3
 8013e3a:	2300      	movs	r3, #0
 8013e3c:	4602      	mov	r2, r0
 8013e3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013e40:	4628      	mov	r0, r5
 8013e42:	6a21      	ldr	r1, [r4, #32]
 8013e44:	47b0      	blx	r6
 8013e46:	1c43      	adds	r3, r0, #1
 8013e48:	89a3      	ldrh	r3, [r4, #12]
 8013e4a:	d106      	bne.n	8013e5a <__sflush_r+0x66>
 8013e4c:	6829      	ldr	r1, [r5, #0]
 8013e4e:	291d      	cmp	r1, #29
 8013e50:	d82c      	bhi.n	8013eac <__sflush_r+0xb8>
 8013e52:	4a2a      	ldr	r2, [pc, #168]	; (8013efc <__sflush_r+0x108>)
 8013e54:	40ca      	lsrs	r2, r1
 8013e56:	07d6      	lsls	r6, r2, #31
 8013e58:	d528      	bpl.n	8013eac <__sflush_r+0xb8>
 8013e5a:	2200      	movs	r2, #0
 8013e5c:	6062      	str	r2, [r4, #4]
 8013e5e:	6922      	ldr	r2, [r4, #16]
 8013e60:	04d9      	lsls	r1, r3, #19
 8013e62:	6022      	str	r2, [r4, #0]
 8013e64:	d504      	bpl.n	8013e70 <__sflush_r+0x7c>
 8013e66:	1c42      	adds	r2, r0, #1
 8013e68:	d101      	bne.n	8013e6e <__sflush_r+0x7a>
 8013e6a:	682b      	ldr	r3, [r5, #0]
 8013e6c:	b903      	cbnz	r3, 8013e70 <__sflush_r+0x7c>
 8013e6e:	6560      	str	r0, [r4, #84]	; 0x54
 8013e70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e72:	602f      	str	r7, [r5, #0]
 8013e74:	2900      	cmp	r1, #0
 8013e76:	d0ca      	beq.n	8013e0e <__sflush_r+0x1a>
 8013e78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e7c:	4299      	cmp	r1, r3
 8013e7e:	d002      	beq.n	8013e86 <__sflush_r+0x92>
 8013e80:	4628      	mov	r0, r5
 8013e82:	f7ff f8bd 	bl	8013000 <_free_r>
 8013e86:	2000      	movs	r0, #0
 8013e88:	6360      	str	r0, [r4, #52]	; 0x34
 8013e8a:	e7c1      	b.n	8013e10 <__sflush_r+0x1c>
 8013e8c:	6a21      	ldr	r1, [r4, #32]
 8013e8e:	2301      	movs	r3, #1
 8013e90:	4628      	mov	r0, r5
 8013e92:	47b0      	blx	r6
 8013e94:	1c41      	adds	r1, r0, #1
 8013e96:	d1c7      	bne.n	8013e28 <__sflush_r+0x34>
 8013e98:	682b      	ldr	r3, [r5, #0]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d0c4      	beq.n	8013e28 <__sflush_r+0x34>
 8013e9e:	2b1d      	cmp	r3, #29
 8013ea0:	d001      	beq.n	8013ea6 <__sflush_r+0xb2>
 8013ea2:	2b16      	cmp	r3, #22
 8013ea4:	d101      	bne.n	8013eaa <__sflush_r+0xb6>
 8013ea6:	602f      	str	r7, [r5, #0]
 8013ea8:	e7b1      	b.n	8013e0e <__sflush_r+0x1a>
 8013eaa:	89a3      	ldrh	r3, [r4, #12]
 8013eac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013eb0:	81a3      	strh	r3, [r4, #12]
 8013eb2:	e7ad      	b.n	8013e10 <__sflush_r+0x1c>
 8013eb4:	690f      	ldr	r7, [r1, #16]
 8013eb6:	2f00      	cmp	r7, #0
 8013eb8:	d0a9      	beq.n	8013e0e <__sflush_r+0x1a>
 8013eba:	0793      	lsls	r3, r2, #30
 8013ebc:	bf18      	it	ne
 8013ebe:	2300      	movne	r3, #0
 8013ec0:	680e      	ldr	r6, [r1, #0]
 8013ec2:	bf08      	it	eq
 8013ec4:	694b      	ldreq	r3, [r1, #20]
 8013ec6:	eba6 0807 	sub.w	r8, r6, r7
 8013eca:	600f      	str	r7, [r1, #0]
 8013ecc:	608b      	str	r3, [r1, #8]
 8013ece:	f1b8 0f00 	cmp.w	r8, #0
 8013ed2:	dd9c      	ble.n	8013e0e <__sflush_r+0x1a>
 8013ed4:	4643      	mov	r3, r8
 8013ed6:	463a      	mov	r2, r7
 8013ed8:	4628      	mov	r0, r5
 8013eda:	6a21      	ldr	r1, [r4, #32]
 8013edc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013ede:	47b0      	blx	r6
 8013ee0:	2800      	cmp	r0, #0
 8013ee2:	dc06      	bgt.n	8013ef2 <__sflush_r+0xfe>
 8013ee4:	89a3      	ldrh	r3, [r4, #12]
 8013ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8013eea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013eee:	81a3      	strh	r3, [r4, #12]
 8013ef0:	e78e      	b.n	8013e10 <__sflush_r+0x1c>
 8013ef2:	4407      	add	r7, r0
 8013ef4:	eba8 0800 	sub.w	r8, r8, r0
 8013ef8:	e7e9      	b.n	8013ece <__sflush_r+0xda>
 8013efa:	bf00      	nop
 8013efc:	20400001 	.word	0x20400001

08013f00 <_fflush_r>:
 8013f00:	b538      	push	{r3, r4, r5, lr}
 8013f02:	690b      	ldr	r3, [r1, #16]
 8013f04:	4605      	mov	r5, r0
 8013f06:	460c      	mov	r4, r1
 8013f08:	b913      	cbnz	r3, 8013f10 <_fflush_r+0x10>
 8013f0a:	2500      	movs	r5, #0
 8013f0c:	4628      	mov	r0, r5
 8013f0e:	bd38      	pop	{r3, r4, r5, pc}
 8013f10:	b118      	cbz	r0, 8013f1a <_fflush_r+0x1a>
 8013f12:	6983      	ldr	r3, [r0, #24]
 8013f14:	b90b      	cbnz	r3, 8013f1a <_fflush_r+0x1a>
 8013f16:	f7ff fa93 	bl	8013440 <__sinit>
 8013f1a:	4b14      	ldr	r3, [pc, #80]	; (8013f6c <_fflush_r+0x6c>)
 8013f1c:	429c      	cmp	r4, r3
 8013f1e:	d11b      	bne.n	8013f58 <_fflush_r+0x58>
 8013f20:	686c      	ldr	r4, [r5, #4]
 8013f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d0ef      	beq.n	8013f0a <_fflush_r+0xa>
 8013f2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013f2c:	07d0      	lsls	r0, r2, #31
 8013f2e:	d404      	bmi.n	8013f3a <_fflush_r+0x3a>
 8013f30:	0599      	lsls	r1, r3, #22
 8013f32:	d402      	bmi.n	8013f3a <_fflush_r+0x3a>
 8013f34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013f36:	f7ff fb33 	bl	80135a0 <__retarget_lock_acquire_recursive>
 8013f3a:	4628      	mov	r0, r5
 8013f3c:	4621      	mov	r1, r4
 8013f3e:	f7ff ff59 	bl	8013df4 <__sflush_r>
 8013f42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013f44:	4605      	mov	r5, r0
 8013f46:	07da      	lsls	r2, r3, #31
 8013f48:	d4e0      	bmi.n	8013f0c <_fflush_r+0xc>
 8013f4a:	89a3      	ldrh	r3, [r4, #12]
 8013f4c:	059b      	lsls	r3, r3, #22
 8013f4e:	d4dd      	bmi.n	8013f0c <_fflush_r+0xc>
 8013f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013f52:	f7ff fb26 	bl	80135a2 <__retarget_lock_release_recursive>
 8013f56:	e7d9      	b.n	8013f0c <_fflush_r+0xc>
 8013f58:	4b05      	ldr	r3, [pc, #20]	; (8013f70 <_fflush_r+0x70>)
 8013f5a:	429c      	cmp	r4, r3
 8013f5c:	d101      	bne.n	8013f62 <_fflush_r+0x62>
 8013f5e:	68ac      	ldr	r4, [r5, #8]
 8013f60:	e7df      	b.n	8013f22 <_fflush_r+0x22>
 8013f62:	4b04      	ldr	r3, [pc, #16]	; (8013f74 <_fflush_r+0x74>)
 8013f64:	429c      	cmp	r4, r3
 8013f66:	bf08      	it	eq
 8013f68:	68ec      	ldreq	r4, [r5, #12]
 8013f6a:	e7da      	b.n	8013f22 <_fflush_r+0x22>
 8013f6c:	08014834 	.word	0x08014834
 8013f70:	08014854 	.word	0x08014854
 8013f74:	08014814 	.word	0x08014814

08013f78 <_lseek_r>:
 8013f78:	b538      	push	{r3, r4, r5, lr}
 8013f7a:	4604      	mov	r4, r0
 8013f7c:	4608      	mov	r0, r1
 8013f7e:	4611      	mov	r1, r2
 8013f80:	2200      	movs	r2, #0
 8013f82:	4d05      	ldr	r5, [pc, #20]	; (8013f98 <_lseek_r+0x20>)
 8013f84:	602a      	str	r2, [r5, #0]
 8013f86:	461a      	mov	r2, r3
 8013f88:	f7f2 f818 	bl	8005fbc <_lseek>
 8013f8c:	1c43      	adds	r3, r0, #1
 8013f8e:	d102      	bne.n	8013f96 <_lseek_r+0x1e>
 8013f90:	682b      	ldr	r3, [r5, #0]
 8013f92:	b103      	cbz	r3, 8013f96 <_lseek_r+0x1e>
 8013f94:	6023      	str	r3, [r4, #0]
 8013f96:	bd38      	pop	{r3, r4, r5, pc}
 8013f98:	200019f0 	.word	0x200019f0

08013f9c <__swhatbuf_r>:
 8013f9c:	b570      	push	{r4, r5, r6, lr}
 8013f9e:	460e      	mov	r6, r1
 8013fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fa4:	4614      	mov	r4, r2
 8013fa6:	2900      	cmp	r1, #0
 8013fa8:	461d      	mov	r5, r3
 8013faa:	b096      	sub	sp, #88	; 0x58
 8013fac:	da07      	bge.n	8013fbe <__swhatbuf_r+0x22>
 8013fae:	2300      	movs	r3, #0
 8013fb0:	602b      	str	r3, [r5, #0]
 8013fb2:	89b3      	ldrh	r3, [r6, #12]
 8013fb4:	061a      	lsls	r2, r3, #24
 8013fb6:	d410      	bmi.n	8013fda <__swhatbuf_r+0x3e>
 8013fb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013fbc:	e00e      	b.n	8013fdc <__swhatbuf_r+0x40>
 8013fbe:	466a      	mov	r2, sp
 8013fc0:	f000 f8b4 	bl	801412c <_fstat_r>
 8013fc4:	2800      	cmp	r0, #0
 8013fc6:	dbf2      	blt.n	8013fae <__swhatbuf_r+0x12>
 8013fc8:	9a01      	ldr	r2, [sp, #4]
 8013fca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013fce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013fd2:	425a      	negs	r2, r3
 8013fd4:	415a      	adcs	r2, r3
 8013fd6:	602a      	str	r2, [r5, #0]
 8013fd8:	e7ee      	b.n	8013fb8 <__swhatbuf_r+0x1c>
 8013fda:	2340      	movs	r3, #64	; 0x40
 8013fdc:	2000      	movs	r0, #0
 8013fde:	6023      	str	r3, [r4, #0]
 8013fe0:	b016      	add	sp, #88	; 0x58
 8013fe2:	bd70      	pop	{r4, r5, r6, pc}

08013fe4 <__smakebuf_r>:
 8013fe4:	898b      	ldrh	r3, [r1, #12]
 8013fe6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013fe8:	079d      	lsls	r5, r3, #30
 8013fea:	4606      	mov	r6, r0
 8013fec:	460c      	mov	r4, r1
 8013fee:	d507      	bpl.n	8014000 <__smakebuf_r+0x1c>
 8013ff0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013ff4:	6023      	str	r3, [r4, #0]
 8013ff6:	6123      	str	r3, [r4, #16]
 8013ff8:	2301      	movs	r3, #1
 8013ffa:	6163      	str	r3, [r4, #20]
 8013ffc:	b002      	add	sp, #8
 8013ffe:	bd70      	pop	{r4, r5, r6, pc}
 8014000:	466a      	mov	r2, sp
 8014002:	ab01      	add	r3, sp, #4
 8014004:	f7ff ffca 	bl	8013f9c <__swhatbuf_r>
 8014008:	9900      	ldr	r1, [sp, #0]
 801400a:	4605      	mov	r5, r0
 801400c:	4630      	mov	r0, r6
 801400e:	f7ff f843 	bl	8013098 <_malloc_r>
 8014012:	b948      	cbnz	r0, 8014028 <__smakebuf_r+0x44>
 8014014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014018:	059a      	lsls	r2, r3, #22
 801401a:	d4ef      	bmi.n	8013ffc <__smakebuf_r+0x18>
 801401c:	f023 0303 	bic.w	r3, r3, #3
 8014020:	f043 0302 	orr.w	r3, r3, #2
 8014024:	81a3      	strh	r3, [r4, #12]
 8014026:	e7e3      	b.n	8013ff0 <__smakebuf_r+0xc>
 8014028:	4b0d      	ldr	r3, [pc, #52]	; (8014060 <__smakebuf_r+0x7c>)
 801402a:	62b3      	str	r3, [r6, #40]	; 0x28
 801402c:	89a3      	ldrh	r3, [r4, #12]
 801402e:	6020      	str	r0, [r4, #0]
 8014030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014034:	81a3      	strh	r3, [r4, #12]
 8014036:	9b00      	ldr	r3, [sp, #0]
 8014038:	6120      	str	r0, [r4, #16]
 801403a:	6163      	str	r3, [r4, #20]
 801403c:	9b01      	ldr	r3, [sp, #4]
 801403e:	b15b      	cbz	r3, 8014058 <__smakebuf_r+0x74>
 8014040:	4630      	mov	r0, r6
 8014042:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014046:	f000 f883 	bl	8014150 <_isatty_r>
 801404a:	b128      	cbz	r0, 8014058 <__smakebuf_r+0x74>
 801404c:	89a3      	ldrh	r3, [r4, #12]
 801404e:	f023 0303 	bic.w	r3, r3, #3
 8014052:	f043 0301 	orr.w	r3, r3, #1
 8014056:	81a3      	strh	r3, [r4, #12]
 8014058:	89a0      	ldrh	r0, [r4, #12]
 801405a:	4305      	orrs	r5, r0
 801405c:	81a5      	strh	r5, [r4, #12]
 801405e:	e7cd      	b.n	8013ffc <__smakebuf_r+0x18>
 8014060:	080133d9 	.word	0x080133d9

08014064 <memchr>:
 8014064:	4603      	mov	r3, r0
 8014066:	b510      	push	{r4, lr}
 8014068:	b2c9      	uxtb	r1, r1
 801406a:	4402      	add	r2, r0
 801406c:	4293      	cmp	r3, r2
 801406e:	4618      	mov	r0, r3
 8014070:	d101      	bne.n	8014076 <memchr+0x12>
 8014072:	2000      	movs	r0, #0
 8014074:	e003      	b.n	801407e <memchr+0x1a>
 8014076:	7804      	ldrb	r4, [r0, #0]
 8014078:	3301      	adds	r3, #1
 801407a:	428c      	cmp	r4, r1
 801407c:	d1f6      	bne.n	801406c <memchr+0x8>
 801407e:	bd10      	pop	{r4, pc}

08014080 <_read_r>:
 8014080:	b538      	push	{r3, r4, r5, lr}
 8014082:	4604      	mov	r4, r0
 8014084:	4608      	mov	r0, r1
 8014086:	4611      	mov	r1, r2
 8014088:	2200      	movs	r2, #0
 801408a:	4d05      	ldr	r5, [pc, #20]	; (80140a0 <_read_r+0x20>)
 801408c:	602a      	str	r2, [r5, #0]
 801408e:	461a      	mov	r2, r3
 8014090:	f7f1 ff37 	bl	8005f02 <_read>
 8014094:	1c43      	adds	r3, r0, #1
 8014096:	d102      	bne.n	801409e <_read_r+0x1e>
 8014098:	682b      	ldr	r3, [r5, #0]
 801409a:	b103      	cbz	r3, 801409e <_read_r+0x1e>
 801409c:	6023      	str	r3, [r4, #0]
 801409e:	bd38      	pop	{r3, r4, r5, pc}
 80140a0:	200019f0 	.word	0x200019f0

080140a4 <_raise_r>:
 80140a4:	291f      	cmp	r1, #31
 80140a6:	b538      	push	{r3, r4, r5, lr}
 80140a8:	4604      	mov	r4, r0
 80140aa:	460d      	mov	r5, r1
 80140ac:	d904      	bls.n	80140b8 <_raise_r+0x14>
 80140ae:	2316      	movs	r3, #22
 80140b0:	6003      	str	r3, [r0, #0]
 80140b2:	f04f 30ff 	mov.w	r0, #4294967295
 80140b6:	bd38      	pop	{r3, r4, r5, pc}
 80140b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80140ba:	b112      	cbz	r2, 80140c2 <_raise_r+0x1e>
 80140bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80140c0:	b94b      	cbnz	r3, 80140d6 <_raise_r+0x32>
 80140c2:	4620      	mov	r0, r4
 80140c4:	f000 f830 	bl	8014128 <_getpid_r>
 80140c8:	462a      	mov	r2, r5
 80140ca:	4601      	mov	r1, r0
 80140cc:	4620      	mov	r0, r4
 80140ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140d2:	f000 b817 	b.w	8014104 <_kill_r>
 80140d6:	2b01      	cmp	r3, #1
 80140d8:	d00a      	beq.n	80140f0 <_raise_r+0x4c>
 80140da:	1c59      	adds	r1, r3, #1
 80140dc:	d103      	bne.n	80140e6 <_raise_r+0x42>
 80140de:	2316      	movs	r3, #22
 80140e0:	6003      	str	r3, [r0, #0]
 80140e2:	2001      	movs	r0, #1
 80140e4:	e7e7      	b.n	80140b6 <_raise_r+0x12>
 80140e6:	2400      	movs	r4, #0
 80140e8:	4628      	mov	r0, r5
 80140ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80140ee:	4798      	blx	r3
 80140f0:	2000      	movs	r0, #0
 80140f2:	e7e0      	b.n	80140b6 <_raise_r+0x12>

080140f4 <raise>:
 80140f4:	4b02      	ldr	r3, [pc, #8]	; (8014100 <raise+0xc>)
 80140f6:	4601      	mov	r1, r0
 80140f8:	6818      	ldr	r0, [r3, #0]
 80140fa:	f7ff bfd3 	b.w	80140a4 <_raise_r>
 80140fe:	bf00      	nop
 8014100:	20000010 	.word	0x20000010

08014104 <_kill_r>:
 8014104:	b538      	push	{r3, r4, r5, lr}
 8014106:	2300      	movs	r3, #0
 8014108:	4d06      	ldr	r5, [pc, #24]	; (8014124 <_kill_r+0x20>)
 801410a:	4604      	mov	r4, r0
 801410c:	4608      	mov	r0, r1
 801410e:	4611      	mov	r1, r2
 8014110:	602b      	str	r3, [r5, #0]
 8014112:	f7f1 fedc 	bl	8005ece <_kill>
 8014116:	1c43      	adds	r3, r0, #1
 8014118:	d102      	bne.n	8014120 <_kill_r+0x1c>
 801411a:	682b      	ldr	r3, [r5, #0]
 801411c:	b103      	cbz	r3, 8014120 <_kill_r+0x1c>
 801411e:	6023      	str	r3, [r4, #0]
 8014120:	bd38      	pop	{r3, r4, r5, pc}
 8014122:	bf00      	nop
 8014124:	200019f0 	.word	0x200019f0

08014128 <_getpid_r>:
 8014128:	f7f1 beca 	b.w	8005ec0 <_getpid>

0801412c <_fstat_r>:
 801412c:	b538      	push	{r3, r4, r5, lr}
 801412e:	2300      	movs	r3, #0
 8014130:	4d06      	ldr	r5, [pc, #24]	; (801414c <_fstat_r+0x20>)
 8014132:	4604      	mov	r4, r0
 8014134:	4608      	mov	r0, r1
 8014136:	4611      	mov	r1, r2
 8014138:	602b      	str	r3, [r5, #0]
 801413a:	f7f1 ff26 	bl	8005f8a <_fstat>
 801413e:	1c43      	adds	r3, r0, #1
 8014140:	d102      	bne.n	8014148 <_fstat_r+0x1c>
 8014142:	682b      	ldr	r3, [r5, #0]
 8014144:	b103      	cbz	r3, 8014148 <_fstat_r+0x1c>
 8014146:	6023      	str	r3, [r4, #0]
 8014148:	bd38      	pop	{r3, r4, r5, pc}
 801414a:	bf00      	nop
 801414c:	200019f0 	.word	0x200019f0

08014150 <_isatty_r>:
 8014150:	b538      	push	{r3, r4, r5, lr}
 8014152:	2300      	movs	r3, #0
 8014154:	4d05      	ldr	r5, [pc, #20]	; (801416c <_isatty_r+0x1c>)
 8014156:	4604      	mov	r4, r0
 8014158:	4608      	mov	r0, r1
 801415a:	602b      	str	r3, [r5, #0]
 801415c:	f7f1 ff24 	bl	8005fa8 <_isatty>
 8014160:	1c43      	adds	r3, r0, #1
 8014162:	d102      	bne.n	801416a <_isatty_r+0x1a>
 8014164:	682b      	ldr	r3, [r5, #0]
 8014166:	b103      	cbz	r3, 801416a <_isatty_r+0x1a>
 8014168:	6023      	str	r3, [r4, #0]
 801416a:	bd38      	pop	{r3, r4, r5, pc}
 801416c:	200019f0 	.word	0x200019f0

08014170 <_init>:
 8014170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014172:	bf00      	nop
 8014174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014176:	bc08      	pop	{r3}
 8014178:	469e      	mov	lr, r3
 801417a:	4770      	bx	lr

0801417c <_fini>:
 801417c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801417e:	bf00      	nop
 8014180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014182:	bc08      	pop	{r3}
 8014184:	469e      	mov	lr, r3
 8014186:	4770      	bx	lr
