// Seed: 3506075555
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4[1 : -1],
    input supply0 id_5,
    input wand id_6
    , id_11,
    input tri id_7,
    output supply1 id_8,
    output uwire id_9
);
  assign id_0  = 1;
  assign id_11 = -1'd0;
  logic id_12;
  wire id_13, id_14;
  final #1 id_11 <= id_6;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_10 = 32'd43,
    parameter id_7  = 32'd91
) (
    output tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input supply1 id_4,
    input tri0 id_5
    , id_12,
    output tri1 id_6[id_10 : 1],
    input wand _id_7,
    input wire id_8,
    output supply0 id_9,
    output uwire _id_10
);
  logic [7:0][-1] id_13;
  wire id_14;
  wire [id_7 : 1] id_15;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_8,
      id_4,
      id_8,
      id_8,
      id_3,
      id_5,
      id_9,
      id_9
  );
  wire id_16;
endmodule
