Flow report for som_2_bits_af
Wed Jun 20 09:33:16 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-------------------------+----------------------------------------------+
; Flow Status             ; Successful - Wed Jun 20 09:33:16 2018        ;
; Quartus II Version      ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name           ; som_2_bits_af                                ;
; Top-level Entity Name   ; som_2_bits_af                                ;
; Family                  ; MAX7000S                                     ;
; Met timing requirements ; Yes                                          ;
; Total macrocells        ; 5 / 32 ( 16 % )                              ;
; Total pins              ; 12 / 36 ( 33 % )                             ;
; Device                  ; EPM7032SLC44-5                               ;
; Timing Models           ; Final                                        ;
+-------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/20/2018 09:33:07 ;
; Main task         ; Compilation         ;
; Revision Name     ; som_2_bits_af       ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+------------------------------------+-------------------------------+---------------+-------------+----------------------+
; Assignment Name                    ; Value                         ; Default Value ; Entity Name ; Section Id           ;
+------------------------------------+-------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID              ; 8796759699586.152949798702124 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL    ; LeonardoSpectrum              ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT              ; Edif                          ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                       ; mentor.lmf                    ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                   ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                   ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                ; ModelSim (Verilog)            ; <None>        ; --          ; --                   ;
; EDA_TIME_SCALE                     ; 1 ps                          ; --            ; --          ; eda_simulation       ;
; EDA_TIMING_ANALYSIS_TOOL           ; PrimeTime (Verilog)           ; <None>        ; --          ; --                   ;
; SEARCH_PATH                        ; f:\cdii\trabalho 1\ula 1 bit/ ; --            ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                           ; --            ; --          ; eda_blast_fpga       ;
+------------------------------------+-------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 225 MB              ; 00:00:02                           ;
; Fitter                  ; 00:00:01     ; 1.0                     ; 168 MB              ; 00:00:00                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 180 MB              ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 155 MB              ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 160 MB              ; 00:00:01                           ;
; Total                   ; 00:00:06     ; --                      ; --                  ; 00:00:04                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; DESKTOP-RNFOICH  ; Windows Vista ; 6.2        ; i686           ;
; Fitter                  ; DESKTOP-RNFOICH  ; Windows Vista ; 6.2        ; i686           ;
; Assembler               ; DESKTOP-RNFOICH  ; Windows Vista ; 6.2        ; i686           ;
; Classic Timing Analyzer ; DESKTOP-RNFOICH  ; Windows Vista ; 6.2        ; i686           ;
; EDA Netlist Writer      ; DESKTOP-RNFOICH  ; Windows Vista ; 6.2        ; i686           ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off som_2_bits_af -c som_2_bits_af
quartus_fit --read_settings_files=off --write_settings_files=off som_2_bits_af -c som_2_bits_af
quartus_asm --read_settings_files=off --write_settings_files=off som_2_bits_af -c som_2_bits_af
quartus_tan --read_settings_files=off --write_settings_files=off som_2_bits_af -c som_2_bits_af
quartus_eda --read_settings_files=off --write_settings_files=off som_2_bits_af -c som_2_bits_af



