#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 14 09:35:42 2017
# Process ID: 4284
# Current directory: D:/VivdoProjects/SCRs_SB7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6100 D:\VivdoProjects\SCRs_SB7\SCRs_AXI.xpr
# Log file: D:/VivdoProjects/SCRs_SB7/vivado.log
# Journal file: D:/VivdoProjects/SCRs_SB7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SCRs_SB7/SCRs_AXI.xpr
open_bd_design {D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name SCRs_Controller_v1_0_project -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.tmp/SCRs_Controller_v1_0_project d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/component.xml
close_project
ipx::edit_ip_in_project -upgrade true -name SCRs_Controller_v1_0_project -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.tmp/SCRs_Controller_v1_0_project d:/VivdoProjects/ip_repo/SCRs_Controller_1.0/component.xml
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/VivdoProjects/ip_repo/SCRs_Controller_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:SCRs_Controller:1.0 [get_ips  design_1_SCRs_Controller_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_SCRs_Controller_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_port -dir I SquareWave1
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave1] [get_bd_ports SquareWave1]
create_bd_port -dir I SquareWave2
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave2] [get_bd_ports SquareWave2]
create_bd_port -dir I SquareWave3
connect_bd_net [get_bd_pins /SCRs_Controller_0/SquareWave3] [get_bd_ports SquareWave3]
endgroup
regenerate_bd_layout
report_ip_status -name ip_status 
generate_target all [get_files  D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/sim_scripts -ip_user_files_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files -ipstatic_source_dir D:/VivdoProjects/SCRs_SB7/SCRs_AXI.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/modelsim} {questa=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/questa} {riviera=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/riviera} {activehdl=D:/VivdoProjects/SCRs_SB7/SCRs_AXI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/VivdoProjects/SCRs_SB7/SCRs_AXI.srcs/sources_1/bd/design_1/design_1.bd] -top
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force D:/VivdoProjects/SCRs_SB7/SCRs_AXI.runs/impl_1/design_1_wrapper.sysdef D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk -hwspec D:/VivdoProjects/SCRs_SB7/SCRs_AXI.sdk/design_1_wrapper.hdf
