<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='136' ll='138' type='bool llvm::TargetRegisterClass::hasSuperClassEq(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='135'>/// Returns true if RC is a super-class of or equal to this class.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1925' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='109' u='c' c='_ZL7isGPR64jjPKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='116' u='c' c='_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='118' u='c' c='_ZL7isFPR64jjPKN4llvm19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='80' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4407' u='c' c='_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7385' u='c' c='_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7388' u='c' c='_ZNK4llvm11SIInstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_115012366'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='139' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer12usesRegClassERN4llvm14MachineOperandEPKNS1_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='272' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer17optimizeSDPatternEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='516' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='517' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='533' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer23optimizeAllLanesPatternEPN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp' l='115' u='c' c='_ZNK4llvm15Thumb1InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_195836098'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='475' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel11PPCEmitLoadEN4llvm3MVTERNS1_8RegisterERNS_7AddressEPKNS1_19TargetRegisterClassEbj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='629' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel12PPCEmitStoreEN4llvm3MVTEjRNS_7AddressE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1285' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel17SelectBinaryIntOpEPKN4llvm11InstructionEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2129' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel22PPCMaterialize32BitIntElPKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='183' u='c' c='_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='184' u='c' c='_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='5027' u='c' c='_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='349' u='c' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51151' u='c' c='_ZL9isGRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51152' u='c' c='_ZL9isGRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51153' u='c' c='_ZL9isGRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51154' u='c' c='_ZL9isGRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51155' u='c' c='_ZL9isGRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51161' u='c' c='_ZL9isFRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51162' u='c' c='_ZL9isFRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51163' u='c' c='_ZL9isFRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51164' u='c' c='_ZL9isFRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51165' u='c' c='_ZL9isFRClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51171' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51172' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51173' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51174' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51175' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51176' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='51177' u='c' c='_ZL9isVKClassRKN4llvm19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='222' u='c' c='_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='223' u='c' c='_ZNK4llvm15X86RegisterInfo20shouldRewriteCopySrcEPKNS_19TargetRegisterClassEjS3_j'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1667' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1668' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1670' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1704' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1705' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1706' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1708' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1709' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenLoadAddrERN4llvm12MachineInstrERNS1_14MachineOperandES5_RNS1_13SmallDenseMapIjjLj32ENS1_12De7787368'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1893' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass17canHardenRegisterEN4llvm8RegisterE'/>
