git clone --depth 1 --no-tags https://github.com/fisherman1337/fpga4p_v2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182036307
git clone --depth 1 --no-tags https://github.com/xwshen/SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181224350
git clone --depth 1 --no-tags https://github.com/tec-tdg/Lab4.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178344957
git clone --depth 1 --no-tags https://github.com/jreimer107/ECE551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184296204
git clone --depth 1 --no-tags https://github.com/draconian-design/cmn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185090245
git clone --depth 1 --no-tags https://github.com/danjapapajani-zz/16BitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184939989
git clone --depth 1 --no-tags https://github.com/nimamg/SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185886139
git clone --depth 1 --no-tags https://github.com/burneyh/pipelined-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186416143
git clone --depth 1 --no-tags https://github.com/Svelta/2-DigitaleElektronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186278974
git clone --depth 1 --no-tags https://github.com/zuz19920624/scr1_extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186765484
git clone --depth 1 --no-tags https://github.com/Luis-Alves2/Projeto_hard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187107946
git clone --depth 1 --no-tags https://github.com/nathaniel-drechsler/16-Step-Sequencer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187180672
git clone --depth 1 --no-tags https://github.com/ducnguyenSJSU/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152692860
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-template-algebraic-data-types.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152805580
git clone --depth 1 --no-tags https://github.com/Devisathya/sathya_verification_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/151103751
git clone --depth 1 --no-tags https://github.com/DungTran46/32-bit_ARM_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147417055
git clone --depth 1 --no-tags https://github.com/CelvinSXll/SV_VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145421358
git clone --depth 1 --no-tags https://github.com/Ali-Omrani/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156512291
git clone --depth 1 --no-tags https://github.com/fl4shk/snow64_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/155433663
git clone --depth 1 --no-tags https://github.com/kumarswamy12/UART16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164142694
git clone --depth 1 --no-tags https://github.com/ooorin/Mips-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174102164
git clone --depth 1 --no-tags https://github.com/dseng905/sha256_bitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175729210
git clone --depth 1 --no-tags https://github.com/minsuk-jang/16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176059862
git clone --depth 1 --no-tags https://github.com/0429charlie/CS450---A2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145900800
git clone --depth 1 --no-tags https://github.com/0429charlie/CS450---A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145899427
git clone --depth 1 --no-tags https://github.com/henry-ns/MD5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150637557
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-unification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156025919
git clone --depth 1 --no-tags https://github.com/Agnosic/KostkaSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157229591
git clone --depth 1 --no-tags https://github.com/alfishe/74xxx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157908411
git clone --depth 1 --no-tags https://github.com/tomasKromer/RiscV_MultiCiclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145938659
git clone --depth 1 --no-tags https://github.com/sharonfeldman/sv-assertions-concurrent-assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146707538
git clone --depth 1 --no-tags https://github.com/lfelipev/seven_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159857400
git clone --depth 1 --no-tags https://github.com/diningyo/chisel-bootcamp-exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160012572
git clone --depth 1 --no-tags https://github.com/vkaukeano/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159999173
git clone --depth 1 --no-tags https://github.com/mahshiv/RISC_V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/166519948
git clone --depth 1 --no-tags https://github.com/pybfms/pybfms-axi4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169910997
git clone --depth 1 --no-tags https://github.com/aungthu17593/112L_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172158970
git clone --depth 1 --no-tags https://github.com/sooriravindra/CSE502RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169610492
git clone --depth 1 --no-tags https://github.com/athreyaadi/design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/181634603
git clone --depth 1 --no-tags https://github.com/mickaeltorres/custom_rv64im.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183100199
git clone --depth 1 --no-tags https://github.com/ASokolov5924/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180944184
git clone --depth 1 --no-tags https://github.com/DanielDW5555/led_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/183827836
git clone --depth 1 --no-tags https://github.com/na-tt/ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186457549
git clone --depth 1 --no-tags https://github.com/whoami90506/dclab_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173770572
git clone --depth 1 --no-tags https://github.com/jadevarelle/rc4-decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174208701
git clone --depth 1 --no-tags https://github.com/fisherman1337/fpga_project_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175069338
git clone --depth 1 --no-tags https://github.com/Pepewitch/HSL-pong-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185915891
git clone --depth 1 --no-tags https://github.com/newport94/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/164116483
git clone --depth 1 --no-tags https://github.com/Borlehandro/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186607335
git clone --depth 1 --no-tags https://github.com/usman-kakakhel/EscapeElevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175891109
git clone --depth 1 --no-tags https://github.com/bradweeks7/CPE233_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174426384
git clone --depth 1 --no-tags https://github.com/ShaunakOswal/AXI_signal_manipulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169443907
git clone --depth 1 --no-tags https://github.com/CURSOS-TEC/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176779301
git clone --depth 1 --no-tags https://github.com/laizixian/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/180047987
git clone --depth 1 --no-tags https://github.com/verifymychip/fv_sb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177347526
git clone --depth 1 --no-tags https://github.com/lab-instruments/ups.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177329271
git clone --depth 1 --no-tags https://github.com/yunweic/router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178713724
git clone --depth 1 --no-tags https://github.com/deborafurieri/arquitetura-de-computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152912247
git clone --depth 1 --no-tags https://github.com/EvanJMiller/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154589569
git clone --depth 1 --no-tags https://github.com/kknash/ed_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154682440
git clone --depth 1 --no-tags https://github.com/EvanJMiller/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154588922
git clone --depth 1 --no-tags https://github.com/sankara-prasad/riscv-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148436962
git clone --depth 1 --no-tags https://github.com/sharanbr/assorted_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150000730
git clone --depth 1 --no-tags https://github.com/davidlinn/DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/158124335
git clone --depth 1 --no-tags https://github.com/H4rmey/SchoolFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157272529
git clone --depth 1 --no-tags https://github.com/clementwong97/Conway_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/157293456
git clone --depth 1 --no-tags https://github.com/keenanmach/9-bit-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156789054
git clone --depth 1 --no-tags https://github.com/cpu-experiment-2018-2/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/152192898
git clone --depth 1 --no-tags https://github.com/minabedwany/32_bits_enhanced_ALU_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153868174
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/Pikachus_Adventure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153070948
git clone --depth 1 --no-tags https://github.com/kaleid-liner/FPGA-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161169985
git clone --depth 1 --no-tags https://github.com/Wang-Dongsheng/myPULPino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161797028
git clone --depth 1 --no-tags https://github.com/AvenashAsai/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161796047
git clone --depth 1 --no-tags https://github.com/jonathanrainer/Gouram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161632817
git clone --depth 1 --no-tags https://github.com/juan-19/Regresion-Pruebas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/147376489
git clone --depth 1 --no-tags https://github.com/BrunoGeorgevich/MIPS_Multi_Ciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/145435887
git clone --depth 1 --no-tags https://github.com/leajalil/RISC-V_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146130676
git clone --depth 1 --no-tags https://github.com/kaipederson/ECE551_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182825687
git clone --depth 1 --no-tags https://github.com/cdrann/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/186084988
git clone --depth 1 --no-tags https://github.com/karimitani/ECE337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184630161
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Babbage_Difference_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/185283595
git clone --depth 1 --no-tags https://github.com/GeorgeOnwubuya/Barrel_Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/184157413
git clone --depth 1 --no-tags https://github.com/ashuniyal/Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/182245171
git clone --depth 1 --no-tags https://github.com/RMBTHEGOD/SV_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156718459
git clone --depth 1 --no-tags https://github.com/fseidel/SHA-3_Accel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/154043384
git clone --depth 1 --no-tags https://github.com/bhyou/asic_readout_network.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156491808
git clone --depth 1 --no-tags https://github.com/rmr1012/MIPS-single-cycle-with-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160995610
git clone --depth 1 --no-tags https://github.com/carsonrobles/fpga-image-filtering-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/161280498
git clone --depth 1 --no-tags https://github.com/JayAnderson03/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/150211313
git clone --depth 1 --no-tags https://github.com/NickNagy/CSE371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/160425589
git clone --depth 1 --no-tags https://github.com/harihitode/hwmisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/159609020
git clone --depth 1 --no-tags https://github.com/jardelymaris/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/149670215
git clone --depth 1 --no-tags https://github.com/Jullios/MIPS-multicycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148970059
git clone --depth 1 --no-tags https://github.com/hkim150/ECE411-Computer-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148844842
git clone --depth 1 --no-tags https://github.com/BaylorComputerEngineering/SoCLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/146658713
git clone --depth 1 --no-tags https://github.com/martinKindall/digital_design_computer_arch_harris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/148235686
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/ALU_N_bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/153069339
git clone --depth 1 --no-tags https://github.com/mirzani/mgit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/163814410
git clone --depth 1 --no-tags https://github.com/lukewulf/floatingPointAddition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156142073
git clone --depth 1 --no-tags https://github.com/memillopeloz/Proy1VerifFuncional.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/156032095
