ARM GAS  /tmp/ccRoWRpR.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_ll_fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  17              		.align	1
  18              		.global	FMC_NORSRAM_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	FMC_NORSRAM_Init:
  26              	.LVL0:
  27              	.LFB144:
  28              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @file    stm32h7xx_ll_fmc.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****      (+) The NAND memory controller
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        memories and SDRAM memories. Its main purposes are:
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        only one access at a time to an external device.
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
ARM GAS  /tmp/ccRoWRpR.s 			page 2


  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 data
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @endverbatim
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @attention
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * All rights reserved.</center></h2>
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                       opensource.org/licenses/BSD-3-Clause
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #include "stm32h7xx_hal.h"
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup STM32H7xx_HAL_Driver
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NAND_MODULE_
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief FMC driver modules
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BCR Register ---*/
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BCR register clear mask */
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BTR Register ---*/
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BTR register clear mask */
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD))
ARM GAS  /tmp/ccRoWRpR.s 			page 3


  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BWTR Register ---*/
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BWTR register clear mask */
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD))
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PCR Register ---*/
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PCR register clear mask */
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_PWID    | FMC_PCR_ECCEN  | \
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_TCLR    | FMC_PCR_TAR    | \
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_ECCPS))
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PMEM Register ---*/
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PMEM register clear mask */
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PATT Register ---*/
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PATT register clear mask */
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDCR Register ---*/
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDCR register clear mask */
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCRx_NC    | FMC_SDCRx_NR     | \
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_MWID  | FMC_SDCRx_NB     | \
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_CAS   | FMC_SDCRx_WP     | \
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_SDCLK | FMC_SDCRx_RBURST | \
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_RPIPE))
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDTR Register ---*/
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDTR register clear mask */
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTRx_TMRD  | FMC_SDTRx_TXSR   | \
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRAS  | FMC_SDTRx_TRC    | \
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TWR   | FMC_SDTRx_TRP    | \
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRCD))
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
ARM GAS  /tmp/ccRoWRpR.s 			page 4


 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                     FMC_NORSRAM_InitTypeDef *Init)
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
  29              		.loc 1 191 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 191 1 is_stmt 0 view .LVU1
  35 0000 30B4     		push	{r4, r5}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
ARM GAS  /tmp/ccRoWRpR.s 			page 5


  39              		.cfi_offset 5, -4
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t flashaccess;
  40              		.loc 1 192 3 is_stmt 1 view .LVU2
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t btcr_reg;
  41              		.loc 1 193 3 view .LVU3
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t mask;
  42              		.loc 1 194 3 view .LVU4
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  43              		.loc 1 197 3 view .LVU5
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  44              		.loc 1 198 3 view .LVU6
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  45              		.loc 1 199 3 view .LVU7
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  46              		.loc 1 200 3 view .LVU8
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  47              		.loc 1 201 3 view .LVU9
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  48              		.loc 1 202 3 view .LVU10
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  49              		.loc 1 203 3 view .LVU11
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  50              		.loc 1 204 3 view .LVU12
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  51              		.loc 1 205 3 view .LVU13
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  52              		.loc 1 206 3 view .LVU14
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  53              		.loc 1 207 3 view .LVU15
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  54              		.loc 1 208 3 view .LVU16
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  55              		.loc 1 209 3 view .LVU17
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
  56              		.loc 1 210 3 view .LVU18
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  57              		.loc 1 211 3 view .LVU19
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  58              		.loc 1 212 3 view .LVU20
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  59              		.loc 1 215 3 view .LVU21
  60 0002 0A68     		ldr	r2, [r1]
  61 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
  62 0008 23F00103 		bic	r3, r3, #1
  63 000c 40F82230 		str	r3, [r0, r2, lsl #2]
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  64              		.loc 1 218 3 view .LVU22
  65              		.loc 1 218 11 is_stmt 0 view .LVU23
  66 0010 8B68     		ldr	r3, [r1, #8]
  67              		.loc 1 218 6 view .LVU24
  68 0012 082B     		cmp	r3, #8
ARM GAS  /tmp/ccRoWRpR.s 			page 6


  69 0014 30D0     		beq	.L7
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  70              		.loc 1 224 17 view .LVU25
  71 0016 0024     		movs	r4, #0
  72              	.L2:
  73              	.LVL1:
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
  74              		.loc 1 227 3 is_stmt 1 view .LVU26
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  75              		.loc 1 228 19 is_stmt 0 view .LVU27
  76 0018 4A68     		ldr	r2, [r1, #4]
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  77              		.loc 1 227 45 view .LVU28
  78 001a 2243     		orrs	r2, r2, r4
  79              		.loc 1 228 45 view .LVU29
  80 001c 1343     		orrs	r3, r3, r2
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              | \
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  81              		.loc 1 230 19 view .LVU30
  82 001e CA68     		ldr	r2, [r1, #12]
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              | \
  83              		.loc 1 229 45 view .LVU31
  84 0020 1343     		orrs	r3, r3, r2
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  85              		.loc 1 231 19 view .LVU32
  86 0022 0A69     		ldr	r2, [r1, #16]
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  87              		.loc 1 230 45 view .LVU33
  88 0024 1343     		orrs	r3, r3, r2
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  89              		.loc 1 232 19 view .LVU34
  90 0026 4A69     		ldr	r2, [r1, #20]
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  91              		.loc 1 231 45 view .LVU35
  92 0028 1343     		orrs	r3, r3, r2
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  93              		.loc 1 233 19 view .LVU36
  94 002a 8A69     		ldr	r2, [r1, #24]
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  95              		.loc 1 232 45 view .LVU37
  96 002c 1343     		orrs	r3, r3, r2
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteOperation          | \
  97              		.loc 1 234 19 view .LVU38
  98 002e CA69     		ldr	r2, [r1, #28]
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  99              		.loc 1 233 45 view .LVU39
 100 0030 1343     		orrs	r3, r3, r2
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignal              | \
 101              		.loc 1 235 19 view .LVU40
 102 0032 0A6A     		ldr	r2, [r1, #32]
ARM GAS  /tmp/ccRoWRpR.s 			page 7


 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteOperation          | \
 103              		.loc 1 234 45 view .LVU41
 104 0034 1343     		orrs	r3, r3, r2
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 105              		.loc 1 236 19 view .LVU42
 106 0036 4A6A     		ldr	r2, [r1, #36]
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignal              | \
 107              		.loc 1 235 45 view .LVU43
 108 0038 1343     		orrs	r3, r3, r2
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 109              		.loc 1 237 19 view .LVU44
 110 003a 8A6A     		ldr	r2, [r1, #40]
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 111              		.loc 1 236 45 view .LVU45
 112 003c 1343     		orrs	r3, r3, r2
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteBurst);
 113              		.loc 1 238 19 view .LVU46
 114 003e CA6A     		ldr	r2, [r1, #44]
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
 115              		.loc 1 227 12 view .LVU47
 116 0040 1343     		orrs	r3, r3, r2
 117              	.LVL2:
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 118              		.loc 1 240 3 is_stmt 1 view .LVU48
 119              		.loc 1 240 19 is_stmt 0 view .LVU49
 120 0042 0A6B     		ldr	r2, [r1, #48]
 121              		.loc 1 240 12 view .LVU50
 122 0044 1343     		orrs	r3, r3, r2
 123              	.LVL3:
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 124              		.loc 1 241 3 is_stmt 1 view .LVU51
 125              		.loc 1 241 19 is_stmt 0 view .LVU52
 126 0046 4A6B     		ldr	r2, [r1, #52]
 127              		.loc 1 241 12 view .LVU53
 128 0048 1343     		orrs	r3, r3, r2
 129              	.LVL4:
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 130              		.loc 1 242 3 is_stmt 1 view .LVU54
 131              		.loc 1 242 19 is_stmt 0 view .LVU55
 132 004a 8A6B     		ldr	r2, [r1, #56]
 133              		.loc 1 242 12 view .LVU56
 134 004c 1343     		orrs	r3, r3, r2
 135              	.LVL5:
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask = (FMC_BCRx_MBKEN                |
 136              		.loc 1 244 3 is_stmt 1 view .LVU57
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MUXEN                |
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MTYP                 |
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MWID                 |
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_FACCEN               |
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_BURSTEN              |
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITPOL              |
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITCFG              |
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WREN                 |
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITEN               |
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_EXTMOD               |
ARM GAS  /tmp/ccRoWRpR.s 			page 8


 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_ASYNCWAIT            |
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_CBURSTRW);
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 137              		.loc 1 258 3 view .LVU58
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 138              		.loc 1 259 3 view .LVU59
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCRx_CPSIZE;
 139              		.loc 1 260 3 view .LVU60
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 140              		.loc 1 262 3 view .LVU61
 141 004e 0C68     		ldr	r4, [r1]
 142              	.LVL6:
 143              		.loc 1 262 3 is_stmt 0 view .LVU62
 144 0050 50F82450 		ldr	r5, [r0, r4, lsl #2]
 145 0054 0E4A     		ldr	r2, .L9
 146 0056 2A40     		ands	r2, r2, r5
 147 0058 1A43     		orrs	r2, r2, r3
 148 005a 40F82420 		str	r2, [r0, r4, lsl #2]
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 149              		.loc 1 265 3 is_stmt 1 view .LVU63
 150              		.loc 1 265 12 is_stmt 0 view .LVU64
 151 005e 0B6B     		ldr	r3, [r1, #48]
 152              	.LVL7:
 153              		.loc 1 265 6 view .LVU65
 154 0060 B3F5801F 		cmp	r3, #1048576
 155 0064 0AD0     		beq	.L8
 156              	.L3:
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 157              		.loc 1 270 3 is_stmt 1 view .LVU66
 158              		.loc 1 270 11 is_stmt 0 view .LVU67
 159 0066 0B68     		ldr	r3, [r1]
 160              		.loc 1 270 6 view .LVU68
 161 0068 1BB1     		cbz	r3, .L4
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 162              		.loc 1 273 5 is_stmt 1 view .LVU69
 163 006a 0368     		ldr	r3, [r0]
 164 006c 4A6B     		ldr	r2, [r1, #52]
 165 006e 1343     		orrs	r3, r3, r2
 166 0070 0360     		str	r3, [r0]
 167              	.L4:
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 168              		.loc 1 276 3 view .LVU70
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 169              		.loc 1 277 1 is_stmt 0 view .LVU71
 170 0072 0020     		movs	r0, #0
ARM GAS  /tmp/ccRoWRpR.s 			page 9


 171              	.LVL8:
 172              		.loc 1 277 1 view .LVU72
 173 0074 30BC     		pop	{r4, r5}
 174              	.LCFI1:
 175              		.cfi_remember_state
 176              		.cfi_restore 5
 177              		.cfi_restore 4
 178              		.cfi_def_cfa_offset 0
 179 0076 7047     		bx	lr
 180              	.LVL9:
 181              	.L7:
 182              	.LCFI2:
 183              		.cfi_restore_state
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 184              		.loc 1 220 17 view .LVU73
 185 0078 4024     		movs	r4, #64
 186 007a CDE7     		b	.L2
 187              	.LVL10:
 188              	.L8:
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 189              		.loc 1 265 74 discriminator 1 view .LVU74
 190 007c 0A68     		ldr	r2, [r1]
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 191              		.loc 1 265 66 discriminator 1 view .LVU75
 192 007e 002A     		cmp	r2, #0
 193 0080 F1D0     		beq	.L3
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 194              		.loc 1 267 5 is_stmt 1 view .LVU76
 195 0082 0268     		ldr	r2, [r0]
 196 0084 22F48012 		bic	r2, r2, #1048576
 197 0088 1343     		orrs	r3, r3, r2
 198 008a 0360     		str	r3, [r0]
 199 008c EBE7     		b	.L3
 200              	.L10:
 201 008e 00BF     		.align	2
 202              	.L9:
 203 0090 8004C0FF 		.word	-4193152
 204              		.cfi_endproc
 205              	.LFE144:
 207              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 208              		.align	1
 209              		.global	FMC_NORSRAM_DeInit
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 213              		.fpu fpv5-d16
 215              	FMC_NORSRAM_DeInit:
 216              	.LVL11:
 217              	.LFB145:
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
ARM GAS  /tmp/ccRoWRpR.s 			page 10


 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                      FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 218              		.loc 1 288 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 223              		.loc 1 290 3 view .LVU78
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 224              		.loc 1 291 3 view .LVU79
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 225              		.loc 1 292 3 view .LVU80
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 226              		.loc 1 295 3 view .LVU81
 227 0000 50F82230 		ldr	r3, [r0, r2, lsl #2]
 228 0004 23F00103 		bic	r3, r3, #1
 229 0008 40F82230 		str	r3, [r0, r2, lsl #2]
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 230              		.loc 1 299 3 view .LVU82
 231              		.loc 1 299 6 is_stmt 0 view .LVU83
 232 000c 6AB9     		cbnz	r2, .L12
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 233              		.loc 1 301 5 is_stmt 1 view .LVU84
 234              		.loc 1 301 24 is_stmt 0 view .LVU85
 235 000e 43F2DB03 		movw	r3, #12507
 236 0012 40F82230 		str	r3, [r0, r2, lsl #2]
 237              	.L13:
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 238              		.loc 1 309 3 is_stmt 1 view .LVU86
 239              		.loc 1 309 21 is_stmt 0 view .LVU87
 240 0016 02F1010C 		add	ip, r2, #1
 241              		.loc 1 309 27 view .LVU88
 242 001a 6FF07043 		mvn	r3, #-268435456
 243 001e 40F82C30 		str	r3, [r0, ip, lsl #2]
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 244              		.loc 1 310 3 is_stmt 1 view .LVU89
 245              		.loc 1 310 26 is_stmt 0 view .LVU90
 246 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 247              		.loc 1 312 3 is_stmt 1 view .LVU91
ARM GAS  /tmp/ccRoWRpR.s 			page 11


 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 248              		.loc 1 313 1 is_stmt 0 view .LVU92
 249 0026 0020     		movs	r0, #0
 250              	.LVL12:
 251              		.loc 1 313 1 view .LVU93
 252 0028 7047     		bx	lr
 253              	.LVL13:
 254              	.L12:
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 255              		.loc 1 306 5 is_stmt 1 view .LVU94
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 256              		.loc 1 306 24 is_stmt 0 view .LVU95
 257 002a 43F2D203 		movw	r3, #12498
 258 002e 40F82230 		str	r3, [r0, r2, lsl #2]
 259 0032 F0E7     		b	.L13
 260              		.cfi_endproc
 261              	.LFE145:
 263              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 264              		.align	1
 265              		.global	FMC_NORSRAM_Timing_Init
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv5-d16
 271              	FMC_NORSRAM_Timing_Init:
 272              	.LVL14:
 273              	.LFB146:
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                           FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 274              		.loc 1 325 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 325 1 is_stmt 0 view .LVU97
 279 0000 10B5     		push	{r4, lr}
 280              	.LCFI3:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 4, -8
 283              		.cfi_offset 14, -4
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpr;
 284              		.loc 1 326 3 is_stmt 1 view .LVU98
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 285              		.loc 1 329 3 view .LVU99
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 286              		.loc 1 330 3 view .LVU100
ARM GAS  /tmp/ccRoWRpR.s 			page 12


 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 287              		.loc 1 331 3 view .LVU101
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 288              		.loc 1 332 3 view .LVU102
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 289              		.loc 1 333 3 view .LVU103
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 290              		.loc 1 334 3 view .LVU104
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 291              		.loc 1 335 3 view .LVU105
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 292              		.loc 1 336 3 view .LVU106
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 293              		.loc 1 337 3 view .LVU107
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 294              		.loc 1 340 3 view .LVU108
 295 0002 0132     		adds	r2, r2, #1
 296              	.LVL15:
 297              		.loc 1 340 3 is_stmt 0 view .LVU109
 298 0004 50F82230 		ldr	r3, [r0, r2, lsl #2]
 299 0008 03F0404C 		and	ip, r3, #-1073741824
 300 000c 0B68     		ldr	r3, [r1]
 301 000e 4C68     		ldr	r4, [r1, #4]
 302 0010 43EA0413 		orr	r3, r3, r4, lsl #4
 303 0014 8C68     		ldr	r4, [r1, #8]
 304 0016 43EA0423 		orr	r3, r3, r4, lsl #8
 305 001a CC68     		ldr	r4, [r1, #12]
 306 001c 43EA0443 		orr	r3, r3, r4, lsl #16
 307 0020 0C69     		ldr	r4, [r1, #16]
 308 0022 04F1FF3E 		add	lr, r4, #-1
 309 0026 43EA0E53 		orr	r3, r3, lr, lsl #20
 310 002a 4C69     		ldr	r4, [r1, #20]
 311 002c A4F1020E 		sub	lr, r4, #2
 312 0030 43EA0E63 		orr	r3, r3, lr, lsl #24
 313 0034 8C69     		ldr	r4, [r1, #24]
 314 0036 2343     		orrs	r3, r3, r4
 315 0038 4CEA0303 		orr	r3, ip, r3
 316 003c 40F82230 		str	r3, [r0, r2, lsl #2]
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->AddressHoldTime)        << FMC_BTR
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->DataSetupTime)          << FMC_BTR
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->BusTurnAroundDuration)  << FMC_BTR
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (((Timing->CLKDivision) - 1U)     << FMC_BTR
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (((Timing->DataLatency) - 2U)     << FMC_BTR
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (Timing->AccessMode)));
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 317              		.loc 1 349 3 is_stmt 1 view .LVU110
 318              		.loc 1 349 7 is_stmt 0 view .LVU111
 319 0040 0368     		ldr	r3, [r0]
 320              		.loc 1 349 6 view .LVU112
 321 0042 13F4801F 		tst	r3, #1048576
 322 0046 0BD0     		beq	.L15
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
ARM GAS  /tmp/ccRoWRpR.s 			page 13


 323              		.loc 1 351 5 is_stmt 1 view .LVU113
 324              		.loc 1 351 35 is_stmt 0 view .LVU114
 325 0048 4368     		ldr	r3, [r0, #4]
 326              		.loc 1 351 10 view .LVU115
 327 004a 23F47003 		bic	r3, r3, #15728640
 328              	.LVL16:
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 329              		.loc 1 352 5 is_stmt 1 view .LVU116
 330              		.loc 1 352 32 is_stmt 0 view .LVU117
 331 004e 0A69     		ldr	r2, [r1, #16]
 332              	.LVL17:
 333              		.loc 1 352 47 view .LVU118
 334 0050 013A     		subs	r2, r2, #1
 335              		.loc 1 352 10 view .LVU119
 336 0052 43EA0252 		orr	r2, r3, r2, lsl #20
 337              	.LVL18:
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 338              		.loc 1 353 5 is_stmt 1 view .LVU120
 339 0056 4368     		ldr	r3, [r0, #4]
 340 0058 23F47003 		bic	r3, r3, #15728640
 341 005c 1343     		orrs	r3, r3, r2
 342 005e 4360     		str	r3, [r0, #4]
 343              	.LVL19:
 344              	.L15:
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 345              		.loc 1 356 3 view .LVU121
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 346              		.loc 1 357 1 is_stmt 0 view .LVU122
 347 0060 0020     		movs	r0, #0
 348              	.LVL20:
 349              		.loc 1 357 1 view .LVU123
 350 0062 10BD     		pop	{r4, pc}
 351              		.cfi_endproc
 352              	.LFE146:
 354              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 355              		.align	1
 356              		.global	FMC_NORSRAM_Extended_Timing_Init
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 360              		.fpu fpv5-d16
 362              	FMC_NORSRAM_Extended_Timing_Init:
 363              	.LVL21:
 364              	.LFB147:
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
ARM GAS  /tmp/ccRoWRpR.s 			page 14


 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    uint32_t ExtendedMode)
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 365              		.loc 1 374 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 370              		.loc 1 376 3 view .LVU125
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 371              		.loc 1 379 3 view .LVU126
 372              		.loc 1 379 6 is_stmt 0 view .LVU127
 373 0000 B3F5804F 		cmp	r3, #16384
 374 0004 05D0     		beq	.L24
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check the parameters */
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTRx
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTRx
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 375              		.loc 1 399 5 is_stmt 1 view .LVU128
 376              		.loc 1 399 24 is_stmt 0 view .LVU129
 377 0006 6FF07043 		mvn	r3, #-268435456
 378              	.LVL22:
 379              		.loc 1 399 24 view .LVU130
 380 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 381              		.loc 1 402 3 is_stmt 1 view .LVU131
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 382              		.loc 1 403 1 is_stmt 0 view .LVU132
 383 000e 0020     		movs	r0, #0
 384              	.LVL23:
 385              		.loc 1 403 1 view .LVU133
 386 0010 7047     		bx	lr
ARM GAS  /tmp/ccRoWRpR.s 			page 15


 387              	.LVL24:
 388              	.L24:
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 389              		.loc 1 374 1 view .LVU134
 390 0012 30B4     		push	{r4, r5}
 391              	.LCFI4:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 4, -8
 394              		.cfi_offset 5, -4
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 395              		.loc 1 382 5 is_stmt 1 view .LVU135
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 396              		.loc 1 383 5 view .LVU136
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 397              		.loc 1 384 5 view .LVU137
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 398              		.loc 1 385 5 view .LVU138
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 399              		.loc 1 386 5 view .LVU139
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 400              		.loc 1 387 5 view .LVU140
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 401              		.loc 1 388 5 view .LVU141
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 402              		.loc 1 391 5 view .LVU142
 403 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 404              	.LVL25:
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 405              		.loc 1 391 5 is_stmt 0 view .LVU143
 406 0018 094C     		ldr	r4, .L25
 407 001a 1C40     		ands	r4, r4, r3
 408 001c 0B68     		ldr	r3, [r1]
 409 001e 4D68     		ldr	r5, [r1, #4]
 410 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 411 0024 8D68     		ldr	r5, [r1, #8]
 412 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 413 002a 8D69     		ldr	r5, [r1, #24]
 414 002c 2B43     		orrs	r3, r3, r5
 415 002e C968     		ldr	r1, [r1, #12]
 416              	.LVL26:
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 417              		.loc 1 391 5 view .LVU144
 418 0030 43EA0143 		orr	r3, r3, r1, lsl #16
 419 0034 2343     		orrs	r3, r3, r4
 420 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 421              		.loc 1 402 3 is_stmt 1 view .LVU145
 422              		.loc 1 403 1 is_stmt 0 view .LVU146
 423 003a 0020     		movs	r0, #0
 424              	.LVL27:
 425              		.loc 1 403 1 view .LVU147
 426 003c 30BC     		pop	{r4, r5}
 427              	.LCFI5:
 428              		.cfi_restore 5
 429              		.cfi_restore 4
 430              		.cfi_def_cfa_offset 0
 431 003e 7047     		bx	lr
ARM GAS  /tmp/ccRoWRpR.s 			page 16


 432              	.L26:
 433              		.align	2
 434              	.L25:
 435 0040 0000F0CF 		.word	-806354944
 436              		.cfi_endproc
 437              	.LFE147:
 439              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 440              		.align	1
 441              		.global	FMC_NORSRAM_WriteOperation_Enable
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv5-d16
 447              	FMC_NORSRAM_WriteOperation_Enable:
 448              	.LVL28:
 449              	.LFB148:
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 450              		.loc 1 430 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 455              		.loc 1 432 3 view .LVU149
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 456              		.loc 1 433 3 view .LVU150
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write operation */
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 457              		.loc 1 436 3 view .LVU151
ARM GAS  /tmp/ccRoWRpR.s 			page 17


 458 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 459 0004 43F48053 		orr	r3, r3, #4096
 460 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 461              		.loc 1 438 3 view .LVU152
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 462              		.loc 1 439 1 is_stmt 0 view .LVU153
 463 000c 0020     		movs	r0, #0
 464              	.LVL29:
 465              		.loc 1 439 1 view .LVU154
 466 000e 7047     		bx	lr
 467              		.cfi_endproc
 468              	.LFE148:
 470              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 471              		.align	1
 472              		.global	FMC_NORSRAM_WriteOperation_Disable
 473              		.syntax unified
 474              		.thumb
 475              		.thumb_func
 476              		.fpu fpv5-d16
 478              	FMC_NORSRAM_WriteOperation_Disable:
 479              	.LVL30:
 480              	.LFB149:
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 481              		.loc 1 448 1 is_stmt 1 view -0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 486              		.loc 1 450 3 view .LVU156
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 487              		.loc 1 451 3 view .LVU157
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write operation */
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 488              		.loc 1 454 3 view .LVU158
 489 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 490 0004 23F48053 		bic	r3, r3, #4096
 491 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 492              		.loc 1 456 3 view .LVU159
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 493              		.loc 1 457 1 is_stmt 0 view .LVU160
 494 000c 0020     		movs	r0, #0
 495              	.LVL31:
ARM GAS  /tmp/ccRoWRpR.s 			page 18


 496              		.loc 1 457 1 view .LVU161
 497 000e 7047     		bx	lr
 498              		.cfi_endproc
 499              	.LFE149:
 501              		.section	.text.FMC_NAND_Init,"ax",%progbits
 502              		.align	1
 503              		.global	FMC_NAND_Init
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 507              		.fpu fpv5-d16
 509              	FMC_NAND_Init:
 510              	.LVL32:
 511              	.LFB150:
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    NAND Controller functions
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NAND external devices.
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
ARM GAS  /tmp/ccRoWRpR.s 			page 19


 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 512              		.loc 1 518 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
 516              		@ link register save eliminated.
 517              		.loc 1 518 1 is_stmt 0 view .LVU163
 518 0000 10B4     		push	{r4}
 519              	.LCFI6:
 520              		.cfi_def_cfa_offset 4
 521              		.cfi_offset 4, -4
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 522              		.loc 1 520 3 is_stmt 1 view .LVU164
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 523              		.loc 1 521 3 view .LVU165
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 524              		.loc 1 522 3 view .LVU166
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 525              		.loc 1 523 3 view .LVU167
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 526              		.loc 1 524 3 view .LVU168
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 527              		.loc 1 525 3 view .LVU169
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 528              		.loc 1 526 3 view .LVU170
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 529              		.loc 1 527 3 view .LVU171
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 530              		.loc 1 530 3 view .LVU172
 531 0002 0368     		ldr	r3, [r0]
 532 0004 0B4A     		ldr	r2, .L31
 533 0006 1A40     		ands	r2, r2, r3
 534 0008 4B68     		ldr	r3, [r1, #4]
 535 000a 8C68     		ldr	r4, [r1, #8]
 536 000c 2343     		orrs	r3, r3, r4
 537 000e CC68     		ldr	r4, [r1, #12]
 538 0010 2343     		orrs	r3, r3, r4
ARM GAS  /tmp/ccRoWRpR.s 			page 20


 539 0012 0C69     		ldr	r4, [r1, #16]
 540 0014 2343     		orrs	r3, r3, r4
 541 0016 4C69     		ldr	r4, [r1, #20]
 542 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 543 001c 8969     		ldr	r1, [r1, #24]
 544              	.LVL33:
 545              		.loc 1 530 3 is_stmt 0 view .LVU173
 546 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 547 0022 1A43     		orrs	r2, r2, r3
 548 0024 42F00802 		orr	r2, r2, #8
 549 0028 0260     		str	r2, [r0]
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->EccComputation                         |
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 550              		.loc 1 538 3 is_stmt 1 view .LVU174
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 551              		.loc 1 539 1 is_stmt 0 view .LVU175
 552 002a 0020     		movs	r0, #0
 553              	.LVL34:
 554              		.loc 1 539 1 view .LVU176
 555 002c 5DF8044B 		ldr	r4, [sp], #4
 556              	.LCFI7:
 557              		.cfi_restore 4
 558              		.cfi_def_cfa_offset 0
 559 0030 7047     		bx	lr
 560              	.L32:
 561 0032 00BF     		.align	2
 562              	.L31:
 563 0034 8901F0FF 		.word	-1048183
 564              		.cfi_endproc
 565              	.LFE150:
 567              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 568              		.align	1
 569              		.global	FMC_NAND_CommonSpace_Timing_Init
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 573              		.fpu fpv5-d16
 575              	FMC_NAND_CommonSpace_Timing_Init:
 576              	.LVL35:
 577              	.LFB151:
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Ban
ARM GAS  /tmp/ccRoWRpR.s 			page 21


 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 578              		.loc 1 551 1 is_stmt 1 view -0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              		@ link register save eliminated.
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 583              		.loc 1 553 3 view .LVU178
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 584              		.loc 1 554 3 view .LVU179
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 585              		.loc 1 555 3 view .LVU180
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 586              		.loc 1 556 3 view .LVU181
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 587              		.loc 1 557 3 view .LVU182
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 588              		.loc 1 558 3 view .LVU183
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 589              		.loc 1 561 3 view .LVU184
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 590              		.loc 1 564 3 view .LVU185
 591 0000 8368     		ldr	r3, [r0, #8]
 592 0002 0B68     		ldr	r3, [r1]
 593 0004 4A68     		ldr	r2, [r1, #4]
 594              	.LVL36:
 595              		.loc 1 564 3 is_stmt 0 view .LVU186
 596 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 597 000a 8A68     		ldr	r2, [r1, #8]
 598 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 599 0010 CA68     		ldr	r2, [r1, #12]
 600 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 601 0016 8360     		str	r3, [r0, #8]
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ_Pos)));
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 602              		.loc 1 569 3 is_stmt 1 view .LVU187
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 603              		.loc 1 570 1 is_stmt 0 view .LVU188
 604 0018 0020     		movs	r0, #0
 605              	.LVL37:
 606              		.loc 1 570 1 view .LVU189
 607 001a 7047     		bx	lr
 608              		.cfi_endproc
 609              	.LFE151:
 611              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 612              		.align	1
 613              		.global	FMC_NAND_AttributeSpace_Timing_Init
 614              		.syntax unified
 615              		.thumb
ARM GAS  /tmp/ccRoWRpR.s 			page 22


 616              		.thumb_func
 617              		.fpu fpv5-d16
 619              	FMC_NAND_AttributeSpace_Timing_Init:
 620              	.LVL38:
 621              	.LFB152:
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t 
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 622              		.loc 1 582 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 627              		.loc 1 584 3 view .LVU191
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 628              		.loc 1 585 3 view .LVU192
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 629              		.loc 1 586 3 view .LVU193
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 630              		.loc 1 587 3 view .LVU194
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 631              		.loc 1 588 3 view .LVU195
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 632              		.loc 1 589 3 view .LVU196
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 633              		.loc 1 592 3 view .LVU197
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 634              		.loc 1 595 3 view .LVU198
 635 0000 C368     		ldr	r3, [r0, #12]
 636 0002 0B68     		ldr	r3, [r1]
 637 0004 4A68     		ldr	r2, [r1, #4]
 638              	.LVL39:
 639              		.loc 1 595 3 is_stmt 0 view .LVU199
 640 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 641 000a 8A68     		ldr	r2, [r1, #8]
 642 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 643 0010 CA68     		ldr	r2, [r1, #12]
 644 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 645 0016 C360     		str	r3, [r0, #12]
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos)));
ARM GAS  /tmp/ccRoWRpR.s 			page 23


 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 646              		.loc 1 600 3 is_stmt 1 view .LVU200
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 647              		.loc 1 601 1 is_stmt 0 view .LVU201
 648 0018 0020     		movs	r0, #0
 649              	.LVL40:
 650              		.loc 1 601 1 view .LVU202
 651 001a 7047     		bx	lr
 652              		.cfi_endproc
 653              	.LFE152:
 655              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 656              		.align	1
 657              		.global	FMC_NAND_DeInit
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 661              		.fpu fpv5-d16
 663              	FMC_NAND_DeInit:
 664              	.LVL41:
 665              	.LFB153:
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 666              		.loc 1 610 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 671              		.loc 1 612 3 view .LVU204
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 672              		.loc 1 613 3 view .LVU205
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 673              		.loc 1 616 3 view .LVU206
 674 0000 0368     		ldr	r3, [r0]
 675 0002 23F00403 		bic	r3, r3, #4
 676 0006 0360     		str	r3, [r0]
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 677              		.loc 1 620 3 view .LVU207
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 678              		.loc 1 623 3 view .LVU208
 679 0008 1823     		movs	r3, #24
ARM GAS  /tmp/ccRoWRpR.s 			page 24


 680 000a 0360     		str	r3, [r0]
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 681              		.loc 1 624 3 view .LVU209
 682 000c 4023     		movs	r3, #64
 683 000e 4360     		str	r3, [r0, #4]
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 684              		.loc 1 625 3 view .LVU210
 685 0010 4FF0FC33 		mov	r3, #-50529028
 686 0014 8360     		str	r3, [r0, #8]
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 687              		.loc 1 626 3 view .LVU211
 688 0016 C360     		str	r3, [r0, #12]
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 689              		.loc 1 628 3 view .LVU212
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 690              		.loc 1 629 1 is_stmt 0 view .LVU213
 691 0018 0020     		movs	r0, #0
 692              	.LVL42:
 693              		.loc 1 629 1 view .LVU214
 694 001a 7047     		bx	lr
 695              		.cfi_endproc
 696              	.LFE153:
 698              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 699              		.align	1
 700              		.global	FMC_NAND_ECC_Enable
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv5-d16
 706              	FMC_NAND_ECC_Enable:
 707              	.LVL43:
 708              	.LFB154:
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NAND interface.
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
ARM GAS  /tmp/ccRoWRpR.s 			page 25


 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 709              		.loc 1 658 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		@ link register save eliminated.
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 714              		.loc 1 660 3 view .LVU216
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 715              		.loc 1 661 3 view .LVU217
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable ECC feature */
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 716              		.loc 1 665 3 view .LVU218
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 717              		.loc 1 667 3 view .LVU219
 718 0000 0368     		ldr	r3, [r0]
 719 0002 43F04003 		orr	r3, r3, #64
 720 0006 0360     		str	r3, [r0]
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 721              		.loc 1 669 3 view .LVU220
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 722              		.loc 1 670 1 is_stmt 0 view .LVU221
 723 0008 0020     		movs	r0, #0
 724              	.LVL44:
 725              		.loc 1 670 1 view .LVU222
 726 000a 7047     		bx	lr
 727              		.cfi_endproc
 728              	.LFE154:
 730              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 731              		.align	1
 732              		.global	FMC_NAND_ECC_Disable
 733              		.syntax unified
 734              		.thumb
 735              		.thumb_func
 736              		.fpu fpv5-d16
 738              	FMC_NAND_ECC_Disable:
 739              	.LVL45:
 740              	.LFB155:
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
ARM GAS  /tmp/ccRoWRpR.s 			page 26


 741              		.loc 1 680 1 is_stmt 1 view -0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 0
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              		@ link register save eliminated.
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 746              		.loc 1 682 3 view .LVU224
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 747              		.loc 1 683 3 view .LVU225
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable ECC feature */
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 748              		.loc 1 687 3 view .LVU226
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 749              		.loc 1 689 3 view .LVU227
 750 0000 0368     		ldr	r3, [r0]
 751 0002 23F04003 		bic	r3, r3, #64
 752 0006 0360     		str	r3, [r0]
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 753              		.loc 1 691 3 view .LVU228
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 754              		.loc 1 692 1 is_stmt 0 view .LVU229
 755 0008 0020     		movs	r0, #0
 756              	.LVL46:
 757              		.loc 1 692 1 view .LVU230
 758 000a 7047     		bx	lr
 759              		.cfi_endproc
 760              	.LFE155:
 762              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 763              		.align	1
 764              		.global	FMC_NAND_GetECC
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 768              		.fpu fpv5-d16
 770              	FMC_NAND_GetECC:
 771              	.LVL47:
 772              	.LFB156:
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                   uint32_t Timeout)
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 773              		.loc 1 704 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccRoWRpR.s 			page 27


 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		.loc 1 704 1 is_stmt 0 view .LVU232
 778 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 779              	.LCFI8:
 780              		.cfi_def_cfa_offset 24
 781              		.cfi_offset 3, -24
 782              		.cfi_offset 4, -20
 783              		.cfi_offset 5, -16
 784              		.cfi_offset 6, -12
 785              		.cfi_offset 7, -8
 786              		.cfi_offset 14, -4
 787 0002 0446     		mov	r4, r0
 788 0004 0E46     		mov	r6, r1
 789 0006 1D46     		mov	r5, r3
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tickstart;
 790              		.loc 1 705 3 is_stmt 1 view .LVU233
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 791              		.loc 1 708 3 view .LVU234
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 792              		.loc 1 709 3 view .LVU235
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get tick */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 793              		.loc 1 712 3 view .LVU236
 794              		.loc 1 712 15 is_stmt 0 view .LVU237
 795 0008 FFF7FEFF 		bl	HAL_GetTick
 796              	.LVL48:
 797              		.loc 1 712 15 view .LVU238
 798 000c 0746     		mov	r7, r0
 799              	.LVL49:
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 800              		.loc 1 715 3 is_stmt 1 view .LVU239
 801              	.L40:
 802              		.loc 1 715 9 view .LVU240
 803              		.loc 1 715 10 is_stmt 0 view .LVU241
 804 000e 6268     		ldr	r2, [r4, #4]
 805              		.loc 1 715 9 view .LVU242
 806 0010 12F0400F 		tst	r2, #64
 807 0014 0BD1     		bne	.L46
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check for the Timeout */
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 808              		.loc 1 718 5 is_stmt 1 view .LVU243
 809              		.loc 1 718 8 is_stmt 0 view .LVU244
 810 0016 B5F1FF3F 		cmp	r5, #-1
 811 001a F8D0     		beq	.L40
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     {
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 812              		.loc 1 720 7 is_stmt 1 view .LVU245
 813              		.loc 1 720 13 is_stmt 0 view .LVU246
 814 001c FFF7FEFF 		bl	HAL_GetTick
 815              	.LVL50:
 816              		.loc 1 720 27 view .LVU247
ARM GAS  /tmp/ccRoWRpR.s 			page 28


 817 0020 C01B     		subs	r0, r0, r7
 818              		.loc 1 720 10 view .LVU248
 819 0022 A842     		cmp	r0, r5
 820 0024 07D8     		bhi	.L43
 821              		.loc 1 720 51 discriminator 1 view .LVU249
 822 0026 002D     		cmp	r5, #0
 823 0028 F1D1     		bne	.L40
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       {
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 824              		.loc 1 722 16 view .LVU250
 825 002a 0320     		movs	r0, #3
 826 002c 02E0     		b	.L41
 827              	.L46:
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       }
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     }
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 828              		.loc 1 728 3 is_stmt 1 view .LVU251
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the ECCR register value */
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 829              		.loc 1 731 3 view .LVU252
 830              		.loc 1 731 29 is_stmt 0 view .LVU253
 831 002e 6369     		ldr	r3, [r4, #20]
 832              		.loc 1 731 11 view .LVU254
 833 0030 3360     		str	r3, [r6]
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 834              		.loc 1 733 3 is_stmt 1 view .LVU255
 835              		.loc 1 733 10 is_stmt 0 view .LVU256
 836 0032 0020     		movs	r0, #0
 837              	.L41:
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 838              		.loc 1 734 1 view .LVU257
 839 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 840              	.LVL51:
 841              	.L43:
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       }
 842              		.loc 1 722 16 view .LVU258
 843 0036 0320     		movs	r0, #3
 844 0038 FCE7     		b	.L41
 845              		.cfi_endproc
 846              	.LFE156:
 848              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 849              		.align	1
 850              		.global	FMC_SDRAM_Init
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv5-d16
 856              	FMC_SDRAM_Init:
 857              	.LVL52:
 858              	.LFB157:
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
ARM GAS  /tmp/ccRoWRpR.s 			page 29


 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the SDRAM external devices.
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit()
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 859              		.loc 1 789 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccRoWRpR.s 			page 30


 863              		@ link register save eliminated.
 864              		.loc 1 789 1 is_stmt 0 view .LVU260
 865 0000 10B4     		push	{r4}
 866              	.LCFI9:
 867              		.cfi_def_cfa_offset 4
 868              		.cfi_offset 4, -4
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 869              		.loc 1 791 3 is_stmt 1 view .LVU261
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 870              		.loc 1 792 3 view .LVU262
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 871              		.loc 1 793 3 view .LVU263
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 872              		.loc 1 794 3 view .LVU264
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 873              		.loc 1 795 3 view .LVU265
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 874              		.loc 1 796 3 view .LVU266
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 875              		.loc 1 797 3 view .LVU267
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 876              		.loc 1 798 3 view .LVU268
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 877              		.loc 1 799 3 view .LVU269
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 878              		.loc 1 800 3 view .LVU270
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));
 879              		.loc 1 801 3 view .LVU271
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->SDBank == FMC_SDRAM_BANK1)
 880              		.loc 1 804 3 view .LVU272
 881              		.loc 1 804 11 is_stmt 0 view .LVU273
 882 0002 0B68     		ldr	r3, [r1]
 883              		.loc 1 804 6 view .LVU274
 884 0004 CBB9     		cbnz	r3, .L48
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 885              		.loc 1 806 5 is_stmt 1 view .LVU275
 886 0006 0368     		ldr	r3, [r0]
 887 0008 194A     		ldr	r2, .L51
 888 000a 1A40     		ands	r2, r2, r3
 889 000c 4B68     		ldr	r3, [r1, #4]
 890 000e 8C68     		ldr	r4, [r1, #8]
 891 0010 2343     		orrs	r3, r3, r4
 892 0012 CC68     		ldr	r4, [r1, #12]
 893 0014 2343     		orrs	r3, r3, r4
 894 0016 0C69     		ldr	r4, [r1, #16]
 895 0018 2343     		orrs	r3, r3, r4
 896 001a 4C69     		ldr	r4, [r1, #20]
 897 001c 2343     		orrs	r3, r3, r4
 898 001e 8C69     		ldr	r4, [r1, #24]
 899 0020 2343     		orrs	r3, r3, r4
 900 0022 CC69     		ldr	r4, [r1, #28]
 901 0024 2343     		orrs	r3, r3, r4
 902 0026 0C6A     		ldr	r4, [r1, #32]
ARM GAS  /tmp/ccRoWRpR.s 			page 31


 903 0028 2343     		orrs	r3, r3, r4
 904 002a 496A     		ldr	r1, [r1, #36]
 905              	.LVL53:
 906              		.loc 1 806 5 is_stmt 0 view .LVU276
 907 002c 0B43     		orrs	r3, r3, r1
 908 002e 1343     		orrs	r3, r3, r2
 909 0030 0360     		str	r3, [r0]
 910              	.L49:
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection    |
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->SDClockPeriod      |
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_SDCLK           |
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RBURST          |
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RPIPE,
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->SDClockPeriod      |
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection));
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 911              		.loc 1 838 3 is_stmt 1 view .LVU277
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 912              		.loc 1 839 1 is_stmt 0 view .LVU278
 913 0032 0020     		movs	r0, #0
 914              	.LVL54:
 915              		.loc 1 839 1 view .LVU279
 916 0034 5DF8044B 		ldr	r4, [sp], #4
 917              	.LCFI10:
 918              		.cfi_remember_state
 919              		.cfi_restore 4
 920              		.cfi_def_cfa_offset 0
 921 0038 7047     		bx	lr
 922              	.LVL55:
 923              	.L48:
 924              	.LCFI11:
 925              		.cfi_restore_state
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_SDCLK           |
ARM GAS  /tmp/ccRoWRpR.s 			page 32


 926              		.loc 1 820 5 is_stmt 1 view .LVU280
 927 003a 0368     		ldr	r3, [r0]
 928 003c 23F4F843 		bic	r3, r3, #31744
 929 0040 CA69     		ldr	r2, [r1, #28]
 930 0042 0C6A     		ldr	r4, [r1, #32]
 931 0044 2243     		orrs	r2, r2, r4
 932 0046 4C6A     		ldr	r4, [r1, #36]
 933 0048 2243     		orrs	r2, r2, r4
 934 004a 1343     		orrs	r3, r3, r2
 935 004c 0360     		str	r3, [r0]
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 936              		.loc 1 828 5 view .LVU281
 937 004e 4368     		ldr	r3, [r0, #4]
 938 0050 074A     		ldr	r2, .L51
 939 0052 1A40     		ands	r2, r2, r3
 940 0054 4B68     		ldr	r3, [r1, #4]
 941 0056 8C68     		ldr	r4, [r1, #8]
 942 0058 2343     		orrs	r3, r3, r4
 943 005a CC68     		ldr	r4, [r1, #12]
 944 005c 2343     		orrs	r3, r3, r4
 945 005e 0C69     		ldr	r4, [r1, #16]
 946 0060 2343     		orrs	r3, r3, r4
 947 0062 4C69     		ldr	r4, [r1, #20]
 948 0064 2343     		orrs	r3, r3, r4
 949 0066 8969     		ldr	r1, [r1, #24]
 950              	.LVL56:
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 951              		.loc 1 828 5 is_stmt 0 view .LVU282
 952 0068 0B43     		orrs	r3, r3, r1
 953 006a 1343     		orrs	r3, r3, r2
 954 006c 4360     		str	r3, [r0, #4]
 955 006e E0E7     		b	.L49
 956              	.L52:
 957              		.align	2
 958              	.L51:
 959 0070 0080FFFF 		.word	-32768
 960              		.cfi_endproc
 961              	.LFE157:
 963              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 964              		.align	1
 965              		.global	FMC_SDRAM_Timing_Init
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu fpv5-d16
 971              	FMC_SDRAM_Timing_Init:
 972              	.LVL57:
 973              	.LFB158:
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
ARM GAS  /tmp/ccRoWRpR.s 			page 33


 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                         FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 974              		.loc 1 852 1 is_stmt 1 view -0
 975              		.cfi_startproc
 976              		@ args = 0, pretend = 0, frame = 0
 977              		@ frame_needed = 0, uses_anonymous_args = 0
 978              		@ link register save eliminated.
 979              		.loc 1 852 1 is_stmt 0 view .LVU284
 980 0000 10B4     		push	{r4}
 981              	.LCFI12:
 982              		.cfi_def_cfa_offset 4
 983              		.cfi_offset 4, -4
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 984              		.loc 1 854 3 is_stmt 1 view .LVU285
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 985              		.loc 1 855 3 view .LVU286
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 986              		.loc 1 856 3 view .LVU287
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 987              		.loc 1 857 3 view .LVU288
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 988              		.loc 1 858 3 view .LVU289
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 989              		.loc 1 859 3 view .LVU290
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 990              		.loc 1 860 3 view .LVU291
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 991              		.loc 1 861 3 view .LVU292
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 992              		.loc 1 862 3 view .LVU293
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 993              		.loc 1 865 3 view .LVU294
 994              		.loc 1 865 6 is_stmt 0 view .LVU295
 995 0002 3ABB     		cbnz	r2, .L54
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 996              		.loc 1 867 5 is_stmt 1 view .LVU296
 997 0004 8268     		ldr	r2, [r0, #8]
 998              	.LVL58:
 999              		.loc 1 867 5 is_stmt 0 view .LVU297
 1000 0006 02F07042 		and	r2, r2, #-268435456
 1001 000a 0B68     		ldr	r3, [r1]
 1002 000c 013B     		subs	r3, r3, #1
 1003 000e 4C68     		ldr	r4, [r1, #4]
 1004 0010 04F1FF3C 		add	ip, r4, #-1
 1005 0014 43EA0C13 		orr	r3, r3, ip, lsl #4
 1006 0018 8C68     		ldr	r4, [r1, #8]
 1007 001a 04F1FF3C 		add	ip, r4, #-1
 1008 001e 43EA0C23 		orr	r3, r3, ip, lsl #8
 1009 0022 CC68     		ldr	r4, [r1, #12]
 1010 0024 04F1FF3C 		add	ip, r4, #-1
 1011 0028 43EA0C33 		orr	r3, r3, ip, lsl #12
ARM GAS  /tmp/ccRoWRpR.s 			page 34


 1012 002c 0C69     		ldr	r4, [r1, #16]
 1013 002e 04F1FF3C 		add	ip, r4, #-1
 1014 0032 43EA0C43 		orr	r3, r3, ip, lsl #16
 1015 0036 4C69     		ldr	r4, [r1, #20]
 1016 0038 04F1FF3C 		add	ip, r4, #-1
 1017 003c 43EA0C53 		orr	r3, r3, ip, lsl #20
 1018 0040 8969     		ldr	r1, [r1, #24]
 1019              	.LVL59:
 1020              		.loc 1 867 5 view .LVU298
 1021 0042 0139     		subs	r1, r1, #1
 1022 0044 43EA0163 		orr	r3, r3, r1, lsl #24
 1023 0048 1343     		orrs	r3, r3, r2
 1024 004a 8360     		str	r3, [r0, #8]
 1025              	.L55:
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RowCycleDelay) - 1U)        << FMC_SDTRx_TRC_Pos)  |
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRC |
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRP,
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1026              		.loc 1 894 3 is_stmt 1 view .LVU299
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1027              		.loc 1 895 1 is_stmt 0 view .LVU300
 1028 004c 0020     		movs	r0, #0
 1029              	.LVL60:
 1030              		.loc 1 895 1 view .LVU301
 1031 004e 5DF8044B 		ldr	r4, [sp], #4
 1032              	.LCFI13:
 1033              		.cfi_remember_state
 1034              		.cfi_restore 4
 1035              		.cfi_def_cfa_offset 0
 1036 0052 7047     		bx	lr
 1037              	.LVL61:
 1038              	.L54:
 1039              	.LCFI14:
 1040              		.cfi_restore_state
ARM GAS  /tmp/ccRoWRpR.s 			page 35


 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRC |
 1041              		.loc 1 879 5 is_stmt 1 view .LVU302
 1042 0054 8368     		ldr	r3, [r0, #8]
 1043 0056 134A     		ldr	r2, .L57
 1044              	.LVL62:
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRC |
 1045              		.loc 1 879 5 is_stmt 0 view .LVU303
 1046 0058 1A40     		ands	r2, r2, r3
 1047 005a CB68     		ldr	r3, [r1, #12]
 1048 005c 03F1FF3C 		add	ip, r3, #-1
 1049 0060 4B69     		ldr	r3, [r1, #20]
 1050 0062 013B     		subs	r3, r3, #1
 1051 0064 1B05     		lsls	r3, r3, #20
 1052 0066 43EA0C33 		orr	r3, r3, ip, lsl #12
 1053 006a 1343     		orrs	r3, r3, r2
 1054 006c 8360     		str	r3, [r0, #8]
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1055              		.loc 1 885 5 is_stmt 1 view .LVU304
 1056 006e C268     		ldr	r2, [r0, #12]
 1057 0070 02F07042 		and	r2, r2, #-268435456
 1058 0074 0B68     		ldr	r3, [r1]
 1059 0076 013B     		subs	r3, r3, #1
 1060 0078 4C68     		ldr	r4, [r1, #4]
 1061 007a 04F1FF3C 		add	ip, r4, #-1
 1062 007e 43EA0C13 		orr	r3, r3, ip, lsl #4
 1063 0082 8C68     		ldr	r4, [r1, #8]
 1064 0084 04F1FF3C 		add	ip, r4, #-1
 1065 0088 43EA0C23 		orr	r3, r3, ip, lsl #8
 1066 008c 0C69     		ldr	r4, [r1, #16]
 1067 008e 04F1FF3C 		add	ip, r4, #-1
 1068 0092 43EA0C43 		orr	r3, r3, ip, lsl #16
 1069 0096 8969     		ldr	r1, [r1, #24]
 1070              	.LVL63:
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 1071              		.loc 1 885 5 is_stmt 0 view .LVU305
 1072 0098 0139     		subs	r1, r1, #1
 1073 009a 43EA0163 		orr	r3, r3, r1, lsl #24
 1074 009e 1343     		orrs	r3, r3, r2
 1075 00a0 C360     		str	r3, [r0, #12]
 1076 00a2 D3E7     		b	.L55
 1077              	.L58:
 1078              		.align	2
 1079              	.L57:
 1080 00a4 FF0F0FFF 		.word	-15790081
 1081              		.cfi_endproc
 1082              	.LFE158:
 1084              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1085              		.align	1
 1086              		.global	FMC_SDRAM_DeInit
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1090              		.fpu fpv5-d16
 1092              	FMC_SDRAM_DeInit:
 1093              	.LVL64:
 1094              	.LFB159:
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
ARM GAS  /tmp/ccRoWRpR.s 			page 36


 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1095              		.loc 1 903 1 is_stmt 1 view -0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099              		@ link register save eliminated.
 1100              		.loc 1 903 1 is_stmt 0 view .LVU307
 1101 0000 0346     		mov	r3, r0
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1102              		.loc 1 905 3 is_stmt 1 view .LVU308
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1103              		.loc 1 906 3 view .LVU309
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 1104              		.loc 1 909 3 view .LVU310
 1105              		.loc 1 909 22 is_stmt 0 view .LVU311
 1106 0002 4FF43472 		mov	r2, #720
 1107 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;
 1108              		.loc 1 910 3 is_stmt 1 view .LVU312
 1109              		.loc 1 910 22 is_stmt 0 view .LVU313
 1110 000a 0231     		adds	r1, r1, #2
 1111              	.LVL65:
 1112              		.loc 1 910 22 view .LVU314
 1113 000c 6FF07042 		mvn	r2, #-268435456
 1114 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 1115              		.loc 1 911 3 is_stmt 1 view .LVU315
 1116              		.loc 1 911 22 is_stmt 0 view .LVU316
 1117 0014 0020     		movs	r0, #0
 1118              	.LVL66:
 1119              		.loc 1 911 22 view .LVU317
 1120 0016 1861     		str	r0, [r3, #16]
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 1121              		.loc 1 912 3 is_stmt 1 view .LVU318
 1122              		.loc 1 912 22 is_stmt 0 view .LVU319
 1123 0018 5861     		str	r0, [r3, #20]
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 1124              		.loc 1 913 3 is_stmt 1 view .LVU320
 1125              		.loc 1 913 22 is_stmt 0 view .LVU321
 1126 001a 9861     		str	r0, [r3, #24]
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1127              		.loc 1 915 3 is_stmt 1 view .LVU322
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1128              		.loc 1 916 1 is_stmt 0 view .LVU323
 1129 001c 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE159:
ARM GAS  /tmp/ccRoWRpR.s 			page 37


 1133              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1134              		.align	1
 1135              		.global	FMC_SDRAM_WriteProtection_Enable
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu fpv5-d16
 1141              	FMC_SDRAM_WriteProtection_Enable:
 1142              	.LVL67:
 1143              	.LFB160:
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC SDRAM interface.
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1144              		.loc 1 944 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1149              		.loc 1 946 3 view .LVU325
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1150              		.loc 1 947 3 view .LVU326
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write protection */
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1151              		.loc 1 950 3 view .LVU327
 1152 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1153 0004 43F40073 		orr	r3, r3, #512
 1154 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/ccRoWRpR.s 			page 38


 1155              		.loc 1 952 3 view .LVU328
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1156              		.loc 1 953 1 is_stmt 0 view .LVU329
 1157 000c 0020     		movs	r0, #0
 1158              	.LVL68:
 1159              		.loc 1 953 1 view .LVU330
 1160 000e 7047     		bx	lr
 1161              		.cfi_endproc
 1162              	.LFE160:
 1164              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1165              		.align	1
 1166              		.global	FMC_SDRAM_WriteProtection_Disable
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv5-d16
 1172              	FMC_SDRAM_WriteProtection_Disable:
 1173              	.LVL69:
 1174              	.LFB161:
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1175              		.loc 1 961 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179              		@ link register save eliminated.
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1180              		.loc 1 963 3 view .LVU332
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1181              		.loc 1 964 3 view .LVU333
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write protection */
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1182              		.loc 1 967 3 view .LVU334
 1183 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1184 0004 23F40073 		bic	r3, r3, #512
 1185 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1186              		.loc 1 969 3 view .LVU335
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1187              		.loc 1 970 1 is_stmt 0 view .LVU336
 1188 000c 0020     		movs	r0, #0
 1189              	.LVL70:
 1190              		.loc 1 970 1 view .LVU337
 1191 000e 7047     		bx	lr
 1192              		.cfi_endproc
 1193              	.LFE161:
 1195              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1196              		.align	1
ARM GAS  /tmp/ccRoWRpR.s 			page 39


 1197              		.global	FMC_SDRAM_SendCommand
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu fpv5-d16
 1203              	FMC_SDRAM_SendCommand:
 1204              	.LVL71:
 1205              	.LFB162:
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                         FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1206              		.loc 1 982 1 is_stmt 1 view -0
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 0
 1209              		@ frame_needed = 0, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 1211              		.loc 1 982 1 is_stmt 0 view .LVU339
 1212 0000 10B4     		push	{r4}
 1213              	.LCFI15:
 1214              		.cfi_def_cfa_offset 4
 1215              		.cfi_offset 4, -4
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1216              		.loc 1 984 3 is_stmt 1 view .LVU340
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 1217              		.loc 1 985 3 view .LVU341
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 1218              		.loc 1 986 3 view .LVU342
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 1219              		.loc 1 987 3 view .LVU343
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));
 1220              		.loc 1 988 3 view .LVU344
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set command register */
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 1221              		.loc 1 991 3 view .LVU345
 1222 0002 0369     		ldr	r3, [r0, #16]
 1223 0004 094A     		ldr	r2, .L64
 1224              	.LVL72:
 1225              		.loc 1 991 3 is_stmt 0 view .LVU346
 1226 0006 1A40     		ands	r2, r2, r3
 1227 0008 0B68     		ldr	r3, [r1]
 1228 000a 4C68     		ldr	r4, [r1, #4]
 1229 000c 2343     		orrs	r3, r3, r4
 1230 000e 8C68     		ldr	r4, [r1, #8]
 1231 0010 04F1FF3C 		add	ip, r4, #-1
 1232 0014 43EA4C13 		orr	r3, r3, ip, lsl #5
 1233 0018 C968     		ldr	r1, [r1, #12]
ARM GAS  /tmp/ccRoWRpR.s 			page 40


 1234              	.LVL73:
 1235              		.loc 1 991 3 view .LVU347
 1236 001a 43EA4123 		orr	r3, r3, r1, lsl #9
 1237 001e 1343     		orrs	r3, r3, r2
 1238 0020 0361     		str	r3, [r0, #16]
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning */
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Timeout);
 1239              		.loc 1 996 3 is_stmt 1 view .LVU348
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1240              		.loc 1 997 3 view .LVU349
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1241              		.loc 1 998 1 is_stmt 0 view .LVU350
 1242 0022 0020     		movs	r0, #0
 1243              	.LVL74:
 1244              		.loc 1 998 1 view .LVU351
 1245 0024 5DF8044B 		ldr	r4, [sp], #4
 1246              	.LCFI16:
 1247              		.cfi_restore 4
 1248              		.cfi_def_cfa_offset 0
 1249 0028 7047     		bx	lr
 1250              	.L65:
 1251 002a 00BF     		.align	2
 1252              	.L64:
 1253 002c 0000C0FF 		.word	-4194304
 1254              		.cfi_endproc
 1255              	.LFE162:
 1257              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1258              		.align	1
 1259              		.global	FMC_SDRAM_ProgramRefreshRate
 1260              		.syntax unified
 1261              		.thumb
 1262              		.thumb_func
 1263              		.fpu fpv5-d16
 1265              	FMC_SDRAM_ProgramRefreshRate:
 1266              	.LVL75:
 1267              	.LFB163:
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1268              		.loc 1 1007 1 is_stmt 1 view -0
 1269              		.cfi_startproc
 1270              		@ args = 0, pretend = 0, frame = 0
 1271              		@ frame_needed = 0, uses_anonymous_args = 0
 1272              		@ link register save eliminated.
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1273              		.loc 1 1009 3 view .LVU353
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
ARM GAS  /tmp/ccRoWRpR.s 			page 41


 1274              		.loc 1 1010 3 view .LVU354
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 1275              		.loc 1 1013 3 view .LVU355
 1276 0000 4269     		ldr	r2, [r0, #20]
 1277 0002 034B     		ldr	r3, .L67
 1278 0004 1340     		ands	r3, r3, r2
 1279 0006 43EA4103 		orr	r3, r3, r1, lsl #1
 1280 000a 4361     		str	r3, [r0, #20]
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1281              		.loc 1 1015 3 view .LVU356
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1282              		.loc 1 1016 1 is_stmt 0 view .LVU357
 1283 000c 0020     		movs	r0, #0
 1284              	.LVL76:
 1285              		.loc 1 1016 1 view .LVU358
 1286 000e 7047     		bx	lr
 1287              	.L68:
 1288              		.align	2
 1289              	.L67:
 1290 0010 01C0FFFF 		.word	-16383
 1291              		.cfi_endproc
 1292              	.LFE163:
 1294              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1295              		.align	1
 1296              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1300              		.fpu fpv5-d16
 1302              	FMC_SDRAM_SetAutoRefreshNumber:
 1303              	.LVL77:
 1304              	.LFB164:
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval None
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                  uint32_t AutoRefreshNumber)
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1305              		.loc 1 1026 1 is_stmt 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1310              		.loc 1 1028 3 view .LVU360
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 1311              		.loc 1 1029 3 view .LVU361
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
ARM GAS  /tmp/ccRoWRpR.s 			page 42


1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, FMC_SDCMR_NRFS, ((AutoRefreshNumber - 1U) << FMC_SDCMR_NRFS_Pos));
 1312              		.loc 1 1032 3 view .LVU362
 1313 0000 0369     		ldr	r3, [r0, #16]
 1314 0002 23F4F073 		bic	r3, r3, #480
 1315 0006 0139     		subs	r1, r1, #1
 1316              	.LVL78:
 1317              		.loc 1 1032 3 is_stmt 0 view .LVU363
 1318 0008 43EA4113 		orr	r3, r3, r1, lsl #5
 1319 000c 0361     		str	r3, [r0, #16]
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1320              		.loc 1 1034 3 is_stmt 1 view .LVU364
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1321              		.loc 1 1035 1 is_stmt 0 view .LVU365
 1322 000e 0020     		movs	r0, #0
 1323              	.LVL79:
 1324              		.loc 1 1035 1 view .LVU366
 1325 0010 7047     		bx	lr
 1326              		.cfi_endproc
 1327              	.LFE164:
 1329              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1330              		.align	1
 1331              		.global	FMC_SDRAM_GetModeStatus
 1332              		.syntax unified
 1333              		.thumb
 1334              		.thumb_func
 1335              		.fpu fpv5-d16
 1337              	FMC_SDRAM_GetModeStatus:
 1338              	.LVL80:
 1339              	.LFB165:
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1340              		.loc 1 1047 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpreg;
 1345              		.loc 1 1048 3 view .LVU368
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1346              		.loc 1 1051 3 view .LVU369
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1347              		.loc 1 1052 3 view .LVU370
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
ARM GAS  /tmp/ccRoWRpR.s 			page 43


1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1348              		.loc 1 1055 3 view .LVU371
 1349              		.loc 1 1055 6 is_stmt 0 view .LVU372
 1350 0000 19B9     		cbnz	r1, .L71
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1);
 1351              		.loc 1 1057 5 is_stmt 1 view .LVU373
 1352              		.loc 1 1057 31 is_stmt 0 view .LVU374
 1353 0002 8069     		ldr	r0, [r0, #24]
 1354              	.LVL81:
 1355              		.loc 1 1057 12 view .LVU375
 1356 0004 00F00600 		and	r0, r0, #6
 1357              	.LVL82:
 1358              		.loc 1 1057 12 view .LVU376
 1359 0008 7047     		bx	lr
 1360              	.LVL83:
 1361              	.L71:
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 1362              		.loc 1 1061 5 is_stmt 1 view .LVU377
 1363              		.loc 1 1061 32 is_stmt 0 view .LVU378
 1364 000a 8069     		ldr	r0, [r0, #24]
 1365              	.LVL84:
 1366              		.loc 1 1061 58 view .LVU379
 1367 000c 8008     		lsrs	r0, r0, #2
 1368              		.loc 1 1061 12 view .LVU380
 1369 000e 00F00600 		and	r0, r0, #6
 1370              	.LVL85:
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Return the mode status */
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return tmpreg;
 1371              		.loc 1 1065 3 is_stmt 1 view .LVU381
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1372              		.loc 1 1066 1 is_stmt 0 view .LVU382
 1373 0012 7047     		bx	lr
 1374              		.cfi_endproc
 1375              	.LFE165:
 1377              		.text
 1378              	.Letext0:
 1379              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1380              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1381              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 1382              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1383              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1384              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 1385              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/ccRoWRpR.s 			page 44


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_ll_fmc.c
     /tmp/ccRoWRpR.s:17     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:25     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/ccRoWRpR.s:203    .text.FMC_NORSRAM_Init:0000000000000090 $d
     /tmp/ccRoWRpR.s:208    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccRoWRpR.s:215    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/ccRoWRpR.s:264    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:271    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/ccRoWRpR.s:355    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:362    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/ccRoWRpR.s:435    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/ccRoWRpR.s:440    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccRoWRpR.s:447    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/ccRoWRpR.s:471    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccRoWRpR.s:478    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/ccRoWRpR.s:502    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:509    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/ccRoWRpR.s:563    .text.FMC_NAND_Init:0000000000000034 $d
     /tmp/ccRoWRpR.s:568    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:575    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/ccRoWRpR.s:612    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:619    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccRoWRpR.s:656    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccRoWRpR.s:663    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/ccRoWRpR.s:699    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccRoWRpR.s:706    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/ccRoWRpR.s:731    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccRoWRpR.s:738    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/ccRoWRpR.s:763    .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccRoWRpR.s:770    .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/ccRoWRpR.s:849    .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:856    .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/ccRoWRpR.s:959    .text.FMC_SDRAM_Init:0000000000000070 $d
     /tmp/ccRoWRpR.s:964    .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/ccRoWRpR.s:971    .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/ccRoWRpR.s:1080   .text.FMC_SDRAM_Timing_Init:00000000000000a4 $d
     /tmp/ccRoWRpR.s:1085   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccRoWRpR.s:1092   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/ccRoWRpR.s:1134   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccRoWRpR.s:1141   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/ccRoWRpR.s:1165   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccRoWRpR.s:1172   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/ccRoWRpR.s:1196   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccRoWRpR.s:1203   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/ccRoWRpR.s:1253   .text.FMC_SDRAM_SendCommand:000000000000002c $d
     /tmp/ccRoWRpR.s:1258   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccRoWRpR.s:1265   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/ccRoWRpR.s:1290   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000010 $d
     /tmp/ccRoWRpR.s:1295   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccRoWRpR.s:1302   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/ccRoWRpR.s:1330   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccRoWRpR.s:1337   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
