Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: displayAB.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "displayAB.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "displayAB"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : displayAB
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Keli Tauana\Documents\SLP\SomaX\disp.vhd" into library work
Parsing entity <disp>.
Parsing architecture <Behavioral> of entity <disp>.
Parsing VHDL file "C:\Users\Keli Tauana\Documents\SLP\Exercicio1_lista1\displayAB.vhd" into library work
Parsing entity <displayAB>.
Parsing architecture <Behavioral> of entity <displayab>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <displayAB> (architecture <Behavioral>) from library <work>.

Elaborating entity <disp> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <displayAB>.
    Related source file is "C:\Users\Keli Tauana\Documents\SLP\Exercicio1_lista1\displayAB.vhd".
    Found 4-bit register for signal <valor>.
    Found 4-bit register for signal <controle>.
    Found 27-bit register for signal <cont_rapido>.
    Found 5-bit subtractor for signal <GND_3_o_GND_3_o_sub_3_OUT> created at line 57.
    Found 5-bit adder for signal <n0044[4:0]> created at line 58.
    Found 27-bit adder for signal <cont_rapido[26]_GND_3_o_add_7_OUT> created at line 69.
    Found 27-bit comparator greater for signal <cont_rapido[26]_GND_3_o_LessThan_7_o> created at line 68
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <displayAB> synthesized.

Synthesizing Unit <div_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <GND_4_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <GND_4_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <GND_4_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <GND_4_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT[4:0]> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <div_5u_4u> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_5_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

Synthesizing Unit <disp>.
    Related source file is "C:\Users\Keli Tauana\Documents\SLP\SomaX\disp.vhd".
    Found 16x7-bit Read Only RAM for signal <codificado>
    Summary:
	inferred   1 RAM(s).
Unit <disp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 14
 27-bit adder                                          : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 3
 27-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 13
 27-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 40
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <controle_2> (without init value) has a constant value of 1 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controle_3> (without init value) has a constant value of 1 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <disp>.
INFO:Xst:3231 - The small RAM <Mram_codificado> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <numero>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <codificado>    |          |
    -----------------------------------------------------------------------
Unit <disp> synthesized (advanced).

Synthesizing (advanced) Unit <displayAB>.
The following registers are absorbed into counter <cont_rapido>: 1 register on signal <cont_rapido>.
Unit <displayAB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 13
 4-bit adder                                           : 1
 5-bit adder                                           : 11
 5-bit subtractor                                      : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 13
 27-bit comparator greater                             : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 40
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <controle_2> (without init value) has a constant value of 1 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controle_3> (without init value) has a constant value of 1 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <displayAB> ...
WARNING:Xst:1293 - FF/Latch <cont_rapido_23> has a constant value of 0 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_rapido_24> has a constant value of 0 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_rapido_25> has a constant value of 0 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_rapido_26> has a constant value of 0 in block <displayAB>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <controle_0> in Unit <displayAB> is the opposite to the following FF/Latch, which will be removed : <controle_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block displayAB, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : displayAB.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 137
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 22
#      LUT2                        : 31
#      LUT3                        : 1
#      LUT4                        : 10
#      LUT5                        : 8
#      LUT6                        : 11
#      MUXCY                       : 27
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 28
#      FD                          : 24
#      FDE                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 11
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              28  out of  18224     0%  
 Number of Slice LUTs:                   85  out of   9112     0%  
    Number used as Logic:                85  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      57  out of     85    67%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:    28  out of     85    32%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.689ns (Maximum Frequency: 271.107MHz)
   Minimum input arrival time before clock: 5.670ns
   Maximum output required time after clock: 4.849ns
   Maximum combinational path delay: 7.688ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.689ns (frequency: 271.107MHz)
  Total number of paths / destination ports: 1177 / 32
-------------------------------------------------------------------------
Delay:               3.689ns (Levels of Logic = 6)
  Source:            cont_rapido_7 (FF)
  Destination:       valor_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_rapido_7 to valor_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  cont_rapido_7 (cont_rapido_7)
     LUT5:I0->O            1   0.203   0.000  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_lut<0> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<0> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<1> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<2> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<3> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<3>)
     MUXCY:CI->O          28   0.258   1.234  Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<4> (Mcompar_cont_rapido[26]_GND_3_o_LessThan_7_o_cy<4>)
     FDE:CE                    0.322          valor_0
    ----------------------------------------
    Total                      3.689ns (1.459ns logic, 2.230ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 345 / 4
-------------------------------------------------------------------------
Offset:              5.670ns (Levels of Logic = 5)
  Source:            but<1> (PAD)
  Destination:       valor_3 (FF)
  Destination Clock: clk rising

  Data Path: but<1> to valor_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  but_1_IBUF (but_1_IBUF)
     LUT3:I0->O            3   0.205   1.015  Mmux_n0022111 (Mmux_n002211)
     LUT6:I0->O            1   0.203   0.580  Mmux_n00222_SW0 (N18)
     LUT6:I5->O            5   0.205   0.962  Mmux_n00222 (temp_1_OBUF)
     LUT5:I1->O            1   0.203   0.000  Mmux_temp[4]_temp[4]_mux_11_OUT41 (temp[4]_temp[4]_mux_11_OUT<3>)
     FDE:D                     0.102          valor_3
    ----------------------------------------
    Total                      5.670ns (2.140ns logic, 3.530ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 34 / 13
-------------------------------------------------------------------------
Offset:              4.849ns (Levels of Logic = 2)
  Source:            valor_1 (FF)
  Destination:       display<6> (PAD)
  Source Clock:      clk rising

  Data Path: valor_1 to display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.050  valor_1 (valor_1)
     LUT4:I0->O            1   0.203   0.579  u1/Mram_codificado61 (display_6_OBUF)
     OBUF:I->O                 2.571          display_6_OBUF (display<6>)
    ----------------------------------------
    Total                      4.849ns (3.221ns logic, 1.628ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 93 / 5
-------------------------------------------------------------------------
Delay:               7.688ns (Levels of Logic = 5)
  Source:            but<1> (PAD)
  Destination:       temp<1> (PAD)

  Data Path: but<1> to temp<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  but_1_IBUF (but_1_IBUF)
     LUT3:I0->O            3   0.205   1.015  Mmux_n0022111 (Mmux_n002211)
     LUT6:I0->O            1   0.203   0.580  Mmux_n00222_SW0 (N18)
     LUT6:I5->O            5   0.205   0.714  Mmux_n00222 (temp_1_OBUF)
     OBUF:I->O                 2.571          temp_1_OBUF (temp<1>)
    ----------------------------------------
    Total                      7.688ns (4.406ns logic, 3.282ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.24 secs
 
--> 

Total memory usage is 259216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

