// Seed: 4247065352
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_15 = 0;
  input wire id_2;
  input wire id_1;
  logic id_4;
  assign id_4[1'b0+-1] = 1 < id_1;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    output tri id_4,
    input tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    input wire id_11
    , id_18,
    output tri id_12,
    output wand id_13,
    input wire id_14,
    input supply1 id_15,
    input tri1 id_16
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  logic [-1 : -1] id_20 = 1 & (id_16) <= id_10 * -1 - -1;
  nor primCall (id_12, id_8, id_16, id_19, id_18, id_15, id_11, id_9, id_5, id_3, id_10, id_14);
endmodule
