{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 11:54:55 2015 " "Info: Processing started: Tue Nov 03 11:54:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pratica6_conversor_ad -c TOP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pratica6_conversor_ad -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk66 " "Info: Assuming node \"clk66\" is an undefined clock" {  } { { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk66" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 1 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PULSOS:DIV_FREQ\|clk260khz " "Info: Detected ripple clock \"PULSOS:DIV_FREQ\|clk260khz\" as buffer" {  } { { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 190 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSOS:DIV_FREQ\|clk260khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 1 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk66 register cont\[3\] register cont\[16\] 60.74 MHz 16.464 ns Internal " "Info: Clock \"clk66\" has Internal fmax of 60.74 MHz between source register \"cont\[3\]\" and destination register \"cont\[16\]\" (period= 16.464 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.755 ns + Longest register register " "Info: + Longest register to register delay is 15.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont\[3\] 1 REG LC_X14_Y3_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y3_N1; Fanout = 3; REG Node = 'cont\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont[3] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.712 ns) + CELL(0.747 ns) 3.459 ns Add1~142 2 COMB LC_X12_Y4_N7 2 " "Info: 2: + IC(2.712 ns) + CELL(0.747 ns) = 3.459 ns; Loc. = LC_X12_Y4_N7; Fanout = 2; COMB Node = 'Add1~142'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.459 ns" { cont[3] Add1~142 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.582 ns Add1~57 3 COMB LC_X12_Y4_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.582 ns; Loc. = LC_X12_Y4_N8; Fanout = 2; COMB Node = 'Add1~57'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add1~142 Add1~57 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.981 ns Add1~62 4 COMB LC_X12_Y4_N9 6 " "Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.981 ns; Loc. = LC_X12_Y4_N9; Fanout = 6; COMB Node = 'Add1~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add1~57 Add1~62 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.227 ns Add1~87 5 COMB LC_X13_Y4_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 4.227 ns; Loc. = LC_X13_Y4_N4; Fanout = 6; COMB Node = 'Add1~87'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { Add1~62 Add1~87 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.576 ns Add1~122 6 COMB LC_X13_Y4_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 4.576 ns; Loc. = LC_X13_Y4_N9; Fanout = 6; COMB Node = 'Add1~122'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Add1~87 Add1~122 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.810 ns Add1~100 7 COMB LC_X14_Y4_N3 6 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.810 ns; Loc. = LC_X14_Y4_N3; Fanout = 6; COMB Node = 'Add1~100'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add1~122 Add1~100 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.914 ns) 8.426 ns LessThan1~4 8 COMB LC_X16_Y4_N0 1 " "Info: 8: + IC(1.702 ns) + CELL(0.914 ns) = 8.426 ns; Loc. = LC_X16_Y4_N0; Fanout = 1; COMB Node = 'LessThan1~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.616 ns" { Add1~100 LessThan1~4 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 9.706 ns LessThan1~7 9 COMB LC_X16_Y4_N4 1 " "Info: 9: + IC(0.769 ns) + CELL(0.511 ns) = 9.706 ns; Loc. = LC_X16_Y4_N4; Fanout = 1; COMB Node = 'LessThan1~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { LessThan1~4 LessThan1~7 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.511 ns) 10.976 ns LessThan1~9 10 COMB LC_X16_Y4_N5 1 " "Info: 10: + IC(0.759 ns) + CELL(0.511 ns) = 10.976 ns; Loc. = LC_X16_Y4_N5; Fanout = 1; COMB Node = 'LessThan1~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { LessThan1~7 LessThan1~9 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.200 ns) 12.338 ns LessThan1~10 11 COMB LC_X15_Y4_N7 23 " "Info: 11: + IC(1.162 ns) + CELL(0.200 ns) = 12.338 ns; Loc. = LC_X15_Y4_N7; Fanout = 23; COMB Node = 'LessThan1~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { LessThan1~9 LessThan1~10 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.826 ns) + CELL(0.591 ns) 15.755 ns cont\[16\] 12 REG LC_X13_Y3_N0 3 " "Info: 12: + IC(2.826 ns) + CELL(0.591 ns) = 15.755 ns; Loc. = LC_X13_Y3_N0; Fanout = 3; REG Node = 'cont\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.417 ns" { LessThan1~10 cont[16] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.825 ns ( 36.97 % ) " "Info: Total cell delay = 5.825 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.930 ns ( 63.03 % ) " "Info: Total interconnect delay = 9.930 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.755 ns" { cont[3] Add1~142 Add1~57 Add1~62 Add1~87 Add1~122 Add1~100 LessThan1~4 LessThan1~7 LessThan1~9 LessThan1~10 cont[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "15.755 ns" { cont[3] {} Add1~142 {} Add1~57 {} Add1~62 {} Add1~87 {} Add1~122 {} Add1~100 {} LessThan1~4 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} cont[16] {} } { 0.000ns 2.712ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 0.769ns 0.759ns 1.162ns 2.826ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk66\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 133 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 133; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cont\[16\] 2 REG LC_X13_Y3_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y3_N0; Fanout = 3; REG Node = 'cont\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 cont[16] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk66\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 133 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 133; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns cont\[3\] 2 REG LC_X14_Y3_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y3_N1; Fanout = 3; REG Node = 'cont\[3\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk66 cont[3] } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.755 ns" { cont[3] Add1~142 Add1~57 Add1~62 Add1~87 Add1~122 Add1~100 LessThan1~4 LessThan1~7 LessThan1~9 LessThan1~10 cont[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "15.755 ns" { cont[3] {} Add1~142 {} Add1~57 {} Add1~62 {} Add1~87 {} Add1~122 {} Add1~100 {} LessThan1~4 {} LessThan1~7 {} LessThan1~9 {} LessThan1~10 {} cont[16] {} } { 0.000ns 2.712ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.702ns 0.769ns 0.759ns 1.162ns 2.826ns } { 0.000ns 0.747ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.914ns 0.511ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[16] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk66 cont[3] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk66 {} clk66~combout {} cont[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] ADC_SSTRB clk66 -2.779 ns register " "Info: tsu for register \"ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk66\") is -2.779 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.449 ns + Longest pin register " "Info: + Longest pin to register delay is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.513 ns) + CELL(0.804 ns) 6.449 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] 2 REG LC_X12_Y6_N4 1 " "Info: 2: + IC(4.513 ns) + CELL(0.804 ns) = 6.449 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.317 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 30.02 % ) " "Info: Total cell delay = 1.936 ns ( 30.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 69.98 % ) " "Info: Total interconnect delay = 4.513 ns ( 69.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 9.561 ns - Shortest register " "Info: - Shortest clock path from clock \"clk66\" to destination register is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 133 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 133; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns PULSOS:DIV_FREQ\|clk260khz 2 REG LC_X10_Y6_N9 70 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N9; Fanout = 70; REG Node = 'PULSOS:DIV_FREQ\|clk260khz'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 PULSOS:DIV_FREQ|clk260khz } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(0.918 ns) 9.561 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[1\] 3 REG LC_X12_Y6_N4 1 " "Info: 3: + IC(4.448 ns) + CELL(0.918 ns) = 9.561 ns; Loc. = LC_X12_Y6_N4; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.30 % ) " "Info: Total cell delay = 3.375 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 64.70 % ) " "Info: Total interconnect delay = 6.186 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 4.513ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} ADC_INTERFACE:ADC|SR_CAPTURE[1] {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk66 L3 L3~reg0 16.157 ns register " "Info: tco from clock \"clk66\" to destination pin \"L3\" through register \"L3~reg0\" is 16.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 source 9.561 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to source register is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 133 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 133; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns PULSOS:DIV_FREQ\|clk260khz 2 REG LC_X10_Y6_N9 70 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N9; Fanout = 70; REG Node = 'PULSOS:DIV_FREQ\|clk260khz'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 PULSOS:DIV_FREQ|clk260khz } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(0.918 ns) 9.561 ns L3~reg0 3 REG LC_X9_Y8_N9 1 " "Info: 3: + IC(4.448 ns) + CELL(0.918 ns) = 9.561 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; REG Node = 'L3~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { PULSOS:DIV_FREQ|clk260khz L3~reg0 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.30 % ) " "Info: Total cell delay = 3.375 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 64.70 % ) " "Info: Total interconnect delay = 6.186 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz L3~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} L3~reg0 {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 59 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.220 ns + Longest register pin " "Info: + Longest register to pin delay is 6.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns L3~reg0 1 REG LC_X9_Y8_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N9; Fanout = 1; REG Node = 'L3~reg0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { L3~reg0 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.898 ns) + CELL(2.322 ns) 6.220 ns L3 2 PIN PIN_P13 0 " "Info: 2: + IC(3.898 ns) + CELL(2.322 ns) = 6.220 ns; Loc. = PIN_P13; Fanout = 0; PIN Node = 'L3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { L3~reg0 L3 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.33 % ) " "Info: Total cell delay = 2.322 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 62.67 % ) " "Info: Total interconnect delay = 3.898 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { L3~reg0 L3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.220 ns" { L3~reg0 {} L3 {} } { 0.000ns 3.898ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz L3~reg0 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} L3~reg0 {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.220 ns" { L3~reg0 L3 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.220 ns" { L3~reg0 {} L3 {} } { 0.000ns 3.898ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] ADC_SSTRB clk66 3.859 ns register " "Info: th for register \"ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]\" (data pin = \"ADC_SSTRB\", clock pin = \"clk66\") is 3.859 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk66 destination 9.561 ns + Longest register " "Info: + Longest clock path from clock \"clk66\" to destination register is 9.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk66 1 CLK PIN_H5 133 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 133; CLK Node = 'clk66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk66 } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns PULSOS:DIV_FREQ\|clk260khz 2 REG LC_X10_Y6_N9 70 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y6_N9; Fanout = 70; REG Node = 'PULSOS:DIV_FREQ\|clk260khz'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk66 PULSOS:DIV_FREQ|clk260khz } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(0.918 ns) 9.561 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 3 REG LC_X12_Y6_N3 1 " "Info: 3: + IC(4.448 ns) + CELL(0.918 ns) = 9.561 ns; Loc. = LC_X12_Y6_N3; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.30 % ) " "Info: Total cell delay = 3.375 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.186 ns ( 64.70 % ) " "Info: Total interconnect delay = 6.186 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.923 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_SSTRB 1 PIN PIN_A12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_SSTRB } "NODE_NAME" } } { "TOP.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.511 ns) + CELL(0.280 ns) 5.923 ns ADC_INTERFACE:ADC\|SR_CAPTURE\[0\] 2 REG LC_X12_Y6_N3 1 " "Info: 2: + IC(4.511 ns) + CELL(0.280 ns) = 5.923 ns; Loc. = LC_X12_Y6_N3; Fanout = 1; REG Node = 'ADC_INTERFACE:ADC\|SR_CAPTURE\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "Conversor.vhd" "" { Text "C:/Users/Raul/Desktop/P6 RAUL E ITALO/Conversor.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 23.84 % ) " "Info: Total cell delay = 1.412 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.511 ns ( 76.16 % ) " "Info: Total interconnect delay = 4.511 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.511ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.561 ns" { clk66 PULSOS:DIV_FREQ|clk260khz ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.561 ns" { clk66 {} clk66~combout {} PULSOS:DIV_FREQ|clk260khz {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 1.738ns 4.448ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.923 ns" { ADC_SSTRB ADC_INTERFACE:ADC|SR_CAPTURE[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.923 ns" { ADC_SSTRB {} ADC_SSTRB~combout {} ADC_INTERFACE:ADC|SR_CAPTURE[0] {} } { 0.000ns 0.000ns 4.511ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.tan.smsg " "Info: Generated suppressed messages file C:/Users/Raul/Desktop/P6 RAUL E ITALO/TOP.tan.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 11:54:58 2015 " "Info: Processing ended: Tue Nov 03 11:54:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
