# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do clap_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:09 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/ToggleLight.v 
# -- Compiling module ToggleLight
# 
# Top level modules:
# 	ToggleLight
# End time: 16:45:09 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:09 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/DetermineClap.v 
# -- Compiling module DetermineClap
# 
# Top level modules:
# 	DetermineClap
# End time: 16:45:09 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:09 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/ComputeEnergy.v 
# -- Compiling module ComputeEnergy
# 
# Top level modules:
# 	ComputeEnergy
# End time: 16:45:09 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:09 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/spimaster.v 
# -- Compiling module spimaster
# 
# Top level modules:
# 	spimaster
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:10 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v 
# -- Compiling module GetSignal
# 
# Top level modules:
# 	GetSignal
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:10 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/driver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:10 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/driver.v 
# -- Compiling module driver
# 
# Top level modules:
# 	driver
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/top2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:10 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/top2.v 
# -- Compiling module top2
# 
# Top level modules:
# 	top2
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/hdl {C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:10 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/hdl" C:/projects/de0_nano_clap_clap_light/hdl/altpll_0.v 
# -- Compiling module altpll_0
# 
# Top level modules:
# 	altpll_0
# End time: 16:45:10 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/quartus/db {C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:11 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/quartus/db" C:/projects/de0_nano_clap_clap_light/quartus/db/altpll_0_altpll.v 
# -- Compiling module altpll_0_altpll
# 
# Top level modules:
# 	altpll_0_altpll
# End time: 16:45:11 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/projects/de0_nano_clap_clap_light/quartus/../hdl {C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:11 on Jan 01,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/projects/de0_nano_clap_clap_light/quartus/../hdl" C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:45:11 on Jan 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:45:11 on Jan 01,2017
# Loading work.testbench
# Loading work.top2
# Loading work.altpll_0
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.GetSignal
# Loading work.spimaster
# Loading work.driver
# Loading work.fifo
# Loading work.ComputeEnergy
# Loading work.DetermineClap
# Loading work.ToggleLight
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# ** Warning: (vsim-PLI-3691) C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v(71): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/process_load_samples File: C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v
# ** Warning: (vsim-PLI-3691) C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v(88): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/process_load_samples File: C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v
# ** Warning: (vsim-PLI-3691) C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v(105): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Region: /testbench/process_load_samples File: C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v
# ** Warning: (vsim-3015) C:/projects/de0_nano_clap_clap_light/hdl/GetSignal.v(62): [PCDPC] - Port size (1) does not match connection size (32) for port 'reset'. The port definition is at: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v(15).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/top2_inst/GetSignal_inst/fifo_inst File: C:/projects/de0_nano_clap_clap_light/hdl/fifo.v
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: andrewandre  Hostname: DESKTOP-BHSDU7P  ProcessID: 6528
#           Attempting to use alternate WLF file "./wlftir9ddg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftir9ddg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Loading input data...
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 50000  Instance: testbench.top2_inst.altpll_0_inst.altpll_component.cycloneiii_pll.pll3
# Loading input data...
# Loading input noise...
# ** Note: $finish    : C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v(115)
#    Time: 246275 ns  Iteration: 7  Instance: /testbench
# 1
# Break in NamedBeginStat process_load_samples at C:/projects/de0_nano_clap_clap_light/quartus/../hdl/testbench.v line 115
# End time: 16:45:53 on Jan 01,2017, Elapsed time: 0:00:42
# Errors: 0, Warnings: 6
