[13:43:02.476] <TB0>     INFO: *** Welcome to pxar ***
[13:43:02.476] <TB0>     INFO: *** Today: 2016/09/14
[13:43:02.482] <TB0>     INFO: *** Version: 47bc-dirty
[13:43:02.482] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:02.483] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:02.483] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:02.483] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:02.558] <TB0>     INFO:         clk: 4
[13:43:02.558] <TB0>     INFO:         ctr: 4
[13:43:02.558] <TB0>     INFO:         sda: 19
[13:43:02.558] <TB0>     INFO:         tin: 9
[13:43:02.558] <TB0>     INFO:         level: 15
[13:43:02.558] <TB0>     INFO:         triggerdelay: 0
[13:43:02.558] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:02.558] <TB0>     INFO: Log level: DEBUG
[13:43:02.569] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:43:02.581] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:43:02.584] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:43:02.587] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:04.139] <TB0>     INFO: DUT info: 
[13:43:04.139] <TB0>     INFO: The DUT currently contains the following objects:
[13:43:04.139] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:04.139] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:04.139] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:04.139] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:04.139] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.139] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:04.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:04.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:04.142] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd14310
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc86770
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fad05d94010
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fad0bfff510
[13:43:04.147] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7fad05d94010
[13:43:04.148] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:43:04.149] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:43:04.149] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:43:04.149] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:04.550] <TB0>     INFO: enter 'restricted' command line mode
[13:43:04.550] <TB0>     INFO: enter test to run
[13:43:04.550] <TB0>     INFO:   test: FPIXTest no parameter change
[13:43:04.550] <TB0>     INFO:   running: fpixtest
[13:43:04.550] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:04.553] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:04.553] <TB0>     INFO: ######################################################################
[13:43:04.553] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:43:04.553] <TB0>     INFO: ######################################################################
[13:43:04.556] <TB0>     INFO: ######################################################################
[13:43:04.556] <TB0>     INFO: PixTestPretest::doTest()
[13:43:04.556] <TB0>     INFO: ######################################################################
[13:43:04.559] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:04.559] <TB0>     INFO:    PixTestPretest::programROC() 
[13:43:04.559] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:22.576] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:22.576] <TB0>     INFO: IA differences per ROC:  17.7 18.5 16.1 20.1 19.3 18.5 16.9 20.1 18.5 18.5 18.5 19.3 16.9 17.7 16.9 20.9
[13:43:22.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:22.642] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:43:22.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:23.895] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:43:24.397] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:43:24.899] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:43:25.401] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:43:25.903] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:43:26.405] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:43:26.907] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:43:27.409] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:43:27.910] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:43:28.412] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:43:28.914] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:43:29.416] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:43:29.917] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:43:30.419] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:43:30.921] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:43:31.423] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:43:31.676] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 2.4 
[13:43:31.676] <TB0>     INFO: Test took 9036 ms.
[13:43:31.676] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:43:31.708] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:31.708] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:31.708] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:31.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:43:31.912] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[13:43:32.012] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 23.8187 mA
[13:43:32.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  90 Ia 23.8187 mA
[13:43:32.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  91 Ia 24.6187 mA
[13:43:32.315] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  88 Ia 23.8187 mA
[13:43:32.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  89 Ia 24.6187 mA
[13:43:32.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  86 Ia 23.8187 mA
[13:43:32.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  87 Ia 23.8187 mA
[13:43:32.717] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  88 Ia 24.6187 mA
[13:43:32.818] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.8187 mA
[13:43:32.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 24.6187 mA
[13:43:33.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  83 Ia 23.8187 mA
[13:43:33.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0188 mA
[13:43:33.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6187 mA
[13:43:33.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8187 mA
[13:43:33.423] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  82 Ia 23.8187 mA
[13:43:33.524] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 24.6187 mA
[13:43:33.625] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  80 Ia 23.8187 mA
[13:43:33.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  81 Ia 23.8187 mA
[13:43:33.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  82 Ia 23.8187 mA
[13:43:33.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  83 Ia 24.6187 mA
[13:43:34.028] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.8187 mA
[13:43:34.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 23.8187 mA
[13:43:34.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 24.6187 mA
[13:43:34.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.6188 mA
[13:43:34.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  98 Ia 25.4188 mA
[13:43:34.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  91 Ia 23.8187 mA
[13:43:34.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  92 Ia 23.8187 mA
[13:43:34.733] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  93 Ia 23.8187 mA
[13:43:34.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  94 Ia 24.6187 mA
[13:43:34.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  91 Ia 23.0188 mA
[13:43:35.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  97 Ia 24.6187 mA
[13:43:35.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  94 Ia 23.8187 mA
[13:43:35.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  95 Ia 23.8187 mA
[13:43:35.337] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  96 Ia 24.6187 mA
[13:43:35.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  93 Ia 24.6187 mA
[13:43:35.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 25.4188 mA
[13:43:35.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  71 Ia 23.0188 mA
[13:43:35.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  77 Ia 24.6187 mA
[13:43:35.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  74 Ia 23.8187 mA
[13:43:35.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  75 Ia 23.8187 mA
[13:43:36.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  76 Ia 24.6187 mA
[13:43:36.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  73 Ia 23.0188 mA
[13:43:36.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  79 Ia 25.4188 mA
[13:43:36.346] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  72 Ia 23.8187 mA
[13:43:36.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  73 Ia 23.0188 mA
[13:43:36.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  79 Ia 25.4188 mA
[13:43:36.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  72 Ia 23.8187 mA
[13:43:36.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6187 mA
[13:43:36.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 23.8187 mA
[13:43:36.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  76 Ia 23.8187 mA
[13:43:37.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  77 Ia 23.8187 mA
[13:43:37.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 24.6187 mA
[13:43:37.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  75 Ia 23.8187 mA
[13:43:37.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  76 Ia 23.8187 mA
[13:43:37.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.8187 mA
[13:43:37.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.8187 mA
[13:43:37.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  79 Ia 23.8187 mA
[13:43:37.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  80 Ia 25.4188 mA
[13:43:37.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  73 Ia 23.0188 mA
[13:43:37.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:43:38.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[13:43:38.161] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 24.6187 mA
[13:43:38.262] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.0188 mA
[13:43:38.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  84 Ia 25.4188 mA
[13:43:38.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  77 Ia 22.2188 mA
[13:43:38.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  88 Ia 25.4188 mA
[13:43:38.666] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 23.8187 mA
[13:43:38.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  82 Ia 23.8187 mA
[13:43:38.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  83 Ia 24.6187 mA
[13:43:38.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 23.8187 mA
[13:43:39.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 24.6187 mA
[13:43:39.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.4188 mA
[13:43:39.271] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  94 Ia 24.6187 mA
[13:43:39.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  91 Ia 25.4188 mA
[13:43:39.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  84 Ia 23.8187 mA
[13:43:39.573] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  85 Ia 23.0188 mA
[13:43:39.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  91 Ia 24.6187 mA
[13:43:39.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  88 Ia 23.8187 mA
[13:43:39.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  89 Ia 24.6187 mA
[13:43:39.976] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  86 Ia 23.8187 mA
[13:43:40.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  87 Ia 23.8187 mA
[13:43:40.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  88 Ia 23.8187 mA
[13:43:40.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  89 Ia 24.6187 mA
[13:43:40.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.6187 mA
[13:43:40.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  75 Ia 23.8187 mA
[13:43:40.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 24.6187 mA
[13:43:40.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  73 Ia 23.8187 mA
[13:43:40.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  74 Ia 23.8187 mA
[13:43:40.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  75 Ia 23.8187 mA
[13:43:40.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  76 Ia 23.8187 mA
[13:43:41.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  77 Ia 24.6187 mA
[13:43:41.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  74 Ia 23.8187 mA
[13:43:41.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  75 Ia 23.8187 mA
[13:43:41.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  76 Ia 23.8187 mA
[13:43:41.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  77 Ia 24.6187 mA
[13:43:41.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:43:41.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 23.8187 mA
[13:43:41.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  85 Ia 24.6187 mA
[13:43:41.892] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[13:43:41.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[13:43:42.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 24.6187 mA
[13:43:42.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  81 Ia 23.8187 mA
[13:43:42.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:43:42.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[13:43:42.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  84 Ia 24.6187 mA
[13:43:42.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 23.8187 mA
[13:43:42.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[13:43:42.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[13:43:42.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 23.8187 mA
[13:43:43.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  85 Ia 24.6187 mA
[13:43:43.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  82 Ia 24.6187 mA
[13:43:43.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  79 Ia 23.0188 mA
[13:43:43.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 24.6187 mA
[13:43:43.405] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[13:43:43.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.0188 mA
[13:43:43.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  85 Ia 24.6187 mA
[13:43:43.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  82 Ia 23.8187 mA
[13:43:43.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.6187 mA
[13:43:43.908] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  80 Ia 23.8187 mA
[13:43:44.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[13:43:44.110] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.6187 mA
[13:43:44.211] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  81 Ia 23.8187 mA
[13:43:44.312] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 23.8187 mA
[13:43:44.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  83 Ia 24.6187 mA
[13:43:44.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 23.8187 mA
[13:43:44.614] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  81 Ia 23.8187 mA
[13:43:44.715] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  82 Ia 23.8187 mA
[13:43:44.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  83 Ia 24.6187 mA
[13:43:44.916] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 23.8187 mA
[13:43:45.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  81 Ia 23.8187 mA
[13:43:45.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  82 Ia 24.6187 mA
[13:43:45.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:43:45.319] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[13:43:45.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[13:43:45.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:43:45.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[13:43:45.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[13:43:45.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[13:43:45.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:43:46.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:43:46.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[13:43:46.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[13:43:46.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[13:43:46.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2188 mA
[13:43:46.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 23.8187 mA
[13:43:46.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  90 Ia 23.8187 mA
[13:43:46.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  91 Ia 24.6187 mA
[13:43:46.831] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  88 Ia 23.8187 mA
[13:43:46.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  89 Ia 23.8187 mA
[13:43:47.032] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  90 Ia 23.8187 mA
[13:43:47.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  91 Ia 24.6187 mA
[13:43:47.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  88 Ia 23.8187 mA
[13:43:47.334] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  89 Ia 23.8187 mA
[13:43:47.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  90 Ia 23.8187 mA
[13:43:47.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  91 Ia 24.6187 mA
[13:43:47.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[13:43:47.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[13:43:47.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  86 Ia 24.6187 mA
[13:43:47.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 23.8187 mA
[13:43:48.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[13:43:48.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[13:43:48.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 24.6187 mA
[13:43:48.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 23.8187 mA
[13:43:48.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[13:43:48.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.8187 mA
[13:43:48.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.6187 mA
[13:43:48.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 23.8187 mA
[13:43:48.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.4188 mA
[13:43:48.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 24.6187 mA
[13:43:49.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  91 Ia 23.8187 mA
[13:43:49.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  92 Ia 24.6187 mA
[13:43:49.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  89 Ia 23.8187 mA
[13:43:49.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  90 Ia 23.8187 mA
[13:43:49.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  91 Ia 23.8187 mA
[13:43:49.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  92 Ia 23.8187 mA
[13:43:49.653] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  93 Ia 24.6187 mA
[13:43:49.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  90 Ia 23.8187 mA
[13:43:49.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  91 Ia 23.8187 mA
[13:43:49.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  92 Ia 24.6187 mA
[13:43:50.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:43:50.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:43:50.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:43:50.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[13:43:50.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:43:50.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:43:50.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 24.6187 mA
[13:43:50.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[13:43:50.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:43:50.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[13:43:51.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 24.6187 mA
[13:43:51.163] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  73 Ia 23.8187 mA
[13:43:51.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  83
[13:43:51.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:43:51.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  93
[13:43:51.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  72
[13:43:51.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  73
[13:43:51.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:43:51.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  89
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  77
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  91
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  92
[13:43:51.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  73
[13:43:53.023] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[13:43:53.023] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  18.5  18.5  19.3  19.3  19.3  19.3  18.5  19.3  18.5  19.3  18.5  19.3  18.5
[13:43:53.058] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:53.058] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:53.058] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:53.195] <TB0>     INFO: Expecting 231680 events.
[13:44:01.278] <TB0>     INFO: 231680 events read in total (7366ms).
[13:44:01.435] <TB0>     INFO: Test took 8373ms.
[13:44:01.637] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:44:01.641] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 109 and Delta(CalDel) = 63
[13:44:01.647] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:44:01.651] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 64
[13:44:01.654] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 65
[13:44:01.658] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 64
[13:44:01.661] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:44:01.665] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 89 and Delta(CalDel) = 64
[13:44:01.668] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 63
[13:44:01.672] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:44:01.675] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:44:01.679] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 98 and Delta(CalDel) = 59
[13:44:01.682] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 67
[13:44:01.685] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 93 and Delta(CalDel) = 63
[13:44:01.689] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 106 and Delta(CalDel) = 58
[13:44:01.693] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:44:01.734] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:44:01.769] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:01.769] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:44:01.769] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:01.905] <TB0>     INFO: Expecting 231680 events.
[13:44:09.976] <TB0>     INFO: 231680 events read in total (7356ms).
[13:44:09.981] <TB0>     INFO: Test took 8207ms.
[13:44:10.003] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:44:10.321] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:44:10.324] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30
[13:44:10.328] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32
[13:44:10.331] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32
[13:44:10.335] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 31.5
[13:44:10.338] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:44:10.341] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[13:44:10.345] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:44:10.349] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 33
[13:44:10.352] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[13:44:10.356] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:44:10.359] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 33
[13:44:10.362] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32
[13:44:10.366] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 28.5
[13:44:10.370] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32.5
[13:44:10.406] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:10.406] <TB0>     INFO: CalDel:      142   143   140   163   161   158   137   141   143   154   136   132   145   152   123   153
[13:44:10.406] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:44:10.410] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:10.411] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:10.412] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:10.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:10.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:10.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:10.413] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:10.413] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:10.413] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:44:10.413] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:10.496] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:44:10.496] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:44:10.496] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:44:10.496] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:44:10.499] <TB0>     INFO: ######################################################################
[13:44:10.499] <TB0>     INFO: PixTestTiming::doTest()
[13:44:10.499] <TB0>     INFO: ######################################################################
[13:44:10.499] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:10.499] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:44:10.499] <TB0>     INFO:    ----------------------------------------------------------------------
[13:44:10.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:12.395] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:14.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:16.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:19.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:21.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:23.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:26.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:28.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:30.584] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:32.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:35.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:37.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:39.676] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:41.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:44.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:46.503] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:49.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:51.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:44:52.943] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:44:54.463] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:44:55.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:44:57.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:44:59.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:45:00.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:45:02.064] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:45:03.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:45:05.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:45:06.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:45:08.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:45:09.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:45:11.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:45:12.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:14.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:15.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:17.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:18.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:20.311] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:21.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:45:23.354] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:45:24.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:45:27.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:45:29.419] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:45:31.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:45:33.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:45:36.238] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:45:38.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:45:40.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:45:43.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:45:45.332] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:45:47.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:45:49.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:45:52.151] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:45:54.424] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:45:58.952] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:46:01.225] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:03.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:05.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:08.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:10.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:12.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:46:14.865] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:46:17.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:46:19.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:46:21.685] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:46:23.958] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:46:26.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:46:28.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:46:30.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:46:33.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:46:35.326] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:46:37.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:46:39.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:46:41.393] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:46:42.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:46:44.432] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:46:45.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:46:47.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:46:48.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:46:50.510] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:46:52.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:46:56.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:46:58.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:01.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:03.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:05.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:07.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:10.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:12.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:16.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:20.965] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:25.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:47:29.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:47:34.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:47:38.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:47:43.161] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:47:47.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:47:49.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:47:50.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:47:52.157] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:47:53.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:47:55.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:47:56.721] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:47:58.242] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:47:59.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:02.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:04.310] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:06.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:08.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:11.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:13.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:15.678] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:17.951] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:20.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:22.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:24.772] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:48:27.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:48:29.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:48:34.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:48:36.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:48:38.597] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:48:40.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:48:43.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:48:45.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:48:47.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:48:49.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:48:52.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:48:54.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:48:57.166] <TB0>     INFO: TBM Phase Settings: 196
[13:48:57.166] <TB0>     INFO: 400MHz Phase: 1
[13:48:57.166] <TB0>     INFO: 160MHz Phase: 6
[13:48:57.166] <TB0>     INFO: Functional Phase Area: 4
[13:48:57.169] <TB0>     INFO: Test took 286670 ms.
[13:48:57.169] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:48:57.169] <TB0>     INFO:    ----------------------------------------------------------------------
[13:48:57.169] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:48:57.169] <TB0>     INFO:    ----------------------------------------------------------------------
[13:48:57.169] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:49:01.415] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:49:06.399] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:49:11.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:49:16.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:49:21.570] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:49:27.322] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:49:32.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:49:38.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:49:40.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:49:41.850] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:49:44.124] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:49:46.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:49:48.673] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:49:50.947] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:49:52.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:49:53.987] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:49:55.508] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:49:57.027] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:49:59.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:50:01.574] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:50:03.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:50:06.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:50:07.639] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:50:09.159] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:50:10.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:50:12.199] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:50:14.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:50:16.745] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:50:19.018] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:50:21.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:50:22.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:50:24.331] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:50:25.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:50:27.372] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:50:29.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:50:31.919] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:50:34.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:50:36.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:50:37.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:50:39.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:50:41.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:50:42.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:50:44.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:50:47.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:50:49.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:50:51.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:50:53.157] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:50:54.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:50:56.198] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:50:57.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:50:59.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:51:02.264] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:51:04.537] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:51:06.810] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:51:08.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:51:09.850] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:51:12.876] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:51:16.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:51:20.645] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:51:24.713] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:51:28.966] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:51:31.991] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:51:35.860] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:51:40.495] <TB0>     INFO: ROC Delay Settings: 219
[13:51:40.495] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:51:40.495] <TB0>     INFO: ROC Port 0 Delay: 3
[13:51:40.495] <TB0>     INFO: ROC Port 1 Delay: 3
[13:51:40.495] <TB0>     INFO: Functional ROC Area: 4
[13:51:40.498] <TB0>     INFO: Test took 163329 ms.
[13:51:40.498] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:51:40.498] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:40.498] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:51:40.498] <TB0>     INFO:    ----------------------------------------------------------------------
[13:51:41.637] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80b1 4608 4608 4608 4608 4608 4608 4608 4609 e062 c000 
[13:51:41.637] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 80c0 4608 4608 4608 4608 4608 4608 4608 460b e022 c000 
[13:51:41.637] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a103 8000 4609 4609 4609 4609 4609 4609 4609 4609 e022 c000 
[13:51:41.637] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:51:55.878] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:55.878] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:52:10.063] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:10.063] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:52:24.205] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:24.205] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:52:38.375] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:38.375] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:52:52.468] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:52.468] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:53:06.509] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:06.509] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:53:20.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:20.602] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:53:34.693] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:34.693] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:53:48.769] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:48.769] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:54:02.883] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:03.263] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:03.275] <TB0>     INFO: Decoding statistics:
[13:54:03.275] <TB0>     INFO:   General information:
[13:54:03.275] <TB0>     INFO: 	 16bit words read:         240000000
[13:54:03.275] <TB0>     INFO: 	 valid events total:       20000000
[13:54:03.275] <TB0>     INFO: 	 empty events:             20000000
[13:54:03.275] <TB0>     INFO: 	 valid events with pixels: 0
[13:54:03.275] <TB0>     INFO: 	 valid pixel hits:         0
[13:54:03.275] <TB0>     INFO:   Event errors: 	           0
[13:54:03.275] <TB0>     INFO: 	 start marker:             0
[13:54:03.275] <TB0>     INFO: 	 stop marker:              0
[13:54:03.275] <TB0>     INFO: 	 overflow:                 0
[13:54:03.275] <TB0>     INFO: 	 invalid 5bit words:       0
[13:54:03.275] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:54:03.275] <TB0>     INFO:   TBM errors: 		           0
[13:54:03.275] <TB0>     INFO: 	 flawed TBM headers:       0
[13:54:03.275] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:54:03.275] <TB0>     INFO: 	 event ID mismatches:      0
[13:54:03.275] <TB0>     INFO:   ROC errors: 		           0
[13:54:03.275] <TB0>     INFO: 	 missing ROC header(s):    0
[13:54:03.275] <TB0>     INFO: 	 misplaced readback start: 0
[13:54:03.275] <TB0>     INFO:   Pixel decoding errors:	   0
[13:54:03.275] <TB0>     INFO: 	 pixel data incomplete:    0
[13:54:03.275] <TB0>     INFO: 	 pixel address:            0
[13:54:03.275] <TB0>     INFO: 	 pulse height fill bit:    0
[13:54:03.275] <TB0>     INFO: 	 buffer corruption:        0
[13:54:03.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.275] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:54:03.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.275] <TB0>     INFO:    Read back bit status: 1
[13:54:03.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.275] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.276] <TB0>     INFO:    Timings are good!
[13:54:03.276] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.276] <TB0>     INFO: Test took 142778 ms.
[13:54:03.276] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:54:03.276] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:03.276] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:03.276] <TB0>     INFO: PixTestTiming::doTest took 592780 ms.
[13:54:03.276] <TB0>     INFO: PixTestTiming::doTest() done
[13:54:03.276] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:54:03.276] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:54:03.276] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:54:03.276] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:54:03.276] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:54:03.277] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:54:03.277] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:54:03.630] <TB0>     INFO: ######################################################################
[13:54:03.630] <TB0>     INFO: PixTestAlive::doTest()
[13:54:03.630] <TB0>     INFO: ######################################################################
[13:54:03.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.633] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:03.633] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:03.635] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:03.981] <TB0>     INFO: Expecting 41600 events.
[13:54:08.053] <TB0>     INFO: 41600 events read in total (3356ms).
[13:54:08.053] <TB0>     INFO: Test took 4418ms.
[13:54:08.061] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:08.061] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:54:08.061] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:54:08.437] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:54:08.437] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:54:08.437] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:54:08.440] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:08.440] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:08.440] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:08.441] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:08.784] <TB0>     INFO: Expecting 41600 events.
[13:54:11.761] <TB0>     INFO: 41600 events read in total (2262ms).
[13:54:11.762] <TB0>     INFO: Test took 3321ms.
[13:54:11.762] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:11.762] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:54:11.762] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:54:11.762] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:54:12.168] <TB0>     INFO: PixTestAlive::maskTest() done
[13:54:12.168] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:12.171] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:12.171] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:12.171] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:12.173] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:12.516] <TB0>     INFO: Expecting 41600 events.
[13:54:16.592] <TB0>     INFO: 41600 events read in total (3361ms).
[13:54:16.592] <TB0>     INFO: Test took 4419ms.
[13:54:16.600] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:16.600] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:54:16.600] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:54:16.976] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:54:16.976] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:16.976] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:54:16.976] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:54:16.984] <TB0>     INFO: ######################################################################
[13:54:16.984] <TB0>     INFO: PixTestTrim::doTest()
[13:54:16.984] <TB0>     INFO: ######################################################################
[13:54:16.987] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:16.987] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:54:16.987] <TB0>     INFO:    ----------------------------------------------------------------------
[13:54:17.063] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:54:17.063] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:17.077] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:17.077] <TB0>     INFO:     run 1 of 1
[13:54:17.077] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:17.421] <TB0>     INFO: Expecting 5025280 events.
[13:55:02.409] <TB0>     INFO: 1402136 events read in total (44273ms).
[13:55:46.451] <TB0>     INFO: 2791816 events read in total (88315ms).
[13:56:30.698] <TB0>     INFO: 4190736 events read in total (132563ms).
[13:56:57.124] <TB0>     INFO: 5025280 events read in total (158988ms).
[13:56:57.162] <TB0>     INFO: Test took 160085ms.
[13:56:57.220] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:57.324] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:58.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:00.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:01.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:02.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:04.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:05.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:06.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:08.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:09.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:10.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:12.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:13.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:14.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:16.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:17.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:18.983] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296996864
[13:57:18.988] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.003 minThrLimit = 86.9787 minThrNLimit = 108.031 -> result = 87.003 -> 87
[13:57:18.000] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.811 minThrLimit = 101.763 minThrNLimit = 128.259 -> result = 101.811 -> 101
[13:57:18.001] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4326 minThrLimit = 96.3586 minThrNLimit = 116.966 -> result = 96.4326 -> 96
[13:57:18.001] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2804 minThrLimit = 89.2436 minThrNLimit = 114.811 -> result = 89.2804 -> 89
[13:57:19.002] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8009 minThrLimit = 83.7439 minThrNLimit = 108.178 -> result = 83.8009 -> 83
[13:57:19.002] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.957 minThrLimit = 87.9467 minThrNLimit = 109.892 -> result = 87.957 -> 87
[13:57:19.002] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9347 minThrLimit = 97.7995 minThrNLimit = 117.167 -> result = 97.9347 -> 97
[13:57:19.004] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.829 minThrLimit = 103.826 minThrNLimit = 127.836 -> result = 103.829 -> 103
[13:57:19.004] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1185 minThrLimit = 91.1084 minThrNLimit = 115.358 -> result = 91.1185 -> 91
[13:57:19.005] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7248 minThrLimit = 91.7053 minThrNLimit = 112.864 -> result = 91.7248 -> 91
[13:57:19.006] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2139 minThrLimit = 96.1715 minThrNLimit = 120.393 -> result = 96.2139 -> 96
[13:57:19.006] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.089 minThrLimit = 100.067 minThrNLimit = 121.68 -> result = 100.089 -> 100
[13:57:19.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.437 minThrLimit = 101.424 minThrNLimit = 121.6 -> result = 101.437 -> 101
[13:57:19.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3067 minThrLimit = 90.0856 minThrNLimit = 114.44 -> result = 90.3067 -> 90
[13:57:19.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1825 minThrLimit = 95.1574 minThrNLimit = 120.797 -> result = 95.1825 -> 95
[13:57:19.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.0808 minThrLimit = 93.0752 minThrNLimit = 119.926 -> result = 93.0808 -> 93
[13:57:19.008] <TB0>     INFO: ROC 0 VthrComp = 87
[13:57:19.008] <TB0>     INFO: ROC 1 VthrComp = 101
[13:57:19.008] <TB0>     INFO: ROC 2 VthrComp = 96
[13:57:19.008] <TB0>     INFO: ROC 3 VthrComp = 89
[13:57:19.008] <TB0>     INFO: ROC 4 VthrComp = 83
[13:57:19.009] <TB0>     INFO: ROC 5 VthrComp = 87
[13:57:19.009] <TB0>     INFO: ROC 6 VthrComp = 97
[13:57:19.009] <TB0>     INFO: ROC 7 VthrComp = 103
[13:57:19.009] <TB0>     INFO: ROC 8 VthrComp = 91
[13:57:19.009] <TB0>     INFO: ROC 9 VthrComp = 91
[13:57:19.009] <TB0>     INFO: ROC 10 VthrComp = 96
[13:57:19.009] <TB0>     INFO: ROC 11 VthrComp = 100
[13:57:19.009] <TB0>     INFO: ROC 12 VthrComp = 101
[13:57:19.009] <TB0>     INFO: ROC 13 VthrComp = 90
[13:57:19.009] <TB0>     INFO: ROC 14 VthrComp = 95
[13:57:19.010] <TB0>     INFO: ROC 15 VthrComp = 93
[13:57:19.010] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:57:19.010] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:19.022] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:19.022] <TB0>     INFO:     run 1 of 1
[13:57:19.022] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:19.385] <TB0>     INFO: Expecting 5025280 events.
[13:57:54.574] <TB0>     INFO: 890704 events read in total (34474ms).
[13:58:29.781] <TB0>     INFO: 1779056 events read in total (69682ms).
[13:59:04.904] <TB0>     INFO: 2666248 events read in total (104804ms).
[13:59:39.530] <TB0>     INFO: 3542760 events read in total (139430ms).
[14:00:14.609] <TB0>     INFO: 4414624 events read in total (174509ms).
[14:00:39.393] <TB0>     INFO: 5025280 events read in total (199293ms).
[14:00:39.457] <TB0>     INFO: Test took 200435ms.
[14:00:39.626] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:39.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:41.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:43.197] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:44.822] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:46.443] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:48.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:49.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:51.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:53.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:54.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:56.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:57.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:59.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:01.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:03.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:04.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:06.326] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251092992
[14:01:06.329] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2705 for pixel 0/25 mean/min/max = 44.2975/32.3218/56.2733
[14:01:06.329] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.0886 for pixel 3/16 mean/min/max = 46.6852/33.2602/60.1103
[14:01:06.330] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.9991 for pixel 0/39 mean/min/max = 46.4542/31.7996/61.1087
[14:01:06.330] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.6224 for pixel 0/2 mean/min/max = 46.0767/32.4568/59.6966
[14:01:06.330] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.3652 for pixel 14/2 mean/min/max = 44.6119/32.8355/56.3884
[14:01:06.331] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.3811 for pixel 6/79 mean/min/max = 44.7737/32.7673/56.7801
[14:01:06.331] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.1922 for pixel 18/0 mean/min/max = 47.4417/33.5124/61.3709
[14:01:06.331] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.3273 for pixel 25/63 mean/min/max = 47.1011/32.7735/61.4288
[14:01:06.331] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.8881 for pixel 18/6 mean/min/max = 46.049/31.8918/60.2062
[14:01:06.332] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.7242 for pixel 51/79 mean/min/max = 46.1153/33.4913/58.7392
[14:01:06.332] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.775 for pixel 51/7 mean/min/max = 44.5035/32.18/56.8269
[14:01:06.332] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.6642 for pixel 3/79 mean/min/max = 45.6309/31.5191/59.7428
[14:01:06.333] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 62.7601 for pixel 51/2 mean/min/max = 47.429/32.052/62.8059
[14:01:06.333] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 64.7215 for pixel 9/2 mean/min/max = 48.1289/31.3156/64.9423
[14:01:06.333] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.9423 for pixel 0/11 mean/min/max = 46.3226/31.6665/60.9788
[14:01:06.334] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.0156 for pixel 2/16 mean/min/max = 44.2293/32.4002/56.0584
[14:01:06.334] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:06.465] <TB0>     INFO: Expecting 411648 events.
[14:01:13.888] <TB0>     INFO: 411648 events read in total (6708ms).
[14:01:13.894] <TB0>     INFO: Expecting 411648 events.
[14:01:21.332] <TB0>     INFO: 411648 events read in total (6769ms).
[14:01:21.341] <TB0>     INFO: Expecting 411648 events.
[14:01:28.829] <TB0>     INFO: 411648 events read in total (6831ms).
[14:01:28.839] <TB0>     INFO: Expecting 411648 events.
[14:01:36.230] <TB0>     INFO: 411648 events read in total (6729ms).
[14:01:36.243] <TB0>     INFO: Expecting 411648 events.
[14:01:43.701] <TB0>     INFO: 411648 events read in total (6798ms).
[14:01:43.718] <TB0>     INFO: Expecting 411648 events.
[14:01:51.100] <TB0>     INFO: 411648 events read in total (6730ms).
[14:01:51.119] <TB0>     INFO: Expecting 411648 events.
[14:01:58.596] <TB0>     INFO: 411648 events read in total (6823ms).
[14:01:58.619] <TB0>     INFO: Expecting 411648 events.
[14:02:06.197] <TB0>     INFO: 411648 events read in total (6932ms).
[14:02:06.222] <TB0>     INFO: Expecting 411648 events.
[14:02:13.810] <TB0>     INFO: 411648 events read in total (6948ms).
[14:02:13.836] <TB0>     INFO: Expecting 411648 events.
[14:02:21.401] <TB0>     INFO: 411648 events read in total (6926ms).
[14:02:21.430] <TB0>     INFO: Expecting 411648 events.
[14:02:29.103] <TB0>     INFO: 411648 events read in total (7025ms).
[14:02:29.135] <TB0>     INFO: Expecting 411648 events.
[14:02:36.646] <TB0>     INFO: 411648 events read in total (6877ms).
[14:02:36.678] <TB0>     INFO: Expecting 411648 events.
[14:02:44.239] <TB0>     INFO: 411648 events read in total (6923ms).
[14:02:44.274] <TB0>     INFO: Expecting 411648 events.
[14:02:51.904] <TB0>     INFO: 411648 events read in total (6995ms).
[14:02:51.944] <TB0>     INFO: Expecting 411648 events.
[14:02:59.559] <TB0>     INFO: 411648 events read in total (6996ms).
[14:02:59.599] <TB0>     INFO: Expecting 411648 events.
[14:03:07.182] <TB0>     INFO: 411648 events read in total (6955ms).
[14:03:07.228] <TB0>     INFO: Test took 120894ms.
[14:03:07.727] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1904 < 35 for itrim+1 = 93; old thr = 34.9818 ... break
[14:03:07.770] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.371 < 35 for itrim+1 = 124; old thr = 34.8026 ... break
[14:03:07.798] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.1095 < 35 for itrim+1 = 110; old thr = 34.5394 ... break
[14:03:07.833] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0444 < 35 for itrim = 106; old thr = 34.57 ... break
[14:03:07.876] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0731 < 35 for itrim+1 = 111; old thr = 34.975 ... break
[14:03:07.911] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4083 < 35 for itrim+1 = 104; old thr = 34.8853 ... break
[14:03:07.950] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1168 < 35 for itrim = 128; old thr = 34.0639 ... break
[14:03:07.986] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2914 < 35 for itrim+1 = 124; old thr = 34.7104 ... break
[14:03:08.025] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1983 < 35 for itrim = 114; old thr = 34.3198 ... break
[14:03:08.051] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.253 < 35 for itrim = 91; old thr = 34.4759 ... break
[14:03:08.093] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6283 < 35 for itrim+1 = 100; old thr = 34.7904 ... break
[14:03:08.125] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 106; old thr = 34.9062 ... break
[14:03:08.153] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.157 < 35 for itrim = 117; old thr = 33.9487 ... break
[14:03:08.196] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8682 < 35 for itrim = 142; old thr = 34.0733 ... break
[14:03:08.231] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2063 < 35 for itrim = 115; old thr = 33.8535 ... break
[14:03:08.275] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9055 < 35 for itrim+1 = 111; old thr = 34.1437 ... break
[14:03:08.351] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:03:08.361] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:08.361] <TB0>     INFO:     run 1 of 1
[14:03:08.361] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:08.704] <TB0>     INFO: Expecting 5025280 events.
[14:03:42.808] <TB0>     INFO: 872704 events read in total (33389ms).
[14:04:17.609] <TB0>     INFO: 1743488 events read in total (68190ms).
[14:04:52.652] <TB0>     INFO: 2613448 events read in total (103233ms).
[14:05:27.450] <TB0>     INFO: 3471688 events read in total (138031ms).
[14:06:02.402] <TB0>     INFO: 4325616 events read in total (172983ms).
[14:06:31.189] <TB0>     INFO: 5025280 events read in total (201770ms).
[14:06:31.273] <TB0>     INFO: Test took 202912ms.
[14:06:31.454] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:31.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:33.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:34.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:36.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:38.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:39.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:41.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:42.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:44.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:46.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:47.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:49.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:51.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:52.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:54.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:55.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:57.427] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263131136
[14:06:57.429] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.628065 .. 49.708139
[14:06:57.503] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:06:57.513] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:57.513] <TB0>     INFO:     run 1 of 1
[14:06:57.513] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:57.856] <TB0>     INFO: Expecting 1730560 events.
[14:07:37.190] <TB0>     INFO: 1113144 events read in total (38619ms).
[14:07:59.526] <TB0>     INFO: 1730560 events read in total (60955ms).
[14:07:59.550] <TB0>     INFO: Test took 62037ms.
[14:07:59.593] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:59.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:00.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:01.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:02.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:03.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:04.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:05.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:06.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:07.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:08.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:09.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:10.560] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:11.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:12.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:13.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:14.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:15.513] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309469184
[14:08:15.595] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.942546 .. 46.124018
[14:08:15.670] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:08:15.680] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:15.680] <TB0>     INFO:     run 1 of 1
[14:08:15.680] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:16.024] <TB0>     INFO: Expecting 1697280 events.
[14:08:56.322] <TB0>     INFO: 1146528 events read in total (39583ms).
[14:09:15.876] <TB0>     INFO: 1697280 events read in total (59137ms).
[14:09:15.892] <TB0>     INFO: Test took 60213ms.
[14:09:15.929] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:16.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:17.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:18.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:19.045] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:20.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:21.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:22.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:23.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:24.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:25.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:26.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:27.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:28.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:29.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:30.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:31.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:32.157] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 335933440
[14:09:32.239] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.065186 .. 43.733260
[14:09:32.314] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:09:32.324] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:32.324] <TB0>     INFO:     run 1 of 1
[14:09:32.324] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:32.667] <TB0>     INFO: Expecting 1397760 events.
[14:10:12.998] <TB0>     INFO: 1129752 events read in total (39616ms).
[14:10:22.471] <TB0>     INFO: 1397760 events read in total (49089ms).
[14:10:22.483] <TB0>     INFO: Test took 50159ms.
[14:10:22.513] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:22.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:23.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:24.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:25.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:26.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:27.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:28.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:29.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:30.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:31.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:32.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:32.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:33.904] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:34.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:35.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:36.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:37.766] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341934080
[14:10:37.849] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.659225 .. 43.733260
[14:10:37.923] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:10:37.933] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:37.933] <TB0>     INFO:     run 1 of 1
[14:10:37.933] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:38.276] <TB0>     INFO: Expecting 1331200 events.
[14:11:17.336] <TB0>     INFO: 1111480 events read in total (38345ms).
[14:11:25.352] <TB0>     INFO: 1331200 events read in total (46362ms).
[14:11:25.365] <TB0>     INFO: Test took 47432ms.
[14:11:25.396] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:25.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:26.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:27.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:28.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:29.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:30.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:31.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:32.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:33.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:33.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:34.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:35.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:36.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:37.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:38.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:39.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:40.617] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348356608
[14:11:40.700] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:11:40.700] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:11:40.709] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:40.709] <TB0>     INFO:     run 1 of 1
[14:11:40.710] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:41.052] <TB0>     INFO: Expecting 1364480 events.
[14:12:21.425] <TB0>     INFO: 1075056 events read in total (39658ms).
[14:12:32.177] <TB0>     INFO: 1364480 events read in total (50411ms).
[14:12:32.192] <TB0>     INFO: Test took 51482ms.
[14:12:32.226] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:32.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:33.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:34.243] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:35.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:36.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:37.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:38.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:39.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:40.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:41.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:41.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:42.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:43.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:44.903] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:45.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:46.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:47.810] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358113280
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[14:12:47.860] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[14:12:47.861] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[14:12:47.861] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C0.dat
[14:12:47.869] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C1.dat
[14:12:47.876] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C2.dat
[14:12:47.882] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C3.dat
[14:12:47.889] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C4.dat
[14:12:47.896] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C5.dat
[14:12:47.903] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C6.dat
[14:12:47.909] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C7.dat
[14:12:47.916] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C8.dat
[14:12:47.923] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C9.dat
[14:12:47.929] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C10.dat
[14:12:47.936] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C11.dat
[14:12:47.943] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C12.dat
[14:12:47.949] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C13.dat
[14:12:47.956] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C14.dat
[14:12:47.963] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C15.dat
[14:12:47.969] <TB0>     INFO: PixTestTrim::trimTest() done
[14:12:47.969] <TB0>     INFO: vtrim:      93 124 110 106 111 104 128 124 114  91 100 106 117 142 115 111 
[14:12:47.969] <TB0>     INFO: vthrcomp:   87 101  96  89  83  87  97 103  91  91  96 100 101  90  95  93 
[14:12:47.969] <TB0>     INFO: vcal mean:  34.99  35.01  34.99  34.99  35.01  34.98  34.94  34.96  34.98  34.96  34.95  34.92  34.96  35.03  34.97  34.98 
[14:12:47.969] <TB0>     INFO: vcal RMS:    0.81   0.87   0.85   0.77   0.79   0.81   0.87   1.03   0.86   0.80   0.80   0.87   0.91   0.89   0.82   0.78 
[14:12:47.969] <TB0>     INFO: bits mean:   9.79   9.29   9.17   8.66   9.89   9.44   9.22   9.17   9.65   8.62   9.18   9.41   9.27   9.39   9.00   9.72 
[14:12:47.969] <TB0>     INFO: bits RMS:    2.67   2.59   2.85   2.96   2.49   2.69   2.53   2.62   2.64   2.86   2.93   2.86   2.69   2.69   2.93   2.63 
[14:12:47.981] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:47.981] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:12:47.981] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:47.984] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:12:47.984] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:12:47.995] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:47.995] <TB0>     INFO:     run 1 of 1
[14:12:47.995] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:48.349] <TB0>     INFO: Expecting 4160000 events.
[14:13:33.446] <TB0>     INFO: 1157975 events read in total (44382ms).
[14:14:18.922] <TB0>     INFO: 2303705 events read in total (89858ms).
[14:15:04.598] <TB0>     INFO: 3435745 events read in total (135535ms).
[14:15:33.758] <TB0>     INFO: 4160000 events read in total (164694ms).
[14:15:33.815] <TB0>     INFO: Test took 165820ms.
[14:15:33.938] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:34.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:36.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:38.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:39.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:41.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:43.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:45.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:47.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:49.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:51.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:53.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:55.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:57.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:59.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:01.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:03.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:05.193] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390385664
[14:16:05.194] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:16:05.269] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:16:05.270] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:16:05.280] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:05.280] <TB0>     INFO:     run 1 of 1
[14:16:05.280] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:05.625] <TB0>     INFO: Expecting 3577600 events.
[14:16:52.622] <TB0>     INFO: 1201575 events read in total (46281ms).
[14:17:39.567] <TB0>     INFO: 2383880 events read in total (93226ms).
[14:18:25.261] <TB0>     INFO: 3558025 events read in total (138920ms).
[14:18:26.367] <TB0>     INFO: 3577600 events read in total (140026ms).
[14:18:26.406] <TB0>     INFO: Test took 141126ms.
[14:18:26.502] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:26.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:28.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:30.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:32.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:33.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:35.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:37.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:39.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:40.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:42.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:44.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:46.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:48.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:49.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:51.478] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:53.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:54.934] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390385664
[14:18:54.935] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:18:55.008] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:18:55.008] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[14:18:55.018] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:18:55.018] <TB0>     INFO:     run 1 of 1
[14:18:55.018] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:55.360] <TB0>     INFO: Expecting 3307200 events.
[14:19:43.673] <TB0>     INFO: 1261655 events read in total (47598ms).
[14:20:31.881] <TB0>     INFO: 2496845 events read in total (95806ms).
[14:21:03.356] <TB0>     INFO: 3307200 events read in total (127281ms).
[14:21:03.396] <TB0>     INFO: Test took 128378ms.
[14:21:03.476] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:03.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:05.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:06.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:08.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:10.120] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:11.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:13.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:15.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:16.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:18.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:19.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:21.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:23.104] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:24.661] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:26.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:27.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:29.572] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390385664
[14:21:29.573] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:21:29.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:21:29.645] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:21:29.656] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:29.656] <TB0>     INFO:     run 1 of 1
[14:21:29.656] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:29.998] <TB0>     INFO: Expecting 3348800 events.
[14:22:19.621] <TB0>     INFO: 1251710 events read in total (48908ms).
[14:23:07.942] <TB0>     INFO: 2477705 events read in total (97229ms).
[14:23:42.615] <TB0>     INFO: 3348800 events read in total (131902ms).
[14:23:42.652] <TB0>     INFO: Test took 132996ms.
[14:23:42.735] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:42.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:44.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:46.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:47.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:49.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:51.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:52.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:54.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:56.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:57.809] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:59.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:01.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:02.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:04.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:05.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:07.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:09.308] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390385664
[14:24:09.309] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:24:09.384] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:24:09.384] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[14:24:09.394] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:09.394] <TB0>     INFO:     run 1 of 1
[14:24:09.394] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:09.741] <TB0>     INFO: Expecting 3328000 events.
[14:24:57.407] <TB0>     INFO: 1256520 events read in total (46951ms).
[14:25:45.207] <TB0>     INFO: 2486150 events read in total (94751ms).
[14:26:17.218] <TB0>     INFO: 3328000 events read in total (126763ms).
[14:26:17.258] <TB0>     INFO: Test took 127864ms.
[14:26:17.345] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:17.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:19.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:20.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:22.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:24.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:25.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:27.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:29.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:30.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:32.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:33.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:35.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:37.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:38.773] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:40.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:42.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:43.709] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390385664
[14:26:43.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.92136, thr difference RMS: 1.31878
[14:26:43.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.1866, thr difference RMS: 1.6305
[14:26:43.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.2538, thr difference RMS: 1.47401
[14:26:43.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.57578, thr difference RMS: 1.30808
[14:26:43.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.04132, thr difference RMS: 1.18596
[14:26:43.711] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.51496, thr difference RMS: 1.42805
[14:26:43.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.189, thr difference RMS: 1.26191
[14:26:43.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.47356, thr difference RMS: 1.29503
[14:26:43.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.51864, thr difference RMS: 1.5197
[14:26:43.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.92189, thr difference RMS: 1.51553
[14:26:43.712] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.45989, thr difference RMS: 1.55317
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.313, thr difference RMS: 1.57158
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.0687, thr difference RMS: 1.25733
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.57754, thr difference RMS: 1.53699
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.17171, thr difference RMS: 1.5515
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.95981, thr difference RMS: 1.34615
[14:26:43.713] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.82081, thr difference RMS: 1.33935
[14:26:43.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.99201, thr difference RMS: 1.60201
[14:26:43.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.0628, thr difference RMS: 1.43543
[14:26:43.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.51858, thr difference RMS: 1.31299
[14:26:43.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.86474, thr difference RMS: 1.15717
[14:26:43.714] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.39909, thr difference RMS: 1.42401
[14:26:43.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.0558, thr difference RMS: 1.24257
[14:26:43.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.42137, thr difference RMS: 1.27726
[14:26:43.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.49683, thr difference RMS: 1.5439
[14:26:43.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.84641, thr difference RMS: 1.5329
[14:26:43.715] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.39229, thr difference RMS: 1.54129
[14:26:43.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2413, thr difference RMS: 1.56851
[14:26:43.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.0358, thr difference RMS: 1.24925
[14:26:43.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.491, thr difference RMS: 1.53995
[14:26:43.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.18299, thr difference RMS: 1.54326
[14:26:43.716] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.98953, thr difference RMS: 1.33866
[14:26:43.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.81369, thr difference RMS: 1.32086
[14:26:43.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.99413, thr difference RMS: 1.59457
[14:26:43.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.95549, thr difference RMS: 1.44506
[14:26:43.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.51755, thr difference RMS: 1.2966
[14:26:43.717] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.96145, thr difference RMS: 1.14363
[14:26:43.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.37413, thr difference RMS: 1.40214
[14:26:43.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0065, thr difference RMS: 1.23772
[14:26:43.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.53952, thr difference RMS: 1.25336
[14:26:43.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.61819, thr difference RMS: 1.51373
[14:26:43.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.9301, thr difference RMS: 1.51529
[14:26:43.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.42821, thr difference RMS: 1.54297
[14:26:43.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.2501, thr difference RMS: 1.55983
[14:26:43.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.0776, thr difference RMS: 1.22892
[14:26:43.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.46348, thr difference RMS: 1.53071
[14:26:43.719] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.23027, thr difference RMS: 1.55083
[14:26:43.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.95669, thr difference RMS: 1.36046
[14:26:43.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.89396, thr difference RMS: 1.30772
[14:26:43.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.0439, thr difference RMS: 1.59697
[14:26:43.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.95502, thr difference RMS: 1.43113
[14:26:43.720] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.51475, thr difference RMS: 1.30309
[14:26:43.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.04599, thr difference RMS: 1.13622
[14:26:43.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.44051, thr difference RMS: 1.39613
[14:26:43.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0821, thr difference RMS: 1.23969
[14:26:43.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.64691, thr difference RMS: 1.23365
[14:26:43.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.81711, thr difference RMS: 1.53147
[14:26:43.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.9768, thr difference RMS: 1.51583
[14:26:43.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.51604, thr difference RMS: 1.53302
[14:26:43.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.3126, thr difference RMS: 1.56354
[14:26:43.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.172, thr difference RMS: 1.22703
[14:26:43.722] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.46908, thr difference RMS: 1.53586
[14:26:43.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.3427, thr difference RMS: 1.53193
[14:26:43.723] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.07874, thr difference RMS: 1.32685
[14:26:43.824] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:26:43.827] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1946 seconds
[14:26:43.827] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:26:44.536] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:26:44.536] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:26:44.539] <TB0>     INFO: ######################################################################
[14:26:44.539] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:26:44.539] <TB0>     INFO: ######################################################################
[14:26:44.539] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:44.539] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:26:44.539] <TB0>     INFO:    ----------------------------------------------------------------------
[14:26:44.539] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:26:44.549] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:26:44.549] <TB0>     INFO:     run 1 of 1
[14:26:44.549] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:44.892] <TB0>     INFO: Expecting 59072000 events.
[14:27:14.171] <TB0>     INFO: 1073400 events read in total (28564ms).
[14:27:40.770] <TB0>     INFO: 2141400 events read in total (55163ms).
[14:28:09.091] <TB0>     INFO: 3209600 events read in total (83484ms).
[14:28:37.655] <TB0>     INFO: 4282000 events read in total (112048ms).
[14:29:06.897] <TB0>     INFO: 5350800 events read in total (141290ms).
[14:29:35.117] <TB0>     INFO: 6421400 events read in total (169510ms).
[14:30:03.282] <TB0>     INFO: 7491600 events read in total (197675ms).
[14:30:31.492] <TB0>     INFO: 8559600 events read in total (225885ms).
[14:30:59.812] <TB0>     INFO: 9628000 events read in total (254205ms).
[14:31:28.097] <TB0>     INFO: 10700400 events read in total (282490ms).
[14:31:56.271] <TB0>     INFO: 11768600 events read in total (310664ms).
[14:32:24.503] <TB0>     INFO: 12836600 events read in total (338896ms).
[14:32:52.845] <TB0>     INFO: 13909000 events read in total (367238ms).
[14:33:21.102] <TB0>     INFO: 14977800 events read in total (395495ms).
[14:33:49.464] <TB0>     INFO: 16046600 events read in total (423857ms).
[14:34:18.643] <TB0>     INFO: 17118800 events read in total (453036ms).
[14:34:46.939] <TB0>     INFO: 18187200 events read in total (481332ms).
[14:35:15.126] <TB0>     INFO: 19256600 events read in total (509519ms).
[14:35:43.476] <TB0>     INFO: 20328400 events read in total (537869ms).
[14:36:11.749] <TB0>     INFO: 21397200 events read in total (566142ms).
[14:36:39.999] <TB0>     INFO: 22467000 events read in total (594392ms).
[14:37:08.219] <TB0>     INFO: 23538200 events read in total (622612ms).
[14:37:36.464] <TB0>     INFO: 24606400 events read in total (650857ms).
[14:38:04.637] <TB0>     INFO: 25677000 events read in total (679030ms).
[14:38:32.898] <TB0>     INFO: 26748000 events read in total (707291ms).
[14:39:01.082] <TB0>     INFO: 27816200 events read in total (735476ms).
[14:39:29.343] <TB0>     INFO: 28886200 events read in total (763736ms).
[14:39:57.659] <TB0>     INFO: 29956800 events read in total (792052ms).
[14:40:25.865] <TB0>     INFO: 31024800 events read in total (820258ms).
[14:40:54.024] <TB0>     INFO: 32092800 events read in total (848417ms).
[14:41:22.226] <TB0>     INFO: 33164800 events read in total (876619ms).
[14:41:50.499] <TB0>     INFO: 34233000 events read in total (904892ms).
[14:42:18.746] <TB0>     INFO: 35301200 events read in total (933139ms).
[14:42:47.096] <TB0>     INFO: 36373800 events read in total (961489ms).
[14:43:15.334] <TB0>     INFO: 37442200 events read in total (989727ms).
[14:43:43.608] <TB0>     INFO: 38510200 events read in total (1018001ms).
[14:44:11.827] <TB0>     INFO: 39581600 events read in total (1046220ms).
[14:44:39.954] <TB0>     INFO: 40649600 events read in total (1074347ms).
[14:45:08.247] <TB0>     INFO: 41717600 events read in total (1102640ms).
[14:45:36.650] <TB0>     INFO: 42786800 events read in total (1131043ms).
[14:46:04.922] <TB0>     INFO: 43857200 events read in total (1159315ms).
[14:46:33.176] <TB0>     INFO: 44925200 events read in total (1187569ms).
[14:47:01.406] <TB0>     INFO: 45993000 events read in total (1215799ms).
[14:47:29.684] <TB0>     INFO: 47063600 events read in total (1244077ms).
[14:47:57.902] <TB0>     INFO: 48132800 events read in total (1272295ms).
[14:48:26.122] <TB0>     INFO: 49200400 events read in total (1300515ms).
[14:48:54.320] <TB0>     INFO: 50268800 events read in total (1328713ms).
[14:49:22.619] <TB0>     INFO: 51340000 events read in total (1357012ms).
[14:49:50.887] <TB0>     INFO: 52408000 events read in total (1385280ms).
[14:50:19.224] <TB0>     INFO: 53476400 events read in total (1413617ms).
[14:50:47.542] <TB0>     INFO: 54547200 events read in total (1441935ms).
[14:51:15.759] <TB0>     INFO: 55616200 events read in total (1470152ms).
[14:51:44.055] <TB0>     INFO: 56683800 events read in total (1498448ms).
[14:52:12.239] <TB0>     INFO: 57752400 events read in total (1526632ms).
[14:52:40.398] <TB0>     INFO: 58824400 events read in total (1554791ms).
[14:52:47.217] <TB0>     INFO: 59072000 events read in total (1561610ms).
[14:52:47.238] <TB0>     INFO: Test took 1562689ms.
[14:52:47.297] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:47.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:47.421] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:48.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:48.590] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:49.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:49.759] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:50.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:50.968] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:52.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:52.176] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:53.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:53.383] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:54.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:54.582] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:55.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:55.769] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:56.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:56.001] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:58.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:58.204] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:52:59.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:59.444] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:00.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:00.670] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:01.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:01.889] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:03.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:03.114] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:04.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:04.317] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:05.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:05.509] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:06.695] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498991104
[14:53:06.722] <TB0>     INFO: PixTestScurves::scurves() done 
[14:53:06.722] <TB0>     INFO: Vcal mean:  35.10  35.09  35.06  35.10  35.09  35.08  35.06  35.07  35.12  35.06  35.05  35.03  35.10  35.10  35.05  35.04 
[14:53:06.722] <TB0>     INFO: Vcal RMS:    0.69   0.73   0.72   0.65   0.66   0.67   0.73   0.93   0.75   0.67   0.68   0.76   0.78   0.78   0.71   0.64 
[14:53:06.722] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:53:06.795] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:53:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:53:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:53:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:53:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:53:06.795] <TB0>     INFO: ######################################################################
[14:53:06.795] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:53:06.795] <TB0>     INFO: ######################################################################
[14:53:06.798] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:53:07.140] <TB0>     INFO: Expecting 41600 events.
[14:53:11.198] <TB0>     INFO: 41600 events read in total (3337ms).
[14:53:11.198] <TB0>     INFO: Test took 4399ms.
[14:53:11.206] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:11.206] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:53:11.206] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:53:11.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 11, 71] has eff 0/10
[14:53:11.211] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 11, 71]
[14:53:11.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:53:11.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:53:11.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:53:11.214] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:53:11.551] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:11.894] <TB0>     INFO: Expecting 41600 events.
[14:53:15.994] <TB0>     INFO: 41600 events read in total (3385ms).
[14:53:15.995] <TB0>     INFO: Test took 4444ms.
[14:53:16.003] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:16.003] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:53:16.003] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:53:16.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.225
[14:53:16.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 171
[14:53:16.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.422
[14:53:16.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:53:16.008] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.789
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.294
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 189
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.715
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 183
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.324
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.711
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.276
[14:53:16.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.67
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 179
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.358
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 192
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.547
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 180
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.148
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 183
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.263
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 172
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.271
[14:53:16.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.006
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.539
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 187
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:53:16.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:53:16.095] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:53:16.446] <TB0>     INFO: Expecting 41600 events.
[14:53:20.592] <TB0>     INFO: 41600 events read in total (3431ms).
[14:53:20.592] <TB0>     INFO: Test took 4497ms.
[14:53:20.600] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:20.600] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:53:20.600] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:53:20.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 12
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6495
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 66
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2652
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 76
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2988
[14:53:20.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 67
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6152
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,13] phvalue 86
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6299
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 83
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.2789
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 86
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4358
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2318
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 80
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2979
[14:53:20.606] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.29
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 92
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3315
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,14] phvalue 75
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0857
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9239
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 62
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7212
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 69
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9322
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 70
[14:53:20.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.4402
[14:53:20.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,48] phvalue 85
[14:53:20.609] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 0 0
[14:53:21.008] <TB0>     INFO: Expecting 2560 events.
[14:53:21.966] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:21.966] <TB0>     INFO: Test took 1357ms.
[14:53:21.967] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:21.967] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 1 1
[14:53:22.474] <TB0>     INFO: Expecting 2560 events.
[14:53:23.430] <TB0>     INFO: 2560 events read in total (241ms).
[14:53:23.430] <TB0>     INFO: Test took 1463ms.
[14:53:23.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:23.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[14:53:23.938] <TB0>     INFO: Expecting 2560 events.
[14:53:24.894] <TB0>     INFO: 2560 events read in total (241ms).
[14:53:24.894] <TB0>     INFO: Test took 1463ms.
[14:53:24.894] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:24.895] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 13, 3 3
[14:53:25.402] <TB0>     INFO: Expecting 2560 events.
[14:53:26.358] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:26.358] <TB0>     INFO: Test took 1463ms.
[14:53:26.358] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:26.358] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 4 4
[14:53:26.866] <TB0>     INFO: Expecting 2560 events.
[14:53:27.822] <TB0>     INFO: 2560 events read in total (241ms).
[14:53:27.822] <TB0>     INFO: Test took 1465ms.
[14:53:27.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:27.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 5 5
[14:53:28.331] <TB0>     INFO: Expecting 2560 events.
[14:53:29.287] <TB0>     INFO: 2560 events read in total (241ms).
[14:53:29.288] <TB0>     INFO: Test took 1465ms.
[14:53:29.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:29.288] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[14:53:29.796] <TB0>     INFO: Expecting 2560 events.
[14:53:30.752] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:30.753] <TB0>     INFO: Test took 1465ms.
[14:53:30.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:30.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 7 7
[14:53:31.260] <TB0>     INFO: Expecting 2560 events.
[14:53:32.217] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:32.218] <TB0>     INFO: Test took 1465ms.
[14:53:32.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:32.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[14:53:32.725] <TB0>     INFO: Expecting 2560 events.
[14:53:33.682] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:33.683] <TB0>     INFO: Test took 1465ms.
[14:53:33.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:33.683] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[14:53:34.190] <TB0>     INFO: Expecting 2560 events.
[14:53:35.147] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:35.147] <TB0>     INFO: Test took 1464ms.
[14:53:35.147] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:35.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 14, 10 10
[14:53:35.655] <TB0>     INFO: Expecting 2560 events.
[14:53:36.612] <TB0>     INFO: 2560 events read in total (242ms).
[14:53:36.613] <TB0>     INFO: Test took 1465ms.
[14:53:36.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:36.613] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[14:53:37.120] <TB0>     INFO: Expecting 2560 events.
[14:53:38.078] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:38.078] <TB0>     INFO: Test took 1465ms.
[14:53:38.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:38.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 12 12
[14:53:38.585] <TB0>     INFO: Expecting 2560 events.
[14:53:39.543] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:39.543] <TB0>     INFO: Test took 1464ms.
[14:53:39.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:39.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 13 13
[14:53:40.051] <TB0>     INFO: Expecting 2560 events.
[14:53:41.009] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:41.009] <TB0>     INFO: Test took 1465ms.
[14:53:41.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:41.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 14 14
[14:53:41.517] <TB0>     INFO: Expecting 2560 events.
[14:53:42.474] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:42.475] <TB0>     INFO: Test took 1466ms.
[14:53:42.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:42.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 48, 15 15
[14:53:42.983] <TB0>     INFO: Expecting 2560 events.
[14:53:43.940] <TB0>     INFO: 2560 events read in total (243ms).
[14:53:43.940] <TB0>     INFO: Test took 1465ms.
[14:53:43.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:53:43.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:53:43.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[14:53:43.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:53:43.943] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:53:44.450] <TB0>     INFO: Expecting 655360 events.
[14:53:56.237] <TB0>     INFO: 655360 events read in total (11073ms).
[14:53:56.247] <TB0>     INFO: Expecting 655360 events.
[14:54:07.553] <TB0>     INFO: 655360 events read in total (10744ms).
[14:54:07.569] <TB0>     INFO: Expecting 655360 events.
[14:54:19.082] <TB0>     INFO: 655360 events read in total (10955ms).
[14:54:19.102] <TB0>     INFO: Expecting 655360 events.
[14:54:30.611] <TB0>     INFO: 655360 events read in total (10962ms).
[14:54:30.635] <TB0>     INFO: Expecting 655360 events.
[14:54:42.159] <TB0>     INFO: 655360 events read in total (10976ms).
[14:54:42.188] <TB0>     INFO: Expecting 655360 events.
[14:54:53.671] <TB0>     INFO: 655360 events read in total (10940ms).
[14:54:53.703] <TB0>     INFO: Expecting 655360 events.
[14:55:05.036] <TB0>     INFO: 655360 events read in total (10792ms).
[14:55:05.072] <TB0>     INFO: Expecting 655360 events.
[14:55:16.316] <TB0>     INFO: 655360 events read in total (10705ms).
[14:55:16.357] <TB0>     INFO: Expecting 655360 events.
[14:55:27.898] <TB0>     INFO: 655360 events read in total (11007ms).
[14:55:27.942] <TB0>     INFO: Expecting 655360 events.
[14:55:39.528] <TB0>     INFO: 655360 events read in total (11059ms).
[14:55:39.577] <TB0>     INFO: Expecting 655360 events.
[14:55:51.145] <TB0>     INFO: 655360 events read in total (11042ms).
[14:55:51.197] <TB0>     INFO: Expecting 655360 events.
[14:56:02.769] <TB0>     INFO: 655360 events read in total (11046ms).
[14:56:02.826] <TB0>     INFO: Expecting 655360 events.
[14:56:14.502] <TB0>     INFO: 655360 events read in total (11149ms).
[14:56:14.564] <TB0>     INFO: Expecting 655360 events.
[14:56:26.110] <TB0>     INFO: 655360 events read in total (11020ms).
[14:56:26.181] <TB0>     INFO: Expecting 655360 events.
[14:56:37.845] <TB0>     INFO: 655360 events read in total (11138ms).
[14:56:37.914] <TB0>     INFO: Expecting 655360 events.
[14:56:49.462] <TB0>     INFO: 655360 events read in total (11022ms).
[14:56:49.536] <TB0>     INFO: Test took 185593ms.
[14:56:49.631] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:49.936] <TB0>     INFO: Expecting 655360 events.
[14:57:01.618] <TB0>     INFO: 655360 events read in total (10967ms).
[14:57:01.629] <TB0>     INFO: Expecting 655360 events.
[14:57:13.187] <TB0>     INFO: 655360 events read in total (10997ms).
[14:57:13.202] <TB0>     INFO: Expecting 655360 events.
[14:57:24.739] <TB0>     INFO: 655360 events read in total (10977ms).
[14:57:24.758] <TB0>     INFO: Expecting 655360 events.
[14:57:36.456] <TB0>     INFO: 655360 events read in total (11143ms).
[14:57:36.479] <TB0>     INFO: Expecting 655360 events.
[14:57:47.994] <TB0>     INFO: 655360 events read in total (10966ms).
[14:57:48.021] <TB0>     INFO: Expecting 655360 events.
[14:57:59.543] <TB0>     INFO: 655360 events read in total (10975ms).
[14:57:59.575] <TB0>     INFO: Expecting 655360 events.
[14:58:11.101] <TB0>     INFO: 655360 events read in total (10991ms).
[14:58:11.142] <TB0>     INFO: Expecting 655360 events.
[14:58:22.618] <TB0>     INFO: 655360 events read in total (10944ms).
[14:58:22.659] <TB0>     INFO: Expecting 655360 events.
[14:58:34.359] <TB0>     INFO: 655360 events read in total (11167ms).
[14:58:34.407] <TB0>     INFO: Expecting 655360 events.
[14:58:45.915] <TB0>     INFO: 655360 events read in total (10982ms).
[14:58:45.963] <TB0>     INFO: Expecting 655360 events.
[14:58:57.571] <TB0>     INFO: 655360 events read in total (11081ms).
[14:58:57.624] <TB0>     INFO: Expecting 655360 events.
[14:59:09.151] <TB0>     INFO: 655360 events read in total (11001ms).
[14:59:09.212] <TB0>     INFO: Expecting 655360 events.
[14:59:20.788] <TB0>     INFO: 655360 events read in total (11049ms).
[14:59:20.849] <TB0>     INFO: Expecting 655360 events.
[14:59:32.511] <TB0>     INFO: 655360 events read in total (11136ms).
[14:59:32.579] <TB0>     INFO: Expecting 655360 events.
[14:59:44.146] <TB0>     INFO: 655360 events read in total (11040ms).
[14:59:44.219] <TB0>     INFO: Expecting 655360 events.
[14:59:55.927] <TB0>     INFO: 655360 events read in total (11181ms).
[14:59:55.000] <TB0>     INFO: Test took 186369ms.
[14:59:56.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:59:56.174] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:59:56.175] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:59:56.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:59:56.176] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:59:56.177] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:59:56.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:59:56.178] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:59:56.179] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.180] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:59:56.180] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:59:56.180] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:59:56.180] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.187] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.194] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.201] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.208] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.215] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.221] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.229] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.236] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.243] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.250] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.256] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.263] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.270] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.277] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.284] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:59:56.291] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:56.344] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:56.345] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:56.691] <TB0>     INFO: Expecting 41600 events.
[15:00:00.521] <TB0>     INFO: 41600 events read in total (3115ms).
[15:00:00.522] <TB0>     INFO: Test took 4173ms.
[15:00:01.168] <TB0>     INFO: Expecting 41600 events.
[15:00:05.009] <TB0>     INFO: 41600 events read in total (3127ms).
[15:00:05.010] <TB0>     INFO: Test took 4186ms.
[15:00:05.653] <TB0>     INFO: Expecting 41600 events.
[15:00:09.469] <TB0>     INFO: 41600 events read in total (3101ms).
[15:00:09.470] <TB0>     INFO: Test took 4161ms.
[15:00:09.771] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:09.903] <TB0>     INFO: Expecting 2560 events.
[15:00:10.860] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:10.861] <TB0>     INFO: Test took 1090ms.
[15:00:10.864] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:11.369] <TB0>     INFO: Expecting 2560 events.
[15:00:12.327] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:12.327] <TB0>     INFO: Test took 1463ms.
[15:00:12.329] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:12.835] <TB0>     INFO: Expecting 2560 events.
[15:00:13.792] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:13.792] <TB0>     INFO: Test took 1463ms.
[15:00:13.794] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:14.301] <TB0>     INFO: Expecting 2560 events.
[15:00:15.259] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:15.260] <TB0>     INFO: Test took 1466ms.
[15:00:15.263] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:15.768] <TB0>     INFO: Expecting 2560 events.
[15:00:16.726] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:16.727] <TB0>     INFO: Test took 1464ms.
[15:00:16.729] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:17.235] <TB0>     INFO: Expecting 2560 events.
[15:00:18.193] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:18.193] <TB0>     INFO: Test took 1464ms.
[15:00:18.196] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:18.702] <TB0>     INFO: Expecting 2560 events.
[15:00:19.659] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:19.660] <TB0>     INFO: Test took 1464ms.
[15:00:19.662] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:20.168] <TB0>     INFO: Expecting 2560 events.
[15:00:21.126] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:21.126] <TB0>     INFO: Test took 1464ms.
[15:00:21.129] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:21.635] <TB0>     INFO: Expecting 2560 events.
[15:00:22.593] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:22.593] <TB0>     INFO: Test took 1464ms.
[15:00:22.595] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:23.101] <TB0>     INFO: Expecting 2560 events.
[15:00:24.059] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:24.059] <TB0>     INFO: Test took 1464ms.
[15:00:24.061] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:24.567] <TB0>     INFO: Expecting 2560 events.
[15:00:25.527] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:25.527] <TB0>     INFO: Test took 1466ms.
[15:00:25.529] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:26.036] <TB0>     INFO: Expecting 2560 events.
[15:00:26.995] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:26.996] <TB0>     INFO: Test took 1467ms.
[15:00:26.998] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:27.504] <TB0>     INFO: Expecting 2560 events.
[15:00:28.461] <TB0>     INFO: 2560 events read in total (242ms).
[15:00:28.462] <TB0>     INFO: Test took 1464ms.
[15:00:28.465] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:28.970] <TB0>     INFO: Expecting 2560 events.
[15:00:29.928] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:29.929] <TB0>     INFO: Test took 1465ms.
[15:00:29.930] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:30.437] <TB0>     INFO: Expecting 2560 events.
[15:00:31.395] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:31.396] <TB0>     INFO: Test took 1466ms.
[15:00:31.398] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:31.904] <TB0>     INFO: Expecting 2560 events.
[15:00:32.860] <TB0>     INFO: 2560 events read in total (241ms).
[15:00:32.860] <TB0>     INFO: Test took 1462ms.
[15:00:32.863] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:33.369] <TB0>     INFO: Expecting 2560 events.
[15:00:34.327] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:34.327] <TB0>     INFO: Test took 1464ms.
[15:00:34.329] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:34.835] <TB0>     INFO: Expecting 2560 events.
[15:00:35.793] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:35.794] <TB0>     INFO: Test took 1465ms.
[15:00:35.796] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:36.302] <TB0>     INFO: Expecting 2560 events.
[15:00:37.260] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:37.261] <TB0>     INFO: Test took 1465ms.
[15:00:37.263] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:37.769] <TB0>     INFO: Expecting 2560 events.
[15:00:38.727] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:38.728] <TB0>     INFO: Test took 1465ms.
[15:00:38.730] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:39.236] <TB0>     INFO: Expecting 2560 events.
[15:00:40.194] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:40.195] <TB0>     INFO: Test took 1465ms.
[15:00:40.197] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:40.703] <TB0>     INFO: Expecting 2560 events.
[15:00:41.662] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:41.663] <TB0>     INFO: Test took 1466ms.
[15:00:41.664] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:42.171] <TB0>     INFO: Expecting 2560 events.
[15:00:43.129] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:43.130] <TB0>     INFO: Test took 1466ms.
[15:00:43.132] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:43.638] <TB0>     INFO: Expecting 2560 events.
[15:00:44.596] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:44.597] <TB0>     INFO: Test took 1466ms.
[15:00:44.598] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:45.105] <TB0>     INFO: Expecting 2560 events.
[15:00:46.065] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:46.066] <TB0>     INFO: Test took 1468ms.
[15:00:46.068] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:46.574] <TB0>     INFO: Expecting 2560 events.
[15:00:47.534] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:47.534] <TB0>     INFO: Test took 1467ms.
[15:00:47.536] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:48.043] <TB0>     INFO: Expecting 2560 events.
[15:00:48.001] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:48.001] <TB0>     INFO: Test took 1465ms.
[15:00:49.003] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:49.510] <TB0>     INFO: Expecting 2560 events.
[15:00:50.470] <TB0>     INFO: 2560 events read in total (246ms).
[15:00:50.470] <TB0>     INFO: Test took 1467ms.
[15:00:50.472] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:50.979] <TB0>     INFO: Expecting 2560 events.
[15:00:51.938] <TB0>     INFO: 2560 events read in total (245ms).
[15:00:51.938] <TB0>     INFO: Test took 1466ms.
[15:00:51.940] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:52.447] <TB0>     INFO: Expecting 2560 events.
[15:00:53.405] <TB0>     INFO: 2560 events read in total (244ms).
[15:00:53.405] <TB0>     INFO: Test took 1465ms.
[15:00:53.407] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:53.914] <TB0>     INFO: Expecting 2560 events.
[15:00:54.872] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:54.873] <TB0>     INFO: Test took 1466ms.
[15:00:54.875] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:00:55.381] <TB0>     INFO: Expecting 2560 events.
[15:00:56.339] <TB0>     INFO: 2560 events read in total (243ms).
[15:00:56.339] <TB0>     INFO: Test took 1465ms.
[15:00:57.352] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:00:57.352] <TB0>     INFO: PH scale (per ROC):    80  71  64  80  79  80  61  66  75  74  79  75  69  74  74  79
[15:00:57.352] <TB0>     INFO: PH offset (per ROC):  178 175 190 163 166 164 178 176 172 163 175 177 189 182 177 165
[15:00:57.536] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:00:57.539] <TB0>     INFO: ######################################################################
[15:00:57.539] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:00:57.539] <TB0>     INFO: ######################################################################
[15:00:57.539] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:00:57.550] <TB0>     INFO: scanning low vcal = 10
[15:00:57.895] <TB0>     INFO: Expecting 41600 events.
[15:01:01.610] <TB0>     INFO: 41600 events read in total (3000ms).
[15:01:01.611] <TB0>     INFO: Test took 4061ms.
[15:01:01.612] <TB0>     INFO: scanning low vcal = 20
[15:01:02.118] <TB0>     INFO: Expecting 41600 events.
[15:01:05.830] <TB0>     INFO: 41600 events read in total (2997ms).
[15:01:05.830] <TB0>     INFO: Test took 4218ms.
[15:01:05.832] <TB0>     INFO: scanning low vcal = 30
[15:01:06.338] <TB0>     INFO: Expecting 41600 events.
[15:01:10.048] <TB0>     INFO: 41600 events read in total (2995ms).
[15:01:10.049] <TB0>     INFO: Test took 4217ms.
[15:01:10.050] <TB0>     INFO: scanning low vcal = 40
[15:01:10.553] <TB0>     INFO: Expecting 41600 events.
[15:01:14.783] <TB0>     INFO: 41600 events read in total (3515ms).
[15:01:14.784] <TB0>     INFO: Test took 4733ms.
[15:01:14.787] <TB0>     INFO: scanning low vcal = 50
[15:01:15.205] <TB0>     INFO: Expecting 41600 events.
[15:01:19.468] <TB0>     INFO: 41600 events read in total (3549ms).
[15:01:19.468] <TB0>     INFO: Test took 4681ms.
[15:01:19.472] <TB0>     INFO: scanning low vcal = 60
[15:01:19.886] <TB0>     INFO: Expecting 41600 events.
[15:01:24.132] <TB0>     INFO: 41600 events read in total (3531ms).
[15:01:24.132] <TB0>     INFO: Test took 4660ms.
[15:01:24.135] <TB0>     INFO: scanning low vcal = 70
[15:01:24.553] <TB0>     INFO: Expecting 41600 events.
[15:01:28.794] <TB0>     INFO: 41600 events read in total (3527ms).
[15:01:28.794] <TB0>     INFO: Test took 4659ms.
[15:01:28.797] <TB0>     INFO: scanning low vcal = 80
[15:01:29.213] <TB0>     INFO: Expecting 41600 events.
[15:01:33.458] <TB0>     INFO: 41600 events read in total (3530ms).
[15:01:33.459] <TB0>     INFO: Test took 4662ms.
[15:01:33.462] <TB0>     INFO: scanning low vcal = 90
[15:01:33.881] <TB0>     INFO: Expecting 41600 events.
[15:01:38.120] <TB0>     INFO: 41600 events read in total (3524ms).
[15:01:38.121] <TB0>     INFO: Test took 4659ms.
[15:01:38.124] <TB0>     INFO: scanning low vcal = 100
[15:01:38.540] <TB0>     INFO: Expecting 41600 events.
[15:01:42.923] <TB0>     INFO: 41600 events read in total (3668ms).
[15:01:42.924] <TB0>     INFO: Test took 4800ms.
[15:01:42.927] <TB0>     INFO: scanning low vcal = 110
[15:01:43.346] <TB0>     INFO: Expecting 41600 events.
[15:01:47.635] <TB0>     INFO: 41600 events read in total (3575ms).
[15:01:47.635] <TB0>     INFO: Test took 4708ms.
[15:01:47.638] <TB0>     INFO: scanning low vcal = 120
[15:01:48.051] <TB0>     INFO: Expecting 41600 events.
[15:01:52.301] <TB0>     INFO: 41600 events read in total (3536ms).
[15:01:52.301] <TB0>     INFO: Test took 4663ms.
[15:01:52.304] <TB0>     INFO: scanning low vcal = 130
[15:01:52.721] <TB0>     INFO: Expecting 41600 events.
[15:01:56.965] <TB0>     INFO: 41600 events read in total (3529ms).
[15:01:56.966] <TB0>     INFO: Test took 4662ms.
[15:01:56.968] <TB0>     INFO: scanning low vcal = 140
[15:01:57.387] <TB0>     INFO: Expecting 41600 events.
[15:02:01.620] <TB0>     INFO: 41600 events read in total (3518ms).
[15:02:01.620] <TB0>     INFO: Test took 4653ms.
[15:02:01.624] <TB0>     INFO: scanning low vcal = 150
[15:02:02.039] <TB0>     INFO: Expecting 41600 events.
[15:02:06.295] <TB0>     INFO: 41600 events read in total (3541ms).
[15:02:06.296] <TB0>     INFO: Test took 4672ms.
[15:02:06.299] <TB0>     INFO: scanning low vcal = 160
[15:02:06.714] <TB0>     INFO: Expecting 41600 events.
[15:02:10.971] <TB0>     INFO: 41600 events read in total (3542ms).
[15:02:10.972] <TB0>     INFO: Test took 4673ms.
[15:02:10.975] <TB0>     INFO: scanning low vcal = 170
[15:02:11.393] <TB0>     INFO: Expecting 41600 events.
[15:02:15.671] <TB0>     INFO: 41600 events read in total (3563ms).
[15:02:15.671] <TB0>     INFO: Test took 4696ms.
[15:02:15.675] <TB0>     INFO: scanning low vcal = 180
[15:02:16.091] <TB0>     INFO: Expecting 41600 events.
[15:02:20.341] <TB0>     INFO: 41600 events read in total (3536ms).
[15:02:20.342] <TB0>     INFO: Test took 4667ms.
[15:02:20.345] <TB0>     INFO: scanning low vcal = 190
[15:02:20.760] <TB0>     INFO: Expecting 41600 events.
[15:02:25.004] <TB0>     INFO: 41600 events read in total (3530ms).
[15:02:25.005] <TB0>     INFO: Test took 4660ms.
[15:02:25.008] <TB0>     INFO: scanning low vcal = 200
[15:02:25.425] <TB0>     INFO: Expecting 41600 events.
[15:02:29.678] <TB0>     INFO: 41600 events read in total (3539ms).
[15:02:29.679] <TB0>     INFO: Test took 4671ms.
[15:02:29.682] <TB0>     INFO: scanning low vcal = 210
[15:02:30.094] <TB0>     INFO: Expecting 41600 events.
[15:02:34.352] <TB0>     INFO: 41600 events read in total (3544ms).
[15:02:34.354] <TB0>     INFO: Test took 4671ms.
[15:02:34.356] <TB0>     INFO: scanning low vcal = 220
[15:02:34.771] <TB0>     INFO: Expecting 41600 events.
[15:02:39.020] <TB0>     INFO: 41600 events read in total (3534ms).
[15:02:39.021] <TB0>     INFO: Test took 4665ms.
[15:02:39.023] <TB0>     INFO: scanning low vcal = 230
[15:02:39.440] <TB0>     INFO: Expecting 41600 events.
[15:02:43.724] <TB0>     INFO: 41600 events read in total (3569ms).
[15:02:43.725] <TB0>     INFO: Test took 4701ms.
[15:02:43.728] <TB0>     INFO: scanning low vcal = 240
[15:02:44.142] <TB0>     INFO: Expecting 41600 events.
[15:02:48.388] <TB0>     INFO: 41600 events read in total (3531ms).
[15:02:48.389] <TB0>     INFO: Test took 4661ms.
[15:02:48.392] <TB0>     INFO: scanning low vcal = 250
[15:02:48.811] <TB0>     INFO: Expecting 41600 events.
[15:02:53.051] <TB0>     INFO: 41600 events read in total (3526ms).
[15:02:53.052] <TB0>     INFO: Test took 4660ms.
[15:02:53.055] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:02:53.471] <TB0>     INFO: Expecting 41600 events.
[15:02:57.721] <TB0>     INFO: 41600 events read in total (3535ms).
[15:02:57.722] <TB0>     INFO: Test took 4667ms.
[15:02:57.725] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:02:58.139] <TB0>     INFO: Expecting 41600 events.
[15:03:02.392] <TB0>     INFO: 41600 events read in total (3538ms).
[15:03:02.393] <TB0>     INFO: Test took 4668ms.
[15:03:02.396] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:03:02.810] <TB0>     INFO: Expecting 41600 events.
[15:03:07.068] <TB0>     INFO: 41600 events read in total (3544ms).
[15:03:07.069] <TB0>     INFO: Test took 4673ms.
[15:03:07.072] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:03:07.485] <TB0>     INFO: Expecting 41600 events.
[15:03:11.769] <TB0>     INFO: 41600 events read in total (3569ms).
[15:03:11.770] <TB0>     INFO: Test took 4698ms.
[15:03:11.773] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:03:12.190] <TB0>     INFO: Expecting 41600 events.
[15:03:16.451] <TB0>     INFO: 41600 events read in total (3546ms).
[15:03:16.452] <TB0>     INFO: Test took 4679ms.
[15:03:16.977] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:03:16.980] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:03:16.980] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:03:16.980] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:03:16.981] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:03:16.982] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:03:55.921] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:03:55.921] <TB0>     INFO: non-linearity mean:  0.964 0.956 0.959 0.961 0.953 0.957 0.959 0.960 0.961 0.956 0.958 0.953 0.967 0.959 0.956 0.958
[15:03:55.921] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.005 0.006 0.005 0.007 0.005 0.005 0.008 0.005 0.007 0.006 0.006 0.006 0.006
[15:03:55.921] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:03:55.944] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:03:55.966] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:03:55.988] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:03:56.011] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:03:56.033] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:03:56.056] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:03:56.078] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:03:56.101] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:03:56.123] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:03:56.145] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:03:56.167] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:03:56.189] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:03:56.212] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:03:56.234] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:03:56.256] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-40_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:03:56.279] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:03:56.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:03:56.286] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:03:56.286] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:03:56.289] <TB0>     INFO: ######################################################################
[15:03:56.289] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:03:56.289] <TB0>     INFO: ######################################################################
[15:03:56.291] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:03:56.301] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:03:56.301] <TB0>     INFO:     run 1 of 1
[15:03:56.301] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:03:56.643] <TB0>     INFO: Expecting 3120000 events.
[15:04:45.732] <TB0>     INFO: 1278065 events read in total (48374ms).
[15:05:35.232] <TB0>     INFO: 2556550 events read in total (97874ms).
[15:05:56.611] <TB0>     INFO: 3120000 events read in total (119253ms).
[15:05:56.657] <TB0>     INFO: Test took 120356ms.
[15:05:56.734] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:56.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:58.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:59.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:06:01.226] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:06:02.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:06:04.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:06:05.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:06:06.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:08.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:09.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:11.303] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:12.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:14.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:15.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:17.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:18.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:20.063] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 404795392
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4266, RMS = 1.16231
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3225, RMS = 1.34415
[15:06:20.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5638, RMS = 1.4346
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7293, RMS = 1.84016
[15:06:20.095] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4489, RMS = 1.36911
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6389, RMS = 1.46064
[15:06:20.096] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:06:20.097] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:06:20.098] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0093, RMS = 1.97757
[15:06:20.098] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:20.098] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:06:20.098] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3062, RMS = 2.35794
[15:06:20.098] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.4153, RMS = 1.95196
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.8354, RMS = 2.10061
[15:06:20.099] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9705, RMS = 1.67175
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6724, RMS = 1.77127
[15:06:20.100] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2988, RMS = 1.13012
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3852, RMS = 1.54004
[15:06:20.101] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1017, RMS = 1.9035
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5648, RMS = 2.19961
[15:06:20.102] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:06:20.103] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:06:20.103] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3638, RMS = 1.24054
[15:06:20.104] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:06:20.104] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:06:20.104] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3404, RMS = 1.81117
[15:06:20.104] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1094, RMS = 1.3631
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6628, RMS = 2.06032
[15:06:20.105] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6544, RMS = 1.20166
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7816, RMS = 1.41382
[15:06:20.106] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.488, RMS = 1.74401
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.7745, RMS = 1.80458
[15:06:20.107] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:06:20.108] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:06:20.108] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8079, RMS = 1.10101
[15:06:20.108] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:06:20.109] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:06:20.109] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1698, RMS = 1.12555
[15:06:20.109] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0963, RMS = 0.999507
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6442, RMS = 1.28633
[15:06:20.110] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1857, RMS = 1.52753
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5425, RMS = 1.69305
[15:06:20.111] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2115, RMS = 0.911209
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9308, RMS = 1.11505
[15:06:20.112] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:06:20.115] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[15:06:20.115] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[15:06:20.116] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:06:20.211] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:06:20.211] <TB0>     INFO: enter test to run
[15:06:20.211] <TB0>     INFO:   test:  no parameter change
[15:06:20.211] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:06:20.212] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:06:20.212] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[15:06:20.212] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:06:20.732] <TB0>    QUIET: Connection to board 133 closed.
[15:06:20.733] <TB0>     INFO: pXar: this is the end, my friend
[15:06:20.733] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
