$date
	Thu Apr 17 21:50:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_loop_adder $end
$var wire 8 ! sum [7:0] $end
$var wire 1 " cout $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % cin $end
$scope module adder $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 % cin $end
$var reg 1 " cout $end
$var reg 8 ( sum [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#50
b11110 !
b11110 (
0"
b1000 )
b1111 $
b1111 '
b1111 #
b1111 &
#100
b10000 !
b10000 (
b1000 )
0"
1%
b101 $
b101 '
b1010 #
b1010 &
#150
b0 !
b0 (
1"
b1000 )
0%
b1 $
b1 '
b11111111 #
b11111111 &
#200
b11111111 !
b11111111 (
b1000 )
0"
b1011010 $
b1011010 '
b10100101 #
b10100101 &
#250
b1000 )
1"
1%
b11111111 $
b11111111 '
b11111111 #
b11111111 &
#300
b10101010 !
b10101010 (
b1000 )
0"
0%
b10101010 $
b10101010 '
b0 #
b0 &
#350
b1 !
b1 (
b1000 )
0"
1%
b0 $
b0 '
#400
1"
b0 !
b0 (
b1000 )
0%
b1111001 $
b1111001 '
b10000111 #
b10000111 &
#450
0"
b10100110 !
b10100110 (
b1000 )
1%
b10000001 $
b10000001 '
b100100 #
b100100 &
#500
b1110001 !
b1110001 (
b1000 )
0"
b1101 $
b1101 '
b1100011 #
b1100011 &
#550
b1111000 !
b1111000 (
b1000 )
0"
b10010 $
b10010 '
b1100101 #
b1100101 &
#600
b10000100 !
b10000100 (
b1000 )
0"
b1110110 $
b1110110 '
b1101 #
b1101 &
#650
b1111010 !
b1111010 (
b1000 )
1"
b10001100 $
b10001100 '
b11101101 #
b11101101 &
#700
