<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.07.29.10:13:26"
 outputDirectory="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Stratix 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="1SG280LU2F50E2VG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <interface name="dout" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="dataout" direction="output" role="export" width="1" />
  </interface>
  <interface name="din" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="datain" direction="input" role="export" width="1" />
  </interface>
  <interface name="oe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="oe" direction="input" role="export" width="1" />
  </interface>
  <interface name="pad_io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="padio" direction="bidir" role="export" width="1" />
  </interface>
 </perimeter>
 <entity kind="IOBUF" version="1.0" name="IOBUF">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="1SG280LU2F50E2VG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/synth/IOBUF.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/synth/IOBUF.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/altera_gpio/altera_gpio_top/altera_gpio_hw.tcl" />
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/altera_gpio/altera_gpio_core14/altera_gpio_core_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="IOBUF">"Generating: IOBUF"</message>
   <message level="Info" culprit="IOBUF">"Generating: IOBUF_altera_gpio_1930_alkbnhy"</message>
   <message level="Info" culprit="IOBUF">"Generating: altera_gpio"</message>
  </messages>
 </entity>
 <entity
   kind="altera_gpio"
   version="19.3.0"
   name="IOBUF_altera_gpio_1930_alkbnhy">
  <parameter name="BUS_HOLD" value="false" />
  <parameter name="EXT_DRIVER_PARAM" value="false" />
  <parameter name="ENABLE_TERM" value="false" />
  <parameter name="PIN_TYPE" value="bidir" />
  <parameter name="gui_use_oe_off_shadow" value="false" />
  <parameter name="gui_io_reg_mode" value="none" />
  <parameter name="OPEN_DRAIN" value="false" />
  <parameter name="device_family" value="Stratix 10" />
  <parameter name="PIN_TYPE_GUI" value="Bidir" />
  <parameter name="gui_diff_buff" value="false" />
  <parameter name="gui_bus_hold_shadow" value="false" />
  <parameter name="gui_separate_io_clks" value="false" />
  <parameter name="gui_separate_io_clks_off_shadow" value="false" />
  <parameter name="gui_enable_termination_ports_shadow" value="false" />
  <parameter name="gui_pseudo_diff_on_shadow" value="true" />
  <parameter name="SEPARATE_I_O_CLOCKS" value="false" />
  <parameter name="gui_pseudo_diff_off_shadow" value="false" />
  <parameter name="gui_enable_termination_ports" value="false" />
  <parameter name="gui_areset_mode_off_shadow" value="None" />
  <parameter name="gui_enable_cke_off_shadow" value="false" />
  <parameter name="REGISTER_MODE" value="none" />
  <parameter name="gui_use_oe" value="false" />
  <parameter name="gui_sreset_mode" value="None" />
  <parameter name="gui_enable_migratable_port_names" value="true" />
  <parameter name="gui_sreset_mode_off_shadow" value="None" />
  <parameter name="ENABLE_OE" value="false" />
  <parameter name="GENERATE_SDC_FILE" value="false" />
  <parameter name="gui_pseudo_diff" value="true" />
  <parameter name="SRESET_MODE" value="none" />
  <parameter name="IP_MIGRATE_PORT_MAP_FILE" value="altddio_bidir_port_map.csv" />
  <parameter name="SIZE" value="1" />
  <parameter name="BUFFER_TYPE" value="single-ended" />
  <parameter name="PSEUDO_DIFF" value="false" />
  <parameter name="gui_use_oe_on_shadow" value="true" />
  <parameter name="gui_open_drain_shadow" value="false" />
  <parameter name="gui_hr_logic" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="1SG280LU2F50E2VG" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="gui_enable_cke" value="false" />
  <parameter name="ENABLE_CKE" value="false" />
  <parameter name="HALF_RATE" value="false" />
  <parameter name="gui_areset_mode" value="None" />
  <parameter name="gui_bus_hold" value="false" />
  <parameter name="ARESET_MODE" value="none" />
  <parameter name="gui_open_drain" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/altera_gpio_1930/synth/IOBUF_altera_gpio_1930_alkbnhy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/altera_gpio_1930/synth/IOBUF_altera_gpio_1930_alkbnhy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/altera_gpio/altera_gpio_top/altera_gpio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/altera_gpio/altera_gpio_core14/altera_gpio_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="IOBUF" as="gpio_0" />
  <messages>
   <message level="Info" culprit="IOBUF">"Generating: IOBUF_altera_gpio_1930_alkbnhy"</message>
   <message level="Info" culprit="IOBUF">"Generating: altera_gpio"</message>
  </messages>
 </entity>
 <entity kind="altera_gpio_core14" version="19.1" name="altera_gpio">
  <parameter name="BUS_HOLD" value="false" />
  <parameter name="EXT_DRIVER_PARAM" value="false" />
  <parameter name="ENABLE_TERM" value="false" />
  <parameter name="PIN_TYPE" value="bidir" />
  <parameter name="gui_use_oe_off_shadow" value="false" />
  <parameter name="gui_io_reg_mode" value="none" />
  <parameter name="OPEN_DRAIN" value="false" />
  <parameter name="PIN_TYPE_GUI" value="Bidir" />
  <parameter name="gui_diff_buff" value="false" />
  <parameter name="gui_bus_hold_shadow" value="false" />
  <parameter name="gui_separate_io_clks" value="false" />
  <parameter name="gui_separate_io_clks_off_shadow" value="false" />
  <parameter name="gui_enable_termination_ports_shadow" value="false" />
  <parameter name="gui_pseudo_diff_on_shadow" value="true" />
  <parameter name="SEPARATE_I_O_CLOCKS" value="false" />
  <parameter name="gui_pseudo_diff_off_shadow" value="false" />
  <parameter name="gui_enable_termination_ports" value="false" />
  <parameter name="gui_areset_mode_off_shadow" value="None" />
  <parameter name="gui_enable_cke_off_shadow" value="false" />
  <parameter name="REGISTER_MODE" value="none" />
  <parameter name="gui_use_oe" value="false" />
  <parameter name="gui_sreset_mode" value="None" />
  <parameter name="gui_enable_migratable_port_names" value="true" />
  <parameter name="gui_sreset_mode_off_shadow" value="None" />
  <parameter name="ENABLE_OE" value="false" />
  <parameter name="GENERATE_SDC_FILE" value="false" />
  <parameter name="gui_pseudo_diff" value="true" />
  <parameter name="SRESET_MODE" value="none" />
  <parameter name="IP_MIGRATE_PORT_MAP_FILE" value="altddio_bidir_port_map.csv" />
  <parameter name="SIZE" value="1" />
  <parameter name="BUFFER_TYPE" value="single-ended" />
  <parameter name="PSEUDO_DIFF" value="false" />
  <parameter name="gui_use_oe_on_shadow" value="true" />
  <parameter name="gui_open_drain_shadow" value="false" />
  <parameter name="gui_hr_logic" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="1SG280LU2F50E2VG" />
  <parameter name="gui_enable_cke" value="false" />
  <parameter name="ENABLE_CKE" value="false" />
  <parameter name="HALF_RATE" value="false" />
  <parameter name="gui_areset_mode" value="None" />
  <parameter name="gui_bus_hold" value="false" />
  <parameter name="ARESET_MODE" value="none" />
  <parameter name="gui_open_drain" value="false" />
  <generatedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/altera_gpio_core14_191/synth/altera_gpio.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/jdtarang/RISC-V/git/freedom-jdtarang/fpga-shells/intel/sgx-dev/projects/FPGAChip/IOBUF/altera_gpio_core14_191/synth/altera_gpio.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/opt/intel/FPGA_pro/20.2/ip/altera/altera_gpio/altera_gpio_core14/altera_gpio_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="IOBUF_altera_gpio_1930_alkbnhy" as="core" />
  <messages>
   <message level="Info" culprit="IOBUF">"Generating: altera_gpio"</message>
  </messages>
 </entity>
</deploy>
