//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Wed Feb 12 16:13:26 2025
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 6 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 7 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\component\work\osc_c0\osc_c0.v "
// file 8 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_encoder13.sv "
// file 9 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_encoder17.sv "
// file 10 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\design.sv "
// file 11 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\ecc_design.sv "
// file 12 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_encoder.sv "
// file 13 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv "
// file 14 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\mrsc_encoder.sv "
// file 15 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\mrsc_decoder.sv "
// file 16 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\lfsr_random_generator3.sv "
// file 17 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\lfsr_random_generator_position.sv "
// file 18 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\lfsr_random_generator.sv "
// file 19 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\component\work\prj_2_memory_sb\prj_2_memory_sb.v "
// file 20 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 21 "\c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\designer\prj_2_memory_sb\synthesis.fdc "

`timescale 100 ps/100 ps
module lfsr_random_generator_position (
  lfsr_random_generator_position_0_random_position,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  turn_on_generator_c_i
)
;
output [4:0] lfsr_random_generator_position_0_random_position ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input turn_on_generator_c_i ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire turn_on_generator_c_i ;
wire [0:0] lfsr_2_Z;
wire VCC ;
wire GND ;
// @17:11
  SLE \lfsr[4]  (
	.Q(lfsr_random_generator_position_0_random_position[4]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[3]  (
	.Q(lfsr_random_generator_position_0_random_position[3]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[2]  (
	.Q(lfsr_random_generator_position_0_random_position[2]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[1]  (
	.Q(lfsr_random_generator_position_0_random_position[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_random_generator_position_0_random_position[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:11
  SLE \lfsr[0]  (
	.Q(lfsr_random_generator_position_0_random_position[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:16
  CFG2 \lfsr_2[0]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.Y(lfsr_2_Z[0])
);
defparam \lfsr_2[0] .INIT=4'h6;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* lfsr_random_generator_position */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire N_RCOSC_25_50MHZ_CLKINT ;
wire N_RCOSC_25_50MHZ_CLKOUT ;
wire GND ;
wire VCC ;
// @6:28
  CLKINT I_RCOSC_25_50MHZ_FAB_CLKINT (
	.Y(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.A(N_RCOSC_25_50MHZ_CLKINT)
);
//@7:64
// @6:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKOUT)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
// @6:24
  RCOSC_25_50MHZ_FAB I_RCOSC_25_50MHZ_FAB (
	.CLKOUT(N_RCOSC_25_50MHZ_CLKINT),
	.A(N_RCOSC_25_50MHZ_CLKOUT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_O2F
)
;
output OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire GND ;
wire VCC ;
// @7:64
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module TBEC_RSC_encoder (
  encoder_output1_0,
  encoder_output1_3,
  encoder_output1_1,
  mcu_fpga_io_in,
  N_74
)
;
output encoder_output1_0 ;
output encoder_output1_3 ;
output encoder_output1_1 ;
input [15:1] mcu_fpga_io_in ;
output N_74 ;
wire encoder_output1_0 ;
wire encoder_output1_3 ;
wire encoder_output1_1 ;
wire N_74 ;
wire GND ;
wire VCC ;
// @12:29
  CFG2 \Di[0]_0_a3_1  (
	.A(mcu_fpga_io_in[2]),
	.B(mcu_fpga_io_in[7]),
	.Y(N_74)
);
defparam \Di[0]_0_a3_1 .INIT=4'h6;
// @12:32
  CFG4 \Di[3]_0_a3  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[4]),
	.D(mcu_fpga_io_in[1]),
	.Y(encoder_output1_0)
);
defparam \Di[3]_0_a3 .INIT=16'h6996;
// @12:24
  CFG4 \P[0]_0_a3  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[14]),
	.C(mcu_fpga_io_in[11]),
	.D(mcu_fpga_io_in[10]),
	.Y(encoder_output1_3)
);
defparam \P[0]_0_a3 .INIT=16'h6996;
// @12:30
  CFG4 \Di[1]_0_a3  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(mcu_fpga_io_in[6]),
	.D(mcu_fpga_io_in[3]),
	.Y(encoder_output1_1)
);
defparam \Di[1]_0_a3 .INIT=16'h6996;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder */

module TBEC_RSC_decoder (
  decoder_output1_0,
  decoder_output1_1,
  decoder_output1_11,
  data_out_left_1_1_4,
  data_out_left_1_1_0,
  signal_0__0_iv_0_tz_0,
  signal_3__6_0,
  data_out_left_1_0_6,
  data_out_left_1_0_2,
  data_out_left_1_0_5,
  data_out_left_1_0_0,
  signal_0__3_0,
  signal_2__3_0,
  signal_1__6_0,
  signal_1__3_0,
  signal_2__6_0,
  signal_3__8_0,
  linsin_3__1_0,
  decoder_input_down_0,
  mcu_mem_io_down_in,
  mcu_mem_io_up_in,
  signal_2__5_m_0,
  data_in_m_0,
  decoder_input_up_4,
  decoder_input_up_0,
  decoder_input_up_8,
  flag,
  N_101,
  bit17,
  quad117,
  bit18,
  un1_SDi_3_i,
  g0_13_1z,
  mcu_fpga_io_1,
  signal_0__0_sqmuxa_1z,
  signal_0__1_sqmuxa_1z
)
;
output decoder_output1_0 ;
output decoder_output1_1 ;
output decoder_output1_11 ;
output data_out_left_1_1_4 ;
output data_out_left_1_1_0 ;
output signal_0__0_iv_0_tz_0 ;
output signal_3__6_0 ;
output data_out_left_1_0_6 ;
output data_out_left_1_0_2 ;
output data_out_left_1_0_5 ;
output data_out_left_1_0_0 ;
output signal_0__3_0 ;
output signal_2__3_0 ;
output signal_1__6_0 ;
output signal_1__3_0 ;
output signal_2__6_0 ;
output signal_3__8_0 ;
output linsin_3__1_0 ;
input decoder_input_down_0 ;
input [15:0] mcu_mem_io_down_in ;
input [15:0] mcu_mem_io_up_in ;
output signal_2__5_m_0 ;
output data_in_m_0 ;
input decoder_input_up_4 ;
input decoder_input_up_0 ;
input decoder_input_up_8 ;
output [2:0] flag ;
output N_101 ;
output bit17 ;
output quad117 ;
output bit18 ;
output un1_SDi_3_i ;
output g0_13_1z ;
input mcu_fpga_io_1 ;
output signal_0__0_sqmuxa_1z ;
output signal_0__1_sqmuxa_1z ;
wire decoder_output1_0 ;
wire decoder_output1_1 ;
wire decoder_output1_11 ;
wire data_out_left_1_1_4 ;
wire data_out_left_1_1_0 ;
wire signal_0__0_iv_0_tz_0 ;
wire signal_3__6_0 ;
wire data_out_left_1_0_6 ;
wire data_out_left_1_0_2 ;
wire data_out_left_1_0_5 ;
wire data_out_left_1_0_0 ;
wire signal_0__3_0 ;
wire signal_2__3_0 ;
wire signal_1__6_0 ;
wire signal_1__3_0 ;
wire signal_2__6_0 ;
wire signal_3__8_0 ;
wire linsin_3__1_0 ;
wire decoder_input_down_0 ;
wire signal_2__5_m_0 ;
wire data_in_m_0 ;
wire decoder_input_up_4 ;
wire decoder_input_up_0 ;
wire decoder_input_up_8 ;
wire N_101 ;
wire bit17 ;
wire quad117 ;
wire bit18 ;
wire un1_SDi_3_i ;
wire g0_13_1z ;
wire mcu_fpga_io_1 ;
wire signal_0__0_sqmuxa_1z ;
wire signal_0__1_sqmuxa_1z ;
wire [2:1] signal_2__0_iv_0_1;
wire [0:0] SUM_0_a4_6_1;
wire [2:0] quad2;
wire [3:3] SDi;
wire [0:0] SP_2;
wire [11:10] data_in_m_1;
wire [3:3] SP;
wire [1:1] quad1_0_0_0;
wire [0:0] SDi_2;
wire [2:2] signal_0__0_iv_1;
wire [2:2] signal_0__0_iv_0_tz;
wire [3:2] signal_0__6;
wire [2:2] signal_1__0_iv_0_1;
wire [1:1] signal_2__5_m_1;
wire [1:1] SDi_3;
wire [1:1] linsin_3_;
wire [0:0] quad1;
wire [8:8] decoder_input_up;
wire [1:1] signal_3__3;
wire [0:0] SUM_0_a4_0;
wire un1_quad118_3_Z ;
wire un1_quad118_3_i_0 ;
wire un1_quad118_2_Z ;
wire un1_quad118_2_i_0 ;
wire un1_quad118_Z ;
wire un1_quad118_i_0 ;
wire VCC ;
wire signal_0__2_sqmuxa ;
wire GND ;
wire N_111 ;
wire N_118 ;
wire g0_0_0_a5_0_N_2L1_Z ;
wire N_124 ;
wire N_123 ;
wire g0_0_0_a5_0_N_4L5_Z ;
wire N_113 ;
wire g0_0_0_a5_0_N_5L8_Z ;
wire N_113_2 ;
wire N_6 ;
wire g0_25_1 ;
wire g0_28_1_Z ;
wire g0_16_1_0_Z ;
wire g0_5_1 ;
wire g0_1_sx_1_0_Z ;
wire g0_1_sx_Z ;
wire g0_1_2 ;
wire g0_1_0_Z ;
wire g0_1_Z ;
wire N_72 ;
wire g0_2_N_2L1_Z ;
wire g0_1_0_1_Z ;
wire g0_8_N_2L1_Z ;
wire g0_1_sx_0_Z ;
wire g0_1_1_0 ;
wire N_109 ;
wire g0_3_1_Z ;
wire g0_3_1_0 ;
wire g3_0 ;
wire g0_3_o2_1_Z ;
wire N_10 ;
wire CO0_0 ;
wire g2_1_1_0 ;
wire g0_17_1_Z ;
wire g0_18_1_Z ;
wire g2_3_Z ;
wire g0_i_x2_2_Z ;
wire g0_1_0_0 ;
wire g0_1_1 ;
wire g0_2_N_3L4 ;
wire g0_1_1_1 ;
wire g0_2_N_4L6 ;
wire N_21_0_0 ;
wire g1_0 ;
wire g0_19_N_2L1_Z ;
wire g0_19_N_3L3_Z ;
wire g2_5_Z ;
wire N_81_0 ;
wire N_77 ;
wire g0_i_o4_1_0 ;
wire g1 ;
wire g0_1_3 ;
wire g0_0_4_1 ;
wire g0_0_3 ;
wire g0_0_0_1_1 ;
wire N_114 ;
wire N_110 ;
wire g0_0_0_1_0 ;
wire N_4 ;
wire g0_0_0_1_Z ;
wire un1_SP_3_Z ;
wire g0_4_1 ;
wire g0_1_1_2 ;
wire g1_0_0_Z ;
wire N_128 ;
wire N_126 ;
wire CO0_0_0 ;
wire un1_i2_mux ;
wire g0_13_1 ;
wire g2_3_0 ;
wire g2_2 ;
wire g2_4_Z ;
wire g2_1_1_Z ;
wire N_112 ;
wire g0_6_1_Z ;
wire g0_1_i_x2_2_Z ;
wire N_12_i ;
wire N_13 ;
wire g0_4_0_Z ;
wire g0_4_3_Z ;
wire g3_0_1_0 ;
wire un1_SDi_6_1_Z ;
wire g2_1_Z ;
wire g2_0_Z ;
wire g2_1_2_Z ;
wire g1_0_0_0 ;
wire un1_SP_3_1_Z ;
wire un1_SDi_2_Z ;
wire N_100 ;
wire CO0 ;
wire CO2_tz_0 ;
wire CO1_0_tz ;
  CFG1 bit1_RNO (
	.A(un1_quad118_3_Z),
	.Y(un1_quad118_3_i_0)
);
defparam bit1_RNO.INIT=2'h1;
  CFG1 bit2_RNO (
	.A(un1_quad118_2_Z),
	.Y(un1_quad118_2_i_0)
);
defparam bit2_RNO.INIT=2'h1;
  CFG1 bit3_RNO (
	.A(un1_quad118_Z),
	.Y(un1_quad118_i_0)
);
defparam bit3_RNO.INIT=2'h1;
// @13:49
  SLE bit3 (
	.Q(flag[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_i_0),
	.D(signal_0__2_sqmuxa),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @13:49
  SLE bit2 (
	.Q(flag[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_2_i_0),
	.D(signal_0__1_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @13:49
  SLE bit1 (
	.Q(flag[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(un1_quad118_3_i_0),
	.D(signal_0__0_sqmuxa_1z),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:34
  CFG4 \N_1_1.g0_1  (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_up_in[3]),
	.C(N_111),
	.D(decoder_input_up_4),
	.Y(N_118)
);
defparam \N_1_1.g0_1 .INIT=16'h4BB4;
// @13:49
  CFG4 \signal[2]_0_iv_0[2]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(signal_2__0_iv_0_1[2]),
	.D(bit18),
	.Y(data_out_left_1_0_6)
);
defparam \signal[2]_0_iv_0[2] .INIT=16'hF020;
// @13:49
  CFG4 \signal[2]_0_iv_0_1_0[2]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[3]),
	.C(quad117),
	.D(mcu_fpga_io_1),
	.Y(signal_2__0_iv_0_1[2])
);
defparam \signal[2]_0_iv_0_1_0[2] .INIT=16'h0060;
// @13:49
  CFG4 g0_0_0_a5_0_N_2L1 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[7]),
	.C(mcu_mem_io_down_in[7]),
	.D(mcu_fpga_io_1),
	.Y(g0_0_0_a5_0_N_2L1_Z)
);
defparam g0_0_0_a5_0_N_2L1.INIT=16'h0096;
// @13:49
  CFG4 g0_0_0_a5_0_N_4L5 (
	.A(SUM_0_a4_6_1[0]),
	.B(decoder_input_up_0),
	.C(N_124),
	.D(N_123),
	.Y(g0_0_0_a5_0_N_4L5_Z)
);
defparam g0_0_0_a5_0_N_4L5.INIT=16'h6996;
// @13:49
  CFG4 g0_0_0_a5_0_N_5L8 (
	.A(mcu_mem_io_down_in[6]),
	.B(decoder_input_up_8),
	.C(N_113),
	.D(N_111),
	.Y(g0_0_0_a5_0_N_5L8_Z)
);
defparam g0_0_0_a5_0_N_5L8.INIT=16'h9669;
// @13:49
  CFG4 g0_0_0_a5_0 (
	.A(g0_0_0_a5_0_N_5L8_Z),
	.B(g0_0_0_a5_0_N_4L5_Z),
	.C(g0_0_0_a5_0_N_2L1_Z),
	.D(N_113_2),
	.Y(N_6)
);
defparam g0_0_0_a5_0.INIT=16'h6090;
// @11:34
  CFG4 g0_25 (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_down_in[8]),
	.C(g0_25_1),
	.D(mcu_fpga_io_1),
	.Y(quad2[0])
);
defparam g0_25.INIT=16'h0096;
// @11:34
  CFG2 g0_25_1_0 (
	.A(mcu_mem_io_down_in[12]),
	.B(mcu_mem_io_down_in[14]),
	.Y(g0_25_1)
);
defparam g0_25_1_0.INIT=4'h6;
// @13:43
  CFG4 g0_28 (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[14]),
	.C(g0_28_1_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi[3])
);
defparam g0_28.INIT=16'h0069;
// @13:43
  CFG3 g0_28_1 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_up_in[1]),
	.Y(g0_28_1_Z)
);
defparam g0_28_1.INIT=8'h69;
// @13:36
  CFG4 g0_16 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[9]),
	.C(g0_16_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_5_1)
);
defparam g0_16.INIT=16'h0069;
// @13:36
  CFG3 g0_16_1_0 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[9]),
	.C(mcu_mem_io_up_in[8]),
	.Y(g0_16_1_0_Z)
);
defparam g0_16_1_0.INIT=8'h69;
  CFG4 g0_1_sx (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[13]),
	.C(g0_1_sx_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(g0_1_sx_Z)
);
defparam g0_1_sx.INIT=16'h0069;
  CFG3 g0_1_sx_1_0 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[9]),
	.Y(g0_1_sx_1_0_Z)
);
defparam g0_1_sx_1_0.INIT=8'h69;
// @11:34
  CFG4 \N_8_1.g0  (
	.A(g0_1_2),
	.B(g0_1_0_Z),
	.C(g0_1_Z),
	.D(mcu_fpga_io_1),
	.Y(N_72)
);
defparam \N_8_1.g0 .INIT=16'h00E8;
// @11:34
  CFG3 \N_8_1.g0_1_0  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[15]),
	.C(g0_2_N_2L1_Z),
	.Y(g0_1_2)
);
defparam \N_8_1.g0_1_0 .INIT=8'h69;
// @13:49
  CFG4 g0_1_0 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[11]),
	.C(g0_1_0_1_Z),
	.D(mcu_fpga_io_1),
	.Y(SP_2[0])
);
defparam g0_1_0.INIT=16'h0069;
// @13:49
  CFG3 g0_1_0_1 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[10]),
	.Y(g0_1_0_1_Z)
);
defparam g0_1_0_1.INIT=8'h69;
// @11:34
  CFG3 \N_8_1.g0_1  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[13]),
	.C(g0_8_N_2L1_Z),
	.Y(g0_1_0_Z)
);
defparam \N_8_1.g0_1 .INIT=8'h69;
  CFG4 g0_1 (
	.A(g0_1_sx_0_Z),
	.B(g0_1_sx_Z),
	.C(g0_1_1_0),
	.D(N_109),
	.Y(g0_3_1_Z)
);
defparam g0_1.INIT=16'h1001;
  CFG4 g0_1_sx_0 (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[12]),
	.C(g0_3_1_0),
	.D(mcu_fpga_io_1),
	.Y(g0_1_sx_0_Z)
);
defparam g0_1_sx_0.INIT=16'h0069;
// @11:34
  CFG4 g0_3_o2 (
	.A(mcu_mem_io_up_in[12]),
	.B(g3_0),
	.C(g0_3_o2_1_Z),
	.D(g0_1_Z),
	.Y(N_10)
);
defparam g0_3_o2.INIT=16'hDE48;
// @11:34
  CFG4 g0_3_o2_1 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[9]),
	.D(mcu_mem_io_down_in[13]),
	.Y(g0_3_o2_1_Z)
);
defparam g0_3_o2_1.INIT=16'h6996;
// @13:49
  CFG4 un1_SDi_3_RNIJQCJGU1 (
	.A(mcu_mem_io_up_in[4]),
	.B(quad117),
	.C(data_in_m_1[11]),
	.D(mcu_fpga_io_1),
	.Y(data_in_m_0)
);
defparam un1_SDi_3_RNIJQCJGU1.INIT=16'h002A;
// @13:49
  CFG3 un1_SDi_3_RNIBTG4TS_0 (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(bit17),
	.Y(data_in_m_1[11])
);
defparam un1_SDi_3_RNIBTG4TS_0.INIT=8'h07;
// @11:34
  CFG3 CO1_0 (
	.A(SP[3]),
	.B(SDi[3]),
	.C(CO0_0),
	.Y(quad2[2])
);
defparam CO1_0.INIT=8'h80;
// @13:38
  CFG4 g0_17 (
	.A(mcu_mem_io_up_in[1]),
	.B(g2_1_1_0),
	.C(g0_17_1_Z),
	.D(mcu_fpga_io_1),
	.Y(SP[3])
);
defparam g0_17.INIT=16'h0096;
// @13:38
  CFG2 g0_17_1 (
	.A(mcu_mem_io_down_in[10]),
	.B(mcu_mem_io_up_in[0]),
	.Y(g0_17_1_Z)
);
defparam g0_17_1.INIT=4'h6;
// @13:36
  CFG4 g0_18 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[12]),
	.C(mcu_mem_io_down_in[9]),
	.D(g0_18_1_Z),
	.Y(g2_3_Z)
);
defparam g0_18.INIT=16'h6996;
// @13:36
  CFG2 g0_18_1 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[9]),
	.Y(g0_18_1_Z)
);
defparam g0_18_1.INIT=4'h6;
// @13:53
  CFG4 \bit18_1.g0_2_N_3L4  (
	.A(g0_i_x2_2_Z),
	.B(g0_1_0_0),
	.C(g0_1_1),
	.D(mcu_fpga_io_1),
	.Y(g0_2_N_3L4)
);
defparam \bit18_1.g0_2_N_3L4 .INIT=16'h0006;
// @13:53
  CFG4 \bit18_1.g0_2_N_4L6  (
	.A(g0_1_1_1),
	.B(g0_2_N_3L4),
	.C(SP[3]),
	.D(SDi[3]),
	.Y(g0_2_N_4L6)
);
defparam \bit18_1.g0_2_N_4L6 .INIT=16'h366C;
// @13:53
  CFG4 \bit18_1.g0_2  (
	.A(quad2[0]),
	.B(quad1_0_0_0[1]),
	.C(g0_2_N_4L6),
	.D(N_21_0_0),
	.Y(g1_0)
);
defparam \bit18_1.g0_2 .INIT=16'h30B2;
  CFG3 g0_2_N_2L1 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[13]),
	.C(mcu_mem_io_up_in[10]),
	.Y(g0_2_N_2L1_Z)
);
defparam g0_2_N_2L1.INIT=8'h69;
  CFG4 g0_2 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[15]),
	.C(g0_2_N_2L1_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi_2[0])
);
defparam g0_2.INIT=16'h0069;
  CFG4 g0_19_N_2L1 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[3]),
	.D(mcu_fpga_io_1),
	.Y(g0_19_N_2L1_Z)
);
defparam g0_19_N_2L1.INIT=16'h0096;
  CFG4 g0_19_N_3L3 (
	.A(g0_19_N_2L1_Z),
	.B(N_124),
	.C(N_113),
	.D(N_111),
	.Y(g0_19_N_3L3_Z)
);
defparam g0_19_N_3L3.INIT=16'h6996;
  CFG4 g0_19 (
	.A(g2_5_Z),
	.B(g0_19_N_3L3_Z),
	.C(N_81_0),
	.D(N_77),
	.Y(g0_i_o4_1_0)
);
defparam g0_19.INIT=16'hFEFA;
// @13:49
  CFG4 \signal[0]_0_iv[2]  (
	.A(signal_0__0_iv_1[2]),
	.B(signal_0__0_iv_0_tz[2]),
	.C(signal_0__6[2]),
	.D(decoder_input_up_4),
	.Y(decoder_output1_0)
);
defparam \signal[0]_0_iv[2] .INIT=16'hD5C0;
// @13:49
  CFG4 \signal[0]_0_iv_1[2]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit17),
	.Y(signal_0__0_iv_1[2])
);
defparam \signal[0]_0_iv_1[2] .INIT=16'h0070;
// @13:49
  CFG4 \signal[1]_0_iv_0[2]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[5]),
	.C(signal_1__0_iv_0_1[2]),
	.D(quad117),
	.Y(data_out_left_1_0_2)
);
defparam \signal[1]_0_iv_0[2] .INIT=16'h6000;
// @13:49
  CFG4 \signal[2]_0_iv_0_1[2]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(bit18),
	.D(mcu_fpga_io_1),
	.Y(signal_1__0_iv_0_1[2])
);
defparam \signal[2]_0_iv_0_1[2] .INIT=16'h00F2;
// @13:49
  CFG4 \signal[2]_5_m[1]  (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_down_in[2]),
	.C(signal_2__5_m_1[1]),
	.D(quad117),
	.Y(signal_2__5_m_0)
);
defparam \signal[2]_5_m[1] .INIT=16'h6000;
// @13:49
  CFG4 \signal[2]_5_m_1[1]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(bit17),
	.D(mcu_fpga_io_1),
	.Y(signal_2__5_m_1[1])
);
defparam \signal[2]_5_m_1[1] .INIT=16'h00F2;
// @13:49
  CFG4 un1_SDi_3_RNIKRCJGU1 (
	.A(mcu_mem_io_up_in[5]),
	.B(quad117),
	.C(data_in_m_1[10]),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_1_4)
);
defparam un1_SDi_3_RNIKRCJGU1.INIT=16'h002A;
// @13:49
  CFG3 un1_SDi_3_RNIBTG4TS (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(bit17),
	.Y(data_in_m_1[10])
);
defparam un1_SDi_3_RNIBTG4TS.INIT=8'h07;
// @13:49
  CFG4 \signal[2]_0_iv_0[1]  (
	.A(mcu_mem_io_up_in[9]),
	.B(signal_2__0_iv_0_1[1]),
	.C(quad117),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_0_5)
);
defparam \signal[2]_0_iv_0[1] .INIT=16'h002A;
// @13:49
  CFG3 \signal[2]_0_iv_0_1[1]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(bit18),
	.Y(signal_2__0_iv_0_1[1])
);
defparam \signal[2]_0_iv_0_1[1] .INIT=8'h07;
// @11:34
  CFG4 g0_3 (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[12]),
	.C(g0_3_1_0),
	.D(mcu_fpga_io_1),
	.Y(g0_1_1_1)
);
defparam g0_3.INIT=16'h0069;
// @11:34
  CFG3 g0_3_1 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_up_in[2]),
	.Y(g0_3_1_0)
);
defparam g0_3_1.INIT=8'h69;
// @13:49
  CFG4 \un2_6_2.g0  (
	.A(g1),
	.B(g0_1_3),
	.C(g0_0_4_1),
	.D(g0_0_3),
	.Y(g0_0_0_1_1)
);
defparam \un2_6_2.g0 .INIT=16'h2882;
// @13:49
  CFG3 \un2_6_2.g0_1  (
	.A(N_124),
	.B(N_123),
	.C(N_114),
	.Y(g0_1_3)
);
defparam \un2_6_2.g0_1 .INIT=8'h69;
  CFG4 \un2_6_2.g0_0_4_1  (
	.A(SUM_0_a4_6_1[0]),
	.B(mcu_fpga_io_1),
	.C(N_113),
	.D(N_110),
	.Y(g0_0_4_1)
);
defparam \un2_6_2.g0_0_4_1 .INIT=16'h2DD2;
// @13:41
  CFG3 g0_8_N_2L1 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_up_in[9]),
	.Y(g0_8_N_2L1_Z)
);
defparam g0_8_N_2L1.INIT=8'h69;
// @13:41
  CFG4 g0_8 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[13]),
	.C(g0_8_N_2L1_Z),
	.D(mcu_fpga_io_1),
	.Y(SDi_3[1])
);
defparam g0_8.INIT=16'h0069;
  CFG4 g0_0_0_a5_0_0 (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_mem_io_down_in[2]),
	.D(mcu_fpga_io_1),
	.Y(g0_0_0_1_0)
);
defparam g0_0_0_a5_0_0.INIT=16'h0096;
// @13:49
  CFG4 g0_0_0_o5 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(linsin_3_[1]),
	.Y(N_4)
);
defparam g0_0_0_o5.INIT=16'hFF96;
  CFG4 g0_0_0_1 (
	.A(g0_i_o4_1_0),
	.B(g0_0_0_1_1),
	.C(g0_0_0_1_0),
	.D(N_4),
	.Y(g0_0_0_1_Z)
);
defparam g0_0_0_1.INIT=16'hFEEE;
// @13:49
  CFG4 un1_SP_3_RNIRNR6B11 (
	.A(un1_SP_3_Z),
	.B(g0_4_1),
	.C(g0_0_0_1_Z),
	.D(N_6),
	.Y(quad117)
);
defparam un1_SP_3_RNIRNR6B11.INIT=16'h333A;
  CFG2 \N_8_1.g0_1_1  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[13]),
	.Y(g0_1_1_2)
);
defparam \N_8_1.g0_1_1 .INIT=4'h6;
  CFG3 g1_0_0 (
	.A(mcu_mem_io_down_in[11]),
	.B(g0_1_1),
	.C(mcu_fpga_io_1),
	.Y(g1_0_0_Z)
);
defparam g1_0_0.INIT=8'h06;
// @11:34
  CFG4 \N_8_1.g0_2  (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[13]),
	.C(mcu_mem_io_down_in[9]),
	.D(mcu_fpga_io_1),
	.Y(N_128)
);
defparam \N_8_1.g0_2 .INIT=16'h0096;
  CFG4 \N_8_1.g0_0  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[9]),
	.C(mcu_mem_io_down_in[9]),
	.D(g0_1_1_2),
	.Y(g0_1_Z)
);
defparam \N_8_1.g0_0 .INIT=16'h6996;
// @11:34
  CFG3 g0_23 (
	.A(mcu_mem_io_down_in[11]),
	.B(mcu_fpga_io_1),
	.C(N_128),
	.Y(quad1[0])
);
defparam g0_23.INIT=8'hD2;
// @13:73
  CFG3 \un1_quad1_a_4_1.g0  (
	.A(quad2[0]),
	.B(N_128),
	.C(N_126),
	.Y(CO0_0_0)
);
defparam \un1_quad1_a_4_1.g0 .INIT=8'h14;
// @11:34
  CFG4 g0_22 (
	.A(CO0_0_0),
	.B(un1_i2_mux),
	.C(N_72),
	.D(CO0_0),
	.Y(g0_13_1)
);
defparam g0_22.INIT=16'h6816;
// @11:34
  CFG3 g0_13 (
	.A(g1_0_0_Z),
	.B(g0_13_1),
	.C(N_128),
	.Y(g0_13_1z)
);
defparam g0_13.INIT=8'h84;
// @11:34
  CFG3 \N_23_1.g0_2  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_fpga_io_1),
	.Y(N_111)
);
defparam \N_23_1.g0_2 .INIT=8'h06;
// @13:27
  CFG3 g2_6 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_down_in[5]),
	.Y(g2_3_0)
);
defparam g2_6.INIT=8'h96;
// @13:28
  CFG3 g2_5 (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_up_in[2]),
	.C(mcu_mem_io_down_in[4]),
	.Y(g2_2)
);
defparam g2_5.INIT=8'h96;
// @13:29
  CFG3 g2_4 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[5]),
	.C(mcu_mem_io_down_in[3]),
	.Y(g2_4_Z)
);
defparam g2_4.INIT=8'h96;
  CFG4 g2_1_0 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[4]),
	.C(mcu_mem_io_down_in[1]),
	.D(mcu_fpga_io_1),
	.Y(g2_1_1_Z)
);
defparam g2_1_0.INIT=16'h0096;
// @13:32
  CFG4 g0_20 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[0]),
	.D(mcu_fpga_io_1),
	.Y(linsin_3_[1])
);
defparam g0_20.INIT=16'h0096;
  CFG4 g2_3 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[0]),
	.D(g2_1_1_Z),
	.Y(g2_5_Z)
);
defparam g2_3.INIT=16'h9600;
// @11:34
  CFG4 \N_23_1.g0_0  (
	.A(g2_4_Z),
	.B(g2_3_0),
	.C(g2_2),
	.D(mcu_fpga_io_1),
	.Y(N_81_0)
);
defparam \N_23_1.g0_0 .INIT=16'h00E8;
  CFG3 \un2_6_2.g0_0_3  (
	.A(N_112),
	.B(N_111),
	.C(N_109),
	.Y(g0_0_3)
);
defparam \un2_6_2.g0_0_3 .INIT=8'h96;
// @13:49
  CFG4 \un2_1.g0  (
	.A(N_114),
	.B(N_112),
	.C(N_110),
	.D(N_109),
	.Y(N_113_2)
);
defparam \un2_1.g0 .INIT=16'h6996;
// @13:49
  CFG4 \un2_6_2.g1  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[6]),
	.C(mcu_fpga_io_1),
	.D(decoder_input_up_8),
	.Y(g1)
);
defparam \un2_6_2.g1 .INIT=16'hF906;
// @13:43
  CFG3 g0_11 (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_fpga_io_1),
	.Y(N_109)
);
defparam g0_11.INIT=8'h06;
  CFG4 g0_2_2 (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.C(mcu_mem_io_down_in[14]),
	.D(mcu_fpga_io_1),
	.Y(g0_1_1_0)
);
defparam g0_2_2.INIT=16'h0096;
  CFG2 g0_6_1 (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_up_in[15]),
	.Y(g0_6_1_Z)
);
defparam g0_6_1.INIT=4'h6;
  CFG3 g0_1_i_x2_2 (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_up_in[11]),
	.C(mcu_mem_io_down_in[11]),
	.Y(g0_1_i_x2_2_Z)
);
defparam g0_1_i_x2_2.INIT=8'h96;
// @11:34
  CFG4 g0_3_x2_0 (
	.A(mcu_mem_io_down_in[15]),
	.B(mcu_mem_io_down_in[13]),
	.C(mcu_mem_io_down_in[11]),
	.D(mcu_mem_io_down_in[9]),
	.Y(N_12_i)
);
defparam g0_3_x2_0.INIT=16'h9669;
// @11:34
  CFG4 g0_0 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_mem_io_down_in[15]),
	.D(g0_6_1_Z),
	.Y(g3_0)
);
defparam g0_0.INIT=16'h6996;
// @11:34
  CFG4 g0_3_o2_0 (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[10]),
	.C(g0_1_i_x2_2_Z),
	.D(N_12_i),
	.Y(N_13)
);
defparam g0_3_o2_0.INIT=16'h69FF;
// @11:34
  CFG3 g0_3_a2 (
	.A(mcu_fpga_io_1),
	.B(N_13),
	.C(N_10),
	.Y(quad1_0_0_0[1])
);
defparam g0_3_a2.INIT=8'h41;
// @13:42
  CFG3 g0_24 (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_fpga_io_1),
	.Y(N_112)
);
defparam g0_24.INIT=8'h06;
  CFG4 g0_4_0 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[10]),
	.C(mcu_mem_io_down_in[8]),
	.D(mcu_fpga_io_1),
	.Y(g0_4_0_Z)
);
defparam g0_4_0.INIT=16'h0096;
  CFG3 g0_4_3 (
	.A(decoder_input_up_0),
	.B(N_112),
	.C(N_111),
	.Y(g0_4_3_Z)
);
defparam g0_4_3.INIT=8'h96;
// @13:49
  CFG4 g0_9 (
	.A(g0_4_3_Z),
	.B(g0_4_0_Z),
	.C(SP_2[0]),
	.D(N_109),
	.Y(g3_0_1_0)
);
defparam g0_9.INIT=16'h6996;
// @13:49
  CFG4 un1_SDi_6_1_RNIRJOG3C (
	.A(un1_SDi_6_1_Z),
	.B(g3_0_1_0),
	.C(g2_1_Z),
	.D(g0_5_1),
	.Y(g0_4_1)
);
defparam un1_SDi_6_1_RNIRJOG3C.INIT=16'h2008;
  CFG2 g0_i_x2_1 (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_up_in[3]),
	.Y(g0_1_0_0)
);
defparam g0_i_x2_1.INIT=4'h6;
  CFG3 g0_i_x2_2 (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_up_in[6]),
	.C(mcu_mem_io_down_in[8]),
	.Y(g0_i_x2_2_Z)
);
defparam g0_i_x2_2.INIT=8'h96;
// @11:34
  CFG4 g2_0 (
	.A(mcu_mem_io_down_in[14]),
	.B(mcu_mem_io_down_in[12]),
	.C(mcu_mem_io_down_in[10]),
	.D(mcu_mem_io_down_in[8]),
	.Y(g0_1_1)
);
defparam g2_0.INIT=16'h6996;
// @11:34
  CFG4 g0 (
	.A(g0_i_x2_2_Z),
	.B(g0_1_0_0),
	.C(g0_1_1),
	.D(mcu_fpga_io_1),
	.Y(CO0_0)
);
defparam g0.INIT=16'h0006;
// @11:34
  CFG3 \N_23_1.g0_1  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_up_in[10]),
	.C(mcu_fpga_io_1),
	.Y(N_113)
);
defparam \N_23_1.g0_1 .INIT=8'h06;
// @13:49
  CFG4 g0_i_m2_0 (
	.A(g2_0_Z),
	.B(g0_5_1),
	.C(g0_3_1_Z),
	.D(SDi_2[0]),
	.Y(g2_1_Z)
);
defparam g0_i_m2_0.INIT=16'h33A3;
  CFG2 g2_1_1 (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_up_in[5]),
	.Y(g2_1_1_0)
);
defparam g2_1_1.INIT=4'h6;
  CFG3 g2_1_2 (
	.A(mcu_mem_io_up_in[1]),
	.B(mcu_mem_io_up_in[0]),
	.C(mcu_mem_io_down_in[10]),
	.Y(g2_1_2_Z)
);
defparam g2_1_2.INIT=8'h96;
// @13:49
  CFG4 g2_1 (
	.A(g2_3_Z),
	.B(g2_1_2_Z),
	.C(g2_1_1_0),
	.D(mcu_fpga_io_1),
	.Y(g2_0_Z)
);
defparam g2_1.INIT=16'h0082;
// @11:34
  CFG4 g0_14 (
	.A(g0_1_1_1),
	.B(SP[3]),
	.C(SDi[3]),
	.D(CO0_0),
	.Y(quad2[1])
);
defparam g0_14.INIT=16'h17E8;
// @13:53
  CFG2 \bit18_1.g0_3  (
	.A(N_128),
	.B(mcu_mem_io_down_in[11]),
	.Y(N_21_0_0)
);
defparam \bit18_1.g0_3 .INIT=4'h6;
// @13:40
  CFG3 g0_7 (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_up_in[8]),
	.C(mcu_fpga_io_1),
	.Y(N_114)
);
defparam g0_7.INIT=8'h06;
// @13:41
  CFG3 g0_6 (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_up_in[9]),
	.C(mcu_fpga_io_1),
	.Y(N_110)
);
defparam g0_6.INIT=8'h06;
// @11:34
  CFG4 \N_8_1.g0_3  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_fpga_io_1),
	.C(decoder_input_up_8),
	.D(N_113),
	.Y(N_126)
);
defparam \N_8_1.g0_3 .INIT=16'h2DD2;
  CFG4 \bit18_1.g1_0_0  (
	.A(mcu_mem_io_down_in[11]),
	.B(SP_2[0]),
	.C(mcu_fpga_io_1),
	.D(N_128),
	.Y(g1_0_0_0)
);
defparam \bit18_1.g1_0_0 .INIT=16'hF73B;
// @13:53
  CFG4 \bit18_1.g0_1  (
	.A(quad2[2]),
	.B(g1_0_0_0),
	.C(g1_0),
	.D(N_72),
	.Y(bit18)
);
defparam \bit18_1.g0_1 .INIT=16'hC8FA;
// @13:49
  CFG2 \un2_6_1.SUM_0_a4_6_1_0[0]  (
	.A(mcu_mem_io_down_in[0]),
	.B(mcu_mem_io_down_in[3]),
	.Y(SUM_0_a4_6_1[0])
);
defparam \un2_6_1.SUM_0_a4_6_1_0[0] .INIT=4'h6;
// @13:49
  CFG4 un1_SP_3 (
	.A(un1_SP_3_1_Z),
	.B(un1_SDi_2_Z),
	.C(g0_5_1),
	.D(SP_2[0]),
	.Y(un1_SP_3_Z)
);
defparam un1_SP_3.INIT=16'h3331;
// @13:49
  CFG3 un1_SP_3_1 (
	.A(SP[3]),
	.B(decoder_input_down_0),
	.C(N_118),
	.Y(un1_SP_3_1_Z)
);
defparam un1_SP_3_1.INIT=8'h41;
// @13:53
  CFG2 \signal[0]_0_sqmuxa  (
	.A(bit17),
	.B(quad117),
	.Y(signal_0__0_sqmuxa_1z)
);
defparam \signal[0]_0_sqmuxa .INIT=4'h8;
// @13:53
  CFG2 \signal[0]_1_sqmuxa  (
	.A(bit18),
	.B(quad117),
	.Y(signal_0__1_sqmuxa_1z)
);
defparam \signal[0]_1_sqmuxa .INIT=4'h8;
// @13:49
  CFG2 un1_quad118 (
	.A(quad117),
	.B(g0_13_1z),
	.Y(un1_quad118_Z)
);
defparam un1_quad118.INIT=4'h7;
  CFG2 \signal[3]_0_iv_RNO[1]  (
	.A(mcu_fpga_io_1),
	.B(mcu_mem_io_up_in[8]),
	.Y(decoder_input_up[8])
);
defparam \signal[3]_0_iv_RNO[1] .INIT=4'h4;
// @13:31
  CFG3 \linsin[3]_i_1[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.Y(linsin_3__1_0)
);
defparam \linsin[3]_i_1[0] .INIT=8'h06;
// @11:34
  CFG3 \N_21_1.SUM_1_i[0]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__3[1])
);
defparam \N_21_1.SUM_1_i[0] .INIT=8'h06;
// @11:34
  CFG3 \N_21_1.SUM_0_a2[0]  (
	.A(mcu_mem_io_down_in[2]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.Y(N_123)
);
defparam \N_21_1.SUM_0_a2[0] .INIT=8'h06;
// @13:69
  CFG3 \_l3.signal[3]_6_i[2]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[1]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__8_0)
);
defparam \_l3.signal[3]_6_i[2] .INIT=8'h06;
// @13:69
  CFG3 \_l2.signal[2]_6_i[3]  (
	.A(mcu_mem_io_up_in[9]),
	.B(mcu_mem_io_down_in[2]),
	.C(mcu_fpga_io_1),
	.Y(signal_2__6_0)
);
defparam \_l2.signal[2]_6_i[3] .INIT=8'h06;
// @13:49
  CFG3 \un2_6_1.SUM_7_i[0]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__3_0)
);
defparam \un2_6_1.SUM_7_i[0] .INIT=8'h06;
// @13:69
  CFG3 \_l1.signal[1]_6_i[3]  (
	.A(mcu_mem_io_up_in[10]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(signal_1__6_0)
);
defparam \_l1.signal[1]_6_i[3] .INIT=8'h06;
// @13:53
  CFG3 \signal[0]_2_sqmuxa  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.Y(signal_0__2_sqmuxa)
);
defparam \signal[0]_2_sqmuxa .INIT=8'h20;
// @11:34
  CFG3 \N_23_1.SUM_1_i[0]  (
	.A(mcu_mem_io_up_in[5]),
	.B(mcu_mem_io_down_in[3]),
	.C(mcu_fpga_io_1),
	.Y(signal_2__3_0)
);
defparam \N_23_1.SUM_1_i[0] .INIT=8'h06;
// @13:59
  CFG3 \_l0.signal[0]_3_i[0]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(mcu_fpga_io_1),
	.Y(signal_0__3_0)
);
defparam \_l0.signal[0]_3_i[0] .INIT=8'h06;
// @13:69
  CFG3 \_l0.signal[0]_6_i[2]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[7]),
	.C(mcu_fpga_io_1),
	.Y(signal_0__6[2])
);
defparam \_l0.signal[0]_6_i[2] .INIT=8'h06;
// @11:34
  CFG3 \N_23_1.SUM_0_a2_1[0]  (
	.A(mcu_mem_io_down_in[5]),
	.B(mcu_mem_io_down_in[4]),
	.C(mcu_fpga_io_1),
	.Y(N_124)
);
defparam \N_23_1.SUM_0_a2_1[0] .INIT=8'h06;
// @11:34
  CFG3 \N_23_1.SUM_4_i[0]  (
	.A(mcu_mem_io_up_in[6]),
	.B(mcu_mem_io_down_in[5]),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_1_0_0)
);
defparam \N_23_1.SUM_4_i[0] .INIT=8'h06;
// @13:69
  CFG3 \_l0.signal[0]_6_i[3]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[6]),
	.C(mcu_fpga_io_1),
	.Y(signal_0__6[3])
);
defparam \_l0.signal[0]_6_i[3] .INIT=8'h06;
// @13:69
  CFG3 \_l3.signal[3]_6_i_o4[3]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[0]),
	.C(mcu_fpga_io_1),
	.Y(signal_3__6_0)
);
defparam \_l3.signal[3]_6_i_o4[3] .INIT=8'h06;
// @11:34
  CFG4 \N_21_1.SUM_0_a4_0[0]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_up_in[1]),
	.C(mcu_mem_io_up_in[0]),
	.D(mcu_fpga_io_1),
	.Y(SUM_0_a4_0[0])
);
defparam \N_21_1.SUM_0_a4_0[0] .INIT=16'h0096;
// @13:49
  CFG4 un1_quad118_2 (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit17),
	.Y(un1_quad118_2_Z)
);
defparam un1_quad118_2.INIT=16'hFF2F;
// @13:49
  CFG4 un1_quad118_3 (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit18),
	.Y(un1_quad118_3_Z)
);
defparam un1_quad118_3.INIT=16'hFF2F;
// @13:49
  CFG4 \signal[0]_0_iv_0_tz[1]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit18),
	.Y(signal_0__0_iv_0_tz_0)
);
defparam \signal[0]_0_iv_0_tz[1] .INIT=16'hFF8F;
// @13:49
  CFG4 \signal[0]_0_iv_0_tz[2]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit18),
	.Y(signal_0__0_iv_0_tz[2])
);
defparam \signal[0]_0_iv_0_tz[2] .INIT=16'hF020;
// @13:49
  CFG4 \signal[0][2]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit17),
	.Y(N_100)
);
defparam \signal[0][2] .INIT=16'hFF8F;
// @13:49
  CFG4 \signal[0][1]  (
	.A(g0_13_1z),
	.B(un1_SDi_3_i),
	.C(quad117),
	.D(bit17),
	.Y(N_101)
);
defparam \signal[0][1] .INIT=16'hF020;
// @13:53
  CFG4 \_l0.signal[0]_6_i_RNIB1CQSJ1[3]  (
	.A(quad117),
	.B(bit18),
	.C(signal_0__6[3]),
	.D(decoder_input_up_0),
	.Y(decoder_output1_1)
);
defparam \_l0.signal[0]_6_i_RNIB1CQSJ1[3] .INIT=16'hF780;
// @13:49
  CFG3 \signal[0]_RNI29QAD[2]  (
	.A(mcu_mem_io_up_in[6]),
	.B(N_100),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_1_1_0)
);
defparam \signal[0]_RNI29QAD[2] .INIT=8'h08;
// @11:34
  CFG4 \N_21_1.SUM_0_a4[0]  (
	.A(signal_3__6_0),
	.B(SUM_0_a4_0[0]),
	.C(N_123),
	.D(N_110),
	.Y(N_77)
);
defparam \N_21_1.SUM_0_a4[0] .INIT=16'h6996;
// @13:49
  CFG4 \signal[3]_0_iv[1]  (
	.A(signal_0__0_iv_0_tz_0),
	.B(signal_3__3[1]),
	.C(N_101),
	.D(decoder_input_up[8]),
	.Y(decoder_output1_11)
);
defparam \signal[3]_0_iv[1] .INIT=16'hEAC0;
// @13:53
  CFG4 \bit17_1.ANB0  (
	.A(mcu_mem_io_down_in[11]),
	.B(quad2[0]),
	.C(mcu_fpga_io_1),
	.D(N_128),
	.Y(CO0)
);
defparam \bit17_1.ANB0 .INIT=16'h3102;
// @13:49
  CFG4 un1_SDi_2 (
	.A(g0_1_1_1),
	.B(SDi_3[1]),
	.C(SDi_2[0]),
	.D(SDi[3]),
	.Y(un1_SDi_2_Z)
);
defparam un1_SDi_2.INIT=16'h0001;
// @13:49
  CFG4 un1_SDi_6_1 (
	.A(g0_5_1),
	.B(SP[3]),
	.C(decoder_input_down_0),
	.D(N_118),
	.Y(un1_SDi_6_1_Z)
);
defparam un1_SDi_6_1.INIT=16'hF11F;
// @11:34
  CFG3 un1_m4 (
	.A(g0_1_1_1),
	.B(SP[3]),
	.C(SDi[3]),
	.Y(un1_i2_mux)
);
defparam un1_m4.INIT=8'h17;
// @13:73
  CFG4 un1_SDi_3 (
	.A(g0_5_1),
	.B(SP_2[0]),
	.C(SDi_3[1]),
	.D(SDi_2[0]),
	.Y(un1_SDi_3_i)
);
defparam un1_SDi_3.INIT=16'h0001;
// @13:53
  CFG4 \bit17_1.CO2_tz_1  (
	.A(quad2[0]),
	.B(quad1[0]),
	.C(SP_2[0]),
	.D(N_72),
	.Y(CO2_tz_0)
);
defparam \bit17_1.CO2_tz_1 .INIT=16'h7400;
// @13:53
  CFG4 \bit17_1.CO1_0_tz  (
	.A(quad1[0]),
	.B(CO0),
	.C(SP_2[0]),
	.D(N_72),
	.Y(CO1_0_tz)
);
defparam \bit17_1.CO1_0_tz .INIT=16'hEFDC;
// @13:53
  CFG4 \bit17_1.CO2  (
	.A(quad2[2]),
	.B(quad2[1]),
	.C(CO2_tz_0),
	.D(CO1_0_tz),
	.Y(bit17)
);
defparam \bit17_1.CO2 .INIT=16'h5150;
//@11:34
//@11:34
//@11:34
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_decoder */

module TBEC_RSC_encoder13 (
  encoder_output3,
  mcu_fpga_io_in,
  un55_data_out_8,
  un55_data_out_0,
  un55_data_out_2,
  un55_data_out_13,
  lfsr_random_generator3_0_random_value,
  lfsr_random_generator_position_0_random_position,
  un29_data_out_22_1z,
  un55_data_out_29_1z,
  m13_2_03_0,
  m12_2_03_0,
  m12_2_03_1z,
  un55_data_out_22_1z,
  m13_2_03_1z,
  m5_2_03_1z,
  m8_2_03_1z,
  un24_data_out_c4,
  m10_2_03,
  m14_2_03,
  m8_2_2_0,
  m9_2_03_1z,
  m1_2_03_1z,
  m0_2_03_1z,
  N_80,
  m14_2_03_3_0_1z,
  m4_2_03_1z,
  m3_2_03_1z,
  m2_2_03_1z,
  m3_0_03_1z,
  data_out59,
  g1,
  m14_2_2,
  m2_0_03_0
)
;
output [29:24] encoder_output3 ;
input [15:0] mcu_fpga_io_in ;
output un55_data_out_8 ;
output un55_data_out_0 ;
output un55_data_out_2 ;
output un55_data_out_13 ;
input [2:0] lfsr_random_generator3_0_random_value ;
input [4:0] lfsr_random_generator_position_0_random_position ;
output un29_data_out_22_1z ;
output un55_data_out_29_1z ;
output m13_2_03_0 ;
output m12_2_03_0 ;
output m12_2_03_1z ;
output un55_data_out_22_1z ;
output m13_2_03_1z ;
output m5_2_03_1z ;
output m8_2_03_1z ;
output un24_data_out_c4 ;
output m10_2_03 ;
output m14_2_03 ;
output m8_2_2_0 ;
output m9_2_03_1z ;
output m1_2_03_1z ;
output m0_2_03_1z ;
output N_80 ;
output m14_2_03_3_0_1z ;
output m4_2_03_1z ;
output m3_2_03_1z ;
output m2_2_03_1z ;
output m3_0_03_1z ;
output data_out59 ;
output g1 ;
output m14_2_2 ;
output m2_0_03_0 ;
wire un55_data_out_8 ;
wire un55_data_out_0 ;
wire un55_data_out_2 ;
wire un55_data_out_13 ;
wire un29_data_out_22_1z ;
wire un55_data_out_29_1z ;
wire m13_2_03_0 ;
wire m12_2_03_0 ;
wire m12_2_03_1z ;
wire un55_data_out_22_1z ;
wire m13_2_03_1z ;
wire m5_2_03_1z ;
wire m8_2_03_1z ;
wire un24_data_out_c4 ;
wire m10_2_03 ;
wire m14_2_03 ;
wire m8_2_2_0 ;
wire m9_2_03_1z ;
wire m1_2_03_1z ;
wire m0_2_03_1z ;
wire N_80 ;
wire m14_2_03_3_0_1z ;
wire m4_2_03_1z ;
wire m3_2_03_1z ;
wire m2_2_03_1z ;
wire m3_0_03_1z ;
wire data_out59 ;
wire g1 ;
wire m14_2_2 ;
wire m2_0_03_0 ;
wire [25:24] data_out_1_Z;
wire un24_data_out_axbxc2 ;
wire un24_data_out_axbxc3 ;
wire g1_1_0 ;
wire m3_0_03_1 ;
wire g1_1_1_Z ;
wire g2_0_Z ;
wire m3_0_03_0_1 ;
wire m2_0_03_Z ;
wire m0_0_03_Z ;
wire m5_0_03 ;
wire m4_0_03_tz_Z ;
wire m2_0_0_0_tz ;
wire m1_0_03_Z ;
wire m1_0_03_0 ;
wire m3_0_03_0_0 ;
wire m0_0_03_0 ;
wire m5_0_2 ;
wire m4_0_03_Z ;
wire m4_0_03_0 ;
wire m14_2_3_0 ;
wire m0_2_03_0 ;
wire un24_data_out_axbxc4 ;
wire GND ;
wire VCC ;
// @8:41
  CFG3 \un24_data_out.un24_data_out_axbxc2_RNIVNSPB1  (
	.A(un24_data_out_axbxc2),
	.B(un24_data_out_axbxc3),
	.C(m2_0_03_0),
	.Y(m14_2_2)
);
defparam \un24_data_out.un24_data_out_axbxc2_RNIVNSPB1 .INIT=8'h80;
// @8:35
  CFG3 data_out59lto4_RNISPBOQ2 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(g1_1_0),
	.Y(g1)
);
defparam data_out59lto4_RNISPBOQ2.INIT=8'h08;
// @8:35
  CFG4 data_out59lto4_RNIRRL7H2 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(m3_0_03_1),
	.C(g1_1_1_Z),
	.D(data_out59),
	.Y(g1_1_0)
);
defparam data_out59lto4_RNIRRL7H2.INIT=16'h5FBB;
// @8:35
  CFG4 g1_1_1 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(g2_0_Z),
	.Y(g1_1_1_Z)
);
defparam g1_1_1.INIT=16'h7520;
// @8:41
  CFG3 g2_0 (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(g2_0_Z)
);
defparam g2_0.INIT=8'hE4;
// @8:49
  CFG4 g0_5 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(lfsr_random_generator3_0_random_value[1]),
	.Y(m3_0_03_0_1)
);
defparam g0_5.INIT=16'h6240;
// @8:49
  CFG4 g0_2 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m3_0_03_0_1),
	.Y(m3_0_03_1)
);
defparam g0_2.INIT=16'hFF80;
// @8:35
  CFG4 \data_out[24]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[13]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(data_out_1_Z[24]),
	.Y(encoder_output3[24])
);
defparam \data_out[24] .INIT=16'h6966;
// @8:35
  CFG3 \data_out_1[24]  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m3_0_03_1z),
	.Y(data_out_1_Z[24])
);
defparam \data_out_1[24] .INIT=8'h40;
// @8:35
  CFG4 \data_out[29]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[4]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(m2_2_03_1z),
	.Y(encoder_output3[29])
);
defparam \data_out[29] .INIT=16'h6966;
// @8:35
  CFG4 \data_out[25]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(data_out_1_Z[25]),
	.Y(encoder_output3[25])
);
defparam \data_out[25] .INIT=16'h6966;
// @8:35
  CFG3 \data_out_1[25]  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m2_0_03_Z),
	.Y(data_out_1_Z[25])
);
defparam \data_out_1[25] .INIT=8'h40;
// @8:35
  CFG4 \data_out[28]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[5]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(m3_2_03_1z),
	.Y(encoder_output3[28])
);
defparam \data_out[28] .INIT=16'h6966;
// @8:35
  CFG4 \data_out[27]  (
	.A(mcu_fpga_io_in[10]),
	.B(mcu_fpga_io_in[8]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(m4_2_03_1z),
	.Y(encoder_output3[27])
);
defparam \data_out[27] .INIT=16'h6966;
// @8:49
  CFG2 m14_2_03_3_0 (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.Y(m14_2_03_3_0_1z)
);
defparam m14_2_03_3_0.INIT=4'h8;
// @8:37
  CFG2 \data_out_2_0_a3_1[19]  (
	.A(mcu_fpga_io_in[0]),
	.B(mcu_fpga_io_in[5]),
	.Y(N_80)
);
defparam \data_out_2_0_a3_1[19] .INIT=4'h6;
// @8:35
  CFG4 data_out59lto4 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(lfsr_random_generator_position_0_random_position[1]),
	.Y(data_out59)
);
defparam data_out59lto4.INIT=16'h8000;
// @8:49
  CFG3 m0_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.Y(m0_0_03_Z)
);
defparam m0_0_03.INIT=8'h10;
// @8:49
  CFG3 m5_0_03_3 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.Y(m5_0_03)
);
defparam m5_0_03_3.INIT=8'h80;
// @8:49
  CFG3 m4_0_03_tz (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(m4_0_03_tz_Z)
);
defparam m4_0_03_tz.INIT=8'hE4;
// @8:41
  CFG3 m4_0_tz (
	.A(lfsr_random_generator_position_0_random_position[0]),
	.B(lfsr_random_generator3_0_random_value[2]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.Y(m2_0_0_0_tz)
);
defparam m4_0_tz.INIT=8'hD8;
// @8:41
  CFG3 \un24_data_out.un24_data_out_axbxc2  (
	.A(lfsr_random_generator_position_0_random_position[2]),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.C(lfsr_random_generator_position_0_random_position[0]),
	.Y(un24_data_out_axbxc2)
);
defparam \un24_data_out.un24_data_out_axbxc2 .INIT=8'h95;
// @8:49
  CFG4 m1_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(m1_0_03_Z)
);
defparam m1_0_03.INIT=16'h5410;
// @8:41
  CFG4 m1_0_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[1]),
	.D(lfsr_random_generator3_0_random_value[0]),
	.Y(m1_0_03_0)
);
defparam m1_0_0.INIT=16'h9180;
// @8:49
  CFG4 m3_0_03_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.D(lfsr_random_generator3_0_random_value[1]),
	.Y(m3_0_03_0_0)
);
defparam m3_0_03_0.INIT=16'h6240;
// @8:41
  CFG3 m0_0_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.Y(m0_0_03_0)
);
defparam m0_0_0.INIT=8'h80;
// @8:49
  CFG3 m0_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m0_0_03_Z),
	.Y(m0_2_03_1z)
);
defparam m0_2_03.INIT=8'h10;
// @8:41
  CFG3 m5_0_3 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[2]),
	.Y(m5_0_2)
);
defparam m5_0_3.INIT=8'h20;
// @8:49
  CFG2 m4_0_03 (
	.A(m4_0_03_tz_Z),
	.B(lfsr_random_generator_position_0_random_position[1]),
	.Y(m4_0_03_Z)
);
defparam m4_0_03.INIT=4'h8;
// @8:41
  CFG3 m4_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(m2_0_0_0_tz),
	.Y(m4_0_03_0)
);
defparam m4_0.INIT=8'h60;
// @8:49
  CFG3 m1_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m1_0_03_Z),
	.Y(m1_2_03_1z)
);
defparam m1_2_03.INIT=8'h10;
// @8:49
  CFG4 m3_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m3_0_03_0_0),
	.Y(m3_0_03_1z)
);
defparam m3_0_03.INIT=16'hFF80;
// @8:41
  CFG4 \un24_data_out.un24_data_out_axbxc3  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(lfsr_random_generator_position_0_random_position[1]),
	.D(lfsr_random_generator_position_0_random_position[0]),
	.Y(un24_data_out_axbxc3)
);
defparam \un24_data_out.un24_data_out_axbxc3 .INIT=16'hA999;
// @8:49
  CFG4 m2_0_03 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m4_0_03_tz_Z),
	.Y(m2_0_03_Z)
);
defparam m2_0_03.INIT=16'h7520;
// @8:41
  CFG4 m2_0 (
	.A(lfsr_random_generator_position_0_random_position[1]),
	.B(lfsr_random_generator_position_0_random_position[0]),
	.C(lfsr_random_generator3_0_random_value[0]),
	.D(m2_0_0_0_tz),
	.Y(m2_0_03_0)
);
defparam m2_0.INIT=16'hD940;
// @8:49
  CFG4 m9_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m9_2_03_1z)
);
defparam m9_2_03.INIT=16'h6240;
// @8:41
  CFG2 \un24_data_out.un24_data_out_axbxc2_RNI71KU7  (
	.A(un24_data_out_axbxc2),
	.B(un24_data_out_axbxc3),
	.Y(m8_2_2_0)
);
defparam \un24_data_out.un24_data_out_axbxc2_RNI71KU7 .INIT=4'h4;
// @8:41
  CFG2 un29_data_out_22_RNO (
	.A(un24_data_out_axbxc2),
	.B(un24_data_out_axbxc3),
	.Y(m14_2_3_0)
);
defparam un29_data_out_22_RNO.INIT=4'h8;
// @8:49
  CFG3 m3_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m3_0_03_1z),
	.Y(m3_2_03_1z)
);
defparam m3_2_03.INIT=8'h10;
// @8:49
  CFG3 m2_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m2_0_03_Z),
	.Y(m2_2_03_1z)
);
defparam m2_2_03.INIT=8'h10;
// @8:49
  CFG2 m14_2_03_3 (
	.A(m2_0_03_Z),
	.B(m14_2_03_3_0_1z),
	.Y(m14_2_03)
);
defparam m14_2_03_3.INIT=4'h8;
// @8:49
  CFG3 m10_2_03_2 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m2_0_03_Z),
	.Y(m10_2_03)
);
defparam m10_2_03_2.INIT=8'h20;
// @8:41
  CFG4 \un24_data_out.un24_data_out_c4  (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(lfsr_random_generator_position_0_random_position[1]),
	.D(lfsr_random_generator_position_0_random_position[0]),
	.Y(un24_data_out_c4)
);
defparam \un24_data_out.un24_data_out_c4 .INIT=16'hFEEE;
// @8:49
  CFG4 m8_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m8_2_03_1z)
);
defparam m8_2_03.INIT=16'h6240;
// @8:49
  CFG4 un55_data_out_23 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m14_2_03_3_0_1z),
	.C(m5_0_03),
	.D(m1_2_03_1z),
	.Y(un55_data_out_8)
);
defparam un55_data_out_23.INIT=16'hEA40;
// @8:49
  CFG4 m5_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m5_2_03_1z)
);
defparam m5_2_03.INIT=16'h5410;
// @8:49
  CFG4 m13_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m5_0_03),
	.D(m1_0_03_Z),
	.Y(m13_2_03_1z)
);
defparam m13_2_03.INIT=16'hA820;
// @8:49
  CFG2 un55_data_out_15 (
	.A(m9_2_03_1z),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(un55_data_out_0)
);
defparam un55_data_out_15.INIT=4'h2;
// @8:49
  CFG4 m4_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m4_2_03_1z)
);
defparam m4_2_03.INIT=16'h5410;
// @8:49
  CFG4 un55_data_out_22 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m14_2_03_3_0_1z),
	.C(m4_0_03_Z),
	.D(m0_2_03_1z),
	.Y(un55_data_out_22_1z)
);
defparam un55_data_out_22.INIT=16'hEA40;
// @8:41
  CFG3 un29_data_out_22_RNO_0 (
	.A(un24_data_out_axbxc3),
	.B(un24_data_out_axbxc2),
	.C(m0_0_03_0),
	.Y(m0_2_03_0)
);
defparam un29_data_out_22_RNO_0.INIT=8'h10;
// @8:49
  CFG4 m12_2_03 (
	.A(lfsr_random_generator_position_0_random_position[3]),
	.B(lfsr_random_generator_position_0_random_position[2]),
	.C(m4_0_03_Z),
	.D(m0_0_03_Z),
	.Y(m12_2_03_1z)
);
defparam m12_2_03.INIT=16'hA820;
// @8:41
  CFG4 \un24_data_out.un24_data_out_axbxc2_RNIQFIAL1  (
	.A(un24_data_out_axbxc3),
	.B(un24_data_out_axbxc2),
	.C(m4_0_03_0),
	.D(m0_0_03_0),
	.Y(m12_2_03_0)
);
defparam \un24_data_out.un24_data_out_axbxc2_RNIQFIAL1 .INIT=16'hA820;
// @8:41
  CFG4 \un24_data_out.un24_data_out_axbxc2_RNIDK7IG1  (
	.A(un24_data_out_axbxc3),
	.B(un24_data_out_axbxc2),
	.C(m5_0_2),
	.D(m1_0_03_0),
	.Y(m13_2_03_0)
);
defparam \un24_data_out.un24_data_out_axbxc2_RNIDK7IG1 .INIT=16'hA820;
// @8:41
  CFG2 \un24_data_out.un24_data_out_axbxc4  (
	.A(un24_data_out_c4),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(un24_data_out_axbxc4)
);
defparam \un24_data_out.un24_data_out_axbxc4 .INIT=4'h9;
// @8:49
  CFG4 un55_data_out_29 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m3_0_03_1z),
	.Y(un55_data_out_29_1z)
);
defparam un55_data_out_29.INIT=16'h2000;
// @8:49
  CFG4 un55_data_out_17 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m3_0_03_1z),
	.Y(un55_data_out_2)
);
defparam un55_data_out_17.INIT=16'h0400;
// @8:49
  CFG4 un55_data_out_28 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(lfsr_random_generator_position_0_random_position[3]),
	.C(lfsr_random_generator_position_0_random_position[2]),
	.D(m2_0_03_Z),
	.Y(un55_data_out_13)
);
defparam un55_data_out_28.INIT=16'h2000;
// @8:45
  CFG4 \data_out_3_i[26]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.D(m5_2_03_1z),
	.Y(encoder_output3[26])
);
defparam \data_out_3_i[26] .INIT=16'h6966;
// @8:41
  CFG4 un29_data_out_22 (
	.A(un24_data_out_axbxc4),
	.B(m14_2_3_0),
	.C(m4_0_03_0),
	.D(m0_2_03_0),
	.Y(un29_data_out_22_1z)
);
defparam un29_data_out_22.INIT=16'hEA40;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* TBEC_RSC_encoder13 */

module ecc_design (
  lfsr_random_generator_position_0_random_position,
  lfsr_random_generator3_0_random_value,
  flag,
  decoder_input_up_7,
  decoder_input_up_4,
  decoder_input_up_0,
  decoder_input_up_8,
  mcu_mem_io_up_in,
  mcu_mem_io_down_in,
  decoder_input_down_0,
  mcu_fpga_io_in,
  bit17,
  decoder_output12,
  decoder_output6,
  decoder_output9,
  decoder_output13,
  decoder_output5,
  decoder_output8,
  decoder_output11,
  decoder_output15,
  decoder_output4,
  decoder_output0,
  decoder_output7,
  decoder_output3,
  decoder_output10,
  decoder_output1,
  quad117,
  bit18,
  un1_SDi_3_i,
  g0_13,
  mcu_fpga_io_1,
  decoder_output2,
  ecc_sel1_c,
  ecc_sel0_c,
  encoder_output_up15,
  encoder_output_up1,
  encoder_output_up2,
  encoder_output_up3,
  encoder_output_up4,
  encoder_output_up5,
  encoder_output_up6,
  encoder_output_up7,
  encoder_output_up8,
  encoder_output_up9,
  encoder_output_up10,
  encoder_output_up11,
  encoder_output_up12,
  encoder_output_up13,
  encoder_output_up14,
  encoder_output_down3,
  encoder_output_down4,
  encoder_output_down5,
  encoder_output_down6,
  encoder_output_down7,
  encoder_output_down8,
  encoder_output_down9,
  encoder_output_down10,
  encoder_output_down11,
  encoder_output_down12,
  encoder_output_down13,
  encoder_output_down14,
  encoder_output_down15,
  encoder_output_up0,
  encoder_output_down0,
  encoder_output_down1,
  encoder_output_down2,
  data_out_right_up8
)
;
input [4:0] lfsr_random_generator_position_0_random_position ;
input [2:0] lfsr_random_generator3_0_random_value ;
output [2:0] flag ;
input decoder_input_up_7 ;
input decoder_input_up_4 ;
input decoder_input_up_0 ;
input decoder_input_up_8 ;
input [15:0] mcu_mem_io_up_in ;
input [15:0] mcu_mem_io_down_in ;
input decoder_input_down_0 ;
input [15:0] mcu_fpga_io_in ;
output bit17 ;
output decoder_output12 ;
output decoder_output6 ;
output decoder_output9 ;
output decoder_output13 ;
output decoder_output5 ;
output decoder_output8 ;
output decoder_output11 ;
output decoder_output15 ;
output decoder_output4 ;
output decoder_output0 ;
output decoder_output7 ;
output decoder_output3 ;
output decoder_output10 ;
output decoder_output1 ;
output quad117 ;
output bit18 ;
output un1_SDi_3_i ;
output g0_13 ;
input mcu_fpga_io_1 ;
output decoder_output2 ;
input ecc_sel1_c ;
input ecc_sel0_c ;
output encoder_output_up15 ;
output encoder_output_up1 ;
output encoder_output_up2 ;
output encoder_output_up3 ;
output encoder_output_up4 ;
output encoder_output_up5 ;
output encoder_output_up6 ;
output encoder_output_up7 ;
output encoder_output_up8 ;
output encoder_output_up9 ;
output encoder_output_up10 ;
output encoder_output_up11 ;
output encoder_output_up12 ;
output encoder_output_up13 ;
output encoder_output_up14 ;
output encoder_output_down3 ;
output encoder_output_down4 ;
output encoder_output_down5 ;
output encoder_output_down6 ;
output encoder_output_down7 ;
output encoder_output_down8 ;
output encoder_output_down9 ;
output encoder_output_down10 ;
output encoder_output_down11 ;
output encoder_output_down12 ;
output encoder_output_down13 ;
output encoder_output_down14 ;
output encoder_output_down15 ;
output encoder_output_up0 ;
output encoder_output_down0 ;
output encoder_output_down1 ;
output encoder_output_down2 ;
output data_out_right_up8 ;
wire decoder_input_up_7 ;
wire decoder_input_up_4 ;
wire decoder_input_up_0 ;
wire decoder_input_up_8 ;
wire decoder_input_down_0 ;
wire bit17 ;
wire decoder_output12 ;
wire decoder_output6 ;
wire decoder_output9 ;
wire decoder_output13 ;
wire decoder_output5 ;
wire decoder_output8 ;
wire decoder_output11 ;
wire decoder_output15 ;
wire decoder_output4 ;
wire decoder_output0 ;
wire decoder_output7 ;
wire decoder_output3 ;
wire decoder_output10 ;
wire decoder_output1 ;
wire quad117 ;
wire bit18 ;
wire un1_SDi_3_i ;
wire g0_13 ;
wire mcu_fpga_io_1 ;
wire decoder_output2 ;
wire ecc_sel1_c ;
wire ecc_sel0_c ;
wire encoder_output_up15 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire data_out_right_up8 ;
wire [15:1] data_out_right_down_1_Z;
wire [15:0] data_out_right_up_1;
wire [7:0] data_out_right_down_1;
wire [14:1] data_out_right_up_1_Z;
wire [15:0] data_out_right_up_1_2_1;
wire [14:2] data_out_right_up_1_1_Z;
wire [15:1] data_out_right_down_1_1_Z;
wire [22:9] un55_data_out;
wire [6:6] data_out_right_down_0_1;
wire [13:2] decoder_output1_Z;
wire [13:13] data_out_left_rn_0;
wire [2:2] signal_3__8;
wire [15:0] data_out_left_1_Z;
wire [11:11] data_in_m;
wire [29:24] encoder_output3;
wire [1:1] signal_0__0_iv_0_tz;
wire [1:1] signal_1__3;
wire [0:0] linsin_3__1;
wire [0:0] signal_2__3;
wire [12:2] data_out_right_up_1_0_1_0;
wire [3:3] signal_3__6;
wire [3:3] signal_2__6;
wire [7:7] data_out_right_down_RNO_1_Z;
wire [7:7] data_out_right_down_RNO_0_Z;
wire [0:0] signal_0__3;
wire [10:2] data_out_left_1_0_Z_Z;
wire [1:1] data_out_right_up_1_0_2_1_Z;
wire [3:3] signal_1__6;
wire [20:17] encoder_output1;
wire [10:6] data_out_left_1_1;
wire [1:1] signal_2__5_m;
wire data_out_right_up8_i ;
wire data_out_right_up8_inferred_clock_RNI7SRM3_Z ;
wire data_out_right_up7_i_0 ;
wire data_out_right_up7_inferred_clock_RNI6DIC_Z ;
wire data_out_right_up7_Z ;
wire VCC ;
wire GND ;
wire m3_0_03 ;
wire m14_2_03_3_0 ;
wire d_N_8 ;
wire m5_2_03 ;
wire m10_2_03 ;
wire m8_2_2_0 ;
wire m2_0_03_0 ;
wire data_out59 ;
wire m9_2_03 ;
wire m8_2_03 ;
wire m4_2_03 ;
wire m14_2_03 ;
wire m13_2_03 ;
wire data_out_left_N_2L1_Z ;
wire data_out_left_N_3L3_Z ;
wire g0_1 ;
wire g1 ;
wire N_101 ;
wire decoder_output10_1 ;
wire signal_0__0_sqmuxa ;
wire N_13 ;
wire N_17 ;
wire signal_0__1_sqmuxa ;
wire N_10 ;
wire N_14 ;
wire N_74 ;
wire N_25 ;
wire N_21 ;
wire data_out_right_up_1_N_2L1_0_Z ;
wire m2_2_03 ;
wire data_out_right_up_1_N_2L1_Z ;
wire N_18 ;
wire m3_2_03 ;
wire m13_2_03_0 ;
wire m12_2_03_0 ;
wire m12_2_03 ;
wire m1_2_03 ;
wire m0_2_03 ;
wire un55_data_out_29 ;
wire un55_data_out_22 ;
wire un29_data_out_22 ;
wire un24_data_out_c4 ;
wire m14_2_2 ;
wire data_out_left_24_1_Z ;
wire data_out_left_16_1_Z ;
wire data_out_left_1_0_Z ;
wire data_out_left_4_1_Z ;
wire d_N_8_2 ;
wire d_N_8_0 ;
wire data_out_left_12_1_Z ;
wire N_77 ;
wire N_80 ;
wire N_79 ;
wire N_22 ;
wire N_78 ;
wire N_81 ;
wire d_m4_0_x2_0_0 ;
wire d_m4_0_x2_2_0 ;
wire d_m4_0_x2_0 ;
wire N_80_0 ;
wire N_1716 ;
wire N_1717 ;
wire N_1718 ;
wire N_1719 ;
wire N_1720 ;
wire N_1721 ;
  CLKINT data_out_right_up8_inferred_clock_RNI7SRM3_0 (
	.Y(data_out_right_up8_i),
	.A(data_out_right_up8_inferred_clock_RNI7SRM3_Z)
);
  CLKINT data_out_right_up7_inferred_clock_RNI6DIC_0 (
	.Y(data_out_right_up7_i_0),
	.A(data_out_right_up7_inferred_clock_RNI6DIC_Z)
);
  CFG1 data_out_right_up8_inferred_clock_RNI7SRM3 (
	.A(data_out_right_up8),
	.Y(data_out_right_up8_inferred_clock_RNI7SRM3_Z)
);
defparam data_out_right_up8_inferred_clock_RNI7SRM3.INIT=2'h1;
  CFG1 data_out_right_up7_inferred_clock_RNI6DIC (
	.A(data_out_right_up7_Z),
	.Y(data_out_right_up7_inferred_clock_RNI6DIC_Z)
);
defparam data_out_right_up7_inferred_clock_RNI6DIC.INIT=2'h1;
// @11:45
  SLE \data_out_right_down[13]  (
	.Q(encoder_output_down2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[14]  (
	.Q(encoder_output_down1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[15]  (
	.Q(encoder_output_down0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[15]  (
	.Q(encoder_output_up0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1[15]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[0]  (
	.Q(encoder_output_down15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[1]  (
	.Q(encoder_output_down14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[2]  (
	.Q(encoder_output_down13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[3]  (
	.Q(encoder_output_down12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[4]  (
	.Q(encoder_output_down11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[5]  (
	.Q(encoder_output_down10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[6]  (
	.Q(encoder_output_down9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[7]  (
	.Q(encoder_output_down8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[8]  (
	.Q(encoder_output_down7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[9]  (
	.Q(encoder_output_down6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[10]  (
	.Q(encoder_output_down5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[11]  (
	.Q(encoder_output_down4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_down[12]  (
	.Q(encoder_output_down3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up7_i_0),
	.D(data_out_right_down_1_Z[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[1]  (
	.Q(encoder_output_up14),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[2]  (
	.Q(encoder_output_up13),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[3]  (
	.Q(encoder_output_up12),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[3]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[4]  (
	.Q(encoder_output_up11),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1[4]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[5]  (
	.Q(encoder_output_up10),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1[5]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[6]  (
	.Q(encoder_output_up9),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[6]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[7]  (
	.Q(encoder_output_up8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[7]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[8]  (
	.Q(encoder_output_up7),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[8]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[9]  (
	.Q(encoder_output_up6),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[9]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[10]  (
	.Q(encoder_output_up5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1[10]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[11]  (
	.Q(encoder_output_up4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[11]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[12]  (
	.Q(encoder_output_up3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[12]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[13]  (
	.Q(encoder_output_up2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[13]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[14]  (
	.Q(encoder_output_up1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1_Z[14]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:45
  SLE \data_out_right_up[0]  (
	.Q(encoder_output_up15),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(data_out_right_up8_i),
	.D(data_out_right_up_1[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @11:14
  CFG3 \data_out_right_up_RNO_0[0]  (
	.A(m3_0_03),
	.B(m14_2_03_3_0),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.Y(data_out_right_up_1_2_1[0])
);
defparam \data_out_right_up_RNO_0[0] .INIT=8'h7F;
// @11:45
  CFG3 \data_out_right_down_RNO_1[0]  (
	.A(m3_0_03),
	.B(m14_2_03_3_0),
	.C(lfsr_random_generator_position_0_random_position[4]),
	.Y(d_N_8)
);
defparam \data_out_right_down_RNO_1[0] .INIT=8'h08;
// @11:14
  CFG4 \data_out_right_up_RNO[10]  (
	.A(mcu_fpga_io_in[5]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(m5_2_03),
	.Y(data_out_right_up_1[10])
);
defparam \data_out_right_up_RNO[10] .INIT=16'h6AAA;
// @11:14
  CFG4 \data_out_right_up_RNO_0[5]  (
	.A(m10_2_03),
	.B(m8_2_2_0),
	.C(m2_0_03_0),
	.D(data_out59),
	.Y(data_out_right_up_1_2_1[5])
);
defparam \data_out_right_up_RNO_0[5] .INIT=16'h3F55;
// @11:45
  CFG4 \data_out_right_up_1_1[6]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m9_2_03),
	.Y(data_out_right_up_1_1_Z[6])
);
defparam \data_out_right_up_1_1[6] .INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1_1[7]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m8_2_03),
	.Y(data_out_right_up_1_1_Z[7])
);
defparam \data_out_right_up_1_1[7] .INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1_1[11]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m4_2_03),
	.Y(data_out_right_up_1_1_Z[11])
);
defparam \data_out_right_up_1_1[11] .INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_down_1_1[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel1_c),
	.D(m14_2_03),
	.Y(data_out_right_down_1_1_Z[1])
);
defparam \data_out_right_down_1_1[1] .INIT=16'hC5F5;
// @11:45
  CFG4 \data_out_right_down_1_1[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel1_c),
	.D(m13_2_03),
	.Y(data_out_right_down_1_1_Z[2])
);
defparam \data_out_right_down_1_1[2] .INIT=16'hC5F5;
// @11:45
  CFG4 \data_out_right_down_RNO_0[6]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[3]),
	.C(ecc_sel0_c),
	.D(un55_data_out[9]),
	.Y(data_out_right_down_0_1[6])
);
defparam \data_out_right_down_RNO_0[6] .INIT=16'h9666;
// @11:45
  CFG4 \data_out_right_up_1_1[14]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(un55_data_out[17]),
	.D(data_out59),
	.Y(data_out_right_up_1_1_Z[14])
);
defparam \data_out_right_up_1_1[14] .INIT=16'hDD1D;
// @11:45
  CFG3 \data_out_left_mb[13]  (
	.A(ecc_sel1_c),
	.B(decoder_output1_Z[13]),
	.C(data_out_left_rn_0[13]),
	.Y(decoder_output2)
);
defparam \data_out_left_mb[13] .INIT=8'hD8;
// @11:45
  CFG4 \data_out_left_rn[13]  (
	.A(mcu_mem_io_up_in[2]),
	.B(mcu_mem_io_down_in[2]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_rn_0[13])
);
defparam \data_out_left_rn[13] .INIT=16'h00CA;
// @11:45
  CFG4 data_out_left_N_2L1 (
	.A(g0_13),
	.B(un1_SDi_3_i),
	.C(signal_3__8[2]),
	.D(bit18),
	.Y(data_out_left_N_2L1_Z)
);
defparam data_out_left_N_2L1.INIT=16'h0FDF;
// @11:45
  CFG3 data_out_left_N_3L3 (
	.A(ecc_sel1_c),
	.B(quad117),
	.C(data_out_left_1_Z[14]),
	.Y(data_out_left_N_3L3_Z)
);
defparam data_out_left_N_3L3.INIT=8'h27;
// @11:45
  CFG4 \data_out_left[14]  (
	.A(ecc_sel1_c),
	.B(data_in_m[11]),
	.C(data_out_left_N_3L3_Z),
	.D(data_out_left_N_2L1_Z),
	.Y(decoder_output1)
);
defparam \data_out_left[14] .INIT=16'hD8DA;
// @11:45
  CFG4 \data_out_right_down_1[13]  (
	.A(mcu_fpga_io_in[2]),
	.B(ecc_sel0_c),
	.C(encoder_output3[29]),
	.D(data_out_right_down_1_1_Z[13]),
	.Y(data_out_right_down_1_Z[13])
);
defparam \data_out_right_down_1[13] .INIT=16'hBBC0;
// @11:45
  CFG4 \data_out_right_down_1_1[13]  (
	.A(mcu_fpga_io_in[6]),
	.B(mcu_fpga_io_in[4]),
	.C(ecc_sel1_c),
	.D(ecc_sel0_c),
	.Y(data_out_right_down_1_1_Z[13])
);
defparam \data_out_right_down_1_1[13] .INIT=16'h0F66;
// @11:45
  CFG4 \data_out_right_up_RNO[4]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(ecc_sel0_c),
	.D(g0_1),
	.Y(data_out_right_up_1[4])
);
defparam \data_out_right_up_RNO[4] .INIT=16'hAC5A;
// @11:45
  CFG3 \data_out_right_up_RNO_0[4]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(g1),
	.Y(g0_1)
);
defparam \data_out_right_up_RNO_0[4] .INIT=8'h1D;
// @11:14
  CFG4 \data_out_right_up_RNO[5]  (
	.A(mcu_fpga_io_in[10]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_2_1[5]),
	.Y(data_out_right_up_1[5])
);
defparam \data_out_right_up_RNO[5] .INIT=16'hAA6A;
// @11:45
  CFG4 \data_out_left[5]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_iv_0_tz[1]),
	.C(data_out_left_1_Z[5]),
	.D(decoder_input_up_7),
	.Y(decoder_output10)
);
defparam \data_out_left[5] .INIT=16'h8F0F;
// @11:45
  CFG4 \data_out_left_1_0[5]  (
	.A(ecc_sel1_c),
	.B(signal_1__3[1]),
	.C(N_101),
	.D(decoder_output10_1),
	.Y(data_out_left_1_Z[5])
);
defparam \data_out_left_1_0[5] .INIT=16'h007F;
// @11:45
  CFG4 \data_out_left[12]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(linsin_3__1[0]),
	.D(data_out_left_1_Z[12]),
	.Y(decoder_output3)
);
defparam \data_out_left[12] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[12]  (
	.A(mcu_mem_io_up_in[12]),
	.B(ecc_sel1_c),
	.C(N_13),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[12])
);
defparam \data_out_left_1[12] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[8]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(signal_2__3[0]),
	.D(data_out_left_1_Z[8]),
	.Y(decoder_output7)
);
defparam \data_out_left[8] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[8]  (
	.A(mcu_mem_io_up_in[13]),
	.B(ecc_sel1_c),
	.C(N_17),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[8])
);
defparam \data_out_left_1[8] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_right_up_1[3]  (
	.A(mcu_fpga_io_in[3]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[3]),
	.Y(data_out_right_up_1_Z[3])
);
defparam \data_out_right_up_1[3] .INIT=16'h58AB;
// @11:45
  CFG3 \data_out_right_up_1_1[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_0_1_0[3]),
	.Y(data_out_right_up_1_1_Z[3])
);
defparam \data_out_right_up_1_1[3] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[2]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[2]),
	.Y(data_out_right_up_1_Z[2])
);
defparam \data_out_right_up_1[2] .INIT=16'h3ACC;
// @11:45
  CFG3 \data_out_right_up_1_1[2]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_0_1_0[2]),
	.Y(data_out_right_up_1_1_Z[2])
);
defparam \data_out_right_up_1_1[2] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[12]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[3]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[12]),
	.Y(data_out_right_up_1_Z[12])
);
defparam \data_out_right_up_1[12] .INIT=16'hAC5A;
// @11:45
  CFG3 \data_out_right_up_1_1[12]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_0_1_0[12]),
	.Y(data_out_right_up_1_1_Z[12])
);
defparam \data_out_right_up_1_1[12] .INIT=8'h1D;
// @11:14
  CFG3 \data_out_right_up_RNO[15]  (
	.A(mcu_fpga_io_in[0]),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_2_1[15]),
	.Y(data_out_right_up_1[15])
);
defparam \data_out_right_up_RNO[15] .INIT=8'hA6;
// @11:45
  CFG4 \data_out_left[15]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(signal_3__6[3]),
	.D(data_out_left_1_Z[15]),
	.Y(decoder_output0)
);
defparam \data_out_left[15] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[15]  (
	.A(mcu_mem_io_up_in[0]),
	.B(ecc_sel1_c),
	.C(N_10),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[15])
);
defparam \data_out_left_1[15] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[11]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(signal_2__6[3]),
	.D(data_out_left_1_Z[11]),
	.Y(decoder_output4)
);
defparam \data_out_left[11] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[11]  (
	.A(mcu_mem_io_up_in[1]),
	.B(ecc_sel1_c),
	.C(N_14),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[11])
);
defparam \data_out_left_1[11] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_right_up_1[14]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[14]),
	.Y(data_out_right_up_1_Z[14])
);
defparam \data_out_right_up_1[14] .INIT=16'hAC5A;
// @11:45
  CFG3 \data_out_right_down_RNO_1[7]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel0_c),
	.C(m8_2_03),
	.Y(data_out_right_down_RNO_1_Z[7])
);
defparam \data_out_right_down_RNO_1[7] .INIT=8'h40;
// @11:45
  CFG4 \data_out_right_down_RNO_0[7]  (
	.A(mcu_fpga_io_in[12]),
	.B(mcu_fpga_io_in[8]),
	.C(data_out_right_down_RNO_1_Z[7]),
	.D(data_out_right_up8),
	.Y(data_out_right_down_RNO_0_Z[7])
);
defparam \data_out_right_down_RNO_0[7] .INIT=16'h3369;
// @11:45
  CFG4 \data_out_right_down_RNO[7]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[9]),
	.C(data_out_right_down_RNO_0_Z[7]),
	.D(data_out_right_up8),
	.Y(data_out_right_down_1[7])
);
defparam \data_out_right_down_RNO[7] .INIT=16'h0F69;
// @11:45
  CFG4 \data_out_right_down_RNO[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(data_out_right_down_0_1[6]),
	.C(data_out_right_up8),
	.D(N_74),
	.Y(data_out_right_down_1[6])
);
defparam \data_out_right_down_RNO[6] .INIT=16'hA3AC;
// @11:14
  CFG4 \data_out_right_up_RNO[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(ecc_sel0_c),
	.C(data_out_right_up_1_2_1[0]),
	.D(data_out59),
	.Y(data_out_right_up_1[0])
);
defparam \data_out_right_up_RNO[0] .INIT=16'hAAA6;
// @11:45
  CFG4 \data_out_left[0]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(signal_0__3[0]),
	.D(data_out_left_1_Z[0]),
	.Y(decoder_output15)
);
defparam \data_out_left[0] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(ecc_sel1_c),
	.C(N_25),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[0])
);
defparam \data_out_left_1[0] .INIT=16'h038B;
// @11:45
  CFG4 \data_out_left[4]  (
	.A(ecc_sel1_c),
	.B(signal_0__0_sqmuxa),
	.C(data_out_left_1_0_Z_Z[4]),
	.D(data_out_left_1_Z[4]),
	.Y(decoder_output11)
);
defparam \data_out_left[4] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[4]  (
	.A(mcu_mem_io_up_in[14]),
	.B(ecc_sel1_c),
	.C(N_21),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[4])
);
defparam \data_out_left_1[4] .INIT=16'h038B;
// @11:45
  CFG4 data_out_right_up_1_N_2L1_0 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_0_2_1_Z[1]),
	.Y(data_out_right_up_1_N_2L1_0_Z)
);
defparam data_out_right_up_1_N_2L1_0.INIT=16'h03A3;
// @11:45
  CFG4 \data_out_right_up_1[1]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[11]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_0_Z),
	.Y(data_out_right_up_1_Z[1])
);
defparam \data_out_right_up_1[1] .INIT=16'h3ACC;
// @11:45
  CFG4 data_out_right_up_1_N_2L1 (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m2_2_03),
	.Y(data_out_right_up_1_N_2L1_Z)
);
defparam data_out_right_up_1_N_2L1.INIT=16'h53F3;
// @11:45
  CFG4 \data_out_right_up_1[13]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_N_2L1_Z),
	.Y(data_out_right_up_1_Z[13])
);
defparam \data_out_right_up_1[13] .INIT=16'hAC5A;
// @11:45
  CFG4 \data_out_left[7]  (
	.A(ecc_sel1_c),
	.B(signal_0__1_sqmuxa),
	.C(signal_1__6[3]),
	.D(data_out_left_1_Z[7]),
	.Y(decoder_output8)
);
defparam \data_out_left[7] .INIT=16'hA2D5;
// @11:45
  CFG4 \data_out_left_1[7]  (
	.A(mcu_mem_io_up_in[2]),
	.B(ecc_sel1_c),
	.C(N_18),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[7])
);
defparam \data_out_left_1[7] .INIT=16'h038B;
// @11:45
  CFG3 \data_out_right_up_1_0_1_1[12]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m3_2_03),
	.C(data_out59),
	.Y(data_out_right_up_1_0_1_0[12])
);
defparam \data_out_right_up_1_0_1_1[12] .INIT=8'h08;
// @11:45
  CFG4 \data_out_right_up_1_0_1_1[2]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m13_2_03_0),
	.C(m13_2_03),
	.D(data_out59),
	.Y(data_out_right_up_1_0_1_0[2])
);
defparam \data_out_right_up_1_0_1_1[2] .INIT=16'h335F;
// @11:45
  CFG4 \data_out_right_up_1_0_1_1[3]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(m12_2_03_0),
	.C(m12_2_03),
	.D(data_out59),
	.Y(data_out_right_up_1_0_1_0[3])
);
defparam \data_out_right_up_1_0_1_1[3] .INIT=16'h335F;
// @11:45
  CFG4 \data_out_right_down_1[2]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1[18]),
	.D(data_out_right_down_1_1_Z[2]),
	.Y(data_out_right_down_1_Z[2])
);
defparam \data_out_right_down_1[2] .INIT=16'hB07C;
// @11:45
  CFG4 \data_out_right_down_1[4]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1[20]),
	.D(data_out_right_down_1_1_Z[4]),
	.Y(data_out_right_down_1_Z[4])
);
defparam \data_out_right_down_1[4] .INIT=16'hB07C;
// @11:45
  CFG3 \data_out_right_down_1_1[4]  (
	.A(mcu_fpga_io_in[11]),
	.B(ecc_sel1_c),
	.C(un55_data_out[11]),
	.Y(data_out_right_down_1_1_Z[4])
);
defparam \data_out_right_down_1_1[4] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_down_1[1]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output1[17]),
	.D(data_out_right_down_1_1_Z[1]),
	.Y(data_out_right_down_1_Z[1])
);
defparam \data_out_right_down_1[1] .INIT=16'hB07C;
// @11:45
  CFG4 \data_out_right_down_1[14]  (
	.A(mcu_fpga_io_in[1]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(data_out_right_down_1_1_Z[14]),
	.Y(data_out_right_down_1_Z[14])
);
defparam \data_out_right_down_1[14] .INIT=16'hAA65;
// @11:45
  CFG4 \data_out_right_down_1_1[14]  (
	.A(mcu_fpga_io_in[3]),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.C(ecc_sel0_c),
	.D(m1_2_03),
	.Y(data_out_right_down_1_1_Z[14])
);
defparam \data_out_right_down_1_1[14] .INIT=16'h6555;
// @11:45
  CFG4 \data_out_right_down_1[15]  (
	.A(mcu_fpga_io_in[2]),
	.B(mcu_fpga_io_in[0]),
	.C(ecc_sel1_c),
	.D(data_out_right_down_1_1_Z[15]),
	.Y(data_out_right_down_1_Z[15])
);
defparam \data_out_right_down_1[15] .INIT=16'h966C;
// @11:45
  CFG4 \data_out_right_down_1_1[15]  (
	.A(lfsr_random_generator_position_0_random_position[4]),
	.B(ecc_sel1_c),
	.C(ecc_sel0_c),
	.D(m0_2_03),
	.Y(data_out_right_down_1_1_Z[15])
);
defparam \data_out_right_down_1_1[15] .INIT=16'h4303;
// @11:45
  CFG4 \data_out_right_up_1[8]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[7]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[8]),
	.Y(data_out_right_up_1_Z[8])
);
defparam \data_out_right_up_1[8] .INIT=16'hAC5A;
// @11:45
  CFG3 \data_out_right_up_1_1[8]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(un55_data_out_29),
	.Y(data_out_right_up_1_1_Z[8])
);
defparam \data_out_right_up_1_1[8] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[11]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[11]),
	.Y(data_out_right_up_1_Z[11])
);
defparam \data_out_right_up_1[11] .INIT=16'hCA3C;
// @11:45
  CFG4 \data_out_right_up_1[7]  (
	.A(mcu_fpga_io_in[8]),
	.B(mcu_fpga_io_in[2]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[7]),
	.Y(data_out_right_up_1_Z[7])
);
defparam \data_out_right_up_1[7] .INIT=16'hCA3C;
// @11:45
  CFG4 \data_out_right_up_1[6]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[6]),
	.Y(data_out_right_up_1_Z[6])
);
defparam \data_out_right_up_1[6] .INIT=16'hCA3C;
// @11:14
  CFG3 \data_out_right_up_RNO_0[15]  (
	.A(un55_data_out_22),
	.B(data_out59),
	.C(un29_data_out_22),
	.Y(data_out_right_up_1_2_1[15])
);
defparam \data_out_right_up_RNO_0[15] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1[9]  (
	.A(mcu_fpga_io_in[9]),
	.B(mcu_fpga_io_in[6]),
	.C(ecc_sel0_c),
	.D(data_out_right_up_1_1_Z[9]),
	.Y(data_out_right_up_1_Z[9])
);
defparam \data_out_right_up_1[9] .INIT=16'hAC5A;
// @11:45
  CFG3 \data_out_right_up_1_1[9]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(un55_data_out[22]),
	.Y(data_out_right_up_1_1_Z[9])
);
defparam \data_out_right_up_1_1[9] .INIT=8'h1D;
// @11:45
  CFG4 \data_out_right_up_1_0_2_1[1]  (
	.A(un24_data_out_c4),
	.B(m14_2_2),
	.C(m14_2_03),
	.D(data_out59),
	.Y(data_out_right_up_1_0_2_1_Z[1])
);
defparam \data_out_right_up_1_0_2_1[1] .INIT=16'h770F;
// @11:45
  CFG4 \data_out_left[10]  (
	.A(ecc_sel1_c),
	.B(data_out_left_1_1[10]),
	.C(data_out_left_1_0_Z_Z[10]),
	.D(data_out_left_1_Z[10]),
	.Y(decoder_output5)
);
defparam \data_out_left[10] .INIT=16'hA8FD;
// @11:45
  CFG4 \data_out_left_1[10]  (
	.A(mcu_mem_io_up_in[5]),
	.B(data_out_right_up8),
	.C(data_out_left_24_1_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[10])
);
defparam \data_out_left_1[10] .INIT=16'h0F0D;
// @11:45
  CFG4 \data_out_left[2]  (
	.A(ecc_sel1_c),
	.B(decoder_output1_Z[2]),
	.C(data_out_left_1_0_Z_Z[2]),
	.D(mcu_fpga_io_1),
	.Y(decoder_output13)
);
defparam \data_out_left[2] .INIT=16'h888D;
// @11:45
  CFG3 \data_out_left_1_0[2]  (
	.A(mcu_mem_io_up_in[13]),
	.B(mcu_mem_io_down_in[13]),
	.C(data_out_right_up8),
	.Y(data_out_left_1_0_Z_Z[2])
);
defparam \data_out_left_1_0[2] .INIT=8'h35;
// @11:45
  CFG4 \data_out_left_1[14]  (
	.A(mcu_mem_io_up_in[1]),
	.B(data_out_right_up8),
	.C(data_out_left_16_1_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[14])
);
defparam \data_out_left_1[14] .INIT=16'h0F0D;
// @11:45
  CFG4 \data_out_left[6]  (
	.A(ecc_sel1_c),
	.B(data_out_left_1_1[6]),
	.C(data_out_left_1_0_Z_Z[6]),
	.D(data_out_left_1_Z[6]),
	.Y(decoder_output9)
);
defparam \data_out_left[6] .INIT=16'hA8FD;
// @11:45
  CFG4 \data_out_left_1[6]  (
	.A(mcu_mem_io_down_in[9]),
	.B(data_out_right_up8),
	.C(data_out_left_1_0_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[6])
);
defparam \data_out_left_1[6] .INIT=16'h0F07;
// @11:45
  CFG4 \data_out_left[9]  (
	.A(ecc_sel1_c),
	.B(signal_2__5_m[1]),
	.C(data_out_left_1_0_Z_Z[9]),
	.D(data_out_left_1_Z[9]),
	.Y(decoder_output6)
);
defparam \data_out_left[9] .INIT=16'hA8FD;
// @11:45
  CFG4 \data_out_left_1[9]  (
	.A(mcu_mem_io_up_in[6]),
	.B(data_out_right_up8),
	.C(data_out_left_4_1_Z),
	.D(mcu_fpga_io_1),
	.Y(data_out_left_1_Z[9])
);
defparam \data_out_left_1[9] .INIT=16'h0F0D;
// @11:45
  CFG2 \data_out_right_down_RNO_1[5]  (
	.A(m10_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(d_N_8_2)
);
defparam \data_out_right_down_RNO_1[5] .INIT=4'h2;
// @11:45
  CFG2 \data_out_right_down_RNO_1[3]  (
	.A(m12_2_03),
	.B(lfsr_random_generator_position_0_random_position[4]),
	.Y(d_N_8_0)
);
defparam \data_out_right_down_RNO_1[3] .INIT=4'h2;
// @11:45
  CFG2 data_m1_0_a2_0 (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.Y(data_out_right_up8)
);
defparam data_m1_0_a2_0.INIT=4'h2;
// @11:46
  CFG2 data_out_right_up7 (
	.A(ecc_sel0_c),
	.B(ecc_sel1_c),
	.Y(data_out_right_up7_Z)
);
defparam data_out_right_up7.INIT=4'h1;
// @11:45
  CFG3 data_out_left_1_0 (
	.A(mcu_mem_io_up_in[9]),
	.B(data_out_right_up8),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_1_0_Z)
);
defparam data_out_left_1_0.INIT=8'h02;
// @11:45
  CFG3 data_out_left_4_1 (
	.A(mcu_mem_io_down_in[6]),
	.B(data_out_right_up8),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_4_1_Z)
);
defparam data_out_left_4_1.INIT=8'h08;
// @11:45
  CFG3 data_out_left_12_1 (
	.A(mcu_mem_io_down_in[10]),
	.B(data_out_right_up8),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_12_1_Z)
);
defparam data_out_left_12_1.INIT=8'h08;
// @11:45
  CFG3 data_out_left_16_1 (
	.A(mcu_mem_io_down_in[1]),
	.B(data_out_right_up8),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_16_1_Z)
);
defparam data_out_left_16_1.INIT=8'h08;
// @11:45
  CFG3 data_out_left_24_1 (
	.A(mcu_mem_io_down_in[5]),
	.B(data_out_right_up8),
	.C(mcu_fpga_io_1),
	.Y(data_out_left_24_1_Z)
);
defparam data_out_left_24_1.INIT=8'h08;
// @11:45
  CFG4 \data_out_left_0[11]  (
	.A(mcu_mem_io_up_in[4]),
	.B(mcu_mem_io_down_in[4]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_14)
);
defparam \data_out_left_0[11] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[12]  (
	.A(mcu_mem_io_up_in[3]),
	.B(mcu_mem_io_down_in[3]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_13)
);
defparam \data_out_left_0[12] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[7]  (
	.A(mcu_mem_io_up_in[8]),
	.B(mcu_mem_io_down_in[8]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_18)
);
defparam \data_out_left_0[7] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_right_down_1_0[12]  (
	.A(mcu_fpga_io_in[7]),
	.B(mcu_fpga_io_in[5]),
	.C(mcu_fpga_io_in[3]),
	.D(ecc_sel0_c),
	.Y(N_77)
);
defparam \data_out_right_down_1_0[12] .INIT=16'hF066;
// @11:45
  CFG4 \data_out_right_down_1_0[9]  (
	.A(mcu_fpga_io_in[14]),
	.B(mcu_fpga_io_in[12]),
	.C(mcu_fpga_io_in[6]),
	.D(ecc_sel0_c),
	.Y(N_80)
);
defparam \data_out_right_down_1_0[9] .INIT=16'hF066;
// @11:45
  CFG4 \data_out_left_0[0]  (
	.A(mcu_mem_io_up_in[15]),
	.B(mcu_mem_io_down_in[15]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_25)
);
defparam \data_out_left_0[0] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[8]  (
	.A(mcu_mem_io_up_in[7]),
	.B(mcu_mem_io_down_in[7]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_17)
);
defparam \data_out_left_0[8] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_right_down_1_0[10]  (
	.A(mcu_fpga_io_in[11]),
	.B(mcu_fpga_io_in[9]),
	.C(mcu_fpga_io_in[5]),
	.D(ecc_sel0_c),
	.Y(N_79)
);
defparam \data_out_right_down_1_0[10] .INIT=16'hF066;
// @11:45
  CFG4 \data_out_left_0[4]  (
	.A(mcu_mem_io_up_in[11]),
	.B(mcu_mem_io_down_in[11]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_21)
);
defparam \data_out_left_0[4] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[3]  (
	.A(mcu_mem_io_up_in[12]),
	.B(mcu_mem_io_down_in[12]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_22)
);
defparam \data_out_left_0[3] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_left_0[15]  (
	.A(mcu_mem_io_up_in[0]),
	.B(mcu_mem_io_down_in[0]),
	.C(data_out_right_up8),
	.D(mcu_fpga_io_1),
	.Y(N_10)
);
defparam \data_out_left_0[15] .INIT=16'h00CA;
// @11:45
  CFG4 \data_out_right_down_1_0[11]  (
	.A(mcu_fpga_io_in[10]),
	.B(mcu_fpga_io_in[8]),
	.C(mcu_fpga_io_in[4]),
	.D(ecc_sel0_c),
	.Y(N_78)
);
defparam \data_out_right_down_1_0[11] .INIT=16'hF066;
// @11:45
  CFG4 \data_out_right_down_1_0[8]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[13]),
	.C(mcu_fpga_io_in[7]),
	.D(ecc_sel0_c),
	.Y(N_81)
);
defparam \data_out_right_down_1_0[8] .INIT=16'hF066;
// @11:45
  CFG4 \data_out_left_1[5]  (
	.A(ecc_sel1_c),
	.B(data_out_right_up8),
	.C(data_out_left_12_1_Z),
	.D(decoder_input_up_7),
	.Y(decoder_output10_1)
);
defparam \data_out_left_1[5] .INIT=16'h5150;
// @11:45
  CFG3 \data_out_left[3]  (
	.A(ecc_sel1_c),
	.B(decoder_output1_Z[3]),
	.C(N_22),
	.Y(decoder_output12)
);
defparam \data_out_left[3] .INIT=8'hD8;
// @11:45
  CFG4 \data_out_right_down_1[11]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output3[27]),
	.D(N_78),
	.Y(data_out_right_down_1_Z[11])
);
defparam \data_out_right_down_1[11] .INIT=16'hF780;
// @11:45
  CFG4 \data_out_right_down_RNO_0[3]  (
	.A(mcu_fpga_io_in[13]),
	.B(mcu_fpga_io_in[8]),
	.C(ecc_sel0_c),
	.D(d_N_8_0),
	.Y(d_m4_0_x2_0_0)
);
defparam \data_out_right_down_RNO_0[3] .INIT=16'h6999;
// @11:45
  CFG4 \data_out_right_down_RNO_0[5]  (
	.A(mcu_fpga_io_in[4]),
	.B(mcu_fpga_io_in[1]),
	.C(ecc_sel0_c),
	.D(d_N_8_2),
	.Y(d_m4_0_x2_2_0)
);
defparam \data_out_right_down_RNO_0[5] .INIT=16'h6999;
// @11:45
  CFG4 \data_out_right_down_RNO_0[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(mcu_fpga_io_in[10]),
	.C(ecc_sel0_c),
	.D(d_N_8),
	.Y(d_m4_0_x2_0)
);
defparam \data_out_right_down_RNO_0[0] .INIT=16'h6999;
// @11:45
  CFG4 \data_out_right_down_1[12]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output3[28]),
	.D(N_77),
	.Y(data_out_right_down_1_Z[12])
);
defparam \data_out_right_down_1[12] .INIT=16'hF780;
// @11:45
  CFG4 \data_out_right_down_1[9]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output3[25]),
	.D(N_80),
	.Y(data_out_right_down_1_Z[9])
);
defparam \data_out_right_down_1[9] .INIT=16'hF780;
// @11:45
  CFG4 \data_out_right_down_1[10]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output3[26]),
	.D(N_79),
	.Y(data_out_right_down_1_Z[10])
);
defparam \data_out_right_down_1[10] .INIT=16'hF780;
// @11:45
  CFG4 \data_out_right_down_1[8]  (
	.A(ecc_sel1_c),
	.B(ecc_sel0_c),
	.C(encoder_output3[24]),
	.D(N_81),
	.Y(data_out_right_down_1_Z[8])
);
defparam \data_out_right_down_1[8] .INIT=16'hF780;
// @11:45
  CFG4 \data_out_right_down_RNO[5]  (
	.A(mcu_fpga_io_in[10]),
	.B(data_out_right_up8),
	.C(d_m4_0_x2_2_0),
	.D(N_80_0),
	.Y(data_out_right_down_1[5])
);
defparam \data_out_right_down_RNO[5] .INIT=16'hB88B;
// @11:45
  CFG4 \data_out_right_down_RNO[3]  (
	.A(mcu_fpga_io_in[12]),
	.B(data_out_right_up8),
	.C(d_m4_0_x2_0_0),
	.D(N_80_0),
	.Y(data_out_right_down_1[3])
);
defparam \data_out_right_down_RNO[3] .INIT=16'hB88B;
// @11:45
  CFG4 \data_out_right_down_RNO[0]  (
	.A(mcu_fpga_io_in[15]),
	.B(data_out_right_up8),
	.C(d_m4_0_x2_0),
	.D(N_74),
	.Y(data_out_right_down_1[0])
);
defparam \data_out_right_down_RNO[0] .INIT=16'hB88B;
//@10:48
//@10:48
// @11:33
  TBEC_RSC_encoder codificador1 (
	.encoder_output1_0(encoder_output1[17]),
	.encoder_output1_3(encoder_output1[20]),
	.encoder_output1_1(encoder_output1[18]),
	.mcu_fpga_io_in({mcu_fpga_io_in[15:14], N_1718, mcu_fpga_io_in[12:9], N_1717, mcu_fpga_io_in[7:6], N_1716, mcu_fpga_io_in[4:1]}),
	.N_74(N_74)
);
// @11:34
  TBEC_RSC_decoder decodificador1 (
	.decoder_output1_0(decoder_output1_Z[2]),
	.decoder_output1_1(decoder_output1_Z[3]),
	.decoder_output1_11(decoder_output1_Z[13]),
	.data_out_left_1_1_4(data_out_left_1_1[10]),
	.data_out_left_1_1_0(data_out_left_1_1[6]),
	.signal_0__0_iv_0_tz_0(signal_0__0_iv_0_tz[1]),
	.signal_3__6_0(signal_3__6[3]),
	.data_out_left_1_0_6(data_out_left_1_0_Z_Z[10]),
	.data_out_left_1_0_2(data_out_left_1_0_Z_Z[6]),
	.data_out_left_1_0_5(data_out_left_1_0_Z_Z[9]),
	.data_out_left_1_0_0(data_out_left_1_0_Z_Z[4]),
	.signal_0__3_0(signal_0__3[0]),
	.signal_2__3_0(signal_2__3[0]),
	.signal_1__6_0(signal_1__6[3]),
	.signal_1__3_0(signal_1__3[1]),
	.signal_2__6_0(signal_2__6[3]),
	.signal_3__8_0(signal_3__8[2]),
	.linsin_3__1_0(linsin_3__1[0]),
	.decoder_input_down_0(decoder_input_down_0),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.signal_2__5_m_0(signal_2__5_m[1]),
	.data_in_m_0(data_in_m[11]),
	.decoder_input_up_4(decoder_input_up_4),
	.decoder_input_up_0(decoder_input_up_0),
	.decoder_input_up_8(decoder_input_up_8),
	.flag(flag[2:0]),
	.N_101(N_101),
	.bit17(bit17),
	.quad117(quad117),
	.bit18(bit18),
	.un1_SDi_3_i(un1_SDi_3_i),
	.g0_13_1z(g0_13),
	.mcu_fpga_io_1(mcu_fpga_io_1),
	.signal_0__0_sqmuxa_1z(signal_0__0_sqmuxa),
	.signal_0__1_sqmuxa_1z(signal_0__1_sqmuxa)
);
// @11:40
  TBEC_RSC_encoder13 codificador1_3 (
	.encoder_output3(encoder_output3[29:24]),
	.mcu_fpga_io_in({mcu_fpga_io_in[15:4], N_1721, N_1720, N_1719, mcu_fpga_io_in[0]}),
	.un55_data_out_8(un55_data_out[17]),
	.un55_data_out_0(un55_data_out[9]),
	.un55_data_out_2(un55_data_out[11]),
	.un55_data_out_13(un55_data_out[22]),
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.un29_data_out_22_1z(un29_data_out_22),
	.un55_data_out_29_1z(un55_data_out_29),
	.m13_2_03_0(m13_2_03_0),
	.m12_2_03_0(m12_2_03_0),
	.m12_2_03_1z(m12_2_03),
	.un55_data_out_22_1z(un55_data_out_22),
	.m13_2_03_1z(m13_2_03),
	.m5_2_03_1z(m5_2_03),
	.m8_2_03_1z(m8_2_03),
	.un24_data_out_c4(un24_data_out_c4),
	.m10_2_03(m10_2_03),
	.m14_2_03(m14_2_03),
	.m8_2_2_0(m8_2_2_0),
	.m9_2_03_1z(m9_2_03),
	.m1_2_03_1z(m1_2_03),
	.m0_2_03_1z(m0_2_03),
	.N_80(N_80_0),
	.m14_2_03_3_0_1z(m14_2_03_3_0),
	.m4_2_03_1z(m4_2_03),
	.m3_2_03_1z(m3_2_03),
	.m2_2_03_1z(m2_2_03),
	.m3_0_03_1z(m3_0_03),
	.data_out59(data_out59),
	.g1(g1),
	.m14_2_2(m14_2_2),
	.m2_0_03_0(m2_0_03_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* ecc_design */

module fpga_top_design (
  mcu_fpga_io_in,
  mcu_mem_io_down_in,
  mcu_mem_io_up_in,
  lfsr_random_generator3_0_random_value,
  lfsr_random_generator_position_0_random_position,
  data_out_right_up8,
  encoder_output_down2,
  encoder_output_down1,
  encoder_output_down0,
  encoder_output_up0,
  encoder_output_down15,
  encoder_output_down14,
  encoder_output_down13,
  encoder_output_down12,
  encoder_output_down11,
  encoder_output_down10,
  encoder_output_down9,
  encoder_output_down8,
  encoder_output_down7,
  encoder_output_down6,
  encoder_output_down5,
  encoder_output_down4,
  encoder_output_down3,
  encoder_output_up14,
  encoder_output_up13,
  encoder_output_up12,
  encoder_output_up11,
  encoder_output_up10,
  encoder_output_up9,
  encoder_output_up8,
  encoder_output_up7,
  encoder_output_up6,
  encoder_output_up5,
  encoder_output_up4,
  encoder_output_up3,
  encoder_output_up2,
  encoder_output_up1,
  encoder_output_up15,
  ecc_sel0_c,
  ecc_sel1_c,
  decoder_output2,
  g0_13,
  un1_SDi_3_i,
  bit18,
  quad117,
  decoder_output1,
  decoder_output10,
  decoder_output3,
  decoder_output7,
  decoder_output0,
  decoder_output4,
  decoder_output15,
  decoder_output11,
  decoder_output8,
  decoder_output5,
  decoder_output13,
  decoder_output9,
  decoder_output6,
  decoder_output12,
  bit17,
  MCU_OE_c,
  MCU_WE_c,
  MCU_CS_c,
  flag1_c,
  flag0_c,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  flag3_c,
  mcu_fpga_io_1_i,
  mcu_fpga_io_1_1z
)
;
input [15:0] mcu_fpga_io_in ;
input [15:0] mcu_mem_io_down_in ;
input [15:0] mcu_mem_io_up_in ;
input [2:0] lfsr_random_generator3_0_random_value ;
input [4:0] lfsr_random_generator_position_0_random_position ;
output data_out_right_up8 ;
output encoder_output_down2 ;
output encoder_output_down1 ;
output encoder_output_down0 ;
output encoder_output_up0 ;
output encoder_output_down15 ;
output encoder_output_down14 ;
output encoder_output_down13 ;
output encoder_output_down12 ;
output encoder_output_down11 ;
output encoder_output_down10 ;
output encoder_output_down9 ;
output encoder_output_down8 ;
output encoder_output_down7 ;
output encoder_output_down6 ;
output encoder_output_down5 ;
output encoder_output_down4 ;
output encoder_output_down3 ;
output encoder_output_up14 ;
output encoder_output_up13 ;
output encoder_output_up12 ;
output encoder_output_up11 ;
output encoder_output_up10 ;
output encoder_output_up9 ;
output encoder_output_up8 ;
output encoder_output_up7 ;
output encoder_output_up6 ;
output encoder_output_up5 ;
output encoder_output_up4 ;
output encoder_output_up3 ;
output encoder_output_up2 ;
output encoder_output_up1 ;
output encoder_output_up15 ;
input ecc_sel0_c ;
input ecc_sel1_c ;
output decoder_output2 ;
output g0_13 ;
output un1_SDi_3_i ;
output bit18 ;
output quad117 ;
output decoder_output1 ;
output decoder_output10 ;
output decoder_output3 ;
output decoder_output7 ;
output decoder_output0 ;
output decoder_output4 ;
output decoder_output15 ;
output decoder_output11 ;
output decoder_output8 ;
output decoder_output5 ;
output decoder_output13 ;
output decoder_output9 ;
output decoder_output6 ;
output decoder_output12 ;
output bit17 ;
input MCU_OE_c ;
input MCU_WE_c ;
input MCU_CS_c ;
output flag1_c ;
output flag0_c ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
output flag3_c ;
output mcu_fpga_io_1_i ;
output mcu_fpga_io_1_1z ;
wire data_out_right_up8 ;
wire encoder_output_down2 ;
wire encoder_output_down1 ;
wire encoder_output_down0 ;
wire encoder_output_up0 ;
wire encoder_output_down15 ;
wire encoder_output_down14 ;
wire encoder_output_down13 ;
wire encoder_output_down12 ;
wire encoder_output_down11 ;
wire encoder_output_down10 ;
wire encoder_output_down9 ;
wire encoder_output_down8 ;
wire encoder_output_down7 ;
wire encoder_output_down6 ;
wire encoder_output_down5 ;
wire encoder_output_down4 ;
wire encoder_output_down3 ;
wire encoder_output_up14 ;
wire encoder_output_up13 ;
wire encoder_output_up12 ;
wire encoder_output_up11 ;
wire encoder_output_up10 ;
wire encoder_output_up9 ;
wire encoder_output_up8 ;
wire encoder_output_up7 ;
wire encoder_output_up6 ;
wire encoder_output_up5 ;
wire encoder_output_up4 ;
wire encoder_output_up3 ;
wire encoder_output_up2 ;
wire encoder_output_up1 ;
wire encoder_output_up15 ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire decoder_output2 ;
wire g0_13 ;
wire un1_SDi_3_i ;
wire bit18 ;
wire quad117 ;
wire decoder_output1 ;
wire decoder_output10 ;
wire decoder_output3 ;
wire decoder_output7 ;
wire decoder_output0 ;
wire decoder_output4 ;
wire decoder_output15 ;
wire decoder_output11 ;
wire decoder_output8 ;
wire decoder_output5 ;
wire decoder_output13 ;
wire decoder_output9 ;
wire decoder_output6 ;
wire decoder_output12 ;
wire bit17 ;
wire MCU_OE_c ;
wire MCU_WE_c ;
wire MCU_CS_c ;
wire flag1_c ;
wire flag0_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire flag3_c ;
wire mcu_fpga_io_1_i ;
wire mcu_fpga_io_1_1z ;
wire [2:0] flag_out_1_Z;
wire [0:0] flag_outce_Z;
wire [11:3] decoder_input_up;
wire [8:8] decoder_input_down;
wire [2:0] flag;
wire VCC ;
wire GND ;
  CFG1 mcu_fpga_io_1_RNIF86G (
	.A(mcu_fpga_io_1_1z),
	.Y(mcu_fpga_io_1_i)
);
defparam mcu_fpga_io_1_RNIF86G.INIT=2'h1;
// @10:35
  SLE \flag_out[2]  (
	.Q(flag3_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[2]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:35
  SLE \flag_out[0]  (
	.Q(flag0_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[0]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:35
  SLE \flag_out[1]  (
	.Q(flag1_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(flag_out_1_Z[1]),
	.EN(flag_outce_Z[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  CFG2 mcu_fpga_io_1_RNIRIO18 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[11]),
	.Y(decoder_input_up[11])
);
defparam mcu_fpga_io_1_RNIRIO18.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIG8088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[7]),
	.Y(decoder_input_up[7])
);
defparam mcu_fpga_io_1_RNIG8088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIC4088 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[3]),
	.Y(decoder_input_up[3])
);
defparam mcu_fpga_io_1_RNIC4088.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNI4PJ98 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_down_in[8]),
	.Y(decoder_input_down[8])
);
defparam mcu_fpga_io_1_RNI4PJ98.INIT=4'h4;
  CFG2 mcu_fpga_io_1_RNIQHO18 (
	.A(mcu_fpga_io_1_1z),
	.B(mcu_mem_io_up_in[10]),
	.Y(decoder_input_up[10])
);
defparam mcu_fpga_io_1_RNIQHO18.INIT=4'h4;
// @10:26
  CFG2 mcu_fpga_io_1 (
	.A(MCU_CS_c),
	.B(MCU_WE_c),
	.Y(mcu_fpga_io_1_1z)
);
defparam mcu_fpga_io_1.INIT=4'h1;
// @10:35
  CFG2 \flag_out_1[2]  (
	.A(flag[2]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[2])
);
defparam \flag_out_1[2] .INIT=4'h2;
// @10:35
  CFG2 \flag_out_1[1]  (
	.A(flag[1]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[1])
);
defparam \flag_out_1[1] .INIT=4'h2;
// @10:35
  CFG2 \flag_out_1[0]  (
	.A(flag[0]),
	.B(mcu_fpga_io_1_1z),
	.Y(flag_out_1_Z[0])
);
defparam \flag_out_1[0] .INIT=4'h2;
// @10:35
  CFG3 \flag_outce[0]  (
	.A(mcu_fpga_io_1_1z),
	.B(MCU_OE_c),
	.C(MCU_CS_c),
	.Y(flag_outce_Z[0])
);
defparam \flag_outce[0] .INIT=8'hAB;
// @10:48
  ecc_design modulo (
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.flag(flag[2:0]),
	.decoder_input_up_7(decoder_input_up[10]),
	.decoder_input_up_4(decoder_input_up[7]),
	.decoder_input_up_0(decoder_input_up[3]),
	.decoder_input_up_8(decoder_input_up[11]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.decoder_input_down_0(decoder_input_down[8]),
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.bit17(bit17),
	.decoder_output12(decoder_output12),
	.decoder_output6(decoder_output6),
	.decoder_output9(decoder_output9),
	.decoder_output13(decoder_output13),
	.decoder_output5(decoder_output5),
	.decoder_output8(decoder_output8),
	.decoder_output11(decoder_output11),
	.decoder_output15(decoder_output15),
	.decoder_output4(decoder_output4),
	.decoder_output0(decoder_output0),
	.decoder_output7(decoder_output7),
	.decoder_output3(decoder_output3),
	.decoder_output10(decoder_output10),
	.decoder_output1(decoder_output1),
	.quad117(quad117),
	.bit18(bit18),
	.un1_SDi_3_i(un1_SDi_3_i),
	.g0_13(g0_13),
	.mcu_fpga_io_1(mcu_fpga_io_1_1z),
	.decoder_output2(decoder_output2),
	.ecc_sel1_c(ecc_sel1_c),
	.ecc_sel0_c(ecc_sel0_c),
	.encoder_output_up15(encoder_output_up15),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down2(encoder_output_down2),
	.data_out_right_up8(data_out_right_up8)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* fpga_top_design */

module lfsr_random_generator3 (
  lfsr_random_generator3_0_random_value,
  OSC_C0_0_RCOSC_25_50MHZ_O2F,
  turn_on_generator_c_i
)
;
output [2:0] lfsr_random_generator3_0_random_value ;
input OSC_C0_0_RCOSC_25_50MHZ_O2F ;
input turn_on_generator_c_i ;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire turn_on_generator_c_i ;
wire [1:0] lfsr_Z;
wire [0:0] random_value_reg_2;
wire [0:0] lfsr_2_Z;
wire VCC ;
wire random_value_reg10_Z ;
wire GND ;
// @16:12
  SLE \random_value_reg[2]  (
	.Q(lfsr_random_generator3_0_random_value[2]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(random_value_reg10_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \random_value_reg[1]  (
	.Q(lfsr_random_generator3_0_random_value[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \random_value_reg[0]  (
	.Q(lfsr_random_generator3_0_random_value[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(random_value_reg_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \lfsr[1]  (
	.Q(lfsr_Z[1]),
	.ADn(VCC),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:12
  SLE \lfsr[0]  (
	.Q(lfsr_Z[0]),
	.ADn(GND),
	.ALn(turn_on_generator_c_i),
	.CLK(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.D(lfsr_2_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:20
  CFG3 un1_random_value_reg10 (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.C(lfsr_2_Z[0]),
	.Y(random_value_reg_2[0])
);
defparam un1_random_value_reg10.INIT=8'hF8;
// @16:18
  CFG2 \lfsr_2[0]  (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.Y(lfsr_2_Z[0])
);
defparam \lfsr_2[0] .INIT=4'h6;
// @16:22
  CFG2 random_value_reg10 (
	.A(lfsr_Z[0]),
	.B(lfsr_Z[1]),
	.Y(random_value_reg10_Z)
);
defparam random_value_reg10.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* lfsr_random_generator3 */

module prj_2_memory_sb (
  MCU_A_0,
  MCU_A_1,
  MCU_A_10,
  MCU_A_11,
  MCU_A_12,
  MCU_A_13,
  MCU_A_14,
  MCU_A_15,
  MCU_A_16,
  MCU_A_17,
  MCU_A_18,
  MCU_A_19,
  MCU_A_2,
  MCU_A_20,
  MCU_A_3,
  MCU_A_4,
  MCU_A_5,
  MCU_A_6,
  MCU_A_7,
  MCU_A_8,
  MCU_A_9,
  MCU_CS,
  MCU_LB,
  MCU_OE,
  MCU_UB,
  MCU_WE,
  ecc_sel0,
  ecc_sel1,
  turn_on_generator,
  LED1,
  LED2,
  SRAM_A_0,
  SRAM_A_1,
  SRAM_A_10,
  SRAM_A_11,
  SRAM_A_12,
  SRAM_A_13,
  SRAM_A_14,
  SRAM_A_15,
  SRAM_A_16,
  SRAM_A_17,
  SRAM_A_18,
  SRAM_A_19,
  SRAM_A_2,
  SRAM_A_20,
  SRAM_A_3,
  SRAM_A_4,
  SRAM_A_5,
  SRAM_A_6,
  SRAM_A_7,
  SRAM_A_8,
  SRAM_A_9,
  SRAM_CS1,
  SRAM_CS2,
  SRAM_LB,
  SRAM_OE,
  SRAM_UB,
  SRAM_WE,
  flag0,
  flag1,
  flag3,
  mcu_fpga_io,
  mcu_mem_io_down,
  mcu_mem_io_up
)
;
input MCU_A_0 ;
input MCU_A_1 ;
input MCU_A_10 ;
input MCU_A_11 ;
input MCU_A_12 ;
input MCU_A_13 ;
input MCU_A_14 ;
input MCU_A_15 ;
input MCU_A_16 ;
input MCU_A_17 ;
input MCU_A_18 ;
input MCU_A_19 ;
input MCU_A_2 ;
input MCU_A_20 ;
input MCU_A_3 ;
input MCU_A_4 ;
input MCU_A_5 ;
input MCU_A_6 ;
input MCU_A_7 ;
input MCU_A_8 ;
input MCU_A_9 ;
input MCU_CS ;
input MCU_LB ;
input MCU_OE ;
input MCU_UB ;
input MCU_WE ;
input ecc_sel0 ;
input ecc_sel1 ;
input turn_on_generator ;
output LED1 ;
output LED2 ;
output SRAM_A_0 ;
output SRAM_A_1 ;
output SRAM_A_10 ;
output SRAM_A_11 ;
output SRAM_A_12 ;
output SRAM_A_13 ;
output SRAM_A_14 ;
output SRAM_A_15 ;
output SRAM_A_16 ;
output SRAM_A_17 ;
output SRAM_A_18 ;
output SRAM_A_19 ;
output SRAM_A_2 ;
output SRAM_A_20 ;
output SRAM_A_3 ;
output SRAM_A_4 ;
output SRAM_A_5 ;
output SRAM_A_6 ;
output SRAM_A_7 ;
output SRAM_A_8 ;
output SRAM_A_9 ;
output SRAM_CS1 ;
output SRAM_CS2 ;
output SRAM_LB ;
output SRAM_OE ;
output SRAM_UB ;
output SRAM_WE ;
output flag0 ;
output flag1 ;
output flag3 ;
inout [15:0] mcu_fpga_io /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_down /* synthesis syn_tristate = 1 */ ;
inout [15:0] mcu_mem_io_up /* synthesis syn_tristate = 1 */ ;
wire MCU_A_0 ;
wire MCU_A_1 ;
wire MCU_A_10 ;
wire MCU_A_11 ;
wire MCU_A_12 ;
wire MCU_A_13 ;
wire MCU_A_14 ;
wire MCU_A_15 ;
wire MCU_A_16 ;
wire MCU_A_17 ;
wire MCU_A_18 ;
wire MCU_A_19 ;
wire MCU_A_2 ;
wire MCU_A_20 ;
wire MCU_A_3 ;
wire MCU_A_4 ;
wire MCU_A_5 ;
wire MCU_A_6 ;
wire MCU_A_7 ;
wire MCU_A_8 ;
wire MCU_A_9 ;
wire MCU_CS ;
wire MCU_LB ;
wire MCU_OE ;
wire MCU_UB ;
wire MCU_WE ;
wire ecc_sel0 ;
wire ecc_sel1 ;
wire turn_on_generator ;
wire LED1 ;
wire LED2 ;
wire SRAM_A_0 ;
wire SRAM_A_1 ;
wire SRAM_A_10 ;
wire SRAM_A_11 ;
wire SRAM_A_12 ;
wire SRAM_A_13 ;
wire SRAM_A_14 ;
wire SRAM_A_15 ;
wire SRAM_A_16 ;
wire SRAM_A_17 ;
wire SRAM_A_18 ;
wire SRAM_A_19 ;
wire SRAM_A_2 ;
wire SRAM_A_20 ;
wire SRAM_A_3 ;
wire SRAM_A_4 ;
wire SRAM_A_5 ;
wire SRAM_A_6 ;
wire SRAM_A_7 ;
wire SRAM_A_8 ;
wire SRAM_A_9 ;
wire SRAM_CS1 ;
wire SRAM_CS2 ;
wire SRAM_LB ;
wire SRAM_OE ;
wire SRAM_UB ;
wire SRAM_WE ;
wire flag0 ;
wire flag1 ;
wire flag3 ;
wire [2:0] lfsr_random_generator3_0_random_value;
wire [4:0] lfsr_random_generator_position_0_random_position;
wire [15:0] mcu_fpga_io_in;
wire [15:0] mcu_mem_io_down_in;
wire [15:0] mcu_mem_io_up_in;
wire OSC_C0_0_RCOSC_25_50MHZ_O2F ;
wire VCC ;
wire GND ;
wire decoder_output0 ;
wire decoder_output1 ;
wire decoder_output2 ;
wire decoder_output3 ;
wire decoder_output4 ;
wire decoder_output5 ;
wire decoder_output6 ;
wire decoder_output7 ;
wire decoder_output8 ;
wire decoder_output9 ;
wire decoder_output10 ;
wire decoder_output11 ;
wire decoder_output12 ;
wire decoder_output13 ;
wire decoder_output14 ;
wire decoder_output15 ;
wire encoder_output_down0 ;
wire encoder_output_down1 ;
wire encoder_output_down2 ;
wire encoder_output_down3 ;
wire encoder_output_down4 ;
wire encoder_output_down5 ;
wire encoder_output_down6 ;
wire encoder_output_down7 ;
wire encoder_output_down8 ;
wire encoder_output_down9 ;
wire encoder_output_down10 ;
wire encoder_output_down11 ;
wire encoder_output_down12 ;
wire encoder_output_down13 ;
wire encoder_output_down14 ;
wire encoder_output_down15 ;
wire encoder_output_up0 ;
wire encoder_output_up1 ;
wire encoder_output_up2 ;
wire encoder_output_up3 ;
wire encoder_output_up4 ;
wire encoder_output_up5 ;
wire encoder_output_up6 ;
wire encoder_output_up7 ;
wire encoder_output_up8 ;
wire encoder_output_up9 ;
wire encoder_output_up10 ;
wire encoder_output_up11 ;
wire encoder_output_up12 ;
wire encoder_output_up13 ;
wire encoder_output_up14 ;
wire encoder_output_up15 ;
wire fpga_top_design_0_modulo_data_out_right_up8 ;
wire fpga_top_design_0_modulo_decodificador1_quad117 ;
wire fpga_top_design_0_modulo_decodificador1_un1_SDi_3_i ;
wire fpga_top_design_0_modulo_decodificador1_bit18 ;
wire fpga_top_design_0_modulo_decodificador1_bit17 ;
wire MCU_A_0_c ;
wire MCU_A_1_c ;
wire MCU_A_10_c ;
wire MCU_A_11_c ;
wire MCU_A_12_c ;
wire MCU_A_13_c ;
wire MCU_A_14_c ;
wire MCU_A_15_c ;
wire MCU_A_16_c ;
wire MCU_A_17_c ;
wire MCU_A_18_c ;
wire MCU_A_19_c ;
wire MCU_A_2_c ;
wire MCU_A_20_c ;
wire MCU_A_3_c ;
wire MCU_A_4_c ;
wire MCU_A_5_c ;
wire MCU_A_6_c ;
wire MCU_A_7_c ;
wire MCU_A_8_c ;
wire MCU_A_9_c ;
wire MCU_CS_c ;
wire MCU_LB_c ;
wire MCU_OE_c ;
wire MCU_UB_c ;
wire MCU_WE_c ;
wire ecc_sel0_c ;
wire ecc_sel1_c ;
wire turn_on_generator_c ;
wire flag0_c ;
wire flag1_c ;
wire flag3_c ;
wire g0_13 ;
wire N_8 ;
wire N_14_0 ;
wire G_8_0_a4_0_3_1 ;
wire G_8_0_a4_0_1 ;
wire G_8_0_1_0 ;
wire fpga_top_design_0_mcu_fpga_io_1 ;
wire fpga_top_design_0_mcu_fpga_io_1_i ;
wire turn_on_generator_c_i ;
  CFG1 turn_on_generator_ibuf_RNIG3LP5 (
	.A(turn_on_generator_c),
	.Y(turn_on_generator_c_i)
);
defparam turn_on_generator_ibuf_RNIG3LP5.INIT=2'h1;
// @19:82
  INBUF MCU_A_0_ibuf (
	.Y(MCU_A_0_c),
	.PAD(MCU_A_0)
);
// @19:83
  INBUF MCU_A_1_ibuf (
	.Y(MCU_A_1_c),
	.PAD(MCU_A_1)
);
// @19:84
  INBUF MCU_A_10_ibuf (
	.Y(MCU_A_10_c),
	.PAD(MCU_A_10)
);
// @19:85
  INBUF MCU_A_11_ibuf (
	.Y(MCU_A_11_c),
	.PAD(MCU_A_11)
);
// @19:86
  INBUF MCU_A_12_ibuf (
	.Y(MCU_A_12_c),
	.PAD(MCU_A_12)
);
// @19:87
  INBUF MCU_A_13_ibuf (
	.Y(MCU_A_13_c),
	.PAD(MCU_A_13)
);
// @19:88
  INBUF MCU_A_14_ibuf (
	.Y(MCU_A_14_c),
	.PAD(MCU_A_14)
);
// @19:89
  INBUF MCU_A_15_ibuf (
	.Y(MCU_A_15_c),
	.PAD(MCU_A_15)
);
// @19:90
  INBUF MCU_A_16_ibuf (
	.Y(MCU_A_16_c),
	.PAD(MCU_A_16)
);
// @19:91
  INBUF MCU_A_17_ibuf (
	.Y(MCU_A_17_c),
	.PAD(MCU_A_17)
);
// @19:92
  INBUF MCU_A_18_ibuf (
	.Y(MCU_A_18_c),
	.PAD(MCU_A_18)
);
// @19:93
  INBUF MCU_A_19_ibuf (
	.Y(MCU_A_19_c),
	.PAD(MCU_A_19)
);
// @19:94
  INBUF MCU_A_2_ibuf (
	.Y(MCU_A_2_c),
	.PAD(MCU_A_2)
);
// @19:95
  INBUF MCU_A_20_ibuf (
	.Y(MCU_A_20_c),
	.PAD(MCU_A_20)
);
// @19:96
  INBUF MCU_A_3_ibuf (
	.Y(MCU_A_3_c),
	.PAD(MCU_A_3)
);
// @19:97
  INBUF MCU_A_4_ibuf (
	.Y(MCU_A_4_c),
	.PAD(MCU_A_4)
);
// @19:98
  INBUF MCU_A_5_ibuf (
	.Y(MCU_A_5_c),
	.PAD(MCU_A_5)
);
// @19:99
  INBUF MCU_A_6_ibuf (
	.Y(MCU_A_6_c),
	.PAD(MCU_A_6)
);
// @19:100
  INBUF MCU_A_7_ibuf (
	.Y(MCU_A_7_c),
	.PAD(MCU_A_7)
);
// @19:101
  INBUF MCU_A_8_ibuf (
	.Y(MCU_A_8_c),
	.PAD(MCU_A_8)
);
// @19:102
  INBUF MCU_A_9_ibuf (
	.Y(MCU_A_9_c),
	.PAD(MCU_A_9)
);
// @19:103
  INBUF MCU_CS_ibuf (
	.Y(MCU_CS_c),
	.PAD(MCU_CS)
);
// @19:104
  INBUF MCU_LB_ibuf (
	.Y(MCU_LB_c),
	.PAD(MCU_LB)
);
// @19:105
  INBUF MCU_OE_ibuf (
	.Y(MCU_OE_c),
	.PAD(MCU_OE)
);
// @19:106
  INBUF MCU_UB_ibuf (
	.Y(MCU_UB_c),
	.PAD(MCU_UB)
);
// @19:107
  INBUF MCU_WE_ibuf (
	.Y(MCU_WE_c),
	.PAD(MCU_WE)
);
// @19:108
  INBUF ecc_sel0_ibuf (
	.Y(ecc_sel0_c),
	.PAD(ecc_sel0)
);
// @19:109
  INBUF ecc_sel1_ibuf (
	.Y(ecc_sel1_c),
	.PAD(ecc_sel1)
);
// @19:110
  INBUF turn_on_generator_ibuf (
	.Y(turn_on_generator_c),
	.PAD(turn_on_generator)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[0]  (
	.Y(mcu_fpga_io_in[0]),
	.PAD(mcu_fpga_io[0]),
	.D(decoder_output0),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[1]  (
	.Y(mcu_fpga_io_in[1]),
	.PAD(mcu_fpga_io[1]),
	.D(decoder_output1),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[2]  (
	.Y(mcu_fpga_io_in[2]),
	.PAD(mcu_fpga_io[2]),
	.D(decoder_output2),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[3]  (
	.Y(mcu_fpga_io_in[3]),
	.PAD(mcu_fpga_io[3]),
	.D(decoder_output3),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[4]  (
	.Y(mcu_fpga_io_in[4]),
	.PAD(mcu_fpga_io[4]),
	.D(decoder_output4),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[5]  (
	.Y(mcu_fpga_io_in[5]),
	.PAD(mcu_fpga_io[5]),
	.D(decoder_output5),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[6]  (
	.Y(mcu_fpga_io_in[6]),
	.PAD(mcu_fpga_io[6]),
	.D(decoder_output6),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[7]  (
	.Y(mcu_fpga_io_in[7]),
	.PAD(mcu_fpga_io[7]),
	.D(decoder_output7),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[8]  (
	.Y(mcu_fpga_io_in[8]),
	.PAD(mcu_fpga_io[8]),
	.D(decoder_output8),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[9]  (
	.Y(mcu_fpga_io_in[9]),
	.PAD(mcu_fpga_io[9]),
	.D(decoder_output9),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[10]  (
	.Y(mcu_fpga_io_in[10]),
	.PAD(mcu_fpga_io[10]),
	.D(decoder_output10),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[11]  (
	.Y(mcu_fpga_io_in[11]),
	.PAD(mcu_fpga_io[11]),
	.D(decoder_output11),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[12]  (
	.Y(mcu_fpga_io_in[12]),
	.PAD(mcu_fpga_io[12]),
	.D(decoder_output12),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[13]  (
	.Y(mcu_fpga_io_in[13]),
	.PAD(mcu_fpga_io[13]),
	.D(decoder_output13),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[14]  (
	.Y(mcu_fpga_io_in[14]),
	.PAD(mcu_fpga_io[14]),
	.D(decoder_output14),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:149
  BIBUF \mcu_fpga_io_iobuf[15]  (
	.Y(mcu_fpga_io_in[15]),
	.PAD(mcu_fpga_io[15]),
	.D(decoder_output15),
	.E(fpga_top_design_0_mcu_fpga_io_1_i)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[0]  (
	.Y(mcu_mem_io_down_in[0]),
	.PAD(mcu_mem_io_down[0]),
	.D(encoder_output_down0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[1]  (
	.Y(mcu_mem_io_down_in[1]),
	.PAD(mcu_mem_io_down[1]),
	.D(encoder_output_down1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[2]  (
	.Y(mcu_mem_io_down_in[2]),
	.PAD(mcu_mem_io_down[2]),
	.D(encoder_output_down2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[3]  (
	.Y(mcu_mem_io_down_in[3]),
	.PAD(mcu_mem_io_down[3]),
	.D(encoder_output_down3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[4]  (
	.Y(mcu_mem_io_down_in[4]),
	.PAD(mcu_mem_io_down[4]),
	.D(encoder_output_down4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[5]  (
	.Y(mcu_mem_io_down_in[5]),
	.PAD(mcu_mem_io_down[5]),
	.D(encoder_output_down5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[6]  (
	.Y(mcu_mem_io_down_in[6]),
	.PAD(mcu_mem_io_down[6]),
	.D(encoder_output_down6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[7]  (
	.Y(mcu_mem_io_down_in[7]),
	.PAD(mcu_mem_io_down[7]),
	.D(encoder_output_down7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[8]  (
	.Y(mcu_mem_io_down_in[8]),
	.PAD(mcu_mem_io_down[8]),
	.D(encoder_output_down8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[9]  (
	.Y(mcu_mem_io_down_in[9]),
	.PAD(mcu_mem_io_down[9]),
	.D(encoder_output_down9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[10]  (
	.Y(mcu_mem_io_down_in[10]),
	.PAD(mcu_mem_io_down[10]),
	.D(encoder_output_down10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[11]  (
	.Y(mcu_mem_io_down_in[11]),
	.PAD(mcu_mem_io_down[11]),
	.D(encoder_output_down11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[12]  (
	.Y(mcu_mem_io_down_in[12]),
	.PAD(mcu_mem_io_down[12]),
	.D(encoder_output_down12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[13]  (
	.Y(mcu_mem_io_down_in[13]),
	.PAD(mcu_mem_io_down[13]),
	.D(encoder_output_down13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[14]  (
	.Y(mcu_mem_io_down_in[14]),
	.PAD(mcu_mem_io_down[14]),
	.D(encoder_output_down14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:150
  BIBUF \mcu_mem_io_down_iobuf[15]  (
	.Y(mcu_mem_io_down_in[15]),
	.PAD(mcu_mem_io_down[15]),
	.D(encoder_output_down15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[0]  (
	.Y(mcu_mem_io_up_in[0]),
	.PAD(mcu_mem_io_up[0]),
	.D(encoder_output_up0),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[1]  (
	.Y(mcu_mem_io_up_in[1]),
	.PAD(mcu_mem_io_up[1]),
	.D(encoder_output_up1),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[2]  (
	.Y(mcu_mem_io_up_in[2]),
	.PAD(mcu_mem_io_up[2]),
	.D(encoder_output_up2),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[3]  (
	.Y(mcu_mem_io_up_in[3]),
	.PAD(mcu_mem_io_up[3]),
	.D(encoder_output_up3),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[4]  (
	.Y(mcu_mem_io_up_in[4]),
	.PAD(mcu_mem_io_up[4]),
	.D(encoder_output_up4),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[5]  (
	.Y(mcu_mem_io_up_in[5]),
	.PAD(mcu_mem_io_up[5]),
	.D(encoder_output_up5),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[6]  (
	.Y(mcu_mem_io_up_in[6]),
	.PAD(mcu_mem_io_up[6]),
	.D(encoder_output_up6),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[7]  (
	.Y(mcu_mem_io_up_in[7]),
	.PAD(mcu_mem_io_up[7]),
	.D(encoder_output_up7),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[8]  (
	.Y(mcu_mem_io_up_in[8]),
	.PAD(mcu_mem_io_up[8]),
	.D(encoder_output_up8),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[9]  (
	.Y(mcu_mem_io_up_in[9]),
	.PAD(mcu_mem_io_up[9]),
	.D(encoder_output_up9),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[10]  (
	.Y(mcu_mem_io_up_in[10]),
	.PAD(mcu_mem_io_up[10]),
	.D(encoder_output_up10),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[11]  (
	.Y(mcu_mem_io_up_in[11]),
	.PAD(mcu_mem_io_up[11]),
	.D(encoder_output_up11),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[12]  (
	.Y(mcu_mem_io_up_in[12]),
	.PAD(mcu_mem_io_up[12]),
	.D(encoder_output_up12),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[13]  (
	.Y(mcu_mem_io_up_in[13]),
	.PAD(mcu_mem_io_up[13]),
	.D(encoder_output_up13),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[14]  (
	.Y(mcu_mem_io_up_in[14]),
	.PAD(mcu_mem_io_up[14]),
	.D(encoder_output_up14),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:151
  BIBUF \mcu_mem_io_up_iobuf[15]  (
	.Y(mcu_mem_io_up_in[15]),
	.PAD(mcu_mem_io_up[15]),
	.D(encoder_output_up15),
	.E(fpga_top_design_0_mcu_fpga_io_1)
);
// @19:114
  OUTBUF LED1_obuf (
	.PAD(LED1),
	.D(flag0_c)
);
// @19:115
  OUTBUF LED2_obuf (
	.PAD(LED2),
	.D(flag1_c)
);
// @19:116
  OUTBUF SRAM_A_0_obuf (
	.PAD(SRAM_A_0),
	.D(MCU_A_0_c)
);
// @19:117
  OUTBUF SRAM_A_1_obuf (
	.PAD(SRAM_A_1),
	.D(MCU_A_1_c)
);
// @19:118
  OUTBUF SRAM_A_10_obuf (
	.PAD(SRAM_A_10),
	.D(MCU_A_10_c)
);
// @19:119
  OUTBUF SRAM_A_11_obuf (
	.PAD(SRAM_A_11),
	.D(MCU_A_11_c)
);
// @19:120
  OUTBUF SRAM_A_12_obuf (
	.PAD(SRAM_A_12),
	.D(MCU_A_12_c)
);
// @19:121
  OUTBUF SRAM_A_13_obuf (
	.PAD(SRAM_A_13),
	.D(MCU_A_13_c)
);
// @19:122
  OUTBUF SRAM_A_14_obuf (
	.PAD(SRAM_A_14),
	.D(MCU_A_14_c)
);
// @19:123
  OUTBUF SRAM_A_15_obuf (
	.PAD(SRAM_A_15),
	.D(MCU_A_15_c)
);
// @19:124
  OUTBUF SRAM_A_16_obuf (
	.PAD(SRAM_A_16),
	.D(MCU_A_16_c)
);
// @19:125
  OUTBUF SRAM_A_17_obuf (
	.PAD(SRAM_A_17),
	.D(MCU_A_17_c)
);
// @19:126
  OUTBUF SRAM_A_18_obuf (
	.PAD(SRAM_A_18),
	.D(MCU_A_18_c)
);
// @19:127
  OUTBUF SRAM_A_19_obuf (
	.PAD(SRAM_A_19),
	.D(MCU_A_19_c)
);
// @19:128
  OUTBUF SRAM_A_2_obuf (
	.PAD(SRAM_A_2),
	.D(MCU_A_2_c)
);
// @19:129
  OUTBUF SRAM_A_20_obuf (
	.PAD(SRAM_A_20),
	.D(MCU_A_20_c)
);
// @19:130
  OUTBUF SRAM_A_3_obuf (
	.PAD(SRAM_A_3),
	.D(MCU_A_3_c)
);
// @19:131
  OUTBUF SRAM_A_4_obuf (
	.PAD(SRAM_A_4),
	.D(MCU_A_4_c)
);
// @19:132
  OUTBUF SRAM_A_5_obuf (
	.PAD(SRAM_A_5),
	.D(MCU_A_5_c)
);
// @19:133
  OUTBUF SRAM_A_6_obuf (
	.PAD(SRAM_A_6),
	.D(MCU_A_6_c)
);
// @19:134
  OUTBUF SRAM_A_7_obuf (
	.PAD(SRAM_A_7),
	.D(MCU_A_7_c)
);
// @19:135
  OUTBUF SRAM_A_8_obuf (
	.PAD(SRAM_A_8),
	.D(MCU_A_8_c)
);
// @19:136
  OUTBUF SRAM_A_9_obuf (
	.PAD(SRAM_A_9),
	.D(MCU_A_9_c)
);
// @19:137
  OUTBUF SRAM_CS1_obuf (
	.PAD(SRAM_CS1),
	.D(MCU_CS_c)
);
// @19:138
  OUTBUF SRAM_CS2_obuf (
	.PAD(SRAM_CS2),
	.D(MCU_CS_c)
);
// @19:139
  OUTBUF SRAM_LB_obuf (
	.PAD(SRAM_LB),
	.D(MCU_LB_c)
);
// @19:140
  OUTBUF SRAM_OE_obuf (
	.PAD(SRAM_OE),
	.D(MCU_OE_c)
);
// @19:141
  OUTBUF SRAM_UB_obuf (
	.PAD(SRAM_UB),
	.D(MCU_UB_c)
);
// @19:142
  OUTBUF SRAM_WE_obuf (
	.PAD(SRAM_WE),
	.D(MCU_WE_c)
);
// @19:143
  OUTBUF flag0_obuf (
	.PAD(flag0),
	.D(flag0_c)
);
// @19:144
  OUTBUF flag1_obuf (
	.PAD(flag1),
	.D(flag1_c)
);
// @19:145
  OUTBUF flag3_obuf (
	.PAD(flag3),
	.D(flag3_c)
);
  CFG4 \mcu_fpga_io_iobuf_RNO[14]  (
	.A(ecc_sel1_c),
	.B(fpga_top_design_0_mcu_fpga_io_1),
	.C(N_14_0),
	.D(G_8_0_1_0),
	.Y(decoder_output14)
);
defparam \mcu_fpga_io_iobuf_RNO[14] .INIT=16'h1032;
  CFG4 \mcu_fpga_io_iobuf_RNO_1[14]  (
	.A(mcu_mem_io_up_in[11]),
	.B(fpga_top_design_0_modulo_decodificador1_quad117),
	.C(N_8),
	.D(G_8_0_a4_0_1),
	.Y(G_8_0_1_0)
);
defparam \mcu_fpga_io_iobuf_RNO_1[14] .INIT=16'h5F13;
  CFG4 \mcu_fpga_io_iobuf_RNO_3[14]  (
	.A(g0_13),
	.B(fpga_top_design_0_modulo_decodificador1_un1_SDi_3_i),
	.C(fpga_top_design_0_modulo_decodificador1_bit17),
	.D(G_8_0_a4_0_3_1),
	.Y(G_8_0_a4_0_1)
);
defparam \mcu_fpga_io_iobuf_RNO_3[14] .INIT=16'h0DFF;
  CFG2 \mcu_fpga_io_iobuf_RNO_4[14]  (
	.A(mcu_mem_io_down_in[6]),
	.B(mcu_mem_io_up_in[3]),
	.Y(G_8_0_a4_0_3_1)
);
defparam \mcu_fpga_io_iobuf_RNO_4[14] .INIT=4'h6;
  CFG3 \mcu_fpga_io_iobuf_RNO_0[14]  (
	.A(mcu_mem_io_up_in[14]),
	.B(mcu_mem_io_down_in[14]),
	.C(fpga_top_design_0_modulo_data_out_right_up8),
	.Y(N_14_0)
);
defparam \mcu_fpga_io_iobuf_RNO_0[14] .INIT=8'hCA;
  CFG4 \mcu_fpga_io_iobuf_RNO_2[14]  (
	.A(g0_13),
	.B(fpga_top_design_0_modulo_decodificador1_un1_SDi_3_i),
	.C(fpga_top_design_0_modulo_decodificador1_quad117),
	.D(fpga_top_design_0_modulo_decodificador1_bit18),
	.Y(N_8)
);
defparam \mcu_fpga_io_iobuf_RNO_2[14] .INIT=16'hFF8F;
// @19:358
  lfsr_random_generator_position lfsr_random_generator_position_0 (
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.turn_on_generator_c_i(turn_on_generator_c_i)
);
// @19:368
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F)
);
  fpga_top_design fpga_top_design_0 (
	.mcu_fpga_io_in(mcu_fpga_io_in[15:0]),
	.mcu_mem_io_down_in(mcu_mem_io_down_in[15:0]),
	.mcu_mem_io_up_in(mcu_mem_io_up_in[15:0]),
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.lfsr_random_generator_position_0_random_position(lfsr_random_generator_position_0_random_position[4:0]),
	.data_out_right_up8(fpga_top_design_0_modulo_data_out_right_up8),
	.encoder_output_down2(encoder_output_down2),
	.encoder_output_down1(encoder_output_down1),
	.encoder_output_down0(encoder_output_down0),
	.encoder_output_up0(encoder_output_up0),
	.encoder_output_down15(encoder_output_down15),
	.encoder_output_down14(encoder_output_down14),
	.encoder_output_down13(encoder_output_down13),
	.encoder_output_down12(encoder_output_down12),
	.encoder_output_down11(encoder_output_down11),
	.encoder_output_down10(encoder_output_down10),
	.encoder_output_down9(encoder_output_down9),
	.encoder_output_down8(encoder_output_down8),
	.encoder_output_down7(encoder_output_down7),
	.encoder_output_down6(encoder_output_down6),
	.encoder_output_down5(encoder_output_down5),
	.encoder_output_down4(encoder_output_down4),
	.encoder_output_down3(encoder_output_down3),
	.encoder_output_up14(encoder_output_up14),
	.encoder_output_up13(encoder_output_up13),
	.encoder_output_up12(encoder_output_up12),
	.encoder_output_up11(encoder_output_up11),
	.encoder_output_up10(encoder_output_up10),
	.encoder_output_up9(encoder_output_up9),
	.encoder_output_up8(encoder_output_up8),
	.encoder_output_up7(encoder_output_up7),
	.encoder_output_up6(encoder_output_up6),
	.encoder_output_up5(encoder_output_up5),
	.encoder_output_up4(encoder_output_up4),
	.encoder_output_up3(encoder_output_up3),
	.encoder_output_up2(encoder_output_up2),
	.encoder_output_up1(encoder_output_up1),
	.encoder_output_up15(encoder_output_up15),
	.ecc_sel0_c(ecc_sel0_c),
	.ecc_sel1_c(ecc_sel1_c),
	.decoder_output2(decoder_output2),
	.g0_13(g0_13),
	.un1_SDi_3_i(fpga_top_design_0_modulo_decodificador1_un1_SDi_3_i),
	.bit18(fpga_top_design_0_modulo_decodificador1_bit18),
	.quad117(fpga_top_design_0_modulo_decodificador1_quad117),
	.decoder_output1(decoder_output1),
	.decoder_output10(decoder_output10),
	.decoder_output3(decoder_output3),
	.decoder_output7(decoder_output7),
	.decoder_output0(decoder_output0),
	.decoder_output4(decoder_output4),
	.decoder_output15(decoder_output15),
	.decoder_output11(decoder_output11),
	.decoder_output8(decoder_output8),
	.decoder_output5(decoder_output5),
	.decoder_output13(decoder_output13),
	.decoder_output9(decoder_output9),
	.decoder_output6(decoder_output6),
	.decoder_output12(decoder_output12),
	.bit17(fpga_top_design_0_modulo_decodificador1_bit17),
	.MCU_OE_c(MCU_OE_c),
	.MCU_WE_c(MCU_WE_c),
	.MCU_CS_c(MCU_CS_c),
	.flag1_c(flag1_c),
	.flag0_c(flag0_c),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.flag3_c(flag3_c),
	.mcu_fpga_io_1_i(fpga_top_design_0_mcu_fpga_io_1_i),
	.mcu_fpga_io_1_1z(fpga_top_design_0_mcu_fpga_io_1)
);
  lfsr_random_generator3 lfsr_random_generator3_0 (
	.lfsr_random_generator3_0_random_value(lfsr_random_generator3_0_random_value[2:0]),
	.OSC_C0_0_RCOSC_25_50MHZ_O2F(OSC_C0_0_RCOSC_25_50MHZ_O2F),
	.turn_on_generator_c_i(turn_on_generator_c_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* prj_2_memory_sb */

