C:/Users/Kirti/Documents/System_Verilog/TestGround/work/foreach_loop.sv {1 {vlog -work work -vopt -sv C:/Users/Kirti/Documents/System_Verilog/TestGround/work/foreach_loop.sv
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module foreachTest
-- Compiling module foreachtb

Top level modules:
	foreachtb

} {} {}}
