$date
	Sat Oct 22 22:55:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#457544
b1000 !
1"
#457546
b1000 &
b1000 %
1$
#457547
0"
#457550
b100 &
b100 %
#457554
b10 &
b10 %
#457558
b1 &
1#
b1 %
#457562
b0 &
b0 %
0#
0$
#1468595
b10 !
1"
#1468598
b10 &
b10 %
1$
#1468599
0"
#1468602
b1 &
b1 %
1#
#1468606
b0 &
0#
b0 %
0$
#2439913
b1011 !
1"
#2439914
b1011 &
b1011 %
1$
#2439915
0"
#2439918
b100010 &
b100010 %
#2439922
b10001 &
b10001 %
#2439926
b110100 &
b110100 %
#2439930
b11010 &
b11010 %
#2439934
b1101 &
b1101 %
#2439938
b101000 &
b101000 %
#2439942
b10100 &
b10100 %
#2439946
b1010 &
b1010 %
#2439950
b101 &
b101 %
#2439954
b10000 &
b10000 %
#2439958
b1000 &
b1000 %
#2439962
b100 &
b100 %
#2439966
b10 &
b10 %
#2439970
b1 &
b1 %
1#
#2439974
b0 &
0#
b0 %
0$
#4500012
