<stg><name>Crypto1_Pipeline_NTT_COL_LOOP15</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %l_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="l_6"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:1 %add_ln302_1_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %add_ln302_1

]]></Node>
<StgValue><ssdm name="add_ln302_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %mul_ln296_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln296_2

]]></Node>
<StgValue><ssdm name="mul_ln296_2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %shl_2_cast_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %shl_2_cast_mid2

]]></Node>
<StgValue><ssdm name="shl_2_cast_mid2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %trunc_ln293_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln293_2

]]></Node>
<StgValue><ssdm name="trunc_ln293_2_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %select_ln291_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln291_11

]]></Node>
<StgValue><ssdm name="select_ln291_11_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %tmp_305_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_305_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i7 0, i7 %l_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.body539.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body539.2:0 %l = load i7 %l_6

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body539.2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body539.2:2 %icmp_ln296 = icmp_eq  i7 %l, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body539.2:3 %add_ln296 = add i7 %l, i7 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body539.2:4 %br_ln296 = br i1 %icmp_ln296, void %for.body539.2.split, void %VITIS_LOOP_311_1.2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="7">
<![CDATA[
for.body539.2.split:2 %empty_483 = trunc i7 %l

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body539.2.split:23 %br_ln298 = br i1 %select_ln291_11_read, void %if.else.2, void %if.then.2

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.exit368:0 %br_ln0 = br void %for.inc573.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then.2:0 %sub_ln299 = sub i6 %empty_483, i6 %trunc_ln293_2_read

]]></Node>
<StgValue><ssdm name="sub_ln299"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then.2:1 %add_ln299 = add i6 %shl_2_cast_mid2_read, i6 63

]]></Node>
<StgValue><ssdm name="add_ln299"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then.2:2 %and_ln299 = and i6 %sub_ln299, i6 %add_ln299

]]></Node>
<StgValue><ssdm name="and_ln299"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="6">
<![CDATA[
if.then.2:3 %zext_ln299 = zext i6 %and_ln299

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.2:4 %add_ln299_1 = add i10 %zext_ln299, i10 %mul_ln296_2_read

]]></Node>
<StgValue><ssdm name="add_ln299_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
<literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.exit:0 %br_ln301 = br void %for.inc573.2

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc573.2:0 %store_ln296 = store i7 %add_ln296, i7 %l_6

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.inc573.2:1 %br_ln296 = br void %for.body539.2

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="7">
<![CDATA[
for.body539.2.split:0 %l_6_cast82 = zext i7 %l

]]></Node>
<StgValue><ssdm name="l_6_cast82"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="7">
<![CDATA[
for.body539.2.split:1 %empty = trunc i7 %l

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="7">
<![CDATA[
for.body539.2.split:3 %empty_484 = trunc i7 %l

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
for.body539.2.split:6 %tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_305_read, i3 %empty_484

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
for.body539.2.split:7 %zext_ln302 = zext i13 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:8 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:9 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:10 %DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:11 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:12 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:13 %DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:14 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:15 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln302

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:0 %DataRAM_load_8 = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:1 %DataRAM_1_load_8 = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:2 %DataRAM_2_load_8 = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:3 %DataRAM_3_load_8 = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:4 %DataRAM_4_load_8 = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:5 %DataRAM_5_load_8 = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:6 %DataRAM_6_load_8 = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:7 %DataRAM_7_load_8 = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.else.2:9 %switch_ln302 = switch i2 %empty, void %arrayidx572.2.case.3372, i2 0, void %arrayidx572.2.case.0369, i2 1, void %arrayidx572.2.case.1370, i2 2, void %arrayidx572.2.case.2371

]]></Node>
<StgValue><ssdm name="switch_ln302"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:5 %ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_6_cast82

]]></Node>
<StgValue><ssdm name="ReadAddr_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="10" op_1_bw="6">
<![CDATA[
if.then.2:6 %store_ln299 = store i10 %add_ln299_1, i6 %ReadAddr_addr

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="42">
<![CDATA[
if.then.2:7 %trunc_ln300 = trunc i42 %add_ln302_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.2:8 %add_ln300 = add i10 %trunc_ln300, i10 %add_ln299_1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
if.then.2:9 %tmp_65 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln300, i3 %empty_484

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
if.then.2:10 %zext_ln300 = zext i13 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:11 %DataRAM_addr_12 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_addr_12"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:12 %DataRAM_1_addr_12 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:13 %DataRAM_2_addr_12 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_12"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:14 %DataRAM_3_addr_12 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:15 %DataRAM_4_addr_12 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:16 %DataRAM_5_addr_12 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_12"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:17 %DataRAM_6_addr_12 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.2:18 %DataRAM_7_addr_12 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln300

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:19 %DataRAM_load = load i13 %DataRAM_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:20 %DataRAM_1_load = load i13 %DataRAM_1_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:21 %DataRAM_2_load = load i13 %DataRAM_2_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:22 %DataRAM_3_load = load i13 %DataRAM_3_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:23 %DataRAM_4_load = load i13 %DataRAM_4_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:24 %DataRAM_5_load = load i13 %DataRAM_5_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:25 %DataRAM_6_load = load i13 %DataRAM_6_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:26 %DataRAM_7_load = load i13 %DataRAM_7_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.2:28 %switch_ln300 = switch i2 %empty, void %arrayidx572.2.case.3, i2 0, void %arrayidx572.2.case.0, i2 1, void %arrayidx572.2.case.1, i2 2, void %arrayidx572.2.case.2

]]></Node>
<StgValue><ssdm name="switch_ln300"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body539.2.split:16 %trunc_ln296_2 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln296_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body539.2.split:17 %lshr_ln296_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %l, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln296_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:0 %DataRAM_load_8 = load i13 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load_8"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:1 %DataRAM_1_load_8 = load i13 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_8"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:2 %DataRAM_2_load_8 = load i13 %DataRAM_2_addr

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_8"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:3 %DataRAM_3_load_8 = load i13 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:4 %DataRAM_4_load_8 = load i13 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:5 %DataRAM_5_load_8 = load i13 %DataRAM_5_addr

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:6 %DataRAM_6_load_8 = load i13 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="13">
<![CDATA[
if.else.2:7 %DataRAM_7_load_8 = load i13 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_8"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
if.else.2:8 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load_8, i32 %DataRAM_1_load_8, i32 %DataRAM_2_load_8, i32 %DataRAM_3_load_8, i32 %DataRAM_4_load_8, i32 %DataRAM_5_load_8, i32 %DataRAM_6_load_8, i32 %DataRAM_7_load_8, i3 %trunc_ln296_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:19 %DataRAM_load = load i13 %DataRAM_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:20 %DataRAM_1_load = load i13 %DataRAM_1_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:21 %DataRAM_2_load = load i13 %DataRAM_2_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_2_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:22 %DataRAM_3_load = load i13 %DataRAM_3_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:23 %DataRAM_4_load = load i13 %DataRAM_4_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:24 %DataRAM_5_load = load i13 %DataRAM_5_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_5_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:25 %DataRAM_6_load = load i13 %DataRAM_6_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="13">
<![CDATA[
if.then.2:26 %DataRAM_7_load = load i13 %DataRAM_7_addr_12

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
if.then.2:27 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %DataRAM_load, i32 %DataRAM_1_load, i32 %DataRAM_2_load, i32 %DataRAM_3_load, i32 %DataRAM_4_load, i32 %DataRAM_5_load, i32 %DataRAM_6_load, i32 %DataRAM_7_load, i3 %trunc_ln296_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
VITIS_LOOP_311_1.2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body539.2.split:4 %speclooptripcount_ln296 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln296"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body539.2.split:5 %specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln296"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
for.body539.2.split:18 %zext_ln296 = zext i4 %lshr_ln296_5

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:19 %ReadData_addr = getelementptr i32 %ReadData, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:20 %ReadData_1_addr = getelementptr i32 %ReadData_1, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:21 %ReadData_2_addr = getelementptr i32 %ReadData_2, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body539.2.split:22 %ReadData_3_addr = getelementptr i32 %ReadData_3, i64 0, i64 %zext_ln296

]]></Node>
<StgValue><ssdm name="ReadData_3_addr"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.2371:0 %store_ln302 = store i32 %tmp_12, i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.2371:1 %br_ln302 = br void %arrayidx572.2.exit368

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.1370:0 %store_ln302 = store i32 %tmp_12, i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.1370:1 %br_ln302 = br void %arrayidx572.2.exit368

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.0369:0 %store_ln302 = store i32 %tmp_12, i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.0369:1 %br_ln302 = br void %arrayidx572.2.exit368

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.3372:0 %store_ln302 = store i32 %tmp_12, i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="0"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.3372:1 %br_ln302 = br void %arrayidx572.2.exit368

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.2:0 %store_ln300 = store i32 %tmp_1, i4 %ReadData_2_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.2:1 %br_ln300 = br void %arrayidx572.2.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.1:0 %store_ln300 = store i32 %tmp_1, i4 %ReadData_1_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.1:1 %br_ln300 = br void %arrayidx572.2.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.0:0 %store_ln300 = store i32 %tmp_1, i4 %ReadData_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.0:1 %br_ln300 = br void %arrayidx572.2.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx572.2.case.3:0 %store_ln300 = store i32 %tmp_1, i4 %ReadData_3_addr

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln291_11_read" val="1"/>
<literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx572.2.case.3:1 %br_ln300 = br void %arrayidx572.2.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
