// Seed: 3723040639
module module_0 ();
  assign id_1 = !id_1;
  wire id_2, id_3, id_5, id_6, id_7;
endmodule
module module_1 (
    output logic id_0
);
  logic id_2 = 1;
  always id_0 <= id_2;
  assign id_0 = id_2;
  xor (id_0, id_2, id_3);
  assign id_2 = 1'b0;
  wire id_3;
  module_0();
  wire id_4;
endmodule
module module_2 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2
);
  tri id_4;
  assign id_4 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  inout wire id_50;
  inout wire id_49;
  output wire id_48;
  output wire id_47;
  inout wire id_46;
  output wire id_45;
  inout wire id_44;
  output wire id_43;
  input wire id_42;
  output wire id_41;
  inout wire id_40;
  input wire id_39;
  input wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_51(
      1'b0
  );
  always id_8 <= 1;
  assign id_36 = 'b0;
  assign id_34 = 1;
  module_0();
  wire id_52;
  xnor (
      id_1,
      id_10,
      id_11,
      id_12,
      id_14,
      id_16,
      id_17,
      id_18,
      id_2,
      id_21,
      id_22,
      id_24,
      id_25,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_33,
      id_35,
      id_36,
      id_38,
      id_39,
      id_4,
      id_40,
      id_42,
      id_44,
      id_46,
      id_49,
      id_5,
      id_50,
      id_51,
      id_6
  );
endmodule
