<!DOCTYPE html>
<html>

  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">

    <title>Prakhar Diwan | Research</title>
    <meta name="description" content="A simple, whitespace theme for academics. Based on [*folio](https://github.com/bogoli/-folio) design.">

    <!-- Bootstrap & MDB -->
    <link href="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/css/bootstrap.min.css" rel="stylesheet" integrity="sha512-MoRNloxbStBcD8z3M/2BmnT+rg4IsMxPkXaGh2zD6LGNNFE80W3onsAhRcMAMrSoyWL9xD7Ert0men7vR8LUZg==" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/mdbootstrap/4.19.1/css/mdb.min.css" integrity="sha512-RO38pBRxYH3SoOprtPTD86JFOclM51/XTIdEPh5j8sj4tp8jmQIx26twG52UaLi//hQldfrh7e51WzP9wuP32Q==" crossorigin="anonymous" />

    <!-- Fonts & Icons -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.14.0/css/all.min.css"  integrity="sha512-1PKOgIY59xJ8Co8+NE6FZ+LOAZKjy+KY8iq0G4B3CyeY6wYHN3yt9PW0XpSriVlkMXe40PTKnXrLnZ9+fkDaog==" crossorigin="anonymous">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/academicons/1.9.0/css/academicons.min.css" integrity="sha512-W4yqoT1+8NLkinBLBZko+dFB2ZbHsYLDdr50VElllRcNt2Q4/GSs6u71UHKxB7S6JEMCp5Ve4xjh3eGQl/HRvg==" crossorigin="anonymous">
    <link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons">

    <!-- Code Syntax Highlighting -->
    <link rel="stylesheet" href="assets/css/github.css" />

    <!-- Styles -->
    <link rel="shortcut icon" href="assets/img/sun.jpg"/>
    <link rel="stylesheet" href="assets/css/main.css">
    <link rel="canonical" href="/">

    <!-- JQuery -->
    <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.5.1/jquery.min.js" integrity="sha512-bLT0Qm9VnAYZDflyKcBaQ2gg0hSYNQrJ8RilYldYQ1FxQYoCLtUjuuRuZo+fjqhx/qtq/1itJ0C2ejDxltZVFg==" crossorigin="anonymous"></script>

    <!-- Theming-->
    <script src="assets/js/theme.js"></script>
    <script src="assets/js/dark_mode.js"></script>

    <!-- Global site tag (gtag.js) - Google Analytics -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=UA-210721562-1"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag() { dataLayer.push(arguments); }
      gtag('js', new Date());
      gtag('config', 'UA-210721562-1');
    </script>

    <!-- MathJax -->
    <script type="text/javascript">
      window.MathJax = {
        tex: {
          tags: 'ams'
        }
      };
    </script>
    <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.1.2/es5/tex-mml-chtml.js"></script>
    <script defer src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
  </head>

  <body class="fixed-top-nav ">

    <!-- Header -->
    <header>
      <!-- Nav Bar -->
      <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top">
        <div class="container">
          <!-- Social Icons -->
          <div class="navbar-brand social"></div>

          <!-- Navbar Toggle -->
          <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar top-bar"></span>
            <span class="icon-bar middle-bar"></span>
            <span class="icon-bar bottom-bar"></span>
          </button>
          <div class="collapse navbar-collapse text-right" id="navbarNav">
            <ul class="navbar-nav ml-auto flex-nowrap">
              <!-- About -->
              <li class="nav-item">
                <a class="nav-link" href="/index.html">
                  about
                  <span class="sr-only">(current)</span>
                </a>
              </li>
              <!-- Research -->
              <li class="nav-item active">
                <a class="nav-link" href="/research.html">
                  research
                </a>
              </li>
              <!-- CV -->
              <li class="nav-item ">
                <a class="nav-link" href="/cv.html">
                  cv
                </a>
              </li>
              <div class="toggle-container">
                <a id="light-toggle">
                  <i class="fas fa-moon"></i>
                  <i class="fas fa-sun"></i>
                </a>
              </div>
            </ul>
          </div>
        </div>
      </nav>
    </header>

    <!-- Content -->
    <div class="container mt-5">
      <div class="post">
        <header class="post-header">
          <p class="post-description"></p>
        </header>

        <article>
          <div class="clearfix">

            <!-- ADC Calibration Systems -->
            <h3>Calibration Systems for High-Speed Data Converters</h3>
            <p><strong><a href="http://www.ti.com/">Texas Instruments</a>, Bangalore, India | Aug '23 - Present</strong></p>
            <p>Designed real-time calibration systems for high-speed ADCs addressing process, voltage, and temperature (PVT) variations affecting gain, memory, offset, and non-linearity. Architected a stratified calibration approach: firmware-based schemes for static trims and slow-varying errors via hardware accumulators, complemented by dynamic RTL loops for fast-convergence memory and gain calibration, incorporating specialized instrumentation for flicker noise characterization. Developed Python models for analog device behavior characterization across process corners, implemented datapath correction mechanisms for error compensation, and validated through silicon bringup with extensive debug cycles. Achieved reduced integrated non-linearity (INL) specifications versus prior generations while maintaining minimal power overhead.</p>
            <hr>

            <!-- Master's Research -->
            <h3>Master's Research: Heterogeneous-ISA Architecture Design</h3>
            <p><strong><a href="http://www.iitb.ac.in/">Indian Institute of Technology Bombay</a>, Mumbai, India | Jun '22 - Jul '23</strong></p>
            <p><strong>Guide: <a href="http://www.ee.iitb.ac.in/~viren">Prof. Virendra Singh</a></strong></p>
            <p>Explored instruction set architecture (ISA) as a heterogeneity dimension to achieve performance and energy efficiency in chip multiprocessors. Different program phases exhibit varying affinity towards different ISAs due to factors like register pressure, code density, and dynamic instruction counts. Proposed architectural innovations and scheduling methodologies to harness ISA diversity, validated through gem5 simulation on SPEC CPU2006 benchmarks.</p>

            <p><strong>MIST: Many-ISA Scheduling Technique</strong> <em>(VLSID 2024)</em></p>
            <p>Addressed dynamic scheduling across multiple ISA cores; prior perceptron schedulers scaled poorly beyond dual-ISA. Proposed decision tree-based MIST using 10 microarchitectural parameters (L1/L2 cache misses, ILP/MLP, branch mispredictions, pipeline stalls) from performance counters. Achieved 88.1% accuracy across ARMv7, x86, Alpha ISAs, delivering 40.4% performance improvement and 9.9% gain over state-of-the-art LRNN-based scheduler with reduced hardware overhead. Demonstrated robust cross-benchmark generalization with 36.8% gains on unseen workloads.</p>

            <p><strong>Lichen: Leveraging Coupled Heterogeneity</strong> <em>(VLSID 2025)</em></p>
            <p>Identified that prior heterogeneous-ISA architectures used uniform 100M-instruction phases across all dimensions, limiting potential since each has optimal granularity (ISA: 1M instructions at function boundaries; execution mode: 1K instructions). Proposed Lichen decoupling ISA and execution semantics scheduling with non-uniform phase lengths, using CART decision trees for ISA (85.44% accuracy) and execution mode (91.35% accuracy) prediction. Achieved 15.36% energy savings and 9.63% EDP reduction over baseline heterogeneous-ISA CMPs with 5% performance constraint, demonstrating synergistic multi-dimensional heterogeneity exploitation.</p>

            <p><strong>HIDC: Heterogeneous-ISA Dynamic Core</strong> <em>(HPCC 2024)</em></p>
            <p>Single reconfigurable core supporting ARM and x86 ISAs dynamically through shared pipeline with ISA-specific decoders. Introduced Simultaneous Transformation cross-ISA migration technique (100× overhead reduction), enabling 10M-instruction phases versus prior 100M. Achieved 5.4% performance gain and 55.6% energy efficiency improvement versus multi-core baseline. Extended to Heterogeneous Polymorphic Core (HPC) with dynamic in-order/out-of-order morphing, achieving 27% energy savings and 23.2% EDP reduction.</p>
            <hr>

            <!-- Ultra-Low Power Neural Network Accelerator -->
            <h3>Ultra-Low Power Neural Network Accelerator</h3>
            <p><strong><a href="https://uni-tuebingen.de/">University of Tübingen</a>, Tübingen, Germany | May '21 - Aug '21</strong></p>
            <p><strong>Guide: <a href="https://www.embedded.uni-tuebingen.de/team/oliver-bringmann/">Prof. Oliver Bringmann</a></strong></p>
            <p>Optimized UltraTrail, a configurable ultra-low-power hardware accelerator for keyword spotting neural networks, through multiple energy reduction techniques. Implemented intra-inference power gating via a custom power management controller (PMC) to gate unused feature, local, and bias memories. Applied computational sprinting—executing computations in short high-frequency bursts followed by idle periods—achieving 16.25% power reduction while maintaining inference latency. Designed and integrated a scalable Huffman decoder in hardware for weight memory compression, achieving 16.67% compression rate and reducing memory power overhead. Gained hands-on experience in hardware-software co-design for embedded neural network acceleration.</p>
            <hr>

            <!-- IITB AI/ML Accelerator -->
            <h3>IITB AI/ML Hardware Accelerator Framework</h3>
            <p><strong><a href="http://www.iitb.ac.in/">Indian Institute of Technology Bombay</a>, Mumbai, India | May '21 - Oct '21</strong></p>
            <p><strong>Guide: <a href="https://www.ee.iitb.ac.in/~madhav/">Prof. Madhav Desai</a></strong></p>
            <p>Collaborated with six peers to develop a C-based behavioral modeling framework for machine learning hardware accelerator design targeting high-level synthesis (HLS). The framework provides a unified abstraction layer allowing ML algorithms (neural networks, signal processing) to be described using composable hardware-efficient operators, which can then be automatically synthesized into hardware circuits. Integrated point-wise unary operators with support for multiple data-types (fixed-point, floating-point) and tensor configurations, enabling flexible precision and dataflow management. This operator-based approach enables rapid hardware prototyping and exploration of different ML architectures while maintaining synthesizability and hardware efficiency.</p>
            <hr>

            <!-- Epocare -->
            <h3>Monitoring Module for Tissue Oxygenation</h3>
            <p><strong><a href="https://epocare.in/">Epocare</a>, Mumbai, India | May '20 - Jul '20</strong></p>
            <p>Implemented the Sophia (Skin-Oxygen Photoplethysmographic Image Analysis) algorithm in MATLAB to measure SpO2, breathing rate, and heart rate from RGB wrist video. Developed a multi-stage image processing pipeline including ROI selection, signal extraction via Fourier analysis, and illumination normalization. Validated the algorithm on personal wrist video data and gained practical experience in medical image processing and signal processing techniques.</p>
            <hr>

            <!-- Wire-EDM -->
            <h3>Wire Electrical Discharge Machining Control System</h3>
            <p><strong><a href="http://www.iitb.ac.in/">Indian Institute of Technology Bombay</a>, Mumbai, India | Dec '19 - Jan '20</strong></p>
            <p><strong>Guide: <a href="https://www.ee.iitb.ac.in/wiki/faculty/svk">Prof. S. V. Kulkarni</a></strong></p>
            <p>Designed and simulated a control system model for Wire-EDM (electrical discharge machining) applied to silicon wafer slicing, aimed at reducing silicon waste compared to traditional cutting methods. Developed a first-order system model in MATLAB Simulink with three subsystems: EDM process (material removal rate calculation via energy method), pulse generator (voltage and current control), and servo system (gap width feedback control). Implemented the complete feedback control architecture to maintain optimal electrode-workpiece gap through adaptive wire positioning based on filtered gap voltage. Debugged complex control logic to ensure proper servo response across different operational modes.</p>
            <hr>

            <!-- SEM Segmentation -->
            <h3>SEM Image Segmentation for Shale Analysis</h3>
            <p><strong><a href="http://www.iitb.ac.in/">Indian Institute of Technology Bombay</a>, Mumbai, India | Oct '19 - Aug '20</strong></p>
            <p><strong>Guide: <a href="https://www.geos.iitb.ac.in/index.php/vv/">Prof. Vikram Vishal</a></strong></p>
            <p>Developed computer vision algorithms for semantic segmentation of SEM (scanning electron microscope) images of gas shales, aimed at automating material phase identification. Extracted 16 hand-crafted features for each pixel and created a labeled dataset by precise manual annotation of pixels into four material classes. Implemented and compared machine learning models including Random Forest and a modified pre-trained U-Net architecture for pixel-level classification. Independently developed the complete segmentation pipeline and gained practical experience in computer vision, feature engineering, and deep learning applications.</p>

          </div>
        </article>
      </div>
    </div>

    <!-- Footer -->
    <footer class="fixed-bottom">
      <div class="container mt-0">
        &copy; Copyright 2025 Prakhar Diwan.
        Powered by <a href="http://jekyllrb.com/" target="_blank">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio">al-folio</a> theme.
        <br>
        Last updated: November 3, 2025.
      </div>
    </footer>

  </body>

  <!-- Bootstrap & MDB scripts -->
  <script src="https://cdnjs.cloudflare.com/ajax/libs/popper.js/2.4.4/umd/popper.min.js" integrity="sha512-eUQ9hGdLjBjY3F41CScH3UX+4JDSI9zXeroz7hJ+RteoCaY+GP/LDoM8AO+Pt+DRFw3nXqsjh9Zsts8hnYv8/A==" crossorigin="anonymous"></script>
  <script src="https://stackpath.bootstrapcdn.com/bootstrap/4.5.2/js/bootstrap.min.js" integrity="sha512-M5KW3ztuIICmVIhjSqXe01oV2bpe248gOxqmlcYrEzAvws7Pw3z6BK0iGbrwvdrUQUhi3eXgtxp5I8PDo9YfjQ==" crossorigin="anonymous"></script>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/mdbootstrap/4.19.1/js/mdb.min.js" integrity="sha512-Mug9KHKmroQFMLm93zGrjhibM2z2Obg9l6qFG2qKjXEXkMp/VDkI4uju9m4QKPjWSwQ6O2qzZEnJDEeCw0Blcw==" crossorigin="anonymous"></script>

  <!-- Mansory & imagesLoaded -->
  <script defer src="https://unpkg.com/masonry-layout@4/dist/masonry.pkgd.min.js"></script>
  <script defer src="https://unpkg.com/imagesloaded@4/imagesloaded.pkgd.min.js"></script>
  <script defer src="assets/js/mansory.js" type="text/javascript"></script>

  <!-- Medium Zoom JS -->
  <script src="https://cdn.jsdelivr.net/npm/medium-zoom@1.0.6/dist/medium-zoom.min.js" integrity="sha256-EdPgYcPk/IIrw7FYeuJQexva49pVRZNmt3LculEr7zM=" crossorigin="anonymous"></script>
  <script src="assets/js/zoom.js"></script>

  <!-- Load Common JS -->
  <script src="assets/js/common.js"></script>

</html>
