{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646777273784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646777273784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  8 17:07:53 2022 " "Processing started: Tue Mar  8 17:07:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646777273784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646777273784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DataMemoryUnit -c DataMemoryUnit " "Command: quartus_sta DataMemoryUnit -c DataMemoryUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646777273784 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646777273855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1646777274233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646777274234 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1646777274276 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1646777274276 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1646777274670 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DataMemoryUnit.sdc " "Synopsys Design Constraints File file not found: 'DataMemoryUnit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1646777274683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777274684 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Address\[0\] Address\[0\] " "create_clock -period 1.000 -name Address\[0\] Address\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1646777274684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DMCtrl\[0\] DMCtrl\[0\] " "create_clock -period 1.000 -name DMCtrl\[0\] DMCtrl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1646777274684 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646777274684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout " "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout " "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout " "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout " "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout " "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout " "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777274685 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646777274685 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1646777274685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646777274685 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646777274686 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646777274692 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646777274728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646777274728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.775 " "Worst-case setup slack is -6.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.775             -87.608 Address\[0\]  " "   -6.775             -87.608 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.159            -107.264 DMCtrl\[0\]  " "   -6.159            -107.264 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777274740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 DMCtrl\[0\]  " "   -0.317              -0.317 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Address\[0\]  " "    0.322               0.000 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777274743 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777274745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777274747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.454 " "Worst-case minimum pulse width slack is -1.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -16.653 Address\[0\]  " "   -1.454             -16.653 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343             -14.079 DMCtrl\[0\]  " "   -0.343             -14.079 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777274749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777274749 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646777274759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646777274783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646777275590 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout " "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout " "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout " "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout " "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout " "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout " "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777275620 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646777275620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646777275620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646777275628 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646777275628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.712 " "Worst-case setup slack is -6.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.712             -86.206 Address\[0\]  " "   -6.712             -86.206 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.059            -105.422 DMCtrl\[0\]  " "   -6.059            -105.422 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777275629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.307 " "Worst-case hold slack is -0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -0.307 DMCtrl\[0\]  " "   -0.307              -0.307 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 Address\[0\]  " "    0.124               0.000 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777275633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777275634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777275636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.507 " "Worst-case minimum pulse width slack is -1.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.507             -17.074 Address\[0\]  " "   -1.507             -17.074 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.334             -15.250 DMCtrl\[0\]  " "   -0.334             -15.250 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777275637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777275637 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1646777275645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646777275756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646777276355 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout " "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout " "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout " "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout " "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout " "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout " "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276418 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646777276418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646777276418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646777276421 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646777276421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.577 " "Worst-case setup slack is -4.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.577             -55.436 Address\[0\]  " "   -4.577             -55.436 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.225             -67.791 DMCtrl\[0\]  " "   -4.225             -67.791 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.269 " "Worst-case hold slack is -0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.472 DMCtrl\[0\]  " "   -0.269              -0.472 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 Address\[0\]  " "    0.072               0.000 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777276428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777276430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.048 " "Worst-case minimum pulse width slack is -1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -40.820 Address\[0\]  " "   -1.048             -40.820 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557             -36.366 DMCtrl\[0\]  " "   -0.557             -36.366 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276432 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1646777276440 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout " "Cell: Memory\[0\]\[1\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout " "Cell: Memory\[1\]\[1\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout " "Cell: Memory\[2\]\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout " "Cell: Memory\[2\]\[3\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout " "Cell: Memory\[3\]\[2\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout " "Cell: Memory\[3\]\[3\]~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646777276551 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646777276551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646777276551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1646777276554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1646777276554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.216 " "Worst-case setup slack is -4.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.216             -50.200 Address\[0\]  " "   -4.216             -50.200 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.823             -61.538 DMCtrl\[0\]  " "   -3.823             -61.538 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.317 " "Worst-case hold slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.671 DMCtrl\[0\]  " "   -0.317              -0.671 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.010 Address\[0\]  " "   -0.008              -0.010 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777276560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1646777276563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.034 " "Worst-case minimum pulse width slack is -1.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.034             -43.133 Address\[0\]  " "   -1.034             -43.133 Address\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553             -37.726 DMCtrl\[0\]  " "   -0.553             -37.726 DMCtrl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646777276564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646777276564 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646777277439 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646777277440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5208 " "Peak virtual memory: 5208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646777277484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  8 17:07:57 2022 " "Processing ended: Tue Mar  8 17:07:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646777277484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646777277484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646777277484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646777277484 ""}
