

================================================================
== Vivado HLS Report for 'SgdLR'
================================================================
* Date:           Wed Aug 12 22:41:52 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SgdLR
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.301|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1165609|  1167260|  1165609|  1167260|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+---------+---------+---------+
        |                                   |                        |      Latency      |      Interval     | Pipeline|
        |              Instance             |         Module         |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------------------+------------------------+---------+---------+---------+---------+---------+
        |grp_dataflow_parent_loop_1_fu_913  |dataflow_parent_loop_1  |  1165606|  1165606|  1165606|  1165606|   none  |
        +-----------------------------------+------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- LABEL_CP    |  1126|  1126|         3|          1|          1|  1125|    yes   |
        |- STREAM_OUT  |   513|   513|         3|          1|          1|   512|    yes   |
        +--------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      89|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       42|    224|    2747|    8796|    -|
|Memory           |       36|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|    2055|    -|
|Register         |        -|      -|     300|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       78|    224|    3047|   10940|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      8|   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------------+------------------------+---------+-------+------+------+
    |SgdLR_label_r_m_axi_U              |SgdLR_label_r_m_axi     |        4|      0|   566|   766|
    |SgdLR_theta_m_axi_U                |SgdLR_theta_m_axi       |        4|      0|   566|   766|
    |grp_dataflow_parent_loop_1_fu_913  |dataflow_parent_loop_1  |       34|    224|  1615|  7264|
    +-----------------------------------+------------------------+---------+-------+------+------+
    |Total                              |                        |       42|    224|  2747|  8796|
    +-----------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |label_local_V_0_U   |SgdLR_label_localbfk  |        1|  0|   0|  1125|    8|     1|         9000|
    |label_local_V_1_U   |SgdLR_label_localbfk  |        1|  0|   0|  1125|    8|     1|         9000|
    |label_local_V_2_U   |SgdLR_label_localbfk  |        1|  0|   0|  1125|    8|     1|         9000|
    |label_local_V_3_U   |SgdLR_label_localbfk  |        1|  0|   0|  1125|    8|     1|         9000|
    |theta_local_V_0_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_1_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_2_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_3_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_4_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_5_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_6_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_7_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_8_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_9_U   |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_10_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_11_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_12_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_13_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_14_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_15_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_16_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_17_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_18_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_19_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_20_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_21_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_22_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_23_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_24_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_25_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_26_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_27_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_28_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_29_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_30_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    |theta_local_V_31_U  |SgdLR_theta_localbjl  |        1|  0|   0|    32|   32|     1|         1024|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |       36|  0|   0|  5524| 1056|    36|        68768|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_3_fu_1104_p2                                      |     +    |      0|  0|  18|          11|           1|
    |i_4_fu_1158_p2                                      |     +    |      0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001                           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io                                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io                                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_io                                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20                                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1404                                   |    and   |      0|  0|   2|           1|           1|
    |tmp_15_fu_1152_p2                                   |   icmp   |      0|  0|  13|          10|          11|
    |tmp_s_fu_1098_p2                                    |   icmp   |      0|  0|  13|          11|          11|
    |ap_sync_grp_dataflow_parent_loop_1_fu_913_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_1_fu_913_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                             |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0|  89|          58|          40|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_820_p4                    |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter2_p_Val2_22_0_phi_reg_839  |  85|         17|   32|        544|
    |ap_phi_reg_pp1_iter2_p_Val2_22_1_phi_reg_876  |  85|         17|   32|        544|
    |ap_sig_ioackin_label_r_ARREADY                |   9|          2|    1|          2|
    |ap_sig_ioackin_theta_AWREADY                  |   9|          2|    1|          2|
    |ap_sig_ioackin_theta_WREADY                   |   9|          2|    1|          2|
    |data_V_read                                   |   9|          2|    1|          2|
    |i_0_i3_reg_828                                |   9|          2|   10|         20|
    |i_reg_816                                     |   9|          2|   11|         22|
    |label_local_V_0_address0                      |  15|          3|   11|         33|
    |label_local_V_0_ce0                           |  15|          3|    1|          3|
    |label_local_V_1_address0                      |  15|          3|   11|         33|
    |label_local_V_1_ce0                           |  15|          3|    1|          3|
    |label_local_V_2_address0                      |  15|          3|   11|         33|
    |label_local_V_2_ce0                           |  15|          3|    1|          3|
    |label_local_V_3_address0                      |  15|          3|   11|         33|
    |label_local_V_3_ce0                           |  15|          3|    1|          3|
    |label_r_blk_n_AR                              |   9|          2|    1|          2|
    |label_r_blk_n_R                               |   9|          2|    1|          2|
    |theta_blk_n_AW                                |   9|          2|    1|          2|
    |theta_blk_n_B                                 |   9|          2|    1|          2|
    |theta_blk_n_W                                 |   9|          2|    1|          2|
    |theta_local_V_0_address0                      |  15|          3|    5|         15|
    |theta_local_V_0_ce0                           |  15|          3|    1|          3|
    |theta_local_V_0_ce1                           |   9|          2|    1|          2|
    |theta_local_V_0_we1                           |   9|          2|    1|          2|
    |theta_local_V_10_address0                     |  15|          3|    5|         15|
    |theta_local_V_10_ce0                          |  15|          3|    1|          3|
    |theta_local_V_10_ce1                          |   9|          2|    1|          2|
    |theta_local_V_10_we1                          |   9|          2|    1|          2|
    |theta_local_V_11_address0                     |  15|          3|    5|         15|
    |theta_local_V_11_ce0                          |  15|          3|    1|          3|
    |theta_local_V_11_ce1                          |   9|          2|    1|          2|
    |theta_local_V_11_we1                          |   9|          2|    1|          2|
    |theta_local_V_12_address0                     |  15|          3|    5|         15|
    |theta_local_V_12_ce0                          |  15|          3|    1|          3|
    |theta_local_V_12_ce1                          |   9|          2|    1|          2|
    |theta_local_V_12_we1                          |   9|          2|    1|          2|
    |theta_local_V_13_address0                     |  15|          3|    5|         15|
    |theta_local_V_13_ce0                          |  15|          3|    1|          3|
    |theta_local_V_13_ce1                          |   9|          2|    1|          2|
    |theta_local_V_13_we1                          |   9|          2|    1|          2|
    |theta_local_V_14_address0                     |  15|          3|    5|         15|
    |theta_local_V_14_ce0                          |  15|          3|    1|          3|
    |theta_local_V_14_ce1                          |   9|          2|    1|          2|
    |theta_local_V_14_we1                          |   9|          2|    1|          2|
    |theta_local_V_15_address0                     |  15|          3|    5|         15|
    |theta_local_V_15_ce0                          |  15|          3|    1|          3|
    |theta_local_V_15_ce1                          |   9|          2|    1|          2|
    |theta_local_V_15_we1                          |   9|          2|    1|          2|
    |theta_local_V_16_address0                     |  15|          3|    5|         15|
    |theta_local_V_16_ce0                          |  15|          3|    1|          3|
    |theta_local_V_16_ce1                          |   9|          2|    1|          2|
    |theta_local_V_16_we1                          |   9|          2|    1|          2|
    |theta_local_V_17_address0                     |  15|          3|    5|         15|
    |theta_local_V_17_ce0                          |  15|          3|    1|          3|
    |theta_local_V_17_ce1                          |   9|          2|    1|          2|
    |theta_local_V_17_we1                          |   9|          2|    1|          2|
    |theta_local_V_18_address0                     |  15|          3|    5|         15|
    |theta_local_V_18_ce0                          |  15|          3|    1|          3|
    |theta_local_V_18_ce1                          |   9|          2|    1|          2|
    |theta_local_V_18_we1                          |   9|          2|    1|          2|
    |theta_local_V_19_address0                     |  15|          3|    5|         15|
    |theta_local_V_19_ce0                          |  15|          3|    1|          3|
    |theta_local_V_19_ce1                          |   9|          2|    1|          2|
    |theta_local_V_19_we1                          |   9|          2|    1|          2|
    |theta_local_V_1_address0                      |  15|          3|    5|         15|
    |theta_local_V_1_ce0                           |  15|          3|    1|          3|
    |theta_local_V_1_ce1                           |   9|          2|    1|          2|
    |theta_local_V_1_we1                           |   9|          2|    1|          2|
    |theta_local_V_20_address0                     |  15|          3|    5|         15|
    |theta_local_V_20_ce0                          |  15|          3|    1|          3|
    |theta_local_V_20_ce1                          |   9|          2|    1|          2|
    |theta_local_V_20_we1                          |   9|          2|    1|          2|
    |theta_local_V_21_address0                     |  15|          3|    5|         15|
    |theta_local_V_21_ce0                          |  15|          3|    1|          3|
    |theta_local_V_21_ce1                          |   9|          2|    1|          2|
    |theta_local_V_21_we1                          |   9|          2|    1|          2|
    |theta_local_V_22_address0                     |  15|          3|    5|         15|
    |theta_local_V_22_ce0                          |  15|          3|    1|          3|
    |theta_local_V_22_ce1                          |   9|          2|    1|          2|
    |theta_local_V_22_we1                          |   9|          2|    1|          2|
    |theta_local_V_23_address0                     |  15|          3|    5|         15|
    |theta_local_V_23_ce0                          |  15|          3|    1|          3|
    |theta_local_V_23_ce1                          |   9|          2|    1|          2|
    |theta_local_V_23_we1                          |   9|          2|    1|          2|
    |theta_local_V_24_address0                     |  15|          3|    5|         15|
    |theta_local_V_24_ce0                          |  15|          3|    1|          3|
    |theta_local_V_24_ce1                          |   9|          2|    1|          2|
    |theta_local_V_24_we1                          |   9|          2|    1|          2|
    |theta_local_V_25_address0                     |  15|          3|    5|         15|
    |theta_local_V_25_ce0                          |  15|          3|    1|          3|
    |theta_local_V_25_ce1                          |   9|          2|    1|          2|
    |theta_local_V_25_we1                          |   9|          2|    1|          2|
    |theta_local_V_26_address0                     |  15|          3|    5|         15|
    |theta_local_V_26_ce0                          |  15|          3|    1|          3|
    |theta_local_V_26_ce1                          |   9|          2|    1|          2|
    |theta_local_V_26_we1                          |   9|          2|    1|          2|
    |theta_local_V_27_address0                     |  15|          3|    5|         15|
    |theta_local_V_27_ce0                          |  15|          3|    1|          3|
    |theta_local_V_27_ce1                          |   9|          2|    1|          2|
    |theta_local_V_27_we1                          |   9|          2|    1|          2|
    |theta_local_V_28_address0                     |  15|          3|    5|         15|
    |theta_local_V_28_ce0                          |  15|          3|    1|          3|
    |theta_local_V_28_ce1                          |   9|          2|    1|          2|
    |theta_local_V_28_we1                          |   9|          2|    1|          2|
    |theta_local_V_29_address0                     |  15|          3|    5|         15|
    |theta_local_V_29_ce0                          |  15|          3|    1|          3|
    |theta_local_V_29_ce1                          |   9|          2|    1|          2|
    |theta_local_V_29_we1                          |   9|          2|    1|          2|
    |theta_local_V_2_address0                      |  15|          3|    5|         15|
    |theta_local_V_2_ce0                           |  15|          3|    1|          3|
    |theta_local_V_2_ce1                           |   9|          2|    1|          2|
    |theta_local_V_2_we1                           |   9|          2|    1|          2|
    |theta_local_V_30_address0                     |  15|          3|    5|         15|
    |theta_local_V_30_ce0                          |  15|          3|    1|          3|
    |theta_local_V_30_ce1                          |   9|          2|    1|          2|
    |theta_local_V_30_we1                          |   9|          2|    1|          2|
    |theta_local_V_31_address0                     |  15|          3|    5|         15|
    |theta_local_V_31_ce0                          |  15|          3|    1|          3|
    |theta_local_V_31_ce1                          |   9|          2|    1|          2|
    |theta_local_V_31_we1                          |   9|          2|    1|          2|
    |theta_local_V_3_address0                      |  15|          3|    5|         15|
    |theta_local_V_3_ce0                           |  15|          3|    1|          3|
    |theta_local_V_3_ce1                           |   9|          2|    1|          2|
    |theta_local_V_3_we1                           |   9|          2|    1|          2|
    |theta_local_V_4_address0                      |  15|          3|    5|         15|
    |theta_local_V_4_ce0                           |  15|          3|    1|          3|
    |theta_local_V_4_ce1                           |   9|          2|    1|          2|
    |theta_local_V_4_we1                           |   9|          2|    1|          2|
    |theta_local_V_5_address0                      |  15|          3|    5|         15|
    |theta_local_V_5_ce0                           |  15|          3|    1|          3|
    |theta_local_V_5_ce1                           |   9|          2|    1|          2|
    |theta_local_V_5_we1                           |   9|          2|    1|          2|
    |theta_local_V_6_address0                      |  15|          3|    5|         15|
    |theta_local_V_6_ce0                           |  15|          3|    1|          3|
    |theta_local_V_6_ce1                           |   9|          2|    1|          2|
    |theta_local_V_6_we1                           |   9|          2|    1|          2|
    |theta_local_V_7_address0                      |  15|          3|    5|         15|
    |theta_local_V_7_ce0                           |  15|          3|    1|          3|
    |theta_local_V_7_ce1                           |   9|          2|    1|          2|
    |theta_local_V_7_we1                           |   9|          2|    1|          2|
    |theta_local_V_8_address0                      |  15|          3|    5|         15|
    |theta_local_V_8_ce0                           |  15|          3|    1|          3|
    |theta_local_V_8_ce1                           |   9|          2|    1|          2|
    |theta_local_V_8_we1                           |   9|          2|    1|          2|
    |theta_local_V_9_address0                      |  15|          3|    5|         15|
    |theta_local_V_9_ce0                           |  15|          3|    1|          3|
    |theta_local_V_9_ce1                           |   9|          2|    1|          2|
    |theta_local_V_9_we1                           |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |2055|        427|  414|       2043|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_p_Val2_22_0_phi_reg_839            |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_p_Val2_22_1_phi_reg_876            |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_p_Val2_22_0_phi_reg_839            |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_p_Val2_22_1_phi_reg_876            |  32|   0|   32|          0|
    |ap_reg_ioackin_label_r_ARREADY                          |   1|   0|    1|          0|
    |ap_reg_ioackin_theta_AWREADY                            |   1|   0|    1|          0|
    |ap_reg_ioackin_theta_WREADY                             |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_913_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_1_fu_913_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_1_fu_913_ap_start_reg          |   1|   0|    1|          0|
    |i_0_i3_reg_828                                          |  10|   0|   10|          0|
    |i_3_reg_1247                                            |  11|   0|   11|          0|
    |i_reg_816                                               |  11|   0|   11|          0|
    |i_reg_816_pp0_iter1_reg                                 |  11|   0|   11|          0|
    |p_Result_7_1_reg_1257                                   |   8|   0|    8|          0|
    |p_Result_7_2_reg_1262                                   |   8|   0|    8|          0|
    |p_Result_7_3_reg_1267                                   |   8|   0|    8|          0|
    |theta_addr_reg_1231                                     |  61|   0|   64|          3|
    |tmp_15_reg_1272                                         |   1|   0|    1|          0|
    |tmp_15_reg_1272_pp1_iter1_reg                           |   1|   0|    1|          0|
    |tmp_31_reg_1252                                         |   8|   0|    8|          0|
    |tmp_32_reg_1361                                         |   4|   0|    4|          0|
    |tmp_s_reg_1243                                          |   1|   0|    1|          0|
    |tmp_s_reg_1243_pp0_iter1_reg                            |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 300|   0|  303|          3|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     SgdLR    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     SgdLR    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     SgdLR    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     SgdLR    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     SgdLR    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     SgdLR    | return value |
|m_axi_label_r_AWVALID   | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWREADY   |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWADDR    | out |   64|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWID      | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWLEN     | out |    8|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWSIZE    | out |    3|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWBURST   | out |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWLOCK    | out |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWCACHE   | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWPROT    | out |    3|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWQOS     | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWREGION  | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_AWUSER    | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WVALID    | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WREADY    |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WDATA     | out |   32|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WSTRB     | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WLAST     | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WID       | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_WUSER     | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARVALID   | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARREADY   |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARADDR    | out |   64|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARID      | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARLEN     | out |    8|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARSIZE    | out |    3|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARBURST   | out |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARLOCK    | out |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARCACHE   | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARPROT    | out |    3|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARQOS     | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARREGION  | out |    4|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_ARUSER    | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RVALID    |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RREADY    | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RDATA     |  in |   32|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RLAST     |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RID       |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RUSER     |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_RRESP     |  in |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_BVALID    |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_BREADY    | out |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_BRESP     |  in |    2|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_BID       |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_label_r_BUSER     |  in |    1|    m_axi   |    label_r   |    pointer   |
|m_axi_theta_AWVALID     | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWREADY     |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWADDR      | out |   64|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWID        | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWLEN       | out |    8|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWSIZE      | out |    3|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWBURST     | out |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWLOCK      | out |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWCACHE     | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWPROT      | out |    3|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWQOS       | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWREGION    | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_AWUSER      | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WVALID      | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WREADY      |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WDATA       | out |   64|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WSTRB       | out |    8|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WLAST       | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WID         | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_WUSER       | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARVALID     | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARREADY     |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARADDR      | out |   64|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARID        | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARLEN       | out |    8|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARSIZE      | out |    3|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARBURST     | out |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARLOCK      | out |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARCACHE     | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARPROT      | out |    3|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARQOS       | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARREGION    | out |    4|    m_axi   |     theta    |    pointer   |
|m_axi_theta_ARUSER      | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RVALID      |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RREADY      | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RDATA       |  in |   64|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RLAST       |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RID         |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RUSER       |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_RRESP       |  in |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_BVALID      |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_BREADY      | out |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_BRESP       |  in |    2|    m_axi   |     theta    |    pointer   |
|m_axi_theta_BID         |  in |    1|    m_axi   |     theta    |    pointer   |
|m_axi_theta_BUSER       |  in |    1|    m_axi   |     theta    |    pointer   |
|data_V_dout             |  in |   64|   ap_fifo  |    data_V    |    pointer   |
|data_V_empty_n          |  in |    1|   ap_fifo  |    data_V    |    pointer   |
|data_V_read             | out |    1|   ap_fifo  |    data_V    |    pointer   |
|label_V                 |  in |   64|   ap_none  |    label_V   |    scalar    |
|theta_V                 |  in |   64|   ap_none  |    theta_V   |    scalar    |
|readLabels              |  in |    1|   ap_none  |  readLabels  |    scalar    |
|writeOutput             |  in |    1|   ap_none  |  writeOutput |    scalar    |
+------------------------+-----+-----+------------+--------------+--------------+

