$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Fri Feb 02 17:40:55 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab2_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 < ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 = ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 > seg7_data[1]~output_o $end
$var wire 1 ? seg7_data[5]~output_o $end
$var wire 1 @ seg7_data[6]~output_o $end
$var wire 1 A leds[0]~output_o $end
$var wire 1 B leds[1]~output_o $end
$var wire 1 C leds[2]~output_o $end
$var wire 1 D leds[3]~output_o $end
$var wire 1 E leds[4]~output_o $end
$var wire 1 F leds[5]~output_o $end
$var wire 1 G leds[6]~output_o $end
$var wire 1 H leds[7]~output_o $end
$var wire 1 I seg7_data[0]~output_o $end
$var wire 1 J seg7_data[2]~output_o $end
$var wire 1 K seg7_data[3]~output_o $end
$var wire 1 L seg7_data[4]~output_o $end
$var wire 1 M seg7_char1~output_o $end
$var wire 1 N seg7_char2~output_o $end
$var wire 1 O pb[3]~input_o $end
$var wire 1 P sw[5]~input_o $end
$var wire 1 Q INST6|hex_out[5]~5_combout $end
$var wire 1 R sw[7]~input_o $end
$var wire 1 S sw[3]~input_o $end
$var wire 1 T sw[2]~input_o $end
$var wire 1 U sw[6]~input_o $end
$var wire 1 V sw[1]~input_o $end
$var wire 1 W sw[4]~input_o $end
$var wire 1 X sw[0]~input_o $end
$var wire 1 Y INST5|output[0]~1 $end
$var wire 1 Z INST5|output[1]~3 $end
$var wire 1 [ INST5|output[2]~5 $end
$var wire 1 \ INST5|output[3]~7 $end
$var wire 1 ] INST5|output[4]~8_combout $end
$var wire 1 ^ INST6|hex_out[4]~4_combout $end
$var wire 1 _ INST6|hex_out[7]~7_combout $end
$var wire 1 ` INST6|hex_out[6]~6_combout $end
$var wire 1 a INST1|Mux5~0_combout $end
$var wire 1 b clkin_50~input_o $end
$var wire 1 c clkin_50~inputclkctrl_outclk $end
$var wire 1 d INST3|clk_proc:COUNT[0]~0_combout $end
$var wire 1 e INST3|clk_proc:COUNT[0]~q $end
$var wire 1 f INST3|clk_proc:COUNT[1]~1_combout $end
$var wire 1 g INST3|clk_proc:COUNT[1]~q $end
$var wire 1 h INST3|clk_proc:COUNT[1]~2 $end
$var wire 1 i INST3|clk_proc:COUNT[2]~1_combout $end
$var wire 1 j INST3|clk_proc:COUNT[2]~q $end
$var wire 1 k INST3|clk_proc:COUNT[2]~2 $end
$var wire 1 l INST3|clk_proc:COUNT[3]~1_combout $end
$var wire 1 m INST3|clk_proc:COUNT[3]~q $end
$var wire 1 n INST3|clk_proc:COUNT[3]~2 $end
$var wire 1 o INST3|clk_proc:COUNT[4]~1_combout $end
$var wire 1 p INST3|clk_proc:COUNT[4]~q $end
$var wire 1 q INST3|clk_proc:COUNT[4]~2 $end
$var wire 1 r INST3|clk_proc:COUNT[5]~1_combout $end
$var wire 1 s INST3|clk_proc:COUNT[5]~q $end
$var wire 1 t INST3|clk_proc:COUNT[5]~2 $end
$var wire 1 u INST3|clk_proc:COUNT[6]~1_combout $end
$var wire 1 v INST3|clk_proc:COUNT[6]~q $end
$var wire 1 w INST3|clk_proc:COUNT[6]~2 $end
$var wire 1 x INST3|clk_proc:COUNT[7]~1_combout $end
$var wire 1 y INST3|clk_proc:COUNT[7]~q $end
$var wire 1 z INST3|clk_proc:COUNT[7]~2 $end
$var wire 1 { INST3|clk_proc:COUNT[8]~1_combout $end
$var wire 1 | INST3|clk_proc:COUNT[8]~q $end
$var wire 1 } INST3|clk_proc:COUNT[8]~2 $end
$var wire 1 ~ INST3|clk_proc:COUNT[9]~1_combout $end
$var wire 1 !! INST3|clk_proc:COUNT[9]~q $end
$var wire 1 "! INST3|clk_proc:COUNT[9]~2 $end
$var wire 1 #! INST3|clk_proc:COUNT[10]~1_combout $end
$var wire 1 $! INST3|clk_proc:COUNT[10]~q $end
$var wire 1 %! INST5|output[3]~6_combout $end
$var wire 1 &! INST6|hex_out[3]~3_combout $end
$var wire 1 '! INST5|output[2]~4_combout $end
$var wire 1 (! INST6|hex_out[2]~2_combout $end
$var wire 1 )! INST5|output[0]~0_combout $end
$var wire 1 *! INST6|hex_out[0]~0_combout $end
$var wire 1 +! INST5|output[1]~2_combout $end
$var wire 1 ,! INST6|hex_out[1]~1_combout $end
$var wire 1 -! INST2|Mux5~0_combout $end
$var wire 1 .! INST3|DOUT_TEMP[1]~0_combout $end
$var wire 1 /! INST2|Mux1~0_combout $end
$var wire 1 0! INST1|Mux1~0_combout $end
$var wire 1 1! INST3|DOUT_TEMP[5]~1_combout $end
$var wire 1 2! INST2|Mux0~0_combout $end
$var wire 1 3! INST1|Mux0~0_combout $end
$var wire 1 4! INST3|DOUT_TEMP[6]~2_combout $end
$var wire 1 5! pb[0]~input_o $end
$var wire 1 6! pb[1]~input_o $end
$var wire 1 7! pb[2]~input_o $end
$var wire 1 8! INST7|Mux3~1_combout $end
$var wire 1 9! INST7|Mux3~0_combout $end
$var wire 1 :! INST8|hex_out[1]~0_combout $end
$var wire 1 ;! INST7|Mux3~2_combout $end
$var wire 1 <! INST8|hex_out[1]~3_combout $end
$var wire 1 =! INST8|hex_out[1]~2_combout $end
$var wire 1 >! INST8|hex_out[1]~4_combout $end
$var wire 1 ?! INST8|hex_out[1]~1_combout $end
$var wire 1 @! INST8|hex_out[1]~14_combout $end
$var wire 1 A! INST8|hex_out[1]~15_combout $end
$var wire 1 B! INST8|hex_out[2]~5_combout $end
$var wire 1 C! INST8|hex_out[2]~6_combout $end
$var wire 1 D! INST8|hex_out[2]~12_combout $end
$var wire 1 E! INST8|hex_out[2]~13_combout $end
$var wire 1 F! INST8|hex_out[3]~7_combout $end
$var wire 1 G! INST8|hex_out[3]~8_combout $end
$var wire 1 H! INST8|hex_out[3]~10_combout $end
$var wire 1 I! INST8|hex_out[3]~11_combout $end
$var wire 1 J! INST8|hex_out[4]~9_combout $end
$var wire 1 K! INST2|Mux6~0_combout $end
$var wire 1 L! INST1|Mux6~0_combout $end
$var wire 1 M! INST3|DOUT[0]~0_combout $end
$var wire 1 N! INST2|Mux4~0_combout $end
$var wire 1 O! INST1|Mux4~0_combout $end
$var wire 1 P! INST3|DOUT[2]~2_combout $end
$var wire 1 Q! INST1|Mux3~0_combout $end
$var wire 1 R! INST2|Mux3~0_combout $end
$var wire 1 S! INST3|DOUT[3]~3_combout $end
$var wire 1 T! INST2|Mux2~0_combout $end
$var wire 1 U! INST1|Mux2~0_combout $end
$var wire 1 V! INST3|DOUT[4]~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b111 "
b0 #
0+
0*
0)
0(
0'
0&
0%
0$
1,
0-
14
z3
12
11
10
z/
0.
05
16
x7
18
19
1:
0;
z<
z=
z>
z?
0@
0A
0B
0C
0D
0E
0F
0G
0H
1I
1J
1K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
1\
0]
0^
0_
0`
0a
xb
xc
1d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
11!
02!
03!
04!
15!
16!
17!
18!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
$end
#64000
b1 #
1X
1)!
1*!
1;!
1A
1T!
1R!
1K!
1/!
1+
#128000
b11 #
b10 #
1V
0X
1=!
1+!
0)!
1>!
1,!
0*!
0;!
0A
1@!
0T!
0R!
1N!
0K!
12!
0+
1A!
1B
1*
#192000
b11 #
1X
1)!
1*!
1;!
1A
1T!
0N!
1+
#256000
b10011 #
b10111 #
b1111 "
b1011 "
b10101 #
b10100 #
1W
1T
0V
0X
1O
07!
1^
1B!
1(!
1'!
0=!
0,!
0+!
0*!
0<!
1U!
1Q!
1L!
10!
1C!
1R!
1K!
0/!
0>!
1V!
1S!
1M!
1D!
0@!
01!
0A!
0B
0?
0I
0K
0L
00
01
04
0/
0*
1E!
1C
1)
#320000
b10101 #
1X
1*!
1Y
0)!
0R!
0K!
1-!
1+!
0;!
0A
0+
#384000
b10111 #
b10110 #
1V
0X
1=!
1,!
0Z
0+!
0*!
0Y
1)!
1>!
0T!
1[
0'!
1Z
1+!
1;!
1A
1@!
1%!
0[
1'!
1+
0%!
1A!
1B
1*
#448000
b10111 #
1X
1*!
1Y
0)!
1T!
1R!
02!
1/!
0-!
0Z
0+!
0;!
0A
1[
0'!
0+
1%!
#510000
b1111 "
17!
1<!
1:!
08!
0C!
0>!
0D!
0@!
0E!
0A!
0B
0C
0)
0*
#512000
b110111 #
b111111 #
b1101 "
b101111 #
b101011 #
b101001 #
b101000 #
1P
0W
1S
0T
0V
0X
06!
0=!
1Q
0^
0Y
1&!
0\
0%!
0B!
0(!
0[
1'!
0,!
0*!
1?!
0<!
1>!
0U!
0Q!
1O!
0L!
13!
1Z
1+!
0T!
0R!
12!
0/!
1]
1G!
1C!
1\
1%!
1H!
0V!
0S!
1P!
0M!
0'!
0]
1A!
14!
1I!
1D
z@
1B
1I
0J
1K
1L
10
11
02
14
1*
z.
1(
#576000
b101001 #
1X
19!
1*!
1)!
1T!
1;!
1A
1+
#640000
b101011 #
b101010 #
1V
0X
1@!
1,!
0Z
0+!
09!
0*!
0)!
0T!
1R!
1'!
0;!
0A
0+
#704000
b101011 #
1X
19!
1*!
1)!
0R!
1K!
1-!
1;!
1A
1+
#768000
b1100 "
b111011 #
b111111 #
b111101 #
b111100 #
05!
1W
1T
0V
0X
0H!
0@!
09!
1^
1(!
1[
0'!
0,!
1Z
1+!
0*!
1U!
0O!
1N!
1/!
0\
0%!
0[
1'!
0I!
0A!
0;!
0A
0B
0D
1V!
0P!
1]
1\
1%!
0(
0*
0+
1J
0L
0]
00
12
#770000
b1110 "
16!
1<!
0G!
0C!
0>!
1H!
1D!
#832000
b111101 #
1X
19!
1*!
1Y
0)!
0N!
0-!
0Z
0+!
1;!
1A
1[
0'!
1+
0\
0%!
1]
#896000
b111111 #
b111110 #
1V
0X
1@!
1,!
1+!
09!
0*!
0Y
1)!
1N!
0K!
0/!
1-!
0+!
1A!
0;!
0A
1B
1*
0+
#960000
b111111 #
1X
19!
1*!
1Y
0)!
1R!
1+!
1;!
1A
1+
#1000000
