// Seed: 3074500209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
  wire id_7, id_8;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[1 : 1] = id_4;
  wire id_5;
  wire id_6;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_6,
      id_1
  );
endmodule
