#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002FEDD8 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v00347E00_0 .var "addr", 0 0;
v00347E58_0 .var "clk", 0 0;
v00347EB0_0 .var "clr", 0 0;
v00347F08_0 .var "in", 0 0;
RS_00315534 .resolv tri, L_0034C9D0, L_0034CA28, L_0034CA80, L_0034CAD8;
v00347F60_0 .net8 "out", 3 0, RS_00315534; 4 drivers
v00347FB8_0 .var "preset", 0 0;
v00348010_0 .var "rw", 0 0;
S_002FEBB8 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_002FEDD8;
 .timescale 0 0;
v00347B98_0 .net "addr", 0 0, v00347E00_0; 1 drivers
v00347BF0_0 .net "clk", 0 0, v00347E58_0; 1 drivers
v00347C48_0 .net "clr", 0 0, v00347EB0_0; 1 drivers
v00347CA0_0 .net "in", 0 0, v00347F08_0; 1 drivers
v00347CF8_0 .alias "out", 3 0, v00347F60_0;
v00347D50_0 .net "preset", 0 0, v00347FB8_0; 1 drivers
v00347DA8_0 .net "rw", 0 0, v00348010_0; 1 drivers
L_0034C9D0 .part/pv L_00349D18, 3, 1, 4;
L_0034CA28 .part/pv L_00349EA0, 2, 1, 4;
L_0034CA80 .part/pv L_00349FF0, 1, 1, 4;
L_0034CAD8 .part/pv L_0034A108, 0, 1, 4;
S_002FEA20 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_002FEBB8;
 .timescale 0 0;
L_00349C70 .functor AND 1, v00347E58_0, v00347E00_0, v00348010_0, C4<1>;
L_00349CE0 .functor OR 1, v00348010_0, v00347F08_0, C4<0>, C4<0>;
L_00349D18 .functor AND 1, v00347E00_0, v00346EF0_0, C4<1>, C4<1>;
v00346FA0_0 .alias "addr", 0 0, v00347B98_0;
v00346FF8_0 .alias "clock", 0 0, v00347BF0_0;
v00347050_0 .alias "clr", 0 0, v00347C48_0;
v003470A8_0 .alias "in", 0 0, v00347CA0_0;
v00347100_0 .net "out", 0 0, L_00349D18; 1 drivers
v00347158_0 .alias "preset", 0 0, v00347D50_0;
v003471B0_0 .net "q", 0 0, v00346EF0_0; 1 drivers
v00347208_0 .net "qnot", 0 0, v00346F48_0; 1 drivers
v00347260_0 .alias "rw", 0 0, v00347DA8_0;
v00347AE8_0 .net "s0", 0 0, L_00349C70; 1 drivers
v00347B40_0 .net "s1", 0 0, L_00349CE0; 1 drivers
S_002FE998 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FEA20;
 .timescale 0 0;
v00346D38_0 .alias "clear", 0 0, v00347C48_0;
v00346D90_0 .alias "clk", 0 0, v00347AE8_0;
v00346DE8_0 .alias "j", 0 0, v00347B40_0;
v00346E40_0 .alias "k", 0 0, v00347B40_0;
v00346E98_0 .alias "preset", 0 0, v00347D50_0;
v00346EF0_0 .var "q", 0 0;
v00346F48_0 .var "qnot", 0 0;
E_003133A0 .event posedge, v00346D90_0;
S_002FEB30 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_002FEBB8;
 .timescale 0 0;
L_00349DF8 .functor AND 1, v00347E58_0, v00347E00_0, v00348010_0, C4<1>;
L_00349E68 .functor OR 1, v00348010_0, v00347F08_0, C4<0>, C4<0>;
L_00349EA0 .functor AND 1, v00347E00_0, v003468C0_0, C4<1>, C4<1>;
v00346970_0 .alias "addr", 0 0, v00347B98_0;
v003469C8_0 .alias "clock", 0 0, v00347BF0_0;
v00346A20_0 .alias "clr", 0 0, v00347C48_0;
v00346A78_0 .alias "in", 0 0, v00347CA0_0;
v00346AD0_0 .net "out", 0 0, L_00349EA0; 1 drivers
v00346B28_0 .alias "preset", 0 0, v00347D50_0;
v00346B80_0 .net "q", 0 0, v003468C0_0; 1 drivers
v00346BD8_0 .net "qnot", 0 0, v00346918_0; 1 drivers
v00346C30_0 .alias "rw", 0 0, v00347DA8_0;
v00346C88_0 .net "s0", 0 0, L_00349DF8; 1 drivers
v00346CE0_0 .net "s1", 0 0, L_00349E68; 1 drivers
S_002FEAA8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FEB30;
 .timescale 0 0;
v00346708_0 .alias "clear", 0 0, v00347C48_0;
v00346760_0 .alias "clk", 0 0, v00346C88_0;
v003467B8_0 .alias "j", 0 0, v00346CE0_0;
v00346810_0 .alias "k", 0 0, v00346CE0_0;
v00346868_0 .alias "preset", 0 0, v00347D50_0;
v003468C0_0 .var "q", 0 0;
v00346918_0 .var "qnot", 0 0;
E_00312E40 .event posedge, v00346760_0;
S_002FEEE8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_002FEBB8;
 .timescale 0 0;
L_00349F48 .functor AND 1, v00347E58_0, v00347E00_0, v00348010_0, C4<1>;
L_00349FB8 .functor OR 1, v00348010_0, v00347F08_0, C4<0>, C4<0>;
L_00349FF0 .functor AND 1, v00347E00_0, v0030D560_0, C4<1>, C4<1>;
v00346340_0 .alias "addr", 0 0, v00347B98_0;
v00346398_0 .alias "clock", 0 0, v00347BF0_0;
v003463F0_0 .alias "clr", 0 0, v00347C48_0;
v00346448_0 .alias "in", 0 0, v00347CA0_0;
v003464A0_0 .net "out", 0 0, L_00349FF0; 1 drivers
v003464F8_0 .alias "preset", 0 0, v00347D50_0;
v00346550_0 .net "q", 0 0, v0030D560_0; 1 drivers
v003465A8_0 .net "qnot", 0 0, v003462E8_0; 1 drivers
v00346600_0 .alias "rw", 0 0, v00347DA8_0;
v00346658_0 .net "s0", 0 0, L_00349F48; 1 drivers
v003466B0_0 .net "s1", 0 0, L_00349FB8; 1 drivers
S_002FEE60 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FEEE8;
 .timescale 0 0;
v0030D3A8_0 .alias "clear", 0 0, v00347C48_0;
v0030D400_0 .alias "clk", 0 0, v00346658_0;
v0030D458_0 .alias "j", 0 0, v003466B0_0;
v0030D4B0_0 .alias "k", 0 0, v003466B0_0;
v0030D508_0 .alias "preset", 0 0, v00347D50_0;
v0030D560_0 .var "q", 0 0;
v003462E8_0 .var "qnot", 0 0;
E_00312E80 .event posedge, v0030D400_0;
S_002FEFF8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_002FEBB8;
 .timescale 0 0;
L_0034A060 .functor AND 1, v00347E58_0, v00347E00_0, v00348010_0, C4<1>;
L_0034A0D0 .functor OR 1, v00348010_0, v00347F08_0, C4<0>, C4<0>;
L_0034A108 .functor AND 1, v00347E00_0, v0030CF30_0, C4<1>, C4<1>;
v0030CFE0_0 .alias "addr", 0 0, v00347B98_0;
v0030D038_0 .alias "clock", 0 0, v00347BF0_0;
v0030D090_0 .alias "clr", 0 0, v00347C48_0;
v0030D0E8_0 .alias "in", 0 0, v00347CA0_0;
v0030D140_0 .net "out", 0 0, L_0034A108; 1 drivers
v0030D198_0 .alias "preset", 0 0, v00347D50_0;
v0030D1F0_0 .net "q", 0 0, v0030CF30_0; 1 drivers
v0030D248_0 .net "qnot", 0 0, v0030CF88_0; 1 drivers
v0030D2A0_0 .alias "rw", 0 0, v00347DA8_0;
v0030D2F8_0 .net "s0", 0 0, L_0034A060; 1 drivers
v0030D350_0 .net "s1", 0 0, L_0034A0D0; 1 drivers
S_002FEF70 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FEFF8;
 .timescale 0 0;
v0030CD78_0 .alias "clear", 0 0, v00347C48_0;
v0030CDD0_0 .alias "clk", 0 0, v0030D2F8_0;
v0030CE28_0 .alias "j", 0 0, v0030D350_0;
v0030CE80_0 .alias "k", 0 0, v0030D350_0;
v0030CED8_0 .alias "preset", 0 0, v00347D50_0;
v0030CF30_0 .var "q", 0 0;
v0030CF88_0 .var "qnot", 0 0;
E_00312E60 .event posedge, v0030CDD0_0;
S_002FEC40 .scope begin, "start" "start" 2 36, 2 36, S_002FEDD8;
 .timescale 0 0;
S_002FECC8 .scope begin, "main" "main" 2 46, 2 46, S_002FEDD8;
 .timescale 0 0;
S_002FED50 .scope module, "exemplo0073" "exemplo0073" 5 25;
 .timescale 0 0;
v0034C1B0_0 .var "addr", 0 0;
v0034C208_0 .var "clk", 0 0;
v0034C260_0 .var "clr", 0 0;
v0034C870_0 .var "in", 0 0;
RS_003159CC .resolv tri, L_0034CC90, L_0034CE48, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0034C8C8_0 .net8 "out", 7 0, RS_003159CC; 2 drivers
v0034C920_0 .var "preset", 0 0;
v0034C978_0 .var "rw", 0 0;
S_002FF218 .scope module, "memo1_8" "memoria1x8" 5 32, 5 13, S_002FED50;
 .timescale 0 0;
v0034BF48_0 .net "addr", 0 0, v0034C1B0_0; 1 drivers
v0034BFA0_0 .net "clk", 0 0, v0034C208_0; 1 drivers
v0034BFF8_0 .net "clr", 0 0, v0034C260_0; 1 drivers
v0034C050_0 .net "in", 0 0, v0034C870_0; 1 drivers
v0034C0A8_0 .alias "out", 7 0, v0034C8C8_0;
v0034C100_0 .net "preset", 0 0, v0034C920_0; 1 drivers
v0034C158_0 .net "rw", 0 0, v0034C978_0; 1 drivers
RS_003159B4 .resolv tri, L_0034CB30, L_0034CB88, L_0034CBE0, L_0034CC38;
L_0034CC90 .part/pv RS_003159B4, 4, 4, 8;
RS_003157BC .resolv tri, L_0034CCE8, L_0034CD40, L_0034CD98, L_0034CDF0;
L_0034CE48 .part/pv RS_003157BC, 0, 4, 8;
S_002FF768 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_002FF218;
 .timescale 0 0;
v0034BCE0_0 .alias "addr", 0 0, v0034BF48_0;
v0034BD38_0 .alias "clk", 0 0, v0034BFA0_0;
v0034BD90_0 .alias "clr", 0 0, v0034BFF8_0;
v0034BDE8_0 .alias "in", 0 0, v0034C050_0;
v0034BE40_0 .net8 "out", 3 0, RS_003159B4; 4 drivers
v0034BE98_0 .alias "preset", 0 0, v0034C100_0;
v0034BEF0_0 .alias "rw", 0 0, v0034C158_0;
L_0034CB30 .part/pv L_0034A258, 3, 1, 4;
L_0034CB88 .part/pv L_0034C3C8, 2, 1, 4;
L_0034CBE0 .part/pv L_0034C550, 1, 1, 4;
L_0034CC38 .part/pv L_0034E2A0, 0, 1, 4;
S_002FFB20 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_002FF768;
 .timescale 0 0;
L_0034A1B0 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034A220 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034A258 .functor AND 1, v0034C1B0_0, v0034B868_0, C4<1>, C4<1>;
v0034B918_0 .alias "addr", 0 0, v0034BF48_0;
v0034B970_0 .alias "clock", 0 0, v0034BFA0_0;
v0034B9C8_0 .alias "clr", 0 0, v0034BFF8_0;
v0034BA20_0 .alias "in", 0 0, v0034C050_0;
v0034BA78_0 .net "out", 0 0, L_0034A258; 1 drivers
v0034BAD0_0 .alias "preset", 0 0, v0034C100_0;
v0034BB28_0 .net "q", 0 0, v0034B868_0; 1 drivers
v0034BB80_0 .net "qnot", 0 0, v0034B8C0_0; 1 drivers
v0034BBD8_0 .alias "rw", 0 0, v0034C158_0;
v0034BC30_0 .net "s0", 0 0, L_0034A1B0; 1 drivers
v0034BC88_0 .net "s1", 0 0, L_0034A220; 1 drivers
S_002FFBA8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FFB20;
 .timescale 0 0;
v0034B6B0_0 .alias "clear", 0 0, v0034BFF8_0;
v0034B708_0 .alias "clk", 0 0, v0034BC30_0;
v0034B760_0 .alias "j", 0 0, v0034BC88_0;
v0034B7B8_0 .alias "k", 0 0, v0034BC88_0;
v0034B810_0 .alias "preset", 0 0, v0034C100_0;
v0034B868_0 .var "q", 0 0;
v0034B8C0_0 .var "qnot", 0 0;
E_0030FF88 .event posedge, v0034B708_0;
S_002FFA10 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_002FF768;
 .timescale 0 0;
L_0034C320 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034C390 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034C3C8 .functor AND 1, v0034C1B0_0, v0034B208_0, C4<1>, C4<1>;
v0034B2E8_0 .alias "addr", 0 0, v0034BF48_0;
v0034B340_0 .alias "clock", 0 0, v0034BFA0_0;
v0034B398_0 .alias "clr", 0 0, v0034BFF8_0;
v0034B3F0_0 .alias "in", 0 0, v0034C050_0;
v0034B448_0 .net "out", 0 0, L_0034C3C8; 1 drivers
v0034B4A0_0 .alias "preset", 0 0, v0034C100_0;
v0034B4F8_0 .net "q", 0 0, v0034B208_0; 1 drivers
v0034B550_0 .net "qnot", 0 0, v0034B260_0; 1 drivers
v0034B5A8_0 .alias "rw", 0 0, v0034C158_0;
v0034B600_0 .net "s0", 0 0, L_0034C320; 1 drivers
v0034B658_0 .net "s1", 0 0, L_0034C390; 1 drivers
S_002FFA98 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FFA10;
 .timescale 0 0;
v0034B050_0 .alias "clear", 0 0, v0034BFF8_0;
v0034B0A8_0 .alias "clk", 0 0, v0034B600_0;
v0034B100_0 .alias "j", 0 0, v0034B658_0;
v0034B158_0 .alias "k", 0 0, v0034B658_0;
v0034B1B0_0 .alias "preset", 0 0, v0034C100_0;
v0034B208_0 .var "q", 0 0;
v0034B260_0 .var "qnot", 0 0;
E_00A14370 .event posedge, v0034B0A8_0;
S_002FF900 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_002FF768;
 .timescale 0 0;
L_0034C4A8 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034C518 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034C550 .functor AND 1, v0034C1B0_0, v0034ABD8_0, C4<1>, C4<1>;
v0034AC88_0 .alias "addr", 0 0, v0034BF48_0;
v0034ACE0_0 .alias "clock", 0 0, v0034BFA0_0;
v0034AD38_0 .alias "clr", 0 0, v0034BFF8_0;
v0034AD90_0 .alias "in", 0 0, v0034C050_0;
v0034ADE8_0 .net "out", 0 0, L_0034C550; 1 drivers
v0034AE40_0 .alias "preset", 0 0, v0034C100_0;
v0034AE98_0 .net "q", 0 0, v0034ABD8_0; 1 drivers
v0034AEF0_0 .net "qnot", 0 0, v0034AC30_0; 1 drivers
v0034AF48_0 .alias "rw", 0 0, v0034C158_0;
v0034AFA0_0 .net "s0", 0 0, L_0034C4A8; 1 drivers
v0034AFF8_0 .net "s1", 0 0, L_0034C518; 1 drivers
S_002FF988 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF900;
 .timescale 0 0;
v0034AA20_0 .alias "clear", 0 0, v0034BFF8_0;
v0034AA78_0 .alias "clk", 0 0, v0034AFA0_0;
v0034AAD0_0 .alias "j", 0 0, v0034AFF8_0;
v0034AB28_0 .alias "k", 0 0, v0034AFF8_0;
v0034AB80_0 .alias "preset", 0 0, v0034C100_0;
v0034ABD8_0 .var "q", 0 0;
v0034AC30_0 .var "qnot", 0 0;
E_00A146B0 .event posedge, v0034AA78_0;
S_002FF7F0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_002FF768;
 .timescale 0 0;
L_0034C5F8 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034C668 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034E2A0 .functor AND 1, v0034C1B0_0, v0034A5A8_0, C4<1>, C4<1>;
v0034A658_0 .alias "addr", 0 0, v0034BF48_0;
v0034A6B0_0 .alias "clock", 0 0, v0034BFA0_0;
v0034A708_0 .alias "clr", 0 0, v0034BFF8_0;
v0034A760_0 .alias "in", 0 0, v0034C050_0;
v0034A7B8_0 .net "out", 0 0, L_0034E2A0; 1 drivers
v0034A810_0 .alias "preset", 0 0, v0034C100_0;
v0034A868_0 .net "q", 0 0, v0034A5A8_0; 1 drivers
v0034A8C0_0 .net "qnot", 0 0, v0034A600_0; 1 drivers
v0034A918_0 .alias "rw", 0 0, v0034C158_0;
v0034A970_0 .net "s0", 0 0, L_0034C5F8; 1 drivers
v0034A9C8_0 .net "s1", 0 0, L_0034C668; 1 drivers
S_002FF878 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF7F0;
 .timescale 0 0;
v0034A3F0_0 .alias "clear", 0 0, v0034BFF8_0;
v0034A448_0 .alias "clk", 0 0, v0034A970_0;
v0034A4A0_0 .alias "j", 0 0, v0034A9C8_0;
v0034A4F8_0 .alias "k", 0 0, v0034A9C8_0;
v0034A550_0 .alias "preset", 0 0, v0034C100_0;
v0034A5A8_0 .var "q", 0 0;
v0034A600_0 .var "qnot", 0 0;
E_00A14350 .event posedge, v0034A448_0;
S_002FF2A0 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_002FF218;
 .timescale 0 0;
v00349958_0 .alias "addr", 0 0, v0034BF48_0;
v003499B0_0 .alias "clk", 0 0, v0034BFA0_0;
v00349A08_0 .alias "clr", 0 0, v0034BFF8_0;
v00349A60_0 .alias "in", 0 0, v0034C050_0;
v0034A2E8_0 .net8 "out", 3 0, RS_003157BC; 4 drivers
v0034A340_0 .alias "preset", 0 0, v0034C100_0;
v0034A398_0 .alias "rw", 0 0, v0034C158_0;
L_0034CCE8 .part/pv L_0034E3F0, 3, 1, 4;
L_0034CD40 .part/pv L_0034E540, 2, 1, 4;
L_0034CD98 .part/pv L_0034E6C8, 1, 1, 4;
L_0034CDF0 .part/pv L_0034E818, 0, 1, 4;
S_002FF658 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_002FF2A0;
 .timescale 0 0;
L_0034E348 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034E3B8 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034E3F0 .functor AND 1, v0034C1B0_0, v003494E0_0, C4<1>, C4<1>;
v00349590_0 .alias "addr", 0 0, v0034BF48_0;
v003495E8_0 .alias "clock", 0 0, v0034BFA0_0;
v00349640_0 .alias "clr", 0 0, v0034BFF8_0;
v00349698_0 .alias "in", 0 0, v0034C050_0;
v003496F0_0 .net "out", 0 0, L_0034E3F0; 1 drivers
v00349748_0 .alias "preset", 0 0, v0034C100_0;
v003497A0_0 .net "q", 0 0, v003494E0_0; 1 drivers
v003497F8_0 .net "qnot", 0 0, v00349538_0; 1 drivers
v00349850_0 .alias "rw", 0 0, v0034C158_0;
v003498A8_0 .net "s0", 0 0, L_0034E348; 1 drivers
v00349900_0 .net "s1", 0 0, L_0034E3B8; 1 drivers
S_002FF6E0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF658;
 .timescale 0 0;
v00349328_0 .alias "clear", 0 0, v0034BFF8_0;
v00349380_0 .alias "clk", 0 0, v003498A8_0;
v003493D8_0 .alias "j", 0 0, v00349900_0;
v00349430_0 .alias "k", 0 0, v00349900_0;
v00349488_0 .alias "preset", 0 0, v0034C100_0;
v003494E0_0 .var "q", 0 0;
v00349538_0 .var "qnot", 0 0;
E_00A142F0 .event posedge, v00349380_0;
S_002FF548 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_002FF2A0;
 .timescale 0 0;
L_0034E498 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034E508 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034E540 .functor AND 1, v0034C1B0_0, v00348EB0_0, C4<1>, C4<1>;
v00348F60_0 .alias "addr", 0 0, v0034BF48_0;
v00348FB8_0 .alias "clock", 0 0, v0034BFA0_0;
v00349010_0 .alias "clr", 0 0, v0034BFF8_0;
v00349068_0 .alias "in", 0 0, v0034C050_0;
v003490C0_0 .net "out", 0 0, L_0034E540; 1 drivers
v00349118_0 .alias "preset", 0 0, v0034C100_0;
v00349170_0 .net "q", 0 0, v00348EB0_0; 1 drivers
v003491C8_0 .net "qnot", 0 0, v00348F08_0; 1 drivers
v00349220_0 .alias "rw", 0 0, v0034C158_0;
v00349278_0 .net "s0", 0 0, L_0034E498; 1 drivers
v003492D0_0 .net "s1", 0 0, L_0034E508; 1 drivers
S_002FF5D0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF548;
 .timescale 0 0;
v00348CF8_0 .alias "clear", 0 0, v0034BFF8_0;
v00348D50_0 .alias "clk", 0 0, v00349278_0;
v00348DA8_0 .alias "j", 0 0, v003492D0_0;
v00348E00_0 .alias "k", 0 0, v003492D0_0;
v00348E58_0 .alias "preset", 0 0, v0034C100_0;
v00348EB0_0 .var "q", 0 0;
v00348F08_0 .var "qnot", 0 0;
E_00A146F0 .event posedge, v00348D50_0;
S_002FF438 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_002FF2A0;
 .timescale 0 0;
L_0034E620 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034E690 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034E6C8 .functor AND 1, v0034C1B0_0, v00348850_0, C4<1>, C4<1>;
v00348900_0 .alias "addr", 0 0, v0034BF48_0;
v00348958_0 .alias "clock", 0 0, v0034BFA0_0;
v003489B0_0 .alias "clr", 0 0, v0034BFF8_0;
v00348A08_0 .alias "in", 0 0, v0034C050_0;
v00348A60_0 .net "out", 0 0, L_0034E6C8; 1 drivers
v00348AE8_0 .alias "preset", 0 0, v0034C100_0;
v00348B40_0 .net "q", 0 0, v00348850_0; 1 drivers
v00348B98_0 .net "qnot", 0 0, v003488A8_0; 1 drivers
v00348BF0_0 .alias "rw", 0 0, v0034C158_0;
v00348C48_0 .net "s0", 0 0, L_0034E620; 1 drivers
v00348CA0_0 .net "s1", 0 0, L_0034E690; 1 drivers
S_002FF4C0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF438;
 .timescale 0 0;
v00348698_0 .alias "clear", 0 0, v0034BFF8_0;
v003486F0_0 .alias "clk", 0 0, v00348C48_0;
v00348748_0 .alias "j", 0 0, v00348CA0_0;
v003487A0_0 .alias "k", 0 0, v00348CA0_0;
v003487F8_0 .alias "preset", 0 0, v0034C100_0;
v00348850_0 .var "q", 0 0;
v003488A8_0 .var "qnot", 0 0;
E_00313420 .event posedge, v003486F0_0;
S_002FF328 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_002FF2A0;
 .timescale 0 0;
L_0034E770 .functor AND 1, v0034C208_0, v0034C1B0_0, v0034C978_0, C4<1>;
L_0034E7E0 .functor OR 1, v0034C978_0, v0034C870_0, C4<0>, C4<0>;
L_0034E818 .functor AND 1, v0034C1B0_0, v00348220_0, C4<1>, C4<1>;
v003482D0_0 .alias "addr", 0 0, v0034BF48_0;
v00348328_0 .alias "clock", 0 0, v0034BFA0_0;
v00348380_0 .alias "clr", 0 0, v0034BFF8_0;
v003483D8_0 .alias "in", 0 0, v0034C050_0;
v00348430_0 .net "out", 0 0, L_0034E818; 1 drivers
v00348488_0 .alias "preset", 0 0, v0034C100_0;
v003484E0_0 .net "q", 0 0, v00348220_0; 1 drivers
v00348538_0 .net "qnot", 0 0, v00348278_0; 1 drivers
v00348590_0 .alias "rw", 0 0, v0034C158_0;
v003485E8_0 .net "s0", 0 0, L_0034E770; 1 drivers
v00348640_0 .net "s1", 0 0, L_0034E7E0; 1 drivers
S_002FF3B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_002FF328;
 .timescale 0 0;
v00348068_0 .alias "clear", 0 0, v0034BFF8_0;
v003480C0_0 .alias "clk", 0 0, v003485E8_0;
v00348118_0 .alias "j", 0 0, v00348640_0;
v00348170_0 .alias "k", 0 0, v00348640_0;
v003481C8_0 .alias "preset", 0 0, v0034C100_0;
v00348220_0 .var "q", 0 0;
v00348278_0 .var "qnot", 0 0;
E_00313440 .event posedge, v003480C0_0;
S_002FF190 .scope begin, "start" "start" 5 35, 5 35, S_002FED50;
 .timescale 0 0;
S_002FF108 .scope begin, "main" "main" 5 45, 5 45, S_002FED50;
 .timescale 0 0;
    .scope S_002FE998;
T_0 ;
    %wait E_003133A0;
    %load/v 8, v00346D38_0, 1;
    %load/v 9, v00346DE8_0, 1;
    %inv 9, 1;
    %load/v 10, v00346E40_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00346EF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00346F48_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v00346DE8_0, 1;
    %load/v 9, v00346E40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00346E98_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00346EF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00346F48_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v00346DE8_0, 1;
    %load/v 9, v00346E40_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v00346EF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00346EF0_0, 0, 8;
    %load/v 8, v00346F48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00346F48_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_002FEAA8;
T_1 ;
    %wait E_00312E40;
    %load/v 8, v00346708_0, 1;
    %load/v 9, v003467B8_0, 1;
    %inv 9, 1;
    %load/v 10, v00346810_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003468C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00346918_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v003467B8_0, 1;
    %load/v 9, v00346810_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00346868_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003468C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00346918_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v003467B8_0, 1;
    %load/v 9, v00346810_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v003468C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003468C0_0, 0, 8;
    %load/v 8, v00346918_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00346918_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_002FEE60;
T_2 ;
    %wait E_00312E80;
    %load/v 8, v0030D3A8_0, 1;
    %load/v 9, v0030D458_0, 1;
    %inv 9, 1;
    %load/v 10, v0030D4B0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0030D560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003462E8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0030D458_0, 1;
    %load/v 9, v0030D4B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0030D508_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0030D560_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003462E8_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0030D458_0, 1;
    %load/v 9, v0030D4B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0030D560_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030D560_0, 0, 8;
    %load/v 8, v003462E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003462E8_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_002FEF70;
T_3 ;
    %wait E_00312E60;
    %load/v 8, v0030CD78_0, 1;
    %load/v 9, v0030CE28_0, 1;
    %inv 9, 1;
    %load/v 10, v0030CE80_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF88_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0030CE28_0, 1;
    %load/v 9, v0030CE80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0030CED8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF88_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0030CE28_0, 1;
    %load/v 9, v0030CE80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v0030CF30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF30_0, 0, 8;
    %load/v 8, v0030CF88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0030CF88_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_002FEDD8;
T_4 ;
    %fork t_1, S_002FEC40;
    %jmp t_0;
    .scope S_002FEC40;
t_1 ;
    %set/v v00347E58_0, 1, 1;
    %set/v v00347E00_0, 0, 1;
    %set/v v00348010_0, 0, 1;
    %set/v v00347F08_0, 0, 1;
    %set/v v00347FB8_0, 1, 1;
    %set/v v00347EB0_0, 0, 1;
    %end;
    .scope S_002FEDD8;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_002FEDD8;
T_5 ;
    %fork t_3, S_002FECC8;
    %jmp t_2;
    .scope S_002FECC8;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v00347F60_0;
    %delay 1, 0;
    %set/v v00347EB0_0, 1, 1;
    %delay 1, 0;
    %set/v v00347EB0_0, 0, 1;
    %delay 1, 0;
    %set/v v00347E58_0, 1, 1;
    %set/v v00347E00_0, 1, 1;
    %set/v v00348010_0, 1, 1;
    %set/v v00347F08_0, 1, 1;
    %delay 1, 0;
    %set/v v00347E58_0, 1, 1;
    %set/v v00347E00_0, 1, 1;
    %set/v v00348010_0, 1, 1;
    %set/v v00347F08_0, 0, 1;
    %delay 1, 0;
    %set/v v00347E00_0, 0, 1;
    %delay 1, 0;
    %set/v v00347E00_0, 1, 1;
    %end;
    .scope S_002FEDD8;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_002FFBA8;
T_6 ;
    %wait E_0030FF88;
    %load/v 8, v0034B6B0_0, 1;
    %load/v 9, v0034B760_0, 1;
    %inv 9, 1;
    %load/v 10, v0034B7B8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B868_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B8C0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0034B760_0, 1;
    %load/v 9, v0034B7B8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0034B810_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B868_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B8C0_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0034B760_0, 1;
    %load/v 9, v0034B7B8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0034B868_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B868_0, 0, 8;
    %load/v 8, v0034B8C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B8C0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_002FFA98;
T_7 ;
    %wait E_00A14370;
    %load/v 8, v0034B050_0, 1;
    %load/v 9, v0034B100_0, 1;
    %inv 9, 1;
    %load/v 10, v0034B158_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B208_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B260_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0034B100_0, 1;
    %load/v 9, v0034B158_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0034B1B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B208_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B260_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0034B100_0, 1;
    %load/v 9, v0034B158_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0034B208_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B208_0, 0, 8;
    %load/v 8, v0034B260_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034B260_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_002FF988;
T_8 ;
    %wait E_00A146B0;
    %load/v 8, v0034AA20_0, 1;
    %load/v 9, v0034AAD0_0, 1;
    %inv 9, 1;
    %load/v 10, v0034AB28_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034ABD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0034AC30_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0034AAD0_0, 1;
    %load/v 9, v0034AB28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0034AB80_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034ABD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034AC30_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0034AAD0_0, 1;
    %load/v 9, v0034AB28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0034ABD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034ABD8_0, 0, 8;
    %load/v 8, v0034AC30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034AC30_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_002FF878;
T_9 ;
    %wait E_00A14350;
    %load/v 8, v0034A3F0_0, 1;
    %load/v 9, v0034A4A0_0, 1;
    %inv 9, 1;
    %load/v 10, v0034A4F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A5A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A600_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0034A4A0_0, 1;
    %load/v 9, v0034A4F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0034A550_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A5A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A600_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0034A4A0_0, 1;
    %load/v 9, v0034A4F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0034A5A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A5A8_0, 0, 8;
    %load/v 8, v0034A600_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0034A600_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_002FF6E0;
T_10 ;
    %wait E_00A142F0;
    %load/v 8, v00349328_0, 1;
    %load/v 9, v003493D8_0, 1;
    %inv 9, 1;
    %load/v 10, v00349430_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003494E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00349538_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v003493D8_0, 1;
    %load/v 9, v00349430_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00349488_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003494E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00349538_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v003493D8_0, 1;
    %load/v 9, v00349430_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v003494E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003494E0_0, 0, 8;
    %load/v 8, v00349538_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00349538_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_002FF5D0;
T_11 ;
    %wait E_00A146F0;
    %load/v 8, v00348CF8_0, 1;
    %load/v 9, v00348DA8_0, 1;
    %inv 9, 1;
    %load/v 10, v00348E00_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348EB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00348F08_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00348DA8_0, 1;
    %load/v 9, v00348E00_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00348E58_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348EB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348F08_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00348DA8_0, 1;
    %load/v 9, v00348E00_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00348EB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348EB0_0, 0, 8;
    %load/v 8, v00348F08_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348F08_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_002FF4C0;
T_12 ;
    %wait E_00313420;
    %load/v 8, v00348698_0, 1;
    %load/v 9, v00348748_0, 1;
    %inv 9, 1;
    %load/v 10, v003487A0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348850_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003488A8_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v00348748_0, 1;
    %load/v 9, v003487A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v003487F8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348850_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003488A8_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v00348748_0, 1;
    %load/v 9, v003487A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v00348850_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348850_0, 0, 8;
    %load/v 8, v003488A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003488A8_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_002FF3B0;
T_13 ;
    %wait E_00313440;
    %load/v 8, v00348068_0, 1;
    %load/v 9, v00348118_0, 1;
    %inv 9, 1;
    %load/v 10, v00348170_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348220_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00348278_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v00348118_0, 1;
    %load/v 9, v00348170_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v003481C8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00348220_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348278_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v00348118_0, 1;
    %load/v 9, v00348170_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v00348220_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348220_0, 0, 8;
    %load/v 8, v00348278_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00348278_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_002FED50;
T_14 ;
    %fork t_5, S_002FF190;
    %jmp t_4;
    .scope S_002FF190;
t_5 ;
    %set/v v0034C208_0, 1, 1;
    %set/v v0034C1B0_0, 0, 1;
    %set/v v0034C978_0, 0, 1;
    %set/v v0034C870_0, 0, 1;
    %set/v v0034C920_0, 1, 1;
    %set/v v0034C260_0, 0, 1;
    %end;
    .scope S_002FED50;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_002FED50;
T_15 ;
    %fork t_7, S_002FF108;
    %jmp t_6;
    .scope S_002FF108;
t_7 ;
    %vpi_call 5 46 "$display", "Exemplo0073 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 47 "$display", "Teste Mem\363ria RAM 1x8.\012";
    %vpi_call 5 49 "$monitor", "Sa\355da: %b", v0034C8C8_0;
    %delay 1, 0;
    %set/v v0034C260_0, 1, 1;
    %delay 1, 0;
    %set/v v0034C260_0, 0, 1;
    %delay 1, 0;
    %set/v v0034C208_0, 1, 1;
    %set/v v0034C1B0_0, 1, 1;
    %set/v v0034C978_0, 1, 1;
    %set/v v0034C870_0, 1, 1;
    %delay 1, 0;
    %set/v v0034C208_0, 1, 1;
    %set/v v0034C1B0_0, 1, 1;
    %set/v v0034C978_0, 1, 1;
    %set/v v0034C870_0, 1, 1;
    %delay 1, 0;
    %set/v v0034C1B0_0, 0, 1;
    %delay 1, 0;
    %set/v v0034C1B0_0, 1, 1;
    %end;
    .scope S_002FED50;
t_6 %join;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "Exemplo0073.v";
