## Hi, I'm Sameer Shaik ðŸ‘‹
### Design Verification Engineer

ðŸ”¹ IP & SoC-level ASIC Design Verification  
ðŸ”¹ Strong in SystemVerilog, UVM, SVA, and Formal Verification  
ðŸ”¹ Experienced in constrained-random testing & coverage closure  
ðŸ”¹ Solid RTL debug and SoC integration background  

---

## ðŸ§  Technical Skills

### Verification & Methodologies
- SystemVerilog, UVM, Assertions (SVA)
- Constrained-Random Verification, ABV
- Functional & Code Coverage
- Testbench Architecture (Driver, Monitor, Scoreboard, Agent, Env)

### Tools & Technologies
- VCS, Questa, Verdi, JasperGold
- Linux, Python, Tcl, C/C++

### Protocols & Concepts
- AXI4 / AXI-Lite, DMA, APB
- FSM Design, RTL Debug
- IP & SoC Integration

---

## ðŸ’¼ Experience
**Intel Corporation**  
*Design Verification / IP Logic Design Engineer*  
- IP and SoC-level verification
- RTL debug and ECO validation
- SVA and formal verification
- CDC/Lint and integration support

---

## ðŸ§ª Verification Projects
- **AXI4 + DMA Subsystem Verification**
- **RISC-V (RV32I) Processor Verification**
- **AXI-Lite Slave Verification**

---

## ðŸŽ“ Education
MS in Electrical & Computer Engineering

---

## ðŸ”— Connect with Me
- LinkedIn: https://linkedin.com/in/YOUR-LINK
- Email: sameershaiksk18@gmail.com
