//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.3.26
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: top ()
//
module top // "w.t"
(
    input logic ins1
);

// Variables generated for SystemC signals
logic sig0;


//------------------------------------------------------------------------------
// Child module instances

bind_arr_el by_element
(

);

bind_arr_el_same by_element_same
(

);

bind_down_arr_el by_element_down
(

);

bind_arr_el_cross by_element_cross
(

);

external_bind_el by_element_external
(
  .ins0(sig0),
  .ins1(ins1)
);

endmodule



//==============================================================================
//
// Module: bind_arr_el (test_bind_array_by_element.cpp:226:5)
//
module bind_arr_el // "w.t.by_element"
(
);

// Variables generated for SystemC signals
logic signed [31:0] sig_vec[2];
logic signed [31:0] sig0;
logic signed [31:0] sig1;


//------------------------------------------------------------------------------
// Child module instances

SUB sub
(
  .out_vec0(sig0),
  .out_vec1(sig1),
  .in_vec0(sig_vec[1]),
  .in_vec1(sig_vec[0])
);

endmodule



//==============================================================================
//
// Module: SUB (test_bind_array_by_element.cpp:112:5)
//
module SUB // "w.t.by_element.sub"
(
    output logic signed [31:0] out_vec0,
    output logic signed [31:0] out_vec1,
    input logic signed [31:0] in_vec0,
    input logic signed [31:0] in_vec1
);

// Variables generated for SystemC signals
logic signed [31:0] out_vec[2];

// Assignments generated for C++ channel arrays
assign out_vec0 = out_vec[0];
assign out_vec1 = out_vec[1];


//------------------------------------------------------------------------------
// Child module instances

DEEPSUB ds
(
  .in_vec0(in_vec0),
  .in_vec1(in_vec1)
);

endmodule



//==============================================================================
//
// Module: DEEPSUB (sc_module.h:401:5>)
//
module DEEPSUB // "w.t.by_element.sub.ds"
(
    input logic signed [31:0] in_vec0,
    input logic signed [31:0] in_vec1
);

// Variables generated for SystemC signals

endmodule



//==============================================================================
//
// Module: bind_arr_el_same (test_bind_array_by_element.cpp:227:5)
//
module bind_arr_el_same // "w.t.by_element_same"
(
);

// Variables generated for SystemC signals

endmodule



//==============================================================================
//
// Module: bind_down_arr_el (test_bind_array_by_element.cpp:228:5)
//
module bind_down_arr_el // "w.t.by_element_down"
(
);

// Variables generated for SystemC signals
logic signed [31:0] in_vec0;
logic signed [31:0] in_vec1;
logic signed [31:0] out_vec[2];
logic signed [31:0] out_vec0;
logic signed [31:0] out_vec1;

// Assignments generated for C++ channel arrays
assign out_vec0 = out_vec[0];
assign out_vec1 = out_vec[1];


//------------------------------------------------------------------------------
// Child module instances

SUB0 S
(
  .in_vec0(in_vec0),
  .in_vec1(in_vec1),
  .out_vec0(out_vec0),
  .out_vec1(out_vec1)
);

endmodule



//==============================================================================
//
// Module: SUB (sc_module.h:401:5>)
//
module SUB0 // "w.t.by_element_down.S"
(
    output logic signed [31:0] in_vec0,
    output logic signed [31:0] in_vec1,
    input logic signed [31:0] out_vec0,
    input logic signed [31:0] out_vec1
);

// Variables generated for SystemC signals
logic signed [31:0] sub_sig;

// Assignments generated for C++ channel arrays
assign in_vec0 = sub_sig;


//------------------------------------------------------------------------------
// Child module instances

DEEP D
(
  .in_vec1(in_vec1),
  .out_vec0(out_vec0),
  .out_vec1(out_vec1)
);

endmodule



//==============================================================================
//
// Module: DEEP (sc_module.h:401:5>)
//
module DEEP // "w.t.by_element_down.S.D"
(
    output logic signed [31:0] in_vec1,
    input logic signed [31:0] out_vec0,
    input logic signed [31:0] out_vec1
);

// Variables generated for SystemC signals
logic signed [31:0] deep_sig[3];

// Assignments generated for C++ channel arrays
assign in_vec1 = deep_sig[0];
assign deep_sig[1] = out_vec0;
assign deep_sig[2] = out_vec1;

endmodule



//==============================================================================
//
// Module: bind_arr_el_cross (test_bind_array_by_element.cpp:229:5)
//
module bind_arr_el_cross // "w.t.by_element_cross"
(
);

// Variables generated for SystemC signals
logic signed [31:0] ins0;
logic signed [31:0] ins1;
logic signed [31:0] outs0;
logic signed [31:0] outs1;


//------------------------------------------------------------------------------
// Child module instances

SUBA A
(
  .ins0(ins0),
  .ins1(ins1),
  .outs0(outs0),
  .outs1(outs1)
);

SUBB B
(
  .ins0(ins0),
  .ins1(ins1),
  .outs0(outs0),
  .outs1(outs1)
);

endmodule



//==============================================================================
//
// Module: SUBA (sc_module.h:401:5>)
//
module SUBA // "w.t.by_element_cross.A"
(
    input logic signed [31:0] ins0,
    input logic signed [31:0] ins1,
    output logic signed [31:0] outs0,
    output logic signed [31:0] outs1
);

// Variables generated for SystemC signals
logic signed [31:0] outs[2];

// Assignments generated for C++ channel arrays
assign outs0 = outs[0];
assign outs1 = outs[1];

endmodule



//==============================================================================
//
// Module: SUBB (sc_module.h:401:5>)
//
module SUBB // "w.t.by_element_cross.B"
(
    output logic signed [31:0] ins0,
    output logic signed [31:0] ins1,
    input logic signed [31:0] outs0,
    input logic signed [31:0] outs1
);


//------------------------------------------------------------------------------
// Child module instances

DEEP0 D
(
  .ins0(ins0),
  .ins1(ins1),
  .outs0(outs0),
  .outs1(outs1)
);

endmodule



//==============================================================================
//
// Module: DEEP (sc_module.h:401:5>)
//
module DEEP0 // "w.t.by_element_cross.B.D"
(
    output logic signed [31:0] ins0,
    output logic signed [31:0] ins1,
    input logic signed [31:0] outs0,
    input logic signed [31:0] outs1
);

// Variables generated for SystemC signals
logic signed [31:0] sigs[4];

// Assignments generated for C++ channel arrays
assign ins0 = sigs[2];
assign ins1 = sigs[3];
assign sigs[0] = outs0;
assign sigs[1] = outs1;

endmodule



//==============================================================================
//
// Module: external_bind_el (test_bind_array_by_element.cpp:230:5)
//
module external_bind_el // "w.t.by_element_external"
(
    input logic ins0,
    input logic ins1
);

// Variables generated for SystemC signals

endmodule


