Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Multiplicador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multiplicador.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multiplicador"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Multiplicador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/pedro/EEL480-Sistemas-Digitais/SomaBloco.vhd" into library work
Parsing entity <SomaBloco>.
Parsing architecture <Behavioral> of entity <somabloco>.
Parsing VHDL file "/home/pedro/EEL480-Sistemas-Digitais/MultiplicaBloco.vhd" into library work
Parsing entity <MultiplicaBloco>.
Parsing architecture <Behavioral> of entity <multiplicabloco>.
Parsing VHDL file "/home/pedro/EEL480-Sistemas-Digitais/Somador.vhd" into library work
Parsing entity <Somador>.
Parsing architecture <Behavioral> of entity <somador>.
Parsing VHDL file "/home/pedro/EEL480-Sistemas-Digitais/MultiplicaSetor.vhd" into library work
Parsing entity <MultiplicaSetor>.
Parsing architecture <Behavioral> of entity <multiplicasetor>.
Parsing VHDL file "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" into library work
Parsing entity <Multiplicador>.
Parsing architecture <Behavioral> of entity <multiplicador>.
WARNING:HDLCompiler:946 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" Line 96: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" Line 97: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" Line 104: Actual for formal port a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" Line 105: Actual for formal port b is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Multiplicador> (architecture <Behavioral>) from library <work>.

Elaborating entity <MultiplicaSetor> (architecture <Behavioral>) from library <work>.

Elaborating entity <MultiplicaBloco> (architecture <Behavioral>) from library <work>.

Elaborating entity <SomaBloco> (architecture <Behavioral>) from library <work>.

Elaborating entity <Somador> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Multiplicador>.
    Related source file is "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd".
INFO:Xst:3210 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" line 95: Output port <cout> of the instance <SM0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" line 103: Output port <cout> of the instance <SM1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/pedro/EEL480-Sistemas-Digitais/Multiplicador.vhd" line 111: Output port <cout> of the instance <SM3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Multiplicador> synthesized.

Synthesizing Unit <MultiplicaSetor>.
    Related source file is "/home/pedro/EEL480-Sistemas-Digitais/MultiplicaSetor.vhd".
INFO:Xst:3210 - "/home/pedro/EEL480-Sistemas-Digitais/MultiplicaSetor.vhd" line 123: Output port <cout> of the instance <Soma3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MultiplicaSetor> synthesized.

Synthesizing Unit <MultiplicaBloco>.
    Related source file is "/home/pedro/EEL480-Sistemas-Digitais/MultiplicaBloco.vhd".
    Found 4x4-bit multiplier for signal <res> created at line 51.
    Summary:
	inferred   1 Multiplier(s).
Unit <MultiplicaBloco> synthesized.

Synthesizing Unit <div_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_8_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_8_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_11_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_8_o_add_15_OUT[7:0]> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_4u> synthesized.

Synthesizing Unit <rem_8u_4u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_9_o_b[3]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_9_o_b[3]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_9_o_b[3]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[3]_add_7_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[3]_add_9_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_15_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_9_o_add_17_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  65 Multiplexer(s).
Unit <rem_8u_4u> synthesized.

Synthesizing Unit <SomaBloco>.
    Related source file is "/home/pedro/EEL480-Sistemas-Digitais/SomaBloco.vhd".
    Found 5-bit adder for signal <n0039> created at line 57.
    Found 5-bit adder for signal <C1> created at line 57.
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_8_OUT<4:0>> created at line 65.
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_9_OUT<4:0>> created at line 68.
    Found 5-bit comparator greater for signal <C1[4]_GND_12_o_LessThan_6_o> created at line 61
    Found 5-bit comparator greater for signal <C1[4]_PWR_11_o_LessThan_7_o> created at line 64
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <SomaBloco> synthesized.

Synthesizing Unit <Somador>.
    Related source file is "/home/pedro/EEL480-Sistemas-Digitais/Somador.vhd".
    Summary:
	no macro.
Unit <Somador> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 4x4-bit multiplier                                    : 16
# Adders/Subtractors                                   : 432
 10-bit adder                                          : 32
 11-bit adder                                          : 32
 12-bit adder                                          : 32
 5-bit adder                                           : 80
 5-bit subtractor                                      : 80
 8-bit adder                                           : 144
 9-bit adder                                           : 32
# Comparators                                          : 368
 10-bit comparator lessequal                           : 32
 11-bit comparator lessequal                           : 32
 12-bit comparator lessequal                           : 32
 5-bit comparator greater                              : 80
 8-bit comparator lessequal                            : 160
 9-bit comparator lessequal                            : 32
# Multiplexers                                         : 1848
 1-bit 2-to-1 multiplexer                              : 1664
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 120
 8-bit 2-to-1 multiplexer                              : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 16
 4x4-bit multiplier                                    : 16
# Adders/Subtractors                                   : 432
 4-bit adder                                           : 16
 5-bit adder                                           : 80
 5-bit subtractor                                      : 80
 8-bit adder                                           : 256
# Comparators                                          : 368
 10-bit comparator lessequal                           : 32
 11-bit comparator lessequal                           : 32
 12-bit comparator lessequal                           : 32
 5-bit comparator greater                              : 80
 8-bit comparator lessequal                            : 160
 9-bit comparator lessequal                            : 32
# Multiplexers                                         : 1848
 1-bit 2-to-1 multiplexer                              : 1664
 4-bit 2-to-1 multiplexer                              : 16
 5-bit 2-to-1 multiplexer                              : 120
 8-bit 2-to-1 multiplexer                              : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Multiplicador> ...

Optimizing unit <Somador> ...

Optimizing unit <MultiplicaSetor> ...

Optimizing unit <SomaBloco> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Multiplicador, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Multiplicador.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1018
#      GND                         : 1
#      LUT2                        : 36
#      LUT3                        : 34
#      LUT4                        : 139
#      LUT5                        : 274
#      LUT6                        : 326
#      MUXCY                       : 96
#      XORCY                       : 112
# IO Buffers                       : 64
#      IBUF                        : 32
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  809  out of  63400     1%  
    Number used as Logic:               809  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    809
   Number with an unused Flip Flop:     809  out of    809   100%  
   Number with an unused LUT:             0  out of    809     0%  
   Number of fully used LUT-FF pairs:     0  out of    809     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    210    30%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 28.232ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 116789139870473 / 32
-------------------------------------------------------------------------
Delay:               28.232ns (Levels of Logic = 45)
  Source:            A<3> (PAD)
  Destination:       C<30> (PAD)

  Data Path: A<3> to C<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   0.001   0.664  A_3_IBUF (A_3_IBUF)
     LUT4:I0->O            1   0.097   0.693  MS0/Mult0/Mmult_res_Madd1_lut<4>1 (MS0/Mult0/Mmult_res_Madd1_lut<4>)
     LUT6:I0->O            1   0.097   0.693  MS0/Mult0/Mmult_res_Madd1_xor<4>11 (MS0/Mult0/Mmult_res_Madd_41)
     LUT6:I0->O            1   0.097   0.000  MS0/Mult0/Mmult_res_Madd2_lut<4> (MS0/Mult0/Mmult_res_Madd2_lut<4>)
     MUXCY:S->O            1   0.353   0.000  MS0/Mult0/Mmult_res_Madd2_cy<4> (MS0/Mult0/Mmult_res_Madd2_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  MS0/Mult0/Mmult_res_Madd2_cy<5> (MS0/Mult0/Mmult_res_Madd2_cy<5>)
     XORCY:CI->O           4   0.370   0.570  MS0/Mult0/Mmult_res_Madd2_xor<6> (MS0/Mult0/res<6>)
     LUT5:I1->O            5   0.097   0.712  MS0/Mult0/res[7]_PWR_6_o_rem_2/Mmux_a[5]_a[7]_MUX_193_o11 (MS0/Mult0/res[7]_PWR_6_o_rem_2/a[5]_a[7]_MUX_193_o)
     LUT6:I0->O            8   0.097   0.715  MS0/M0<4>11 (MS0/M0<4>)
     LUT6:I1->O            3   0.097   0.389  MS0/Soma0/Mmux_COUT011 (MS0/C0<0>)
     LUT4:I2->O            6   0.097   0.716  MS0/Soma1/Madd_C11 (MS0/Soma1/Madd_C1)
     LUT6:I0->O            2   0.097   0.560  MS0/Soma1/Madd_C1_xor<0>421 (MS0/Soma1/Madd_C1_xor<0>42)
     LUT5:I1->O            7   0.097   0.721  MS0/Soma1/Madd_C1_xor<0>41 (MS0/Soma1/C1<3>)
     LUT6:I0->O            2   0.097   0.383  MS0/Soma1/Mmux_COUT011 (MS0/C1<0>)
     LUT4:I2->O            7   0.097   0.584  MS0/Soma2/Madd_C11 (MS0/Soma2/Madd_C1)
     LUT5:I1->O            2   0.097   0.560  MS0/Soma2/Madd_C1_xor<0>421 (MS0/Soma2/Madd_C1_xor<0>42)
     LUT5:I1->O            8   0.097   0.715  MS0/Soma2/Madd_C1_xor<0>51 (MS0/Soma2/C1<4>)
     LUT5:I0->O            3   0.097   0.521  MS0/Soma2/Mmux_C021 (AB0<9>)
     LUT3:I0->O            6   0.097   0.534  SM0/Soma2/Madd_C1_xor<0>311 (SM0/Soma2/Madd_C1_xor<0>31)
     LUT5:I2->O            3   0.097   0.305  SM0/Soma2/Madd_C1_xor<0>421 (SM0/Soma2/Madd_C1_xor<0>42)
     LUT4:I3->O            5   0.097   0.702  SM0/Soma2/Madd_C1_xor<0>51 (SM0/Soma2/C1<4>)
     LUT5:I0->O            3   0.097   0.703  SM0/Soma2/Mmux_C021 (CS1<9>)
     LUT6:I0->O            2   0.097   0.688  SM3/Soma2/Madd_C111 (SM3/Soma2/Madd_C11)
     LUT5:I0->O            3   0.097   0.305  SM3/Soma2/Madd_C1_xor<0>421 (SM3/Soma2/Madd_C1_xor<0>42)
     LUT6:I5->O            5   0.097   0.702  SM3/Soma2/Madd_C1_xor<0>41 (SM3/Soma2/C1<3>)
     LUT5:I0->O            2   0.097   0.561  SM3/Soma2/Mmux_COUT011 (SM3/cout2<0>)
     LUT6:I2->O            6   0.097   0.579  SM3/Soma3/Madd_C13 (SM3/Soma3/Madd_C1)
     LUT5:I1->O            3   0.097   0.305  SM3/Soma3/Madd_C1_xor<0>421 (SM3/Soma3/Madd_C1_xor<0>42)
     LUT4:I3->O            4   0.097   0.697  SM3/Soma3/Madd_C1_xor<0>41 (SM3/Soma3/C1<3>)
     LUT5:I0->O            2   0.097   0.688  SM3/Soma3/Mmux_COUT011 (SM3/cout3<0>)
     LUT5:I0->O            6   0.097   0.579  SM3/Soma4/Madd_C13 (SM3/Soma4/Madd_C1)
     LUT5:I1->O            3   0.097   0.305  SM3/Soma4/Madd_C1_xor<0>421 (SM3/Soma4/Madd_C1_xor<0>42)
     LUT4:I3->O            4   0.097   0.697  SM3/Soma4/Madd_C1_xor<0>41 (SM3/Soma4/C1<3>)
     LUT5:I0->O            2   0.097   0.561  SM3/Soma4/Mmux_COUT011 (SM3/cout4<0>)
     LUT6:I2->O            6   0.097   0.579  SM3/Soma5/Madd_C13 (SM3/Soma5/Madd_C1)
     LUT5:I1->O            3   0.097   0.305  SM3/Soma5/Madd_C1_xor<0>421 (SM3/Soma5/Madd_C1_xor<0>42)
     LUT4:I3->O            4   0.097   0.697  SM3/Soma5/Madd_C1_xor<0>41 (SM3/Soma5/C1<3>)
     LUT5:I0->O            2   0.097   0.687  SM3/Soma5/Mmux_COUT011 (SM3/cout5<0>)
     LUT5:I0->O            6   0.097   0.706  SM3/Soma6/Madd_C12 (SM3/Soma6/Madd_C1)
     LUT6:I1->O            5   0.097   0.575  SM3/Soma6/Madd_C1_xor<0>421 (SM3/Soma6/Madd_C1_xor<0>42)
     LUT5:I1->O            3   0.097   0.521  SM3/Soma6/Mmux_COUT011 (SM3/cout6<0>)
     LUT3:I0->O            5   0.097   0.575  SM3/Soma7/Madd_C12 (SM3/Soma7/Madd_C1)
     LUT5:I1->O            3   0.097   0.566  SM3/Soma7/Madd_C1_xor<0>421 (SM3/Soma7/Madd_C1_xor<0>42)
     LUT6:I2->O            1   0.097   0.279  SM3/Soma7/Mmux_C031 (C_30_OBUF)
     OBUF:I->O                 0.000          C_30_OBUF (C<30>)
    ----------------------------------------
    Total                     28.232ns (4.627ns logic, 23.605ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.84 secs
 
--> 


Total memory usage is 509424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

