RTL implementation of digital communication blocks using Verilog HDL.
