// Seed: 1531190690
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = id_0;
  wire [-1 : -1] id_3;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1,
    input  tri1 id_2
);
  wand id_4;
  wire id_5;
  ;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  parameter id_7 = -1;
  logic [7:0][1 'd0 : -1] id_8;
  assign id_4 = -1 == -1;
  localparam id_9 = -1;
  generate
    assign id_8[-1] = 1;
  endgenerate
  assign id_0 = -1;
endmodule
