{"L.-T. Wang": [1.627330402698135e-05, ["SSIM: A Software Levelized Compiled-Code Simulator", ["L.-T. Wang", "Nathan E. Hoover", "Edwin H. Porter", "John J. Zasio"], "https://doi.org/10.1145/37888.37889", "dac", 1987]], "Nathan E. Hoover": [0, ["SSIM: A Software Levelized Compiled-Code Simulator", ["L.-T. Wang", "Nathan E. Hoover", "Edwin H. Porter", "John J. Zasio"], "https://doi.org/10.1145/37888.37889", "dac", 1987]], "Edwin H. Porter": [0, ["SSIM: A Software Levelized Compiled-Code Simulator", ["L.-T. Wang", "Nathan E. Hoover", "Edwin H. Porter", "John J. Zasio"], "https://doi.org/10.1145/37888.37889", "dac", 1987]], "John J. Zasio": [0, ["SSIM: A Software Levelized Compiled-Code Simulator", ["L.-T. Wang", "Nathan E. Hoover", "Edwin H. Porter", "John J. Zasio"], "https://doi.org/10.1145/37888.37889", "dac", 1987]], "Randal E. Bryant": [0, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "K. Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", "dac", 1987]], "Derek L. Beatty": [0, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "K. Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", "dac", 1987]], "Karl S. Brace": [0, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "K. Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", "dac", 1987]], "K. Cho": [0.5, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "K. Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", "dac", 1987]], "Thomas J. Sheffler": [0, ["COSMOS: A Compiled Simulator for MOS Circuits", ["Randal E. Bryant", "Derek L. Beatty", "Karl S. Brace", "K. Cho", "Thomas J. Sheffler"], "https://doi.org/10.1145/37888.37890", "dac", 1987]], "S. B. Tan": [0, ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", "dac", 1987]], "K. Totton": [0, ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", "dac", 1987]], "Keith Baker": [0, ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", "dac", 1987]], "Prab Varma": [0, ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", "dac", 1987]], "R. Porter": [0, ["A Fast Signature Simulation Tool for Built-In Self-Testing Circuits", ["S. B. Tan", "K. Totton", "Keith Baker", "Prab Varma", "R. Porter"], "https://doi.org/10.1145/37888.37891", "dac", 1987]], "Nikrouz Faroughi": [0, ["An Improved Systematic Method for Constructing Systolic Arrays from Algorithms", ["Nikrouz Faroughi", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37892", "dac", 1987]], "Michael A. Shanblatt": [0, ["An Improved Systematic Method for Constructing Systolic Arrays from Algorithms", ["Nikrouz Faroughi", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37892", "dac", 1987], ["A Conceptual Framework for Designing ASIC Hardware", ["Steven S. Leung", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37981", "dac", 1987]], "Rajiv Jain": [0, ["Predicting Area-Time Tradeoffs for Pipelined Design", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "https://doi.org/10.1145/37888.37893", "dac", 1987]], "Alice C. Parker": [0, ["Predicting Area-Time Tradeoffs for Pipelined Design", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "https://doi.org/10.1145/37888.37893", "dac", 1987], ["REAL: a program for REgister ALlocation", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/37888.37920", "dac", 1987], ["PHRAN-SPAN: A Natural Language Interface for System Specifications", ["John J. Granacki Jr.", "Alice C. Parker"], "https://doi.org/10.1145/37888.37950", "dac", 1987]], "Nohbyung Park": [0.990628719329834, ["Predicting Area-Time Tradeoffs for Pipelined Design", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "https://doi.org/10.1145/37888.37893", "dac", 1987]], "Ramesh Harjani": [0, ["A Prototype Framework for Knowledge-Based Analog Circuit Synthesis", ["Ramesh Harjani", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/37888.37894", "dac", 1987]], "Rob A. Rutenbar": [0, ["A Prototype Framework for Knowledge-Based Analog Circuit Synthesis", ["Ramesh Harjani", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/37888.37894", "dac", 1987]], "L. Richard Carley": [0, ["A Prototype Framework for Knowledge-Based Analog Circuit Synthesis", ["Ramesh Harjani", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/37888.37894", "dac", 1987]], "M. C. Chi": [0, ["An Automatic Rectilinear Partitioning Procedure for Standard Cells", ["M. C. Chi"], "https://doi.org/10.1145/37888.37895", "dac", 1987]], "Lov K. Grover": [0, ["Standard Cell Placement Using Simulated Sintering", ["Lov K. Grover"], "https://doi.org/10.1145/37888.37896", "dac", 1987]], "Ralph-Michael Kling": [0, ["ESP: A New Standard Cell Placement Package Using Simulated Evolution", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.37897", "dac", 1987]], "Prithviraj Banerjee": [0, ["ESP: A New Standard Cell Placement Package Using Simulated Evolution", ["Ralph-Michael Kling", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.37897", "dac", 1987], ["Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube", ["M. Jones", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.38015", "dac", 1987]], "V. Masurkar": [0, ["Requirements for a Practical Software Engineering Environment", ["V. Masurkar"], "https://doi.org/10.1145/37888.37898", "dac", 1987]], "Jonathan B. Rosenberg": [0, ["The Making of VIVID: A Software Engineering Perspective", ["Jonathan B. Rosenberg"], "https://doi.org/10.1145/37888.37899", "dac", 1987]], "N. J. Elias": [0, ["A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator", ["N. J. Elias"], "https://doi.org/10.1145/37888.37900", "dac", 1987]], "Andrei Vladimirescu": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "David Weiss": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Manolis Katevenis": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Zvika Bronstein": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Alon Kifir": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Karja Danuwidjaja": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "K. C. Ng": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Niraj Jain": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "Steven Lass": [0, ["A Vector Hardware Accelerator with Circuit Simulation Emphasis", ["Andrei Vladimirescu", "David Weiss", "Manolis Katevenis", "Zvika Bronstein", "Alon Kifir", "Karja Danuwidjaja", "K. C. Ng", "Niraj Jain", "Steven Lass"], "https://doi.org/10.1145/37888.37901", "dac", 1987]], "M. T. Smith": [0, ["A Hardware Switch Level Simulator for Large MOS Circuits", ["M. T. Smith"], "https://doi.org/10.1145/37888.37902", "dac", 1987]], "Prathima Agrawal": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "William J. Dally": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "Ahmed K. Ezzat": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "W. C. Fischer": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "H. V. Jagadish": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "A. S. Krishnakumar": [0, ["Architecture and Design of the MARS Hardware Accelerator", ["Prathima Agrawal", "William J. Dally", "Ahmed K. Ezzat", "W. C. Fischer", "H. V. Jagadish", "A. S. Krishnakumar"], "https://doi.org/10.1145/37888.37903", "dac", 1987]], "Donald M. Webber": [0, ["Circuit Simulation on the Connection Machine", ["Donald M. Webber", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/37888.37904", "dac", 1987]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Circuit Simulation on the Connection Machine", ["Donald M. Webber", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/37888.37904", "dac", 1987], ["Logic Verification Algorithms and Their Parallel Implementation", ["Hi-Keung Tony Ma", "Srinivas Devadas", "Alberto L. Sangiovanni-Vincentelli", "Ruey-Sing Wei"], "https://doi.org/10.1145/37888.37931", "dac", 1987]], "Kye S. Hedlund": [0, ["Aesop: A Tool for Automated Transistor Sizing", ["Kye S. Hedlund"], "https://doi.org/10.1145/37888.37905", "dac", 1987]], "Mehmet A. Cirit": [0, ["Transistor Sizing in CMOS Circuits", ["Mehmet A. Cirit"], "https://doi.org/10.1145/37888.37906", "dac", 1987]], "M. Hofmann": [0, ["Delay Optimization of Combinational Static CMOS Logic", ["M. Hofmann", "J. K. Kim"], "https://doi.org/10.1145/37888.37907", "dac", 1987]], "J. K. Kim": [0.5, ["Delay Optimization of Combinational Static CMOS Logic", ["M. Hofmann", "J. K. Kim"], "https://doi.org/10.1145/37888.37907", "dac", 1987]], "Robert E. Canright": [0, ["Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic", ["Robert E. Canright", "A. R. Helland"], "https://doi.org/10.1145/37888.37908", "dac", 1987]], "A. R. Helland": [0, ["Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic", ["Robert E. Canright", "A. R. Helland"], "https://doi.org/10.1145/37888.37908", "dac", 1987]], "J. Royle": [0, ["Geometrical Compaction in One Dimension for Channel Routing", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", "dac", 1987]], "Mikael Palczewski": [0, ["Geometrical Compaction in One Dimension for Channel Routing", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", "dac", 1987]], "H. VerHeyen": [0, ["Geometrical Compaction in One Dimension for Channel Routing", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", "dac", 1987]], "N. Naccache": [0, ["Geometrical Compaction in One Dimension for Channel Routing", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", "dac", 1987]], "Jiri Soukup": [0, ["Geometrical Compaction in One Dimension for Channel Routing", ["J. Royle", "Mikael Palczewski", "H. VerHeyen", "N. Naccache", "Jiri Soukup"], "https://doi.org/10.1145/37888.37909", "dac", 1987]], "D. B. Polkl": [0, ["A Three-Layer Gridless Channel Router with Compaction", ["D. B. Polkl"], "https://doi.org/10.1145/37888.37910", "dac", 1987]], "H. H. Chen": [0, ["Routing L-Shaped Channels in Nonslicing-Structure Placement", ["H. H. Chen"], "https://doi.org/10.1145/37888.37911", "dac", 1987]], "Nicholas J. Naclerio": [0, ["Via Minimization for Gridless Layouts", ["Nicholas J. Naclerio", "Sumio Masuda", "Kazuo Nakajima"], "https://doi.org/10.1145/37888.37912", "dac", 1987]], "Sumio Masuda": [0, ["Via Minimization for Gridless Layouts", ["Nicholas J. Naclerio", "Sumio Masuda", "Kazuo Nakajima"], "https://doi.org/10.1145/37888.37912", "dac", 1987]], "Kazuo Nakajima": [0, ["Via Minimization for Gridless Layouts", ["Nicholas J. Naclerio", "Sumio Masuda", "Kazuo Nakajima"], "https://doi.org/10.1145/37888.37912", "dac", 1987]], "Louise Trevillyan": [0, ["An Overview of Logic Synthesis Systems", ["Louise Trevillyan"], "https://doi.org/10.1145/37888.37913", "dac", 1987]], "Wojciech Maly": [0, ["Realistic Fault Modeling for VLSI Testing", ["Wojciech Maly"], "https://doi.org/10.1145/37888.37914", "dac", 1987]], "Steven P. Smith": [0, ["Demand Driven Simulation: BACKSIM", ["Steven P. Smith", "M. Ray Mercer", "B. Brodk"], "https://doi.org/10.1145/37888.37915", "dac", 1987]], "M. Ray Mercer": [0, ["Demand Driven Simulation: BACKSIM", ["Steven P. Smith", "M. Ray Mercer", "B. Brodk"], "https://doi.org/10.1145/37888.37915", "dac", 1987], ["A Topological Search Algorithm for ATPG", ["Tom E. Kirkland", "M. Ray Mercer"], "https://doi.org/10.1145/37888.37963", "dac", 1987]], "B. Brodk": [0, ["Demand Driven Simulation: BACKSIM", ["Steven P. Smith", "M. Ray Mercer", "B. Brodk"], "https://doi.org/10.1145/37888.37915", "dac", 1987]], "J. W. Smith": [0, ["Faster Architectural Simulation Through Parallelism", ["J. W. Smith", "K. S. Smith", "Robert J. Smith II"], "https://doi.org/10.1145/37888.37917", "dac", 1987]], "K. S. Smith": [0, ["Faster Architectural Simulation Through Parallelism", ["J. W. Smith", "K. S. Smith", "Robert J. Smith II"], "https://doi.org/10.1145/37888.37917", "dac", 1987]], "Robert J. Smith II": [0, ["Faster Architectural Simulation Through Parallelism", ["J. W. Smith", "K. S. Smith", "Robert J. Smith II"], "https://doi.org/10.1145/37888.37917", "dac", 1987]], "Pierre G. Paulin": [0, ["Force-Directed Scheduling in Automatic Data Path Synthesis", ["Pierre G. Paulin", "John P. Knight"], "https://doi.org/10.1145/37888.37918", "dac", 1987]], "John P. Knight": [0, ["Force-Directed Scheduling in Automatic Data Path Synthesis", ["Pierre G. Paulin", "John P. Knight"], "https://doi.org/10.1145/37888.37918", "dac", 1987]], "Forrest Brewer": [0, ["Knowledge Based Control in Micro-Architecture Design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/37888.37919", "dac", 1987]], "Daniel Gajski": [0, ["Knowledge Based Control in Micro-Architecture Design", ["Forrest Brewer", "Daniel Gajski"], "https://doi.org/10.1145/37888.37919", "dac", 1987], ["Improving a PLA Area by Pull-Up Transistor Folding", ["Chidchanok Lursinsap", "Daniel Gajski"], "https://doi.org/10.1145/37888.37984", "dac", 1987], ["LES: A Layout Expert System", ["Youn-Long Lin", "Daniel Gajski"], "https://doi.org/10.1145/37888.37996", "dac", 1987]], "Fadi J. Kurdahi": [0, ["REAL: a program for REgister ALlocation", ["Fadi J. Kurdahi", "Alice C. Parker"], "https://doi.org/10.1145/37888.37920", "dac", 1987]], "R. K. McGehee": [0, ["A Practical Moat Router", ["R. K. McGehee"], "https://doi.org/10.1145/37888.37921", "dac", 1987]], "S. Chowdhury": [0, ["An Automated Design of Minimum-Area IC Power/Ground Nets", ["S. Chowdhury"], "https://doi.org/10.1145/37888.37927", "dac", 1987]], "Steven T. Healey": [0, ["Abstract Routing of Logic Networks for Custom Module Generation", ["Steven T. Healey", "William J. Kubitz"], "https://doi.org/10.1145/37888.37922", "dac", 1987]], "William J. Kubitz": [0, ["Abstract Routing of Logic Networks for Custom Module Generation", ["Steven T. Healey", "William J. Kubitz"], "https://doi.org/10.1145/37888.37922", "dac", 1987], ["A Path Selection Global Router", ["Y. C. Hsu", "Y. Pan", "William J. Kubitz"], "https://doi.org/10.1145/37888.37990", "dac", 1987]], "Michael H. Schultz": [0, ["Accelerated Transition Fault Simulation", ["Michael H. Schultz", "Franc Brglez"], "https://doi.org/10.1145/37888.37923", "dac", 1987]], "Franc Brglez": [0, ["Accelerated Transition Fault Simulation", ["Michael H. Schultz", "Franc Brglez"], "https://doi.org/10.1145/37888.37923", "dac", 1987]], "Rochit Rajsuman": [0, ["On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates", ["Rochit Rajsuman", "Yashwant K. Malaiya", "Anura P. Jayasumana"], "https://doi.org/10.1145/37888.37924", "dac", 1987]], "Yashwant K. Malaiya": [0, ["On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates", ["Rochit Rajsuman", "Yashwant K. Malaiya", "Anura P. Jayasumana"], "https://doi.org/10.1145/37888.37924", "dac", 1987]], "Anura P. Jayasumana": [0, ["On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates", ["Rochit Rajsuman", "Yashwant K. Malaiya", "Anura P. Jayasumana"], "https://doi.org/10.1145/37888.37924", "dac", 1987]], "S. E. Concina": [0, ["Integrating Design Information for IC Diagnosis", ["S. E. Concina", "G. S. Liu"], "https://doi.org/10.1145/37888.37925", "dac", 1987]], "G. S. Liu": [0, ["Integrating Design Information for IC Diagnosis", ["S. E. Concina", "G. S. Liu"], "https://doi.org/10.1145/37888.37925", "dac", 1987]], "Robert M. McDermott": [0, ["Switch Directed Dynamic Causal Networks - a Paradigm for Electronic System Diagnosis", ["Robert M. McDermott", "D. Stern"], "https://doi.org/10.1145/37888.37926", "dac", 1987]], "D. Stern": [0, ["Switch Directed Dynamic Causal Networks - a Paradigm for Electronic System Diagnosis", ["Robert M. McDermott", "D. Stern"], "https://doi.org/10.1145/37888.37926", "dac", 1987]], "Daniel Weise": [0, ["Functional Verification of MOS Circuits", ["Daniel Weise"], "https://doi.org/10.1145/37888.37928", "dac", 1987]], "Srinivas Devadas": [0, ["On the Verification of Sequential Machines at Differing Levels of Abstraction", ["Srinivas Devadas", "Hi-Keung Tony Ma", "A. Richard Newton"], "https://doi.org/10.1145/37888.37929", "dac", 1987], ["Logic Verification Algorithms and Their Parallel Implementation", ["Hi-Keung Tony Ma", "Srinivas Devadas", "Alberto L. Sangiovanni-Vincentelli", "Ruey-Sing Wei"], "https://doi.org/10.1145/37888.37931", "dac", 1987]], "Hi-Keung Tony Ma": [0, ["On the Verification of Sequential Machines at Differing Levels of Abstraction", ["Srinivas Devadas", "Hi-Keung Tony Ma", "A. Richard Newton"], "https://doi.org/10.1145/37888.37929", "dac", 1987], ["Logic Verification Algorithms and Their Parallel Implementation", ["Hi-Keung Tony Ma", "Srinivas Devadas", "Alberto L. Sangiovanni-Vincentelli", "Ruey-Sing Wei"], "https://doi.org/10.1145/37888.37931", "dac", 1987]], "A. Richard Newton": [0, ["On the Verification of Sequential Machines at Differing Levels of Abstraction", ["Srinivas Devadas", "Hi-Keung Tony Ma", "A. Richard Newton"], "https://doi.org/10.1145/37888.37929", "dac", 1987], ["KAHLUA: A Hierarchical Circuit Disassembler", ["Bill Lin", "A. Richard Newton"], "https://doi.org/10.1145/37888.37935", "dac", 1987]], "Mandalagiri S. Chandrasekhar": [0, ["Application of Term Rewriting Techniques to Hardware Design Verification", ["Mandalagiri S. Chandrasekhar", "J. P. Privitera", "K. W. Conradt"], "https://doi.org/10.1145/37888.37930", "dac", 1987]], "J. P. Privitera": [0, ["Application of Term Rewriting Techniques to Hardware Design Verification", ["Mandalagiri S. Chandrasekhar", "J. P. Privitera", "K. W. Conradt"], "https://doi.org/10.1145/37888.37930", "dac", 1987]], "K. W. Conradt": [0, ["Application of Term Rewriting Techniques to Hardware Design Verification", ["Mandalagiri S. Chandrasekhar", "J. P. Privitera", "K. W. Conradt"], "https://doi.org/10.1145/37888.37930", "dac", 1987]], "Ruey-Sing Wei": [0, ["Logic Verification Algorithms and Their Parallel Implementation", ["Hi-Keung Tony Ma", "Srinivas Devadas", "Alberto L. Sangiovanni-Vincentelli", "Ruey-Sing Wei"], "https://doi.org/10.1145/37888.37931", "dac", 1987]], "C. W. Carpenter": [0, ["Generating Incremental VLSI Compaction Spacing Constraints", ["C. W. Carpenter", "Mark Horowitz"], "https://doi.org/10.1145/37888.37932", "dac", 1987]], "Mark Horowitz": [0, ["Generating Incremental VLSI Compaction Spacing Constraints", ["C. W. Carpenter", "Mark Horowitz"], "https://doi.org/10.1145/37888.37932", "dac", 1987], ["RED: Resistance Extraction for Digital Simulation", ["Don Stark", "Mark Horowitz"], "https://doi.org/10.1145/37888.37976", "dac", 1987]], "Xiao-Ming Xiong": [0, ["Nutcracker: An Efficient and Intelligent Channel Spacer", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37933", "dac", 1987]], "Ernest S. Kuh": [0, ["Nutcracker: An Efficient and Intelligent Channel Spacer", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37933", "dac", 1987], ["A Dynamic and Efficient Representation of Building-Block Layout", ["Wayne Wei-Ming Dai", "Masao Sato", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37945", "dac", 1987]], "Lars S. Nyland": [0, ["Improving Virtual-Grid Compaction Through Grouping", ["Lars S. Nyland", "Stephen W. Daniel", "C. Durward Rogers"], "https://doi.org/10.1145/37888.37934", "dac", 1987]], "Stephen W. Daniel": [0, ["Improving Virtual-Grid Compaction Through Grouping", ["Lars S. Nyland", "Stephen W. Daniel", "C. Durward Rogers"], "https://doi.org/10.1145/37888.37934", "dac", 1987]], "C. Durward Rogers": [0, ["Improving Virtual-Grid Compaction Through Grouping", ["Lars S. Nyland", "Stephen W. Daniel", "C. Durward Rogers"], "https://doi.org/10.1145/37888.37934", "dac", 1987]], "Bill Lin": [0, ["KAHLUA: A Hierarchical Circuit Disassembler", ["Bill Lin", "A. Richard Newton"], "https://doi.org/10.1145/37888.37935", "dac", 1987]], "Bryan Preas": [0, ["Benchmarks for Cell-Based Layout Systems", ["Bryan Preas"], "https://doi.org/10.1145/37888.37936", "dac", 1987]], "Rajiv Bhateja": [0, ["VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data", ["Rajiv Bhateja", "Randy H. Katz"], "https://doi.org/10.1145/37888.37937", "dac", 1987]], "Randy H. Katz": [0, ["VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data", ["Rajiv Bhateja", "Randy H. Katz"], "https://doi.org/10.1145/37888.37937", "dac", 1987]], "Arnon Rosenthal": [0, ["Querying Part Hierarchies: A Knowledge-Based Approach", ["Arnon Rosenthal", "Sandra Heiler"], "https://doi.org/10.1145/37888.37938", "dac", 1987]], "Sandra Heiler": [0, ["Querying Part Hierarchies: A Knowledge-Based Approach", ["Arnon Rosenthal", "Sandra Heiler"], "https://doi.org/10.1145/37888.37938", "dac", 1987], ["An Object-Oriented Approach to Data Management: Why Design Databases Need It", ["Sandra Heiler", "Umeshwar Dayal", "Jack A. Orenstein", "S. Radke-Sproull"], "https://doi.org/10.1145/37888.37939", "dac", 1987]], "Umeshwar Dayal": [0, ["An Object-Oriented Approach to Data Management: Why Design Databases Need It", ["Sandra Heiler", "Umeshwar Dayal", "Jack A. Orenstein", "S. Radke-Sproull"], "https://doi.org/10.1145/37888.37939", "dac", 1987]], "Jack A. Orenstein": [0, ["An Object-Oriented Approach to Data Management: Why Design Databases Need It", ["Sandra Heiler", "Umeshwar Dayal", "Jack A. Orenstein", "S. Radke-Sproull"], "https://doi.org/10.1145/37888.37939", "dac", 1987]], "S. Radke-Sproull": [0, ["An Object-Oriented Approach to Data Management: Why Design Databases Need It", ["Sandra Heiler", "Umeshwar Dayal", "Jack A. Orenstein", "S. Radke-Sproull"], "https://doi.org/10.1145/37888.37939", "dac", 1987]], "Kurt Keutzer": [0, ["DAGON: Technology Binding and Local Optimization by DAG Matching", ["Kurt Keutzer"], "https://doi.org/10.1145/37888.37940", "dac", 1987]], "J. A. Beekman": [0, ["Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation", ["J. A. Beekman", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37942", "dac", 1987]], "Robert Michael Owens": [0, ["Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation", ["J. A. Beekman", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37942", "dac", 1987], ["An Overview of the Penn State Design System", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37965", "dac", 1987]], "Mary Jane Irwin": [0, ["Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation", ["J. A. Beekman", "Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37942", "dac", 1987], ["An Overview of the Penn State Design System", ["Robert Michael Owens", "Mary Jane Irwin"], "https://doi.org/10.1145/37888.37965", "dac", 1987]], "Steven J. Friedman": [0, ["Finding the Optimal Variable Ordering for Binary Decision Diagrams", ["Steven J. Friedman", "Kenneth J. Supowit"], "https://doi.org/10.1145/37888.37941", "dac", 1987]], "Kenneth J. Supowit": [0, ["Finding the Optimal Variable Ordering for Binary Decision Diagrams", ["Steven J. Friedman", "Kenneth J. Supowit"], "https://doi.org/10.1145/37888.37941", "dac", 1987]], "J. Apte": [0, ["Strip Layout: A New Layout Methodology for Standard Circuit Modules", ["J. Apte", "Gershon Kedem"], "https://doi.org/10.1145/37888.37943", "dac", 1987]], "Gershon Kedem": [0, ["Strip Layout: A New Layout Methodology for Standard Circuit Modules", ["J. Apte", "Gershon Kedem"], "https://doi.org/10.1145/37888.37943", "dac", 1987]], "Johannes Schuck": [0, ["The ALGIC Silicon Compiler System: Implementation, Design Experience and Results", ["Johannes Schuck", "Norbert Wehn", "Manfred Glesner", "G. Kamp"], "https://doi.org/10.1145/37888.37944", "dac", 1987]], "Norbert Wehn": [0, ["The ALGIC Silicon Compiler System: Implementation, Design Experience and Results", ["Johannes Schuck", "Norbert Wehn", "Manfred Glesner", "G. Kamp"], "https://doi.org/10.1145/37888.37944", "dac", 1987]], "Manfred Glesner": [0, ["The ALGIC Silicon Compiler System: Implementation, Design Experience and Results", ["Johannes Schuck", "Norbert Wehn", "Manfred Glesner", "G. Kamp"], "https://doi.org/10.1145/37888.37944", "dac", 1987]], "G. Kamp": [0, ["The ALGIC Silicon Compiler System: Implementation, Design Experience and Results", ["Johannes Schuck", "Norbert Wehn", "Manfred Glesner", "G. Kamp"], "https://doi.org/10.1145/37888.37944", "dac", 1987]], "Wayne Wei-Ming Dai": [0, ["A Dynamic and Efficient Representation of Building-Block Layout", ["Wayne Wei-Ming Dai", "Masao Sato", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37945", "dac", 1987]], "Masao Sato": [0, ["A Dynamic and Efficient Representation of Building-Block Layout", ["Wayne Wei-Ming Dai", "Masao Sato", "Ernest S. Kuh"], "https://doi.org/10.1145/37888.37945", "dac", 1987]], "Chun-Yeh Liu": [0, ["BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays", ["Chun-Yeh Liu", "Kewal K. Saluja", "Shambhu J. Upadhyaya"], "https://doi.org/10.1145/37888.37946", "dac", 1987]], "Kewal K. Saluja": [0, ["BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays", ["Chun-Yeh Liu", "Kewal K. Saluja", "Shambhu J. Upadhyaya"], "https://doi.org/10.1145/37888.37946", "dac", 1987]], "Shambhu J. Upadhyaya": [0, ["BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays", ["Chun-Yeh Liu", "Kewal K. Saluja", "Shambhu J. Upadhyaya"], "https://doi.org/10.1145/37888.37946", "dac", 1987]], "Hans-Joachim Wunderlich": [0, ["On Computing Optimized Input Probabilities for Random Tests", ["Hans-Joachim Wunderlich"], "https://doi.org/10.1145/37888.37947", "dac", 1987]], "Philip S. Yu": [0.05248582921922207, ["VLSI Circuit Testing Using an Adaptive Optimization Model", ["Philip S. Yu", "C. Mani Krishna", "Yann-Hang Lee"], "https://doi.org/10.1145/37888.37948", "dac", 1987]], "C. Mani Krishna": [0, ["VLSI Circuit Testing Using an Adaptive Optimization Model", ["Philip S. Yu", "C. Mani Krishna", "Yann-Hang Lee"], "https://doi.org/10.1145/37888.37948", "dac", 1987]], "Yann-Hang Lee": [0.0018330583116039634, ["VLSI Circuit Testing Using an Adaptive Optimization Model", ["Philip S. Yu", "C. Mani Krishna", "Yann-Hang Lee"], "https://doi.org/10.1145/37888.37948", "dac", 1987]], "Andrzej Krasniewski": [0, ["Circular Self-Test Path: A Low-Cost BIST Technique", ["Andrzej Krasniewski", "Slawomir Pilarski"], "https://doi.org/10.1145/37888.37949", "dac", 1987]], "Slawomir Pilarski": [0, ["Circular Self-Test Path: A Low-Cost BIST Technique", ["Andrzej Krasniewski", "Slawomir Pilarski"], "https://doi.org/10.1145/37888.37949", "dac", 1987]], "John J. Granacki Jr.": [0, ["PHRAN-SPAN: A Natural Language Interface for System Specifications", ["John J. Granacki Jr.", "Alice C. Parker"], "https://doi.org/10.1145/37888.37950", "dac", 1987]], "W. Lee": [0.5, ["TED: A Graphical Technology Description Editor", ["W. Lee", "G. Liu", "K. Peterson"], "https://doi.org/10.1145/37888.37951", "dac", 1987], ["\"?\": A Context-Sensitive Help System Based on Hypertext", ["W. Lee"], "https://doi.org/10.1145/37888.37952", "dac", 1987]], "G. Liu": [0, ["TED: A Graphical Technology Description Editor", ["W. Lee", "G. Liu", "K. Peterson"], "https://doi.org/10.1145/37888.37951", "dac", 1987]], "K. Peterson": [0, ["TED: A Graphical Technology Description Editor", ["W. Lee", "G. Liu", "K. Peterson"], "https://doi.org/10.1145/37888.37951", "dac", 1987]], "R. K. Chun": [0.5, ["VISION: VHDL Induced Schematic Imaging on Net-Lists", ["R. K. Chun", "K.-J. Chang", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37953", "dac", 1987]], "K.-J. Chang": [0.00014999757331679575, ["VISION: VHDL Induced Schematic Imaging on Net-Lists", ["R. K. Chun", "K.-J. Chang", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37953", "dac", 1987]], "Lawrence P. McNamee": [0, ["VISION: VHDL Induced Schematic Imaging on Net-Lists", ["R. K. Chun", "K.-J. Chang", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37953", "dac", 1987], ["PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement", ["W.-J. Lue", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37994", "dac", 1987]], "D. L. Johannsen": [0, ["An Intelligent Compiler Subsystem for a Silicon Compiler", ["D. L. Johannsen", "S. K. Tsubota", "Kenneth S. McElvain"], "https://doi.org/10.1145/37888.37954", "dac", 1987]], "S. K. Tsubota": [0, ["An Intelligent Compiler Subsystem for a Silicon Compiler", ["D. L. Johannsen", "S. K. Tsubota", "Kenneth S. McElvain"], "https://doi.org/10.1145/37888.37954", "dac", 1987]], "Kenneth S. McElvain": [0, ["An Intelligent Compiler Subsystem for a Silicon Compiler", ["D. L. Johannsen", "S. K. Tsubota", "Kenneth S. McElvain"], "https://doi.org/10.1145/37888.37954", "dac", 1987]], "Bertrand Serlet": [0, ["Fast, Small, and Static Combinatorial CMOS Circuits", ["Bertrand Serlet"], "https://doi.org/10.1145/37888.37955", "dac", 1987]], "P. A. Subrahmanyam": [0, ["LCS - A Leaf Cell Synthesizer Employing Formal Deduction Techniques", ["P. A. Subrahmanyam"], "https://doi.org/10.1145/37888.37956", "dac", 1987]], "J. S. J. Chen": [0, ["A Design Rule Independent Cell Compiler", ["J. S. J. Chen", "D. Y. Chen"], "https://doi.org/10.1145/37888.37957", "dac", 1987]], "D. Y. Chen": [0, ["A Design Rule Independent Cell Compiler", ["J. S. J. Chen", "D. Y. Chen"], "https://doi.org/10.1145/37888.37957", "dac", 1987]], "Moe Shahdad": [0, ["An Interface between VHDL and EDIF", ["Moe Shahdad"], "https://doi.org/10.1145/37888.37958", "dac", 1987]], "Curtis H. Parks": [0, ["Tutorial: Reading and Reviewing the Common Schema for Electrical Design and Analysis", ["Curtis H. Parks"], "https://doi.org/10.1145/37888.37959", "dac", 1987]], "L. F. Saunders": [0, ["The IBM VHDL Design System", ["L. F. Saunders"], "https://doi.org/10.1145/37888.37960", "dac", 1987]], "J. Hines": [0, ["Where VHDL Fits Within the CAD Environment", ["J. Hines"], "https://doi.org/10.1145/37888.37961", "dac", 1987]], "Susheel J. Chandra": [0, ["A Hierarchical Approach Test Vector Generation", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1145/37888.37962", "dac", 1987]], "Janak H. Patel": [0, ["A Hierarchical Approach Test Vector Generation", ["Susheel J. Chandra", "Janak H. Patel"], "https://doi.org/10.1145/37888.37962", "dac", 1987], ["Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories", ["Pinaki Mazumder", "Janak H. Patel", "W. Kent Fuchs"], "https://doi.org/10.1145/37888.37999", "dac", 1987]], "Tom E. Kirkland": [0, ["A Topological Search Algorithm for ATPG", ["Tom E. Kirkland", "M. Ray Mercer"], "https://doi.org/10.1145/37888.37963", "dac", 1987]], "M. Ladjadj": [0, ["Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits", ["M. Ladjadj", "J. F. McDonald"], "https://doi.org/10.1145/37888.37964", "dac", 1987]], "J. F. McDonald": [0, ["Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits", ["M. Ladjadj", "J. F. McDonald"], "https://doi.org/10.1145/37888.37964", "dac", 1987]], "Shigenobu Suzuki": [0, ["TRIP: An Automated Technology Mapping System", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", "dac", 1987]], "Tatsushige Bitoh": [0, ["TRIP: An Automated Technology Mapping System", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", "dac", 1987]], "Masao Kakimoto": [0, ["TRIP: An Automated Technology Mapping System", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", "dac", 1987]], "Kazutoshi Takahashi": [0, ["TRIP: An Automated Technology Mapping System", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", "dac", 1987]], "Takao Sugimoto": [0, ["TRIP: An Automated Technology Mapping System", ["Shigenobu Suzuki", "Tatsushige Bitoh", "Masao Kakimoto", "Kazutoshi Takahashi", "Takao Sugimoto"], "https://doi.org/10.1145/37888.37966", "dac", 1987]], "Takuji Ogihara": [0, ["ASTA: LSI Design Management System", ["Takuji Ogihara", "H. Toyoshima", "Shinichi Murai"], "https://doi.org/10.1145/37888.37967", "dac", 1987]], "H. Toyoshima": [0, ["ASTA: LSI Design Management System", ["Takuji Ogihara", "H. Toyoshima", "Shinichi Murai"], "https://doi.org/10.1145/37888.37967", "dac", 1987]], "Shinichi Murai": [0, ["ASTA: LSI Design Management System", ["Takuji Ogihara", "H. Toyoshima", "Shinichi Murai"], "https://doi.org/10.1145/37888.37967", "dac", 1987]], "D. F. Wong": [0, ["Array Optimization for VLSI Synthesis", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/37888.37968", "dac", 1987]], "C. L. Liu": [0, ["Array Optimization for VLSI Synthesis", ["D. F. Wong", "C. L. Liu"], "https://doi.org/10.1145/37888.37968", "dac", 1987]], "R. L. Maiasz": [0, ["Layout Optimization of CMOS Functional Cells", ["R. L. Maiasz", "John P. Hayes"], "https://doi.org/10.1145/37888.37969", "dac", 1987]], "John P. Hayes": [0, ["Layout Optimization of CMOS Functional Cells", ["R. L. Maiasz", "John P. Hayes"], "https://doi.org/10.1145/37888.37969", "dac", 1987]], "Y.-C. Chang": [7.230481787701137e-05, ["Automated Layout Generation Using Gate Matrix Approach", ["Y.-C. Chang", "S. C. Chang", "L.-H. Hsu"], "https://doi.org/10.1145/37888.37970", "dac", 1987]], "S. C. Chang": [0.5, ["Automated Layout Generation Using Gate Matrix Approach", ["Y.-C. Chang", "S. C. Chang", "L.-H. Hsu"], "https://doi.org/10.1145/37888.37970", "dac", 1987]], "L.-H. Hsu": [0, ["Automated Layout Generation Using Gate Matrix Approach", ["Y.-C. Chang", "S. C. Chang", "L.-H. Hsu"], "https://doi.org/10.1145/37888.37970", "dac", 1987]], "Ronald Waxman": [0, ["The Design Automation Standards Environment", ["Ronald Waxman"], "https://doi.org/10.1145/37888.37971", "dac", 1987]], "L. OConnell": [0, ["Design Automation Standards Need Integration", ["L. OConnell"], "https://doi.org/10.1145/37888.37972", "dac", 1987]], "R. J. Pachter": [0, ["Design Automation Standards - Perspectives from a Down-the-Road End User", ["R. J. Pachter"], "https://doi.org/10.1145/37888.37973", "dac", 1987]], "M. L. Brei": [0, ["Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms", ["M. L. Brei"], "https://doi.org/10.1145/37888.37974", "dac", 1987]], "Shun-Lin Su": [0, ["HPEX: A Hierarchical Parasitic Circuit Extractor", ["Shun-Lin Su", "Vasant B. Rao", "Timothy N. Trick"], "https://doi.org/10.1145/37888.37975", "dac", 1987]], "Vasant B. Rao": [0, ["HPEX: A Hierarchical Parasitic Circuit Extractor", ["Shun-Lin Su", "Vasant B. Rao", "Timothy N. Trick"], "https://doi.org/10.1145/37888.37975", "dac", 1987]], "Timothy N. Trick": [0, ["HPEX: A Hierarchical Parasitic Circuit Extractor", ["Shun-Lin Su", "Vasant B. Rao", "Timothy N. Trick"], "https://doi.org/10.1145/37888.37975", "dac", 1987]], "Don Stark": [0, ["RED: Resistance Extraction for Digital Simulation", ["Don Stark", "Mark Horowitz"], "https://doi.org/10.1145/37888.37976", "dac", 1987]], "Jung-Gen Wu": [0.0008990108035504818, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", "dac", 1987]], "William P.-C. Ho": [0, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", "dac", 1987]], "Yu Hen Hu": [0, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", "dac", 1987]], "David Y. Y. Yun": [2.552527564314566e-10, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", "dac", 1987]], "H. J. Yu": [0.5, ["Function Search from Behavioral Description of a Digital System", ["Jung-Gen Wu", "William P.-C. Ho", "Yu Hen Hu", "David Y. Y. Yun", "H. J. Yu"], "https://doi.org/10.1145/37888.37977", "dac", 1987]], "Christopher Kingsley": [0, ["The Implementation of a State Machine Compiler", ["Christopher Kingsley"], "https://doi.org/10.1145/37888.37978", "dac", 1987]], "Edward P. Stabler": [0, ["Boolean Comparison by Simulation", ["Edward P. Stabler", "Haluk Bingol"], "https://doi.org/10.1145/37888.37979", "dac", 1987]], "Haluk Bingol": [0, ["Boolean Comparison by Simulation", ["Edward P. Stabler", "Haluk Bingol"], "https://doi.org/10.1145/37888.37979", "dac", 1987]], "Larry Soule": [0, ["Statistics for Parallelism and Abstraction Level in Digital Simulation", ["Larry Soule", "R. Blank"], "https://doi.org/10.1145/37888.37980", "dac", 1987]], "R. Blank": [0, ["Statistics for Parallelism and Abstraction Level in Digital Simulation", ["Larry Soule", "R. Blank"], "https://doi.org/10.1145/37888.37980", "dac", 1987]], "Steven S. Leung": [0, ["A Conceptual Framework for Designing ASIC Hardware", ["Steven S. Leung", "Michael A. Shanblatt"], "https://doi.org/10.1145/37888.37981", "dac", 1987]], "Dick C. A. Bulterman": [0, ["CASE: An Integrated Design Environment for Algorithm-Driven Architectures", ["Dick C. A. Bulterman"], "https://doi.org/10.1145/37888.37982", "dac", 1987]], "R. Galivanche": [0, ["A Parallel PLA Minimization Program", ["R. Galivanche", "Sudhakar M. Reddy"], "https://doi.org/10.1145/37888.37983", "dac", 1987]], "Sudhakar M. Reddy": [0, ["A Parallel PLA Minimization Program", ["R. Galivanche", "Sudhakar M. Reddy"], "https://doi.org/10.1145/37888.37983", "dac", 1987]], "Chidchanok Lursinsap": [0, ["Improving a PLA Area by Pull-Up Transistor Folding", ["Chidchanok Lursinsap", "Daniel Gajski"], "https://doi.org/10.1145/37888.37984", "dac", 1987]], "L. B. Nguyen": [0, ["PALMINI - Fast Boolean Minimizer for Personal Computers", ["L. B. Nguyen", "M. A. Perkowdki", "N. B. Goldstein"], "https://doi.org/10.1145/37888.37985", "dac", 1987]], "M. A. Perkowdki": [0, ["PALMINI - Fast Boolean Minimizer for Personal Computers", ["L. B. Nguyen", "M. A. Perkowdki", "N. B. Goldstein"], "https://doi.org/10.1145/37888.37985", "dac", 1987]], "N. B. Goldstein": [0, ["PALMINI - Fast Boolean Minimizer for Personal Computers", ["L. B. Nguyen", "M. A. Perkowdki", "N. B. Goldstein"], "https://doi.org/10.1145/37888.37985", "dac", 1987]], "Chin-Long Wey": [0, ["On Yield Consideration for the Design of Redundant Programmable Logic Arrays", ["Chin-Long Wey"], "https://doi.org/10.1145/37888.37986", "dac", 1987]], "D. Kaplan": [0, ["Routing with a Scanning Window-8Ma Unified Approach", ["D. Kaplan"], "https://doi.org/10.1145/37888.37987", "dac", 1987]], "C. H. Ng": [0, ["A \"gridless\" Variable-Width Channel Router for Marco Cell Design", ["C. H. Ng"], "https://doi.org/10.1145/37888.37988", "dac", 1987]], "Richard J. Enbody": [0, ["General Purpose Router", ["Richard J. Enbody", "H. C. Du"], "https://doi.org/10.1145/37888.37989", "dac", 1987]], "H. C. Du": [0, ["General Purpose Router", ["Richard J. Enbody", "H. C. Du"], "https://doi.org/10.1145/37888.37989", "dac", 1987]], "Y. C. Hsu": [0, ["A Path Selection Global Router", ["Y. C. Hsu", "Y. Pan", "William J. Kubitz"], "https://doi.org/10.1145/37888.37990", "dac", 1987]], "Y. Pan": [0, ["A Path Selection Global Router", ["Y. C. Hsu", "Y. Pan", "William J. Kubitz"], "https://doi.org/10.1145/37888.37990", "dac", 1987]], "P. C. Shah": [0, ["A New Compaction Scheme Based on Compression Ridges", ["P. C. Shah", "Hosaker N. Mahabala"], "https://doi.org/10.1145/37888.37991", "dac", 1987]], "Hosaker N. Mahabala": [0, ["A New Compaction Scheme Based on Compression Ridges", ["P. C. Shah", "Hosaker N. Mahabala"], "https://doi.org/10.1145/37888.37991", "dac", 1987]], "Bernd Becker": [0, ["Hierarchical Design Based on a Calculus of Nets", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", "dac", 1987]], "Gunter Hotz": [0, ["Hierarchical Design Based on a Calculus of Nets", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", "dac", 1987]], "Reiner Kolla": [0, ["Hierarchical Design Based on a Calculus of Nets", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", "dac", 1987]], "Paul Molitor": [0, ["Hierarchical Design Based on a Calculus of Nets", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", "dac", 1987]], "Hans-Georg Osthof": [0, ["Hierarchical Design Based on a Calculus of Nets", ["Bernd Becker", "Gunter Hotz", "Reiner Kolla", "Paul Molitor", "Hans-Georg Osthof"], "https://doi.org/10.1145/37888.37992", "dac", 1987]], "E. F. M. Kouka": [0, ["An Application of Exploratory Data Analysis Techniques to Floorplan Design", ["E. F. M. Kouka", "Gabriele Saucier"], "https://doi.org/10.1145/37888.37993", "dac", 1987]], "Gabriele Saucier": [0, ["An Application of Exploratory Data Analysis Techniques to Floorplan Design", ["E. F. M. Kouka", "Gabriele Saucier"], "https://doi.org/10.1145/37888.37993", "dac", 1987]], "W.-J. Lue": [0, ["PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement", ["W.-J. Lue", "Lawrence P. McNamee"], "https://doi.org/10.1145/37888.37994", "dac", 1987]], "T. Cesear": [0, ["PAMS: An Expert System for Parameterized Module Synthesis", ["T. Cesear", "E. Iodice", "C. Tsareff"], "https://doi.org/10.1145/37888.37995", "dac", 1987]], "E. Iodice": [0, ["PAMS: An Expert System for Parameterized Module Synthesis", ["T. Cesear", "E. Iodice", "C. Tsareff"], "https://doi.org/10.1145/37888.37995", "dac", 1987]], "C. Tsareff": [0, ["PAMS: An Expert System for Parameterized Module Synthesis", ["T. Cesear", "E. Iodice", "C. Tsareff"], "https://doi.org/10.1145/37888.37995", "dac", 1987]], "Youn-Long Lin": [0, ["LES: A Layout Expert System", ["Youn-Long Lin", "Daniel Gajski"], "https://doi.org/10.1145/37888.37996", "dac", 1987]], "R. L. Steele": [0, ["An Expert System Application in Semicustom VLSI Design", ["R. L. Steele"], "https://doi.org/10.1145/37888.37997", "dac", 1987]], "Pinaki Mazumder": [0, ["Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories", ["Pinaki Mazumder", "Janak H. Patel", "W. Kent Fuchs"], "https://doi.org/10.1145/37888.37999", "dac", 1987]], "W. Kent Fuchs": [0, ["Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories", ["Pinaki Mazumder", "Janak H. Patel", "W. Kent Fuchs"], "https://doi.org/10.1145/37888.37999", "dac", 1987]], "Balakrishnan Krishnamurthy": [0, ["A Dynamic Programming Approach to the Test Point Insertion Problem", ["Balakrishnan Krishnamurthy"], "https://doi.org/10.1145/37888.38000", "dac", 1987]], "D. Praizler": [0, ["A Parts Selection Expert System to Increase Manufacturability", ["D. Praizler", "G. Fritz"], "https://doi.org/10.1145/37888.38001", "dac", 1987]], "G. Fritz": [0, ["A Parts Selection Expert System to Increase Manufacturability", ["D. Praizler", "G. Fritz"], "https://doi.org/10.1145/37888.38001", "dac", 1987]], "J. Y. Tou": [0, ["Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System", ["J. Y. Tou", "W. H. Ki", "K. C. Fan", "C. L. Huang"], "https://doi.org/10.1145/37888.38002", "dac", 1987]], "W. H. Ki": [0, ["Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System", ["J. Y. Tou", "W. H. Ki", "K. C. Fan", "C. L. Huang"], "https://doi.org/10.1145/37888.38002", "dac", 1987]], "K. C. Fan": [0, ["Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System", ["J. Y. Tou", "W. H. Ki", "K. C. Fan", "C. L. Huang"], "https://doi.org/10.1145/37888.38002", "dac", 1987]], "C. L. Huang": [0, ["Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System", ["J. Y. Tou", "W. H. Ki", "K. C. Fan", "C. L. Huang"], "https://doi.org/10.1145/37888.38002", "dac", 1987]], "E. Rosenberg": [0, ["A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards", ["E. Rosenberg"], "https://doi.org/10.1145/37888.38003", "dac", 1987]], "Jeremy Dion": [0, ["Fast Printed Circuit Board Routing", ["Jeremy Dion"], "https://doi.org/10.1145/37888.38004", "dac", 1987]], "R. Forbes": [0, ["Heuristic Acceleration of Force-Directed Placement", ["R. Forbes"], "https://doi.org/10.1145/37888.38005", "dac", 1987]], "J. D. Morison": [0, ["EASE: A Design Support Environment for the HDDL ELLA", ["J. D. Morison", "N. E. Peeling", "T. L. Thorp", "E. V. Whiting"], "https://doi.org/10.1145/37888.38006", "dac", 1987]], "N. E. Peeling": [0, ["EASE: A Design Support Environment for the HDDL ELLA", ["J. D. Morison", "N. E. Peeling", "T. L. Thorp", "E. V. Whiting"], "https://doi.org/10.1145/37888.38006", "dac", 1987]], "T. L. Thorp": [0, ["EASE: A Design Support Environment for the HDDL ELLA", ["J. D. Morison", "N. E. Peeling", "T. L. Thorp", "E. V. Whiting"], "https://doi.org/10.1145/37888.38006", "dac", 1987]], "E. V. Whiting": [0, ["EASE: A Design Support Environment for the HDDL ELLA", ["J. D. Morison", "N. E. Peeling", "T. L. Thorp", "E. V. Whiting"], "https://doi.org/10.1145/37888.38006", "dac", 1987]], "L.-P. Demers": [0, ["CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools", ["L.-P. Demers", "P. Jacques", "S. Fauvel", "Eduard Cerny"], "https://doi.org/10.1145/37888.38007", "dac", 1987]], "P. Jacques": [0, ["CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools", ["L.-P. Demers", "P. Jacques", "S. Fauvel", "Eduard Cerny"], "https://doi.org/10.1145/37888.38007", "dac", 1987]], "S. Fauvel": [0, ["CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools", ["L.-P. Demers", "P. Jacques", "S. Fauvel", "Eduard Cerny"], "https://doi.org/10.1145/37888.38007", "dac", 1987]], "Eduard Cerny": [0, ["CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools", ["L.-P. Demers", "P. Jacques", "S. Fauvel", "Eduard Cerny"], "https://doi.org/10.1145/37888.38007", "dac", 1987]], "Emil F. Girczyc": [0, ["STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct", ["Emil F. Girczyc", "Tai A. Ly"], "https://doi.org/10.1145/37888.38008", "dac", 1987]], "Tai A. Ly": [0, ["STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct", ["Emil F. Girczyc", "Tai A. Ly"], "https://doi.org/10.1145/37888.38008", "dac", 1987]], "Anthony J. Gadient": [0, ["Rational for and Organization of the Engineering Information System Program", ["Anthony J. Gadient", "J. L. Ebel"], "https://doi.org/10.1145/37888.38009", "dac", 1987]], "J. L. Ebel": [0, ["Rational for and Organization of the Engineering Information System Program", ["Anthony J. Gadient", "J. L. Ebel"], "https://doi.org/10.1145/37888.38009", "dac", 1987]], "Ali A. Minai": [0, ["A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts", ["Ali A. Minai", "Ronald D. Williams", "F. W. Blake"], "https://doi.org/10.1145/37888.38010", "dac", 1987]], "Ronald D. Williams": [0, ["A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts", ["Ali A. Minai", "Ronald D. Williams", "F. W. Blake"], "https://doi.org/10.1145/37888.38010", "dac", 1987]], "F. W. Blake": [0, ["A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts", ["Ali A. Minai", "Ronald D. Williams", "F. W. Blake"], "https://doi.org/10.1145/37888.38010", "dac", 1987]], "Gotaro Odawara": [0, ["A Rule-Based Placement System for Printed Wiring Boards", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", "dac", 1987]], "T. Hamuro": [0, ["A Rule-Based Placement System for Printed Wiring Boards", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", "dac", 1987]], "Kazuhiko Iijima": [0, ["A Rule-Based Placement System for Printed Wiring Boards", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", "dac", 1987]], "T. Yoshino": [0, ["A Rule-Based Placement System for Printed Wiring Boards", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", "dac", 1987]], "Y. Dai": [0, ["A Rule-Based Placement System for Printed Wiring Boards", ["Gotaro Odawara", "T. Hamuro", "Kazuhiko Iijima", "T. Yoshino", "Y. Dai"], "https://doi.org/10.1145/37888.38011", "dac", 1987]], "Ching-Farn Eric Wu": [7.67892083786137e-06, ["A Rule-Based Circuit Representation for Automated CMOS Design and Verification", ["Ching-Farn Eric Wu", "Anthony S. Wojcik", "Lionel M. Ni"], "https://doi.org/10.1145/37888.38012", "dac", 1987]], "Anthony S. Wojcik": [0, ["A Rule-Based Circuit Representation for Automated CMOS Design and Verification", ["Ching-Farn Eric Wu", "Anthony S. Wojcik", "Lionel M. Ni"], "https://doi.org/10.1145/37888.38012", "dac", 1987]], "Lionel M. Ni": [0, ["A Rule-Based Circuit Representation for Automated CMOS Design and Verification", ["Ching-Farn Eric Wu", "Anthony S. Wojcik", "Lionel M. Ni"], "https://doi.org/10.1145/37888.38012", "dac", 1987]], "T. D. Spiers": [0, ["A High Performance Routing Engine", ["T. D. Spiers", "D. A. Edwards"], "https://doi.org/10.1145/37888.38013", "dac", 1987]], "D. A. Edwards": [0, ["A High Performance Routing Engine", ["T. D. Spiers", "D. A. Edwards"], "https://doi.org/10.1145/37888.38013", "dac", 1987]], "Youngju Won": [0.9876095354557037, ["A Hardware Accelerator for Maze Routing", ["Youngju Won", "Sartaj Sahni", "Yacoub M. El-Ziq"], "https://doi.org/10.1145/37888.38014", "dac", 1987]], "Sartaj Sahni": [0, ["A Hardware Accelerator for Maze Routing", ["Youngju Won", "Sartaj Sahni", "Yacoub M. El-Ziq"], "https://doi.org/10.1145/37888.38014", "dac", 1987]], "Yacoub M. El-Ziq": [0, ["A Hardware Accelerator for Maze Routing", ["Youngju Won", "Sartaj Sahni", "Yacoub M. El-Ziq"], "https://doi.org/10.1145/37888.38014", "dac", 1987]], "M. Jones": [0, ["Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube", ["M. Jones", "Prithviraj Banerjee"], "https://doi.org/10.1145/37888.38015", "dac", 1987]], "Kunle Olukotun": [0, ["A Preliminary Investigation into Parallel Routing on a Hypercube Computer", ["Kunle Olukotun", "Trevor N. Mudge"], "https://doi.org/10.1145/37888.38016", "dac", 1987]], "Trevor N. Mudge": [0, ["A Preliminary Investigation into Parallel Routing on a Hypercube Computer", ["Kunle Olukotun", "Trevor N. Mudge"], "https://doi.org/10.1145/37888.38016", "dac", 1987]], "Richard H. Lathrop": [0, ["Functional Abstraction from Structure in VLSI Simulation Models", ["Richard H. Lathrop", "Robert J. Hall", "Robert S. Kirk"], "https://doi.org/10.1145/37888.37916", "dac", 1987]], "Robert J. Hall": [0, ["Functional Abstraction from Structure in VLSI Simulation Models", ["Richard H. Lathrop", "Robert J. Hall", "Robert S. Kirk"], "https://doi.org/10.1145/37888.37916", "dac", 1987]], "Robert S. Kirk": [0, ["Functional Abstraction from Structure in VLSI Simulation Models", ["Richard H. Lathrop", "Robert J. Hall", "Robert S. Kirk"], "https://doi.org/10.1145/37888.37916", "dac", 1987]], "S. Koeppe": [0, ["Optimal Layout to Avoid CMOS Stuck-Open Faults", ["S. Koeppe"], "https://doi.org/10.1145/37888.37998", "dac", 1987]]}