

================================================================
== Vivado HLS Report for 'kernel8'
================================================================
* Date:           Fri May 14 23:03:37 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel8
* Solution:       optimized
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.471 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 4 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 2" [kernel8.cpp:5]   --->   Operation 9 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%tmp_0 = load i32* %array_addr, align 4" [kernel8.cpp:5]   --->   Operation 10 'load' 'tmp_0' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 3" [kernel8.cpp:5]   --->   Operation 11 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.66ns)   --->   "%tmp_1 = load i32* %array_addr_1, align 4" [kernel8.cpp:5]   --->   Operation 12 'load' 'tmp_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 13 [1/2] (2.66ns)   --->   "%tmp_0 = load i32* %array_addr, align 4" [kernel8.cpp:5]   --->   Operation 13 'load' 'tmp_0' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 14 [1/2] (2.66ns)   --->   "%tmp_1 = load i32* %array_addr_1, align 4" [kernel8.cpp:5]   --->   Operation 14 'load' 'tmp_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [1024 x i32]* %array_r, i64 0, i64 4" [kernel8.cpp:5]   --->   Operation 15 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.66ns)   --->   "%tmp_2 = load i32* %array_addr_2, align 4" [kernel8.cpp:5]   --->   Operation 16 'load' 'tmp_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [1024 x i32]* %array_r, i64 0, i64 5" [kernel8.cpp:5]   --->   Operation 17 'getelementptr' 'array_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.66ns)   --->   "%tmp_3 = load i32* %array_addr_3, align 4" [kernel8.cpp:5]   --->   Operation 18 'load' 'tmp_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %multiplier) nounwind, !map !13"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %offset) nounwind, !map !19"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel8_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset) nounwind" [kernel8.cpp:3]   --->   Operation 23 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%multiplier_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %multiplier) nounwind" [kernel8.cpp:3]   --->   Operation 24 'read' 'multiplier_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.66ns)   --->   "%tmp_2 = load i32* %array_addr_2, align 4" [kernel8.cpp:5]   --->   Operation 25 'load' 'tmp_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 26 [1/2] (2.66ns)   --->   "%tmp_3 = load i32* %array_addr_3, align 4" [kernel8.cpp:5]   --->   Operation 26 'load' 'tmp_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (1.54ns)   --->   "%icmp_ln6 = icmp sgt i32 %offset_read, 2" [kernel8.cpp:6]   --->   Operation 27 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.54ns)   --->   "%icmp_ln6_1 = icmp slt i32 %offset_read, 5" [kernel8.cpp:6]   --->   Operation 28 'icmp' 'icmp_ln6_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.61ns)   --->   "%and_ln6 = and i1 %icmp_ln6, %icmp_ln6_1" [kernel8.cpp:6]   --->   Operation 29 'and' 'and_ln6' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%sub_ln9 = sub nsw i32 1023, %offset_read" [kernel8.cpp:9]   --->   Operation 30 'sub' 'sub_ln9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %offset_read to i2" [kernel8.cpp:12]   --->   Operation 31 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.61ns)   --->   "%xor_ln12 = xor i2 %trunc_ln12, -2" [kernel8.cpp:12]   --->   Operation 32 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.06ns)   --->   "br label %1" [kernel8.cpp:9]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i31 [ 6, %0 ], [ %i, %loop ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i31 %i_0 to i32" [kernel8.cpp:9]   --->   Operation 35 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.54ns)   --->   "%icmp_ln9 = icmp slt i32 %zext_ln9, %sub_ln9" [kernel8.cpp:9]   --->   Operation 36 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "%add_ln14 = add i31 %i_0, -6" [kernel8.cpp:14]   --->   Operation 37 'add' 'add_ln14' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i31 %add_ln14 to i32" [kernel8.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.78ns)   --->   "%add_ln14_1 = add i32 %zext_ln14, %offset_read" [kernel8.cpp:14]   --->   Operation 39 'add' 'add_ln14_1' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %add_ln14_1 to i64" [kernel8.cpp:14]   --->   Operation 40 'sext' 'sext_ln14' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%array_addr_4 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %sext_ln14" [kernel8.cpp:14]   --->   Operation 41 'getelementptr' 'array_addr_4' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.66ns)   --->   "%rd_val_1 = load i32* %array_addr_4, align 4" [kernel8.cpp:14]   --->   Operation 42 'load' 'rd_val_1' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "%i = add i31 %i_0, 1" [kernel8.cpp:9]   --->   Operation 43 'add' 'i' <Predicate = (icmp_ln9)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 44 [1/2] (2.66ns)   --->   "%rd_val_1 = load i32* %array_addr_4, align 4" [kernel8.cpp:14]   --->   Operation 44 'load' 'rd_val_1' <Predicate = (icmp_ln9 & !and_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.47>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2_1 = phi i32 [ %tmp_3, %0 ], [ %tmp_3_1, %loop ]"   --->   Operation 45 'phi' 'tmp_2_1' <Predicate = (and_ln6)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1_1 = phi i32 [ %tmp_2, %0 ], [ %tmp_2_1, %loop ]"   --->   Operation 46 'phi' 'tmp_1_1' <Predicate = (and_ln6)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_0_1 = phi i32 [ %tmp_1, %0 ], [ %tmp_1_1, %loop ]"   --->   Operation 47 'phi' 'tmp_0_1' <Predicate = (and_ln6)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_0_0 = phi i32 [ %tmp_0, %0 ], [ %tmp_0_1, %loop ]"   --->   Operation 48 'phi' 'tmp_0_0' <Predicate = (and_ln6)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %loop, label %2" [kernel8.cpp:9]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.26ns)   --->   "%rd_val = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %tmp_0_0, i32 %tmp_0_1, i32 %tmp_1_1, i32 %tmp_2_1, i2 %xor_ln12) nounwind" [kernel8.cpp:12]   --->   Operation 50 'mux' 'rd_val' <Predicate = (icmp_ln9 & and_ln6)> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.63ns)   --->   "%rd_val_2 = select i1 %and_ln6, i32 %rd_val, i32 %rd_val_1" [kernel8.cpp:6]   --->   Operation 51 'select' 'rd_val_2' <Predicate = (icmp_ln9)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (6.58ns)   --->   "%tmp_3_1 = mul nsw i32 %rd_val_2, %multiplier_read" [kernel8.cpp:19]   --->   Operation 52 'mul' 'tmp_3_1' <Predicate = (icmp_ln9)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel8.cpp:10]   --->   Operation 53 'specloopname' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel8.cpp:10]   --->   Operation 54 'specregionbegin' 'tmp' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel8.cpp:11]   --->   Operation 55 'specpipeline' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i31 %i_0 to i64" [kernel8.cpp:21]   --->   Operation 56 'zext' 'zext_ln21' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%array_addr_5 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln21" [kernel8.cpp:21]   --->   Operation 57 'getelementptr' 'array_addr_5' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (2.66ns)   --->   "store i32 %tmp_3_1, i32* %array_addr_5, align 4" [kernel8.cpp:21]   --->   Operation 58 'store' <Predicate = (icmp_ln9)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp) nounwind" [kernel8.cpp:22]   --->   Operation 59 'specregionend' 'empty' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [kernel8.cpp:9]   --->   Operation 60 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [kernel8.cpp:23]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ multiplier]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array_addr        (getelementptr  ) [ 001000000]
array_addr_1      (getelementptr  ) [ 001000000]
tmp_0             (load           ) [ 000111110]
tmp_1             (load           ) [ 000111110]
array_addr_2      (getelementptr  ) [ 000100000]
array_addr_3      (getelementptr  ) [ 000100000]
specbitsmap_ln0   (specbitsmap    ) [ 000000000]
specbitsmap_ln0   (specbitsmap    ) [ 000000000]
specbitsmap_ln0   (specbitsmap    ) [ 000000000]
spectopmodule_ln0 (spectopmodule  ) [ 000000000]
offset_read       (read           ) [ 000011110]
multiplier_read   (read           ) [ 000011110]
tmp_2             (load           ) [ 000111110]
tmp_3             (load           ) [ 000111110]
icmp_ln6          (icmp           ) [ 000000000]
icmp_ln6_1        (icmp           ) [ 000000000]
and_ln6           (and            ) [ 000011110]
sub_ln9           (sub            ) [ 000011110]
trunc_ln12        (trunc          ) [ 000000000]
xor_ln12          (xor            ) [ 000011110]
br_ln9            (br             ) [ 000111110]
i_0               (phi            ) [ 000011110]
zext_ln9          (zext           ) [ 000000000]
icmp_ln9          (icmp           ) [ 000011110]
add_ln14          (add            ) [ 000000000]
zext_ln14         (zext           ) [ 000000000]
add_ln14_1        (add            ) [ 000000000]
sext_ln14         (sext           ) [ 000000000]
array_addr_4      (getelementptr  ) [ 000011000]
i                 (add            ) [ 000111110]
rd_val_1          (load           ) [ 000010100]
tmp_2_1           (phi            ) [ 000111110]
tmp_1_1           (phi            ) [ 000111110]
tmp_0_1           (phi            ) [ 000111110]
tmp_0_0           (phi            ) [ 000011100]
br_ln9            (br             ) [ 000000000]
rd_val            (mux            ) [ 000000000]
rd_val_2          (select         ) [ 000000000]
tmp_3_1           (mul            ) [ 000111110]
specloopname_ln10 (specloopname   ) [ 000000000]
tmp               (specregionbegin) [ 000000000]
specpipeline_ln11 (specpipeline   ) [ 000000000]
zext_ln21         (zext           ) [ 000000000]
array_addr_5      (getelementptr  ) [ 000000000]
store_ln21        (store          ) [ 000000000]
empty             (specregionend  ) [ 000000000]
br_ln9            (br             ) [ 000111110]
ret_ln23          (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multiplier">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplier"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel8_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_read/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="multiplier_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="multiplier_read/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="array_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="10" slack="1"/>
<pin id="93" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="1"/>
<pin id="95" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_0/1 tmp_1/1 tmp_2/2 tmp_3/2 rd_val_1/4 store_ln21/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="array_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="array_addr_2_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="array_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="array_addr_4_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_4/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="array_addr_5_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="31" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_5/7 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="1"/>
<pin id="133" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="31" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_2_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_1 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_2_1_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_1/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="tmp_1_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_1 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_1_1_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="3"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_1/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_0_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_0_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_0_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="4"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_1/6 "/>
</bind>
</comp>

<comp id="175" class="1005" name="tmp_0_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_0_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_0_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="4"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0_0/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln6_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln9_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln12_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln12_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln9_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln9_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln14_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln14_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln14_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln14_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="rd_val_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="32" slack="0"/>
<pin id="259" dir="0" index="4" bw="32" slack="0"/>
<pin id="260" dir="0" index="5" bw="2" slack="3"/>
<pin id="261" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="rd_val/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rd_val_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="3"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rd_val_2/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_3_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="3"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_1/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln21_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="3"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="array_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="1"/>
<pin id="285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="array_addr_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="4"/>
<pin id="295" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_0 "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="4"/>
<pin id="300" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="array_addr_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="308" class="1005" name="array_addr_3_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="1"/>
<pin id="310" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_3 "/>
</bind>
</comp>

<comp id="313" class="1005" name="offset_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_read "/>
</bind>
</comp>

<comp id="318" class="1005" name="multiplier_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="multiplier_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="tmp_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="3"/>
<pin id="325" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_3_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="3"/>
<pin id="330" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="333" class="1005" name="and_ln6_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and_ln6 "/>
</bind>
</comp>

<comp id="338" class="1005" name="sub_ln9_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln9 "/>
</bind>
</comp>

<comp id="343" class="1005" name="xor_ln12_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="3"/>
<pin id="345" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln12 "/>
</bind>
</comp>

<comp id="348" class="1005" name="icmp_ln9_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="352" class="1005" name="array_addr_4_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="1"/>
<pin id="354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="362" class="1005" name="rd_val_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rd_val_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_3_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="106" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="152"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="163"><net_src comp="156" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="173"><net_src comp="153" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="184"><net_src comp="164" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="58" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="58" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="185" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="58" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="58" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="135" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="135" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="252"><net_src comp="135" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="178" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="167" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="156" pin="4"/><net_sink comp="254" pin=3"/></net>

<net id="266"><net_src comp="146" pin="4"/><net_sink comp="254" pin=4"/></net>

<net id="272"><net_src comp="254" pin="6"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="131" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="286"><net_src comp="70" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="291"><net_src comp="84" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="296"><net_src comp="78" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="301"><net_src comp="78" pin="7"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="306"><net_src comp="97" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="311"><net_src comp="106" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="316"><net_src comp="58" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="321"><net_src comp="64" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="326"><net_src comp="78" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="331"><net_src comp="78" pin="7"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="336"><net_src comp="197" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="341"><net_src comp="203" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="346"><net_src comp="213" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="254" pin=5"/></net>

<net id="351"><net_src comp="223" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="115" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="360"><net_src comp="248" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="365"><net_src comp="78" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="370"><net_src comp="273" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="78" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {7 }
 - Input state : 
	Port: kernel8 : array_r | {1 2 3 4 5 }
	Port: kernel8 : multiplier | {3 }
	Port: kernel8 : offset | {3 }
  - Chain level:
	State 1
		tmp_0 : 1
		tmp_1 : 1
	State 2
		tmp_2 : 1
		tmp_3 : 1
	State 3
		and_ln6 : 1
		xor_ln12 : 1
	State 4
		zext_ln9 : 1
		icmp_ln9 : 2
		add_ln14 : 1
		zext_ln14 : 2
		add_ln14_1 : 3
		sext_ln14 : 4
		array_addr_4 : 5
		rd_val_1 : 6
		i : 1
	State 5
	State 6
		rd_val : 1
		rd_val_2 : 2
		tmp_3_1 : 3
	State 7
		array_addr_5 : 1
		store_ln21 : 2
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln14_fu_228      |    0    |    0    |    38   |
|    add   |      add_ln14_1_fu_238     |    0    |    0    |    39   |
|          |          i_fu_248          |    0    |    0    |    38   |
|----------|----------------------------|---------|---------|---------|
|          |       icmp_ln6_fu_185      |    0    |    0    |    18   |
|   icmp   |      icmp_ln6_1_fu_191     |    0    |    0    |    18   |
|          |       icmp_ln9_fu_223      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln9_fu_203       |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|  select  |       rd_val_2_fu_267      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       tmp_3_1_fu_273       |    3    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    mux   |        rd_val_fu_254       |    0    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln6_fu_197       |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln12_fu_213      |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|   read   |   offset_read_read_fu_58   |    0    |    0    |    0    |
|          | multiplier_read_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln12_fu_209     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       zext_ln9_fu_219      |    0    |    0    |    0    |
|   zext   |      zext_ln14_fu_234      |    0    |    0    |    0    |
|          |      zext_ln21_fu_278      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln14_fu_243      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   294   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    and_ln6_reg_333    |    1   |
|  array_addr_1_reg_288 |   10   |
|  array_addr_2_reg_303 |   10   |
|  array_addr_3_reg_308 |   10   |
|  array_addr_4_reg_352 |   10   |
|   array_addr_reg_283  |   10   |
|      i_0_reg_131      |   31   |
|       i_reg_357       |   31   |
|    icmp_ln9_reg_348   |    1   |
|multiplier_read_reg_318|   32   |
|  offset_read_reg_313  |   32   |
|    rd_val_1_reg_362   |   32   |
|    sub_ln9_reg_338    |   32   |
|    tmp_0_0_reg_175    |   32   |
|    tmp_0_1_reg_164    |   32   |
|     tmp_0_reg_293     |   32   |
|    tmp_1_1_reg_153    |   32   |
|     tmp_1_reg_298     |   32   |
|    tmp_2_1_reg_143    |   32   |
|     tmp_2_reg_323     |   32   |
|    tmp_3_1_reg_367    |   32   |
|     tmp_3_reg_328     |   32   |
|    xor_ln12_reg_343   |    2   |
+-----------------------+--------+
|         Total         |   532  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   6  |  10  |   60   ||    33   |
| grp_access_fu_78 |  p2  |   5  |   0  |    0   ||    27   |
|    i_0_reg_131   |  p0  |   2  |  31  |   62   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   122  ||  3.6625 ||    69   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   294  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   69   |
|  Register |    -   |    -   |   532  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   532  |   363  |
+-----------+--------+--------+--------+--------+
