var namespacegpu_1_1xetla_1_1kernel =
[
    [ "detail", "namespacegpu_1_1xetla_1_1kernel_1_1detail.html", [
      [ "check_2d_block_restriction", "namespacegpu_1_1xetla_1_1kernel_1_1detail.html#a1d52bea610d13653ddffcc76511ad671", null ],
      [ "check_dw_align", "namespacegpu_1_1xetla_1_1kernel_1_1detail.html#ad2e07413ef822986bb2ecff40f31240e", null ]
    ] ],
    [ "data_transformer_attr_t", "structgpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t.html", null ],
    [ "dispatch_policy_default", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html", null ],
    [ "dispatch_policy_int4_dequantize_kslicing", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing.html", null ],
    [ "dispatch_policy_kslicing", "structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html", null ],
    [ "gemm_t", "classgpu_1_1xetla_1_1kernel_1_1gemm__t.html", null ],
    [ "gemm_t< dispatch_policy_default< gpu_arch::Xe >, brgemm_t_, epilogue_t_ >", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_0051d16bedb91f5891d70e390cac9b64a4.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__default_3_01gpu__arch_1_1Xe_01_4_0051d16bedb91f5891d70e390cac9b64a4" ],
    [ "gemm_t< dispatch_policy_int4_dequantize_kslicing< global_kslicing_ratio_, local_kslicing_ratio_, gpu_arch::Xe >, brgemm_t_, epilogue_t_ >", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__int4__dequantize__kslicing_3_01globb5991c0fff6e7db542248941f8142704.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__int4__dequantize__kslicing_3_01globb5991c0fff6e7db542248941f8142704" ],
    [ "gemm_t< dispatch_policy_kslicing< global_kslicing_ratio_, local_kslicing_ratio_, gpu_arch::Xe >, brgemm_t_, epilogue_t_ >", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratiae9f80c882ba18776d69f655bbd0163d.html", "classgpu_1_1xetla_1_1kernel_1_1gemm__t_3_01dispatch__policy__kslicing_3_01global__kslicing__ratiae9f80c882ba18776d69f655bbd0163d" ],
    [ "layer_norm_attr_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html", null ],
    [ "layer_norm_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t.html", null ],
    [ "layer_norm_bwd_t< dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ >", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84.html", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84" ],
    [ "layer_norm_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t.html", null ],
    [ "layer_norm_fwd_t< dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ >", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766.html", "structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766" ],
    [ "row_reduction_attr_t", "structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html", null ],
    [ "xetla_data_transformer", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html", null ],
    [ "xetla_data_transformer< dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe >", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24" ],
    [ "xetla_mha_attn_reg_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t" ],
    [ "xetla_mha_attn_reg_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t" ],
    [ "xetla_mha_core_attn_bwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t" ],
    [ "xetla_mha_core_attn_fwd_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t" ],
    [ "xetla_row_reduction_t", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html", null ],
    [ "xetla_row_reduction_t< dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ >", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html", "structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1" ]
];