var group__Parts =
[
    [ "EZR32HG320F64R69", "group__EZR32HG320F64R69.html", "group__EZR32HG320F64R69" ],
    [ "EZR32HG_ADC", "group__EZR32HG__ADC.html", "group__EZR32HG__ADC" ],
    [ "EZR32HG_ADC_BitFields", "group__EZR32HG__ADC__BitFields.html", "group__EZR32HG__ADC__BitFields" ],
    [ "EZR32HG_AES", "group__EZR32HG__AES.html", "group__EZR32HG__AES" ],
    [ "EZR32HG_AES_BitFields", "group__EZR32HG__AES__BitFields.html", "group__EZR32HG__AES__BitFields" ],
    [ "EZR32HG_AF_Pins", "group__EZR32HG__AF__Pins.html", "group__EZR32HG__AF__Pins" ],
    [ "EZR32HG_AF_Ports", "group__EZR32HG__AF__Ports.html", "group__EZR32HG__AF__Ports" ],
    [ "EZR32HG_CALIBRATE", "group__EZR32HG__CALIBRATE.html", "group__EZR32HG__CALIBRATE" ],
    [ "EZR32HG_CMU", "group__EZR32HG__CMU.html", "group__EZR32HG__CMU" ],
    [ "EZR32HG_CMU_BitFields", "group__EZR32HG__CMU__BitFields.html", "group__EZR32HG__CMU__BitFields" ],
    [ "EZR32HG_DEVINFO", "group__EZR32HG__DEVINFO.html", "group__EZR32HG__DEVINFO" ],
    [ "EZR32HG_DEVINFO_BitFields", "group__EZR32HG__DEVINFO__BitFields.html", "group__EZR32HG__DEVINFO__BitFields" ],
    [ "EZR32HG_DMA", "group__EZR32HG__DMA.html", "group__EZR32HG__DMA" ],
    [ "EZR32HG_DMACTRL_BitFields", "group__EZR32HG__DMACTRL__BitFields.html", "group__EZR32HG__DMACTRL__BitFields" ],
    [ "EZR32HG_DMAREQ_BitFields", "group__EZR32HG__DMAREQ__BitFields.html", "group__EZR32HG__DMAREQ__BitFields" ],
    [ "EZR32HG_DMA_BitFields", "group__EZR32HG__DMA__BitFields.html", "group__EZR32HG__DMA__BitFields" ],
    [ "EZR32HG_DMA_DESCRIPTOR", "group__EZR32HG__DMA__DESCRIPTOR.html", "group__EZR32HG__DMA__DESCRIPTOR" ],
    [ "EZR32HG_EMU", "group__EZR32HG__EMU.html", "group__EZR32HG__EMU" ],
    [ "EZR32HG_EMU_BitFields", "group__EZR32HG__EMU__BitFields.html", "group__EZR32HG__EMU__BitFields" ],
    [ "EZR32HG_GPIO", "group__EZR32HG__GPIO.html", "group__EZR32HG__GPIO" ],
    [ "EZR32HG_GPIO_BitFields", "group__EZR32HG__GPIO__BitFields.html", "group__EZR32HG__GPIO__BitFields" ],
    [ "EZR32HG_I2C", "group__EZR32HG__I2C.html", "group__EZR32HG__I2C" ],
    [ "EZR32HG_I2C_BitFields", "group__EZR32HG__I2C__BitFields.html", "group__EZR32HG__I2C__BitFields" ],
    [ "EZR32HG_IDAC", "group__EZR32HG__IDAC.html", "group__EZR32HG__IDAC" ],
    [ "EZR32HG_IDAC_BitFields", "group__EZR32HG__IDAC__BitFields.html", "group__EZR32HG__IDAC__BitFields" ],
    [ "EZR32HG_LEUART", "group__EZR32HG__LEUART.html", "group__EZR32HG__LEUART" ],
    [ "EZR32HG_LEUART_BitFields", "group__EZR32HG__LEUART__BitFields.html", "group__EZR32HG__LEUART__BitFields" ],
    [ "EZR32HG_MSC", "group__EZR32HG__MSC.html", "group__EZR32HG__MSC" ],
    [ "EZR32HG_MSC_BitFields", "group__EZR32HG__MSC__BitFields.html", "group__EZR32HG__MSC__BitFields" ],
    [ "EZR32HG_MTB", "group__EZR32HG__MTB.html", "group__EZR32HG__MTB" ],
    [ "EZR32HG_MTB_BitFields", "group__EZR32HG__MTB__BitFields.html", "group__EZR32HG__MTB__BitFields" ],
    [ "EZR32HG_PCNT", "group__EZR32HG__PCNT.html", "group__EZR32HG__PCNT" ],
    [ "EZR32HG_PCNT_BitFields", "group__EZR32HG__PCNT__BitFields.html", "group__EZR32HG__PCNT__BitFields" ],
    [ "EZR32HG_PRS", "group__EZR32HG__PRS.html", "group__EZR32HG__PRS" ],
    [ "EZR32HG_PRS_BitFields", "group__EZR32HG__PRS__BitFields.html", "group__EZR32HG__PRS__BitFields" ],
    [ "EZR32HG_PRS_Signals", "group__EZR32HG__PRS__Signals.html", "group__EZR32HG__PRS__Signals" ],
    [ "EZR32HG_RMU", "group__EZR32HG__RMU.html", "group__EZR32HG__RMU" ],
    [ "EZR32HG_RMU_BitFields", "group__EZR32HG__RMU__BitFields.html", "group__EZR32HG__RMU__BitFields" ],
    [ "EZR32HG_ROMTABLE", "group__EZR32HG__ROMTABLE.html", "group__EZR32HG__ROMTABLE" ],
    [ "EZR32HG_ROMTABLE_BitFields", "group__EZR32HG__ROMTABLE__BitFields.html", "group__EZR32HG__ROMTABLE__BitFields" ],
    [ "EZR32HG_RTC", "group__EZR32HG__RTC.html", "group__EZR32HG__RTC" ],
    [ "EZR32HG_RTC_BitFields", "group__EZR32HG__RTC__BitFields.html", "group__EZR32HG__RTC__BitFields" ],
    [ "EZR32HG_TIMER", "group__EZR32HG__TIMER.html", "group__EZR32HG__TIMER" ],
    [ "EZR32HG_TIMER_BitFields", "group__EZR32HG__TIMER__BitFields.html", "group__EZR32HG__TIMER__BitFields" ],
    [ "EZR32HG_USART", "group__EZR32HG__USART.html", "group__EZR32HG__USART" ],
    [ "EZR32HG_USARTRF_BitFields", "group__EZR32HG__USARTRF__BitFields.html", "group__EZR32HG__USARTRF__BitFields" ],
    [ "EZR32HG_USART_BitFields", "group__EZR32HG__USART__BitFields.html", "group__EZR32HG__USART__BitFields" ],
    [ "EZR32HG_USB", "group__EZR32HG__USB.html", "group__EZR32HG__USB" ],
    [ "EZR32HG_USB_BitFields", "group__EZR32HG__USB__BitFields.html", "group__EZR32HG__USB__BitFields" ],
    [ "EZR32HG_VCMP", "group__EZR32HG__VCMP.html", "group__EZR32HG__VCMP" ],
    [ "EZR32HG_VCMP_BitFields", "group__EZR32HG__VCMP__BitFields.html", "group__EZR32HG__VCMP__BitFields" ],
    [ "EZR32HG_WDOG", "group__EZR32HG__WDOG.html", "group__EZR32HG__WDOG" ],
    [ "EZR32HG_WDOG_BitFields", "group__EZR32HG__WDOG__BitFields.html", "group__EZR32HG__WDOG__BitFields" ],
    [ "DMA_CH_TypeDef", "structDMA__CH__TypeDef.html", [
      [ "CTRL", "structDMA__CH__TypeDef.html#a42c320e31a3b152836f99c5b414378df", null ]
    ] ],
    [ "GPIO_P_TypeDef", "structGPIO__P__TypeDef.html", [
      [ "CTRL", "structGPIO__P__TypeDef.html#a473a74fcee9b697cf642c887f167e900", null ],
      [ "DIN", "structGPIO__P__TypeDef.html#a8d6bab03ea08dc3e2408dbead3f69e99", null ],
      [ "DOUT", "structGPIO__P__TypeDef.html#ad49eb368c1fb770c9b3873f27d7f3cf0", null ],
      [ "DOUTCLR", "structGPIO__P__TypeDef.html#a48b9bb92719a589c4983c4115d3aab1f", null ],
      [ "DOUTSET", "structGPIO__P__TypeDef.html#a621cfc6fd02e0d852be38d0d66f0a6e9", null ],
      [ "DOUTTGL", "structGPIO__P__TypeDef.html#ac71a9aad29711f2a75831535cbd2848e", null ],
      [ "MODEH", "structGPIO__P__TypeDef.html#a4ee759a562af28eccb7c297bfc618855", null ],
      [ "MODEL", "structGPIO__P__TypeDef.html#a5418724025e260191444b876c75da4bb", null ],
      [ "PINLOCKN", "structGPIO__P__TypeDef.html#ae2004e79e252f39747bd7ab68d4d2022", null ]
    ] ],
    [ "PRS_CH_TypeDef", "structPRS__CH__TypeDef.html", [
      [ "CTRL", "structPRS__CH__TypeDef.html#a87aaa9a0fa4b70a4e86e3334756ba262", null ]
    ] ],
    [ "TIMER_CC_TypeDef", "structTIMER__CC__TypeDef.html", [
      [ "CCV", "structTIMER__CC__TypeDef.html#a08171cad28467b1a803b3557cc1127d7", null ],
      [ "CCVB", "structTIMER__CC__TypeDef.html#a954e0fd8b3bda78f99106ad3ebb7fa0f", null ],
      [ "CCVP", "structTIMER__CC__TypeDef.html#a1345286209ed7a06df44020b776103ca", null ],
      [ "CTRL", "structTIMER__CC__TypeDef.html#a6cc61bb28f687753c3527f6d0ccfba27", null ]
    ] ],
    [ "USB_DIEP_TypeDef", "structUSB__DIEP__TypeDef.html", [
      [ "CTL", "structUSB__DIEP__TypeDef.html#a1d09630892f4d39ec76e06840f7c877e", null ],
      [ "DMAADDR", "structUSB__DIEP__TypeDef.html#a5c0478a12ee11006ad8059e5776fa622", null ],
      [ "INT", "structUSB__DIEP__TypeDef.html#a21859e218459405dc42ef4910488688a", null ],
      [ "RESERVED0", "structUSB__DIEP__TypeDef.html#a923f3912f94a85617caed571ea3b00e7", null ],
      [ "RESERVED1", "structUSB__DIEP__TypeDef.html#a921d12b0c912527ac5396212e928fd7c", null ],
      [ "RESERVED2", "structUSB__DIEP__TypeDef.html#a3ee01c1213158522ef2e22aa4fd74172", null ],
      [ "TSIZ", "structUSB__DIEP__TypeDef.html#a8cf1849e59025cdbc1bda235c3298bec", null ],
      [ "TXFSTS", "structUSB__DIEP__TypeDef.html#a567d3862b1a6f7c77c6508ab76cc09cc", null ]
    ] ],
    [ "USB_DOEP_TypeDef", "structUSB__DOEP__TypeDef.html", [
      [ "CTL", "structUSB__DOEP__TypeDef.html#a4295697348152e1b0ebe8ab80620eea5", null ],
      [ "DMAADDR", "structUSB__DOEP__TypeDef.html#abc7f492a92ef8f60596d89d3d17e645f", null ],
      [ "INT", "structUSB__DOEP__TypeDef.html#a5071726b50034b6730d033d9e4edaa5c", null ],
      [ "RESERVED0", "structUSB__DOEP__TypeDef.html#ada644506c54e62a0cdbf6195a94388e5", null ],
      [ "RESERVED1", "structUSB__DOEP__TypeDef.html#a1c8a1be8faf371b1b66662edb992a4b1", null ],
      [ "RESERVED2", "structUSB__DOEP__TypeDef.html#afd9b074c9e8a8a87f421c0ce87d61767", null ],
      [ "TSIZ", "structUSB__DOEP__TypeDef.html#a4018ee3f31c65ca3f131eb44fbd3a422", null ]
    ] ]
];