ModuleName half_adder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 80 ,X2: 80 ,Y2: 80
Edge X1: 80 ,Y1: 80 ,X2: 80 ,Y2: 120
Edge X1: 80 ,Y1: 80 ,X2: 96 ,Y2: 80
Edge X1: 80 ,Y1: 120 ,X2: 96 ,Y2: 120
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 56 ,Y1: 96 ,X2: 72 ,Y2: 96
Edge X1: 72 ,Y1: 96 ,X2: 96 ,Y2: 96
Edge X1: 72 ,Y1: 96 ,X2: 72 ,Y2: 136
Edge X1: 72 ,Y1: 136 ,X2: 96 ,Y2: 136
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 88 ,X2: 168 ,Y2: 88
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 128 ,X2: 168 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 56 Top: 80 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 56 Top: 96 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 88 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 128 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 96 Top: 72
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 96 Top: 112
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
