
F407-EFALCON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e504  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000658  0800e698  0800e698  0001e698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ecf0  0800ecf0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ecf0  0800ecf0  0001ecf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ecf8  0800ecf8  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ecf8  0800ecf8  0001ecf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ecfc  0800ecfc  0001ecfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ed00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bd4  200001e0  0800eee0  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000db4  0800eee0  00020db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014bed  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028af  00000000  00000000  00034dfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011d8  00000000  00000000  000376b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010d8  00000000  00000000  00038888  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000223fe  00000000  00000000  00039960  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000db89  00000000  00000000  0005bd5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ce551  00000000  00000000  000698e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00137e38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005aec  00000000  00000000  00137eb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e67c 	.word	0x0800e67c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800e67c 	.word	0x0800e67c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ca6:	f000 b9bd 	b.w	8001024 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b972 	b.w	8001024 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9e08      	ldr	r6, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	4688      	mov	r8, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d14b      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d66:	428a      	cmp	r2, r1
 8000d68:	4615      	mov	r5, r2
 8000d6a:	d967      	bls.n	8000e3c <__udivmoddi4+0xe4>
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	b14a      	cbz	r2, 8000d86 <__udivmoddi4+0x2e>
 8000d72:	f1c2 0720 	rsb	r7, r2, #32
 8000d76:	fa01 f302 	lsl.w	r3, r1, r2
 8000d7a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d7e:	4095      	lsls	r5, r2
 8000d80:	ea47 0803 	orr.w	r8, r7, r3
 8000d84:	4094      	lsls	r4, r2
 8000d86:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d90:	fa1f fc85 	uxth.w	ip, r5
 8000d94:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d98:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9c:	fb07 f10c 	mul.w	r1, r7, ip
 8000da0:	4299      	cmp	r1, r3
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x60>
 8000da4:	18eb      	adds	r3, r5, r3
 8000da6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000daa:	f080 811b 	bcs.w	8000fe4 <__udivmoddi4+0x28c>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 8118 	bls.w	8000fe4 <__udivmoddi4+0x28c>
 8000db4:	3f02      	subs	r7, #2
 8000db6:	442b      	add	r3, r5
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dc0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dcc:	45a4      	cmp	ip, r4
 8000dce:	d909      	bls.n	8000de4 <__udivmoddi4+0x8c>
 8000dd0:	192c      	adds	r4, r5, r4
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	f080 8107 	bcs.w	8000fe8 <__udivmoddi4+0x290>
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	f240 8104 	bls.w	8000fe8 <__udivmoddi4+0x290>
 8000de0:	3802      	subs	r0, #2
 8000de2:	442c      	add	r4, r5
 8000de4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000de8:	eba4 040c 	sub.w	r4, r4, ip
 8000dec:	2700      	movs	r7, #0
 8000dee:	b11e      	cbz	r6, 8000df8 <__udivmoddi4+0xa0>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c6 4300 	strd	r4, r3, [r6]
 8000df8:	4639      	mov	r1, r7
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xbe>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	f000 80eb 	beq.w	8000fde <__udivmoddi4+0x286>
 8000e08:	2700      	movs	r7, #0
 8000e0a:	e9c6 0100 	strd	r0, r1, [r6]
 8000e0e:	4638      	mov	r0, r7
 8000e10:	4639      	mov	r1, r7
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f783 	clz	r7, r3
 8000e1a:	2f00      	cmp	r7, #0
 8000e1c:	d147      	bne.n	8000eae <__udivmoddi4+0x156>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd0>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80fa 	bhi.w	800101c <__udivmoddi4+0x2c4>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	4698      	mov	r8, r3
 8000e32:	2e00      	cmp	r6, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa0>
 8000e36:	e9c6 4800 	strd	r4, r8, [r6]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xe8>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 808f 	bne.w	8000f68 <__udivmoddi4+0x210>
 8000e4a:	1b49      	subs	r1, r1, r5
 8000e4c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e50:	fa1f f885 	uxth.w	r8, r5
 8000e54:	2701      	movs	r7, #1
 8000e56:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e5a:	0c23      	lsrs	r3, r4, #16
 8000e5c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e64:	fb08 f10c 	mul.w	r1, r8, ip
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e6c:	18eb      	adds	r3, r5, r3
 8000e6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x122>
 8000e74:	4299      	cmp	r1, r3
 8000e76:	f200 80cd 	bhi.w	8001014 <__udivmoddi4+0x2bc>
 8000e7a:	4684      	mov	ip, r0
 8000e7c:	1a59      	subs	r1, r3, r1
 8000e7e:	b2a3      	uxth	r3, r4
 8000e80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e84:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e88:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e8c:	fb08 f800 	mul.w	r8, r8, r0
 8000e90:	45a0      	cmp	r8, r4
 8000e92:	d907      	bls.n	8000ea4 <__udivmoddi4+0x14c>
 8000e94:	192c      	adds	r4, r5, r4
 8000e96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e9a:	d202      	bcs.n	8000ea2 <__udivmoddi4+0x14a>
 8000e9c:	45a0      	cmp	r8, r4
 8000e9e:	f200 80b6 	bhi.w	800100e <__udivmoddi4+0x2b6>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	eba4 0408 	sub.w	r4, r4, r8
 8000ea8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000eac:	e79f      	b.n	8000dee <__udivmoddi4+0x96>
 8000eae:	f1c7 0c20 	rsb	ip, r7, #32
 8000eb2:	40bb      	lsls	r3, r7
 8000eb4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000eb8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ebc:	fa01 f407 	lsl.w	r4, r1, r7
 8000ec0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000ec4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000ec8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ecc:	4325      	orrs	r5, r4
 8000ece:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ed2:	0c2c      	lsrs	r4, r5, #16
 8000ed4:	fb08 3319 	mls	r3, r8, r9, r3
 8000ed8:	fa1f fa8e 	uxth.w	sl, lr
 8000edc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ee0:	fb09 f40a 	mul.w	r4, r9, sl
 8000ee4:	429c      	cmp	r4, r3
 8000ee6:	fa02 f207 	lsl.w	r2, r2, r7
 8000eea:	fa00 f107 	lsl.w	r1, r0, r7
 8000eee:	d90b      	bls.n	8000f08 <__udivmoddi4+0x1b0>
 8000ef0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ef4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ef8:	f080 8087 	bcs.w	800100a <__udivmoddi4+0x2b2>
 8000efc:	429c      	cmp	r4, r3
 8000efe:	f240 8084 	bls.w	800100a <__udivmoddi4+0x2b2>
 8000f02:	f1a9 0902 	sub.w	r9, r9, #2
 8000f06:	4473      	add	r3, lr
 8000f08:	1b1b      	subs	r3, r3, r4
 8000f0a:	b2ad      	uxth	r5, r5
 8000f0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f10:	fb08 3310 	mls	r3, r8, r0, r3
 8000f14:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000f18:	fb00 fa0a 	mul.w	sl, r0, sl
 8000f1c:	45a2      	cmp	sl, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1da>
 8000f20:	eb1e 0404 	adds.w	r4, lr, r4
 8000f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f28:	d26b      	bcs.n	8001002 <__udivmoddi4+0x2aa>
 8000f2a:	45a2      	cmp	sl, r4
 8000f2c:	d969      	bls.n	8001002 <__udivmoddi4+0x2aa>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	4474      	add	r4, lr
 8000f32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f36:	fba0 8902 	umull	r8, r9, r0, r2
 8000f3a:	eba4 040a 	sub.w	r4, r4, sl
 8000f3e:	454c      	cmp	r4, r9
 8000f40:	46c2      	mov	sl, r8
 8000f42:	464b      	mov	r3, r9
 8000f44:	d354      	bcc.n	8000ff0 <__udivmoddi4+0x298>
 8000f46:	d051      	beq.n	8000fec <__udivmoddi4+0x294>
 8000f48:	2e00      	cmp	r6, #0
 8000f4a:	d069      	beq.n	8001020 <__udivmoddi4+0x2c8>
 8000f4c:	ebb1 050a 	subs.w	r5, r1, sl
 8000f50:	eb64 0403 	sbc.w	r4, r4, r3
 8000f54:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f58:	40fd      	lsrs	r5, r7
 8000f5a:	40fc      	lsrs	r4, r7
 8000f5c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f60:	e9c6 5400 	strd	r5, r4, [r6]
 8000f64:	2700      	movs	r7, #0
 8000f66:	e747      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f70:	4095      	lsls	r5, r2
 8000f72:	fa01 f002 	lsl.w	r0, r1, r2
 8000f76:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f7e:	4338      	orrs	r0, r7
 8000f80:	0c01      	lsrs	r1, r0, #16
 8000f82:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f86:	fa1f f885 	uxth.w	r8, r5
 8000f8a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f92:	fb07 f308 	mul.w	r3, r7, r8
 8000f96:	428b      	cmp	r3, r1
 8000f98:	fa04 f402 	lsl.w	r4, r4, r2
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x256>
 8000f9e:	1869      	adds	r1, r5, r1
 8000fa0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000fa4:	d22f      	bcs.n	8001006 <__udivmoddi4+0x2ae>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d92d      	bls.n	8001006 <__udivmoddi4+0x2ae>
 8000faa:	3f02      	subs	r7, #2
 8000fac:	4429      	add	r1, r5
 8000fae:	1acb      	subs	r3, r1, r3
 8000fb0:	b281      	uxth	r1, r0
 8000fb2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fb6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb00 f308 	mul.w	r3, r0, r8
 8000fc2:	428b      	cmp	r3, r1
 8000fc4:	d907      	bls.n	8000fd6 <__udivmoddi4+0x27e>
 8000fc6:	1869      	adds	r1, r5, r1
 8000fc8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fcc:	d217      	bcs.n	8000ffe <__udivmoddi4+0x2a6>
 8000fce:	428b      	cmp	r3, r1
 8000fd0:	d915      	bls.n	8000ffe <__udivmoddi4+0x2a6>
 8000fd2:	3802      	subs	r0, #2
 8000fd4:	4429      	add	r1, r5
 8000fd6:	1ac9      	subs	r1, r1, r3
 8000fd8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000fdc:	e73b      	b.n	8000e56 <__udivmoddi4+0xfe>
 8000fde:	4637      	mov	r7, r6
 8000fe0:	4630      	mov	r0, r6
 8000fe2:	e709      	b.n	8000df8 <__udivmoddi4+0xa0>
 8000fe4:	4607      	mov	r7, r0
 8000fe6:	e6e7      	b.n	8000db8 <__udivmoddi4+0x60>
 8000fe8:	4618      	mov	r0, r3
 8000fea:	e6fb      	b.n	8000de4 <__udivmoddi4+0x8c>
 8000fec:	4541      	cmp	r1, r8
 8000fee:	d2ab      	bcs.n	8000f48 <__udivmoddi4+0x1f0>
 8000ff0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ff4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	e7a4      	b.n	8000f48 <__udivmoddi4+0x1f0>
 8000ffe:	4660      	mov	r0, ip
 8001000:	e7e9      	b.n	8000fd6 <__udivmoddi4+0x27e>
 8001002:	4618      	mov	r0, r3
 8001004:	e795      	b.n	8000f32 <__udivmoddi4+0x1da>
 8001006:	4667      	mov	r7, ip
 8001008:	e7d1      	b.n	8000fae <__udivmoddi4+0x256>
 800100a:	4681      	mov	r9, r0
 800100c:	e77c      	b.n	8000f08 <__udivmoddi4+0x1b0>
 800100e:	3802      	subs	r0, #2
 8001010:	442c      	add	r4, r5
 8001012:	e747      	b.n	8000ea4 <__udivmoddi4+0x14c>
 8001014:	f1ac 0c02 	sub.w	ip, ip, #2
 8001018:	442b      	add	r3, r5
 800101a:	e72f      	b.n	8000e7c <__udivmoddi4+0x124>
 800101c:	4638      	mov	r0, r7
 800101e:	e708      	b.n	8000e32 <__udivmoddi4+0xda>
 8001020:	4637      	mov	r7, r6
 8001022:	e6e9      	b.n	8000df8 <__udivmoddi4+0xa0>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
    devAddr = HMC5883L_DEFAULT_ADDRESS;
 800102c:	4b08      	ldr	r3, [pc, #32]	; (8001050 <HMC5883L_initialize+0x28>)
 800102e:	221e      	movs	r2, #30
 8001030:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_A,
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HMC5883L_initialize+0x28>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2270      	movs	r2, #112	; 0x70
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f8a8 	bl	8001190 <I2Cdev_writeByte>
        (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
        (HMC5883L_RATE_15     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
        (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1)));

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 8001040:	2001      	movs	r0, #1
 8001042:	f000 f831 	bl	80010a8 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 8001046:	2000      	movs	r0, #0
 8001048:	f000 f842 	bl	80010d0 <HMC5883L_setMode>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200001fc 	.word	0x200001fc

08001054 <HMC5883L_testConnection>:

/** Verify the I2C connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool HMC5883L_testConnection() {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af02      	add	r7, sp, #8
    if (I2Cdev_readBytes(devAddr, HMC5883L_RA_ID_A, 3, buffer, 0) == 3) {
 800105a:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <HMC5883L_testConnection+0x4c>)
 800105c:	7818      	ldrb	r0, [r3, #0]
 800105e:	2300      	movs	r3, #0
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <HMC5883L_testConnection+0x50>)
 8001064:	2203      	movs	r2, #3
 8001066:	210a      	movs	r1, #10
 8001068:	f000 f85a 	bl	8001120 <I2Cdev_readBytes>
 800106c:	4603      	mov	r3, r0
 800106e:	2b03      	cmp	r3, #3
 8001070:	d112      	bne.n	8001098 <HMC5883L_testConnection+0x44>
        return (buffer[0] == 'H' && buffer[1] == '4' && buffer[2] == '3');
 8001072:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <HMC5883L_testConnection+0x50>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b48      	cmp	r3, #72	; 0x48
 8001078:	d109      	bne.n	800108e <HMC5883L_testConnection+0x3a>
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HMC5883L_testConnection+0x50>)
 800107c:	785b      	ldrb	r3, [r3, #1]
 800107e:	2b34      	cmp	r3, #52	; 0x34
 8001080:	d105      	bne.n	800108e <HMC5883L_testConnection+0x3a>
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <HMC5883L_testConnection+0x50>)
 8001084:	789b      	ldrb	r3, [r3, #2]
 8001086:	2b33      	cmp	r3, #51	; 0x33
 8001088:	d101      	bne.n	800108e <HMC5883L_testConnection+0x3a>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <HMC5883L_testConnection+0x3c>
 800108e:	2300      	movs	r3, #0
 8001090:	f003 0301 	and.w	r3, r3, #1
 8001094:	b2db      	uxtb	r3, r3
 8001096:	e000      	b.n	800109a <HMC5883L_testConnection+0x46>
    }
    return false;
 8001098:	2300      	movs	r3, #0
}
 800109a:	4618      	mov	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	200001fc 	.word	0x200001fc
 80010a4:	20000200 	.word	0x20000200

080010a8 <HMC5883L_setGain>:
 * @see getGain()
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */
void HMC5883L_setGain(uint8_t gain) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_CONFIG_B, gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1));
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HMC5883L_setGain+0x24>)
 80010b4:	7818      	ldrb	r0, [r3, #0]
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	015b      	lsls	r3, r3, #5
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	461a      	mov	r2, r3
 80010be:	2101      	movs	r1, #1
 80010c0:	f000 f866 	bl	8001190 <I2Cdev_writeByte>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200001fc 	.word	0x200001fc

080010d0 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
    I2Cdev_writeByte(devAddr, HMC5883L_RA_MODE, newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1));
 80010da:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <HMC5883L_setMode+0x28>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	79fa      	ldrb	r2, [r7, #7]
 80010e0:	2102      	movs	r1, #2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f854 	bl	8001190 <I2Cdev_writeByte>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 80010e8:	4a04      	ldr	r2, [pc, #16]	; (80010fc <HMC5883L_setMode+0x2c>)
 80010ea:	79fb      	ldrb	r3, [r7, #7]
 80010ec:	7013      	strb	r3, [r2, #0]
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	200001fc 	.word	0x200001fc
 80010fc:	20000206 	.word	0x20000206

08001100 <I2Cdev_init>:
uint16_t I2Cdev_readTimeout = I2CDEV_DEFAULT_READ_TIMEOUT;

/** Sets device handle to use for communications
 * You can call this function and set any other device at any moment
 */
void I2Cdev_init(I2C_HandleTypeDef * hi2c){
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	I2Cdev_hi2c = hi2c;
 8001108:	4a04      	ldr	r2, [pc, #16]	; (800111c <I2Cdev_init+0x1c>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20000208 	.word	0x20000208

08001120 <I2Cdev_readBytes>:
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev_readTimeout)
 * @return Number of bytes read (-1 indicates failure)
 */
uint8_t I2Cdev_readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af02      	add	r7, sp, #8
 8001126:	603b      	str	r3, [r7, #0]
 8001128:	4603      	mov	r3, r0
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	460b      	mov	r3, r1
 800112e:	71bb      	strb	r3, [r7, #6]
 8001130:	4613      	mov	r3, r2
 8001132:	717b      	strb	r3, [r7, #5]
    uint16_t tout = timeout > 0 ? timeout : I2CDEV_DEFAULT_READ_TIMEOUT;
 8001134:	8b3b      	ldrh	r3, [r7, #24]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <I2Cdev_readBytes+0x1e>
 800113a:	8b3b      	ldrh	r3, [r7, #24]
 800113c:	e001      	b.n	8001142 <I2Cdev_readBytes+0x22>
 800113e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001142:	81fb      	strh	r3, [r7, #14]

    HAL_I2C_Master_Transmit(I2Cdev_hi2c, devAddr << 1, &regAddr, 1, tout);
 8001144:	4b11      	ldr	r3, [pc, #68]	; (800118c <I2Cdev_readBytes+0x6c>)
 8001146:	6818      	ldr	r0, [r3, #0]
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	b29b      	uxth	r3, r3
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	b299      	uxth	r1, r3
 8001150:	89fb      	ldrh	r3, [r7, #14]
 8001152:	1dba      	adds	r2, r7, #6
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	f004 fea8 	bl	8005eac <HAL_I2C_Master_Transmit>
    if (HAL_I2C_Master_Receive(I2Cdev_hi2c, devAddr << 1, data, length, tout) == HAL_OK) return length;
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <I2Cdev_readBytes+0x6c>)
 800115e:	6818      	ldr	r0, [r3, #0]
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	b29b      	uxth	r3, r3
 8001164:	005b      	lsls	r3, r3, #1
 8001166:	b299      	uxth	r1, r3
 8001168:	797b      	ldrb	r3, [r7, #5]
 800116a:	b29a      	uxth	r2, r3
 800116c:	89fb      	ldrh	r3, [r7, #14]
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	4613      	mov	r3, r2
 8001172:	683a      	ldr	r2, [r7, #0]
 8001174:	f004 ff98 	bl	80060a8 <HAL_I2C_Master_Receive>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d101      	bne.n	8001182 <I2Cdev_readBytes+0x62>
 800117e:	797b      	ldrb	r3, [r7, #5]
 8001180:	e000      	b.n	8001184 <I2Cdev_readBytes+0x64>
    return -1;
 8001182:	23ff      	movs	r3, #255	; 0xff
}
 8001184:	4618      	mov	r0, r3
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000208 	.word	0x20000208

08001190 <I2Cdev_writeByte>:
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
 800119a:	460b      	mov	r3, r1
 800119c:	71bb      	strb	r3, [r7, #6]
 800119e:	4613      	mov	r3, r2
 80011a0:	717b      	strb	r3, [r7, #5]
    return I2Cdev_writeBytes(devAddr, regAddr, 1, &data);
 80011a2:	1d7b      	adds	r3, r7, #5
 80011a4:	79b9      	ldrb	r1, [r7, #6]
 80011a6:	79f8      	ldrb	r0, [r7, #7]
 80011a8:	2201      	movs	r2, #1
 80011aa:	f000 f805 	bl	80011b8 <I2Cdev_writeBytes>
 80011ae:	4603      	mov	r3, r0
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <I2Cdev_writeBytes>:
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
uint16_t I2Cdev_writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* pData)
{
 80011b8:	b590      	push	{r4, r7, lr}
 80011ba:	b089      	sub	sp, #36	; 0x24
 80011bc:	af04      	add	r7, sp, #16
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
 80011c4:	460b      	mov	r3, r1
 80011c6:	71bb      	strb	r3, [r7, #6]
 80011c8:	4613      	mov	r3, r2
 80011ca:	717b      	strb	r3, [r7, #5]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(I2Cdev_hi2c, devAddr << 1, regAddr, I2C_MEMADD_SIZE_8BIT, pData, length, 1000);
 80011cc:	4b10      	ldr	r3, [pc, #64]	; (8001210 <I2Cdev_writeBytes+0x58>)
 80011ce:	6818      	ldr	r0, [r3, #0]
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	b299      	uxth	r1, r3
 80011d8:	79bb      	ldrb	r3, [r7, #6]
 80011da:	b29c      	uxth	r4, r3
 80011dc:	797b      	ldrb	r3, [r7, #5]
 80011de:	b29b      	uxth	r3, r3
 80011e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80011e4:	9202      	str	r2, [sp, #8]
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	2301      	movs	r3, #1
 80011ee:	4622      	mov	r2, r4
 80011f0:	f005 f980 	bl	80064f4 <HAL_I2C_Mem_Write>
 80011f4:	4603      	mov	r3, r0
 80011f6:	73fb      	strb	r3, [r7, #15]
    return status == HAL_OK;
 80011f8:	7bfb      	ldrb	r3, [r7, #15]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	bf0c      	ite	eq
 80011fe:	2301      	moveq	r3, #1
 8001200:	2300      	movne	r3, #0
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b29b      	uxth	r3, r3
}
 8001206:	4618      	mov	r0, r3
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	bd90      	pop	{r4, r7, pc}
 800120e:	bf00      	nop
 8001210:	20000208 	.word	0x20000208

08001214 <kalman_init>:
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001220:	edc7 0a01 	vstr	s1, [r7, #4]
 8001224:	ed87 1a00 	vstr	s2, [r7]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	609a      	str	r2, [r3, #8]
 800123a:	bf00      	nop
 800123c:	3714      	adds	r7, #20
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <bmp280_init_default_params>:

#define BMP280_RESET_VALUE     0xB6



void bmp280_init_default_params(bmp280_params_t *params) {
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
	params->mode = BMP280_MODE_NORMAL;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2203      	movs	r2, #3
 8001252:	701a      	strb	r2, [r3, #0]
	params->filter = BMP280_FILTER_2;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2201      	movs	r2, #1
 8001258:	705a      	strb	r2, [r3, #1]
	params->oversampling_pressure = BMP280_HIGH_RES;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2204      	movs	r2, #4
 800125e:	709a      	strb	r2, [r3, #2]
	params->oversampling_temperature = BMP280_ULTRA_LOW_POWER;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2201      	movs	r2, #1
 8001264:	70da      	strb	r2, [r3, #3]
	params->oversampling_humidity = BMP280_SKIPPED;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	711a      	strb	r2, [r3, #4]
	params->standby = BMP280_STANDBY_05;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	715a      	strb	r2, [r3, #5]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <read_register16>:

static bool read_register16(BMP280_HandleTypedef *dev, uint8_t addr, uint16_t *value) {
 800127e:	b580      	push	{r7, lr}
 8001280:	b08a      	sub	sp, #40	; 0x28
 8001282:	af04      	add	r7, sp, #16
 8001284:	60f8      	str	r0, [r7, #12]
 8001286:	460b      	mov	r3, r1
 8001288:	607a      	str	r2, [r7, #4]
 800128a:	72fb      	strb	r3, [r7, #11]
	uint16_t tx_buff;
	uint8_t rx_buff[2];
	tx_buff = (dev->addr << 1);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	82fb      	strh	r3, [r7, #22]

	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, rx_buff, 2, 5000)
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001298:	7afb      	ldrb	r3, [r7, #11]
 800129a:	b29a      	uxth	r2, r3
 800129c:	8af9      	ldrh	r1, [r7, #22]
 800129e:	f241 3388 	movw	r3, #5000	; 0x1388
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2302      	movs	r3, #2
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2301      	movs	r3, #1
 80012b0:	f005 fa1a 	bl	80066e8 <HAL_I2C_Mem_Read>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d10b      	bne.n	80012d2 <read_register16+0x54>
			== HAL_OK) {
		*value = (uint16_t) ((rx_buff[1] << 8) | rx_buff[0]);
 80012ba:	7d7b      	ldrb	r3, [r7, #21]
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	b21a      	sxth	r2, r3
 80012c0:	7d3b      	ldrb	r3, [r7, #20]
 80012c2:	b21b      	sxth	r3, r3
 80012c4:	4313      	orrs	r3, r2
 80012c6:	b21b      	sxth	r3, r3
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	801a      	strh	r2, [r3, #0]
		return true;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e000      	b.n	80012d4 <read_register16+0x56>
	} else
		return false;
 80012d2:	2300      	movs	r3, #0

}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <read_data>:

static inline int read_data(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t *value,
		uint8_t len) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b08b      	sub	sp, #44	; 0x2c
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	607a      	str	r2, [r7, #4]
 80012e6:	461a      	mov	r2, r3
 80012e8:	460b      	mov	r3, r1
 80012ea:	72fb      	strb	r3, [r7, #11]
 80012ec:	4613      	mov	r3, r2
 80012ee:	72bb      	strb	r3, [r7, #10]
	uint16_t tx_buff;
	tx_buff = (dev->addr << 1);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	82fb      	strh	r3, [r7, #22]
	if (HAL_I2C_Mem_Read(dev->i2c, tx_buff, addr, 1, value, len, 5000) == HAL_OK)
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80012fc:	7afb      	ldrb	r3, [r7, #11]
 80012fe:	b29c      	uxth	r4, r3
 8001300:	7abb      	ldrb	r3, [r7, #10]
 8001302:	b29b      	uxth	r3, r3
 8001304:	8af9      	ldrh	r1, [r7, #22]
 8001306:	f241 3288 	movw	r2, #5000	; 0x1388
 800130a:	9202      	str	r2, [sp, #8]
 800130c:	9301      	str	r3, [sp, #4]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2301      	movs	r3, #1
 8001314:	4622      	mov	r2, r4
 8001316:	f005 f9e7 	bl	80066e8 <HAL_I2C_Mem_Read>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d101      	bne.n	8001324 <read_data+0x48>
		return 0;
 8001320:	2300      	movs	r3, #0
 8001322:	e000      	b.n	8001326 <read_data+0x4a>
	else
		return 1;
 8001324:	2301      	movs	r3, #1

}
 8001326:	4618      	mov	r0, r3
 8001328:	371c      	adds	r7, #28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd90      	pop	{r4, r7, pc}

0800132e <read_calibration_data>:

static bool read_calibration_data(BMP280_HandleTypedef *dev) {
 800132e:	b580      	push	{r7, lr}
 8001330:	b082      	sub	sp, #8
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]

	if (read_register16(dev, 0x88, &dev->dig_T1)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	461a      	mov	r2, r3
 800133a:	2188      	movs	r1, #136	; 0x88
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff9e 	bl	800127e <read_register16>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d06f      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8a, (uint16_t *) &dev->dig_T2)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3302      	adds	r3, #2
 800134c:	461a      	mov	r2, r3
 800134e:	218a      	movs	r1, #138	; 0x8a
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f7ff ff94 	bl	800127e <read_register16>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d065      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8c, (uint16_t *) &dev->dig_T3)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	3304      	adds	r3, #4
 8001360:	461a      	mov	r2, r3
 8001362:	218c      	movs	r1, #140	; 0x8c
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff ff8a 	bl	800127e <read_register16>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d05b      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x8e, &dev->dig_P1)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3306      	adds	r3, #6
 8001374:	461a      	mov	r2, r3
 8001376:	218e      	movs	r1, #142	; 0x8e
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff ff80 	bl	800127e <read_register16>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d051      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x90, (uint16_t *) &dev->dig_P2)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3308      	adds	r3, #8
 8001388:	461a      	mov	r2, r3
 800138a:	2190      	movs	r1, #144	; 0x90
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f7ff ff76 	bl	800127e <read_register16>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d047      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x92, (uint16_t *) &dev->dig_P3)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	330a      	adds	r3, #10
 800139c:	461a      	mov	r2, r3
 800139e:	2192      	movs	r1, #146	; 0x92
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ff6c 	bl	800127e <read_register16>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d03d      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x94, (uint16_t *) &dev->dig_P4)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	330c      	adds	r3, #12
 80013b0:	461a      	mov	r2, r3
 80013b2:	2194      	movs	r1, #148	; 0x94
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff ff62 	bl	800127e <read_register16>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d033      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x96, (uint16_t *) &dev->dig_P5)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	330e      	adds	r3, #14
 80013c4:	461a      	mov	r2, r3
 80013c6:	2196      	movs	r1, #150	; 0x96
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff58 	bl	800127e <read_register16>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d029      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x98, (uint16_t *) &dev->dig_P6)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3310      	adds	r3, #16
 80013d8:	461a      	mov	r2, r3
 80013da:	2198      	movs	r1, #152	; 0x98
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ff4e 	bl	800127e <read_register16>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d01f      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9a, (uint16_t *) &dev->dig_P7)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3312      	adds	r3, #18
 80013ec:	461a      	mov	r2, r3
 80013ee:	219a      	movs	r1, #154	; 0x9a
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f7ff ff44 	bl	800127e <read_register16>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d015      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9c, (uint16_t *) &dev->dig_P8)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3314      	adds	r3, #20
 8001400:	461a      	mov	r2, r3
 8001402:	219c      	movs	r1, #156	; 0x9c
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff3a 	bl	800127e <read_register16>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d00b      	beq.n	8001428 <read_calibration_data+0xfa>
			&& read_register16(dev, 0x9e,
					(uint16_t *) &dev->dig_P9)) {
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3316      	adds	r3, #22
			&& read_register16(dev, 0x9e,
 8001414:	461a      	mov	r2, r3
 8001416:	219e      	movs	r1, #158	; 0x9e
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ff30 	bl	800127e <read_register16>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <read_calibration_data+0xfa>

		return true;
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <read_calibration_data+0xfc>
	}

	return false;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <read_hum_calibration_data>:

static bool read_hum_calibration_data(BMP280_HandleTypedef *dev) {
 8001432:	b580      	push	{r7, lr}
 8001434:	b084      	sub	sp, #16
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
	uint16_t h4, h5;

	if (!read_data(dev, 0xa1, &dev->dig_H1, 1)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f103 0218 	add.w	r2, r3, #24
 8001440:	2301      	movs	r3, #1
 8001442:	21a1      	movs	r1, #161	; 0xa1
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff49 	bl	80012dc <read_data>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d14b      	bne.n	80014e8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe1, (uint16_t *) &dev->dig_H2)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	331a      	adds	r3, #26
 8001454:	461a      	mov	r2, r3
 8001456:	21e1      	movs	r1, #225	; 0xe1
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff ff10 	bl	800127e <read_register16>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d041      	beq.n	80014e8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe3, &dev->dig_H3, 1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f103 021c 	add.w	r2, r3, #28
 800146a:	2301      	movs	r3, #1
 800146c:	21e3      	movs	r1, #227	; 0xe3
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ff34 	bl	80012dc <read_data>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d136      	bne.n	80014e8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe4, &h4)
 800147a:	f107 030e 	add.w	r3, r7, #14
 800147e:	461a      	mov	r2, r3
 8001480:	21e4      	movs	r1, #228	; 0xe4
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff fefb 	bl	800127e <read_register16>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d02c      	beq.n	80014e8 <read_hum_calibration_data+0xb6>
			&& read_register16(dev, 0xe5, &h5)
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	461a      	mov	r2, r3
 8001494:	21e5      	movs	r1, #229	; 0xe5
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fef1 	bl	800127e <read_register16>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d022      	beq.n	80014e8 <read_hum_calibration_data+0xb6>
			&& !read_data(dev, 0xe7, (uint8_t *) &dev->dig_H6, 1)) {
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	f103 0222 	add.w	r2, r3, #34	; 0x22
 80014a8:	2301      	movs	r3, #1
 80014aa:	21e7      	movs	r1, #231	; 0xe7
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff15 	bl	80012dc <read_data>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d117      	bne.n	80014e8 <read_hum_calibration_data+0xb6>
		dev->dig_H4 = (h4 & 0x00ff) << 4 | (h4 & 0x0f00) >> 8;
 80014b8:	89fb      	ldrh	r3, [r7, #14]
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	b21b      	sxth	r3, r3
 80014be:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 80014c2:	b21a      	sxth	r2, r3
 80014c4:	89fb      	ldrh	r3, [r7, #14]
 80014c6:	121b      	asrs	r3, r3, #8
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21a      	sxth	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	83da      	strh	r2, [r3, #30]
		dev->dig_H5 = h5 >> 4;
 80014d8:	89bb      	ldrh	r3, [r7, #12]
 80014da:	091b      	lsrs	r3, r3, #4
 80014dc:	b29b      	uxth	r3, r3
 80014de:	b21a      	sxth	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	841a      	strh	r2, [r3, #32]

		return true;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e000      	b.n	80014ea <read_hum_calibration_data+0xb8>
	}

	return false;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <write_register8>:

static int write_register8(BMP280_HandleTypedef *dev, uint8_t addr, uint8_t value) {
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b088      	sub	sp, #32
 80014f6:	af04      	add	r7, sp, #16
 80014f8:	6078      	str	r0, [r7, #4]
 80014fa:	460b      	mov	r3, r1
 80014fc:	70fb      	strb	r3, [r7, #3]
 80014fe:	4613      	mov	r3, r2
 8001500:	70bb      	strb	r3, [r7, #2]
	uint16_t tx_buff;

	tx_buff = (dev->addr << 1);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	81fb      	strh	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(dev->i2c, tx_buff, addr, 1, &value, 1, 10000) == HAL_OK)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800150e:	78fb      	ldrb	r3, [r7, #3]
 8001510:	b29a      	uxth	r2, r3
 8001512:	89f9      	ldrh	r1, [r7, #14]
 8001514:	f242 7310 	movw	r3, #10000	; 0x2710
 8001518:	9302      	str	r3, [sp, #8]
 800151a:	2301      	movs	r3, #1
 800151c:	9301      	str	r3, [sp, #4]
 800151e:	1cbb      	adds	r3, r7, #2
 8001520:	9300      	str	r3, [sp, #0]
 8001522:	2301      	movs	r3, #1
 8001524:	f004 ffe6 	bl	80064f4 <HAL_I2C_Mem_Write>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <write_register8+0x40>
		return false;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <write_register8+0x42>
	else
		return true;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <bmp280_init>:

bool bmp280_init(BMP280_HandleTypedef *dev, bmp280_params_t *params) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]

	if (dev->addr != BMP280_I2C_ADDRESS_0
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800154a:	2b76      	cmp	r3, #118	; 0x76
 800154c:	d005      	beq.n	800155a <bmp280_init+0x1e>
			&& dev->addr != BMP280_I2C_ADDRESS_1) {
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001552:	2b77      	cmp	r3, #119	; 0x77
 8001554:	d001      	beq.n	800155a <bmp280_init+0x1e>

		return false;
 8001556:	2300      	movs	r3, #0
 8001558:	e099      	b.n	800168e <bmp280_init+0x152>
	}

	if (read_data(dev, BMP280_REG_ID, &dev->id, 1)) {
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001560:	2301      	movs	r3, #1
 8001562:	21d0      	movs	r1, #208	; 0xd0
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff feb9 	bl	80012dc <read_data>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <bmp280_init+0x38>
		return false;
 8001570:	2300      	movs	r3, #0
 8001572:	e08c      	b.n	800168e <bmp280_init+0x152>
	}

	if (dev->id != BMP280_CHIP_ID && dev->id != BME280_CHIP_ID) {
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800157a:	2b58      	cmp	r3, #88	; 0x58
 800157c:	d006      	beq.n	800158c <bmp280_init+0x50>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001584:	2b60      	cmp	r3, #96	; 0x60
 8001586:	d001      	beq.n	800158c <bmp280_init+0x50>

		return false;
 8001588:	2300      	movs	r3, #0
 800158a:	e080      	b.n	800168e <bmp280_init+0x152>
	}

	// Soft reset.
	if (write_register8(dev, BMP280_REG_RESET, BMP280_RESET_VALUE)) {
 800158c:	22b6      	movs	r2, #182	; 0xb6
 800158e:	21e0      	movs	r1, #224	; 0xe0
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ffae 	bl	80014f2 <write_register8>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <bmp280_init+0x64>
		return false;
 800159c:	2300      	movs	r3, #0
 800159e:	e076      	b.n	800168e <bmp280_init+0x152>
	}

	// Wait until finished copying over the NVP data.
	while (1) {
		uint8_t status;
		if (!read_data(dev, BMP280_REG_STATUS, &status, 1)
 80015a0:	f107 020c 	add.w	r2, r7, #12
 80015a4:	2301      	movs	r3, #1
 80015a6:	21f3      	movs	r1, #243	; 0xf3
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f7ff fe97 	bl	80012dc <read_data>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f5      	bne.n	80015a0 <bmp280_init+0x64>
				&& (status & 1) == 0)
 80015b4:	7b3b      	ldrb	r3, [r7, #12]
 80015b6:	f003 0301 	and.w	r3, r3, #1
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <bmp280_init+0x64>
			break;
	}

	if (!read_calibration_data(dev)) {
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff feb5 	bl	800132e <read_calibration_data>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f083 0301 	eor.w	r3, r3, #1
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d100      	bne.n	80015d2 <bmp280_init+0x96>
 80015d0:	e001      	b.n	80015d6 <bmp280_init+0x9a>
		return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e05b      	b.n	800168e <bmp280_init+0x152>
	}

	if (dev->id == BME280_CHIP_ID && !read_hum_calibration_data(dev)) {
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80015dc:	2b60      	cmp	r3, #96	; 0x60
 80015de:	d10a      	bne.n	80015f6 <bmp280_init+0xba>
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff ff26 	bl	8001432 <read_hum_calibration_data>
 80015e6:	4603      	mov	r3, r0
 80015e8:	f083 0301 	eor.w	r3, r3, #1
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d001      	beq.n	80015f6 <bmp280_init+0xba>
		return false;
 80015f2:	2300      	movs	r3, #0
 80015f4:	e04b      	b.n	800168e <bmp280_init+0x152>
	}

	uint8_t config = (params->standby << 5) | (params->filter << 2);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	795b      	ldrb	r3, [r3, #5]
 80015fa:	015b      	lsls	r3, r3, #5
 80015fc:	b25a      	sxtb	r2, r3
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	785b      	ldrb	r3, [r3, #1]
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	b25b      	sxtb	r3, r3
 8001606:	4313      	orrs	r3, r2
 8001608:	b25b      	sxtb	r3, r3
 800160a:	73fb      	strb	r3, [r7, #15]
	if (write_register8(dev, BMP280_REG_CONFIG, config)) {
 800160c:	7bfb      	ldrb	r3, [r7, #15]
 800160e:	461a      	mov	r2, r3
 8001610:	21f5      	movs	r1, #245	; 0xf5
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ff6d 	bl	80014f2 <write_register8>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <bmp280_init+0xe6>
		return false;
 800161e:	2300      	movs	r3, #0
 8001620:	e035      	b.n	800168e <bmp280_init+0x152>
	}

	if (params->mode == BMP280_MODE_FORCED) {
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b01      	cmp	r3, #1
 8001628:	d102      	bne.n	8001630 <bmp280_init+0xf4>
		params->mode = BMP280_MODE_SLEEP;  // initial mode for forced is sleep
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	2200      	movs	r2, #0
 800162e:	701a      	strb	r2, [r3, #0]
	}

	uint8_t ctrl = (params->oversampling_temperature << 5)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	78db      	ldrb	r3, [r3, #3]
 8001634:	015b      	lsls	r3, r3, #5
			| (params->oversampling_pressure << 2) | (params->mode);
 8001636:	b25a      	sxtb	r2, r3
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	789b      	ldrb	r3, [r3, #2]
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	b25b      	sxtb	r3, r3
 8001640:	4313      	orrs	r3, r2
 8001642:	b25a      	sxtb	r2, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	b25b      	sxtb	r3, r3
 800164a:	4313      	orrs	r3, r2
 800164c:	b25b      	sxtb	r3, r3
	uint8_t ctrl = (params->oversampling_temperature << 5)
 800164e:	73bb      	strb	r3, [r7, #14]

	if (dev->id == BME280_CHIP_ID) {
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001656:	2b60      	cmp	r3, #96	; 0x60
 8001658:	d10d      	bne.n	8001676 <bmp280_init+0x13a>
		// Write crtl hum reg first, only active after write to BMP280_REG_CTRL.
		uint8_t ctrl_hum = params->oversampling_humidity;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	791b      	ldrb	r3, [r3, #4]
 800165e:	737b      	strb	r3, [r7, #13]
		if (write_register8(dev, BMP280_REG_CTRL_HUM, ctrl_hum)) {
 8001660:	7b7b      	ldrb	r3, [r7, #13]
 8001662:	461a      	mov	r2, r3
 8001664:	21f2      	movs	r1, #242	; 0xf2
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ff43 	bl	80014f2 <write_register8>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <bmp280_init+0x13a>
			return false;
 8001672:	2300      	movs	r3, #0
 8001674:	e00b      	b.n	800168e <bmp280_init+0x152>
		}
	}

	if (write_register8(dev, BMP280_REG_CTRL, ctrl)) {
 8001676:	7bbb      	ldrb	r3, [r7, #14]
 8001678:	461a      	mov	r2, r3
 800167a:	21f4      	movs	r1, #244	; 0xf4
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff38 	bl	80014f2 <write_register8>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <bmp280_init+0x150>
		return false;
 8001688:	2300      	movs	r3, #0
 800168a:	e000      	b.n	800168e <bmp280_init+0x152>
	}

	return true;
 800168c:	2301      	movs	r3, #1
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <bmp280_is_measuring>:
		return false;
	}
	return true;
}

bool bmp280_is_measuring(BMP280_HandleTypedef *dev) {
 8001696:	b580      	push	{r7, lr}
 8001698:	b084      	sub	sp, #16
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
	uint8_t status;
	if (read_data(dev, BMP280_REG_STATUS, &status, 1))
 800169e:	f107 020f 	add.w	r2, r7, #15
 80016a2:	2301      	movs	r3, #1
 80016a4:	21f3      	movs	r1, #243	; 0xf3
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff fe18 	bl	80012dc <read_data>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <bmp280_is_measuring+0x20>
		return false;
 80016b2:	2300      	movs	r3, #0
 80016b4:	e007      	b.n	80016c6 <bmp280_is_measuring+0x30>
	if (status & (1 << 3)) {
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	f003 0308 	and.w	r3, r3, #8
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <bmp280_is_measuring+0x2e>
		return true;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e000      	b.n	80016c6 <bmp280_is_measuring+0x30>
	}
	return false;
 80016c4:	2300      	movs	r3, #0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <compensate_temperature>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in degrees Celsius.
 */
static inline int32_t compensate_temperature(BMP280_HandleTypedef *dev, int32_t adc_temp,
		int32_t *fine_temp) {
 80016ce:	b480      	push	{r7}
 80016d0:	b087      	sub	sp, #28
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	60f8      	str	r0, [r7, #12]
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	10da      	asrs	r2, r3, #3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	881b      	ldrh	r3, [r3, #0]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	1ad3      	subs	r3, r2, r3
			* (int32_t) dev->dig_T2) >> 11;
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80016ec:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) dev->dig_T1 << 1)))
 80016f0:	12db      	asrs	r3, r3, #11
 80016f2:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	111b      	asrs	r3, r3, #4
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	8812      	ldrh	r2, [r2, #0]
 80016fc:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) dev->dig_T1)) >> 12)
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	1112      	asrs	r2, r2, #4
 8001702:	68f9      	ldr	r1, [r7, #12]
 8001704:	8809      	ldrh	r1, [r1, #0]
 8001706:	1a52      	subs	r2, r2, r1
 8001708:	fb02 f303 	mul.w	r3, r2, r3
 800170c:	131b      	asrs	r3, r3, #12
			* (int32_t) dev->dig_T3) >> 14;
 800170e:	68fa      	ldr	r2, [r7, #12]
 8001710:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001714:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) dev->dig_T1)
 8001718:	139b      	asrs	r3, r3, #14
 800171a:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 800171c:	697a      	ldr	r2, [r7, #20]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	441a      	add	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	4613      	mov	r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	4413      	add	r3, r2
 8001730:	3380      	adds	r3, #128	; 0x80
 8001732:	121b      	asrs	r3, r3, #8
}
 8001734:	4618      	mov	r0, r3
 8001736:	371c      	adds	r7, #28
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <compensate_pressure>:
 * Compensation algorithm is taken from BMP280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_pressure(BMP280_HandleTypedef *dev, int32_t adc_press,
		int32_t fine_temp) {
 8001740:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
 8001744:	b08a      	sub	sp, #40	; 0x28
 8001746:	af00      	add	r7, sp, #0
 8001748:	60f8      	str	r0, [r7, #12]
 800174a:	60b9      	str	r1, [r7, #8]
 800174c:	607a      	str	r2, [r7, #4]
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4619      	mov	r1, r3
 8001752:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001756:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 800175a:	f142 34ff 	adc.w	r4, r2, #4294967295
 800175e:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = var1 * var1 * (int64_t) dev->dig_P6;
 8001762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001764:	6a3a      	ldr	r2, [r7, #32]
 8001766:	fb02 f203 	mul.w	r2, r2, r3
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176c:	6a39      	ldr	r1, [r7, #32]
 800176e:	fb01 f303 	mul.w	r3, r1, r3
 8001772:	441a      	add	r2, r3
 8001774:	6a39      	ldr	r1, [r7, #32]
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	fba1 3403 	umull	r3, r4, r1, r3
 800177c:	4422      	add	r2, r4
 800177e:	4614      	mov	r4, r2
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001786:	b211      	sxth	r1, r2
 8001788:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800178c:	fb01 f504 	mul.w	r5, r1, r4
 8001790:	fb03 f002 	mul.w	r0, r3, r2
 8001794:	4428      	add	r0, r5
 8001796:	fba3 3401 	umull	r3, r4, r3, r1
 800179a:	1902      	adds	r2, r0, r4
 800179c:	4614      	mov	r4, r2
 800179e:	e9c7 3406 	strd	r3, r4, [r7, #24]
 80017a2:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + ((var1 * (int64_t) dev->dig_P5) << 17);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80017b2:	6a3a      	ldr	r2, [r7, #32]
 80017b4:	fb04 f102 	mul.w	r1, r4, r2
 80017b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ba:	fb03 f202 	mul.w	r2, r3, r2
 80017be:	1888      	adds	r0, r1, r2
 80017c0:	6a3a      	ldr	r2, [r7, #32]
 80017c2:	fba2 1203 	umull	r1, r2, r2, r3
 80017c6:	1883      	adds	r3, r0, r2
 80017c8:	461a      	mov	r2, r3
 80017ca:	f04f 0500 	mov.w	r5, #0
 80017ce:	f04f 0600 	mov.w	r6, #0
 80017d2:	0456      	lsls	r6, r2, #17
 80017d4:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 80017d8:	044d      	lsls	r5, r1, #17
 80017da:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80017de:	186b      	adds	r3, r5, r1
 80017e0:	eb46 0402 	adc.w	r4, r6, r2
 80017e4:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var2 = var2 + (((int64_t) dev->dig_P4) << 35);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017ee:	b219      	sxth	r1, r3
 80017f0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80017f4:	f04f 0500 	mov.w	r5, #0
 80017f8:	f04f 0600 	mov.w	r6, #0
 80017fc:	00ce      	lsls	r6, r1, #3
 80017fe:	2500      	movs	r5, #0
 8001800:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001804:	186b      	adds	r3, r5, r1
 8001806:	eb46 0402 	adc.w	r4, r6, r2
 800180a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 800180e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001810:	6a3a      	ldr	r2, [r7, #32]
 8001812:	fb02 f203 	mul.w	r2, r2, r3
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	6a39      	ldr	r1, [r7, #32]
 800181a:	fb01 f303 	mul.w	r3, r1, r3
 800181e:	441a      	add	r2, r3
 8001820:	6a39      	ldr	r1, [r7, #32]
 8001822:	6a3b      	ldr	r3, [r7, #32]
 8001824:	fba1 3403 	umull	r3, r4, r1, r3
 8001828:	4422      	add	r2, r4
 800182a:	4614      	mov	r4, r2
 800182c:	68fa      	ldr	r2, [r7, #12]
 800182e:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001832:	b211      	sxth	r1, r2
 8001834:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001838:	fb01 f504 	mul.w	r5, r1, r4
 800183c:	fb03 f002 	mul.w	r0, r3, r2
 8001840:	4428      	add	r0, r5
 8001842:	fba3 3401 	umull	r3, r4, r3, r1
 8001846:	1902      	adds	r2, r0, r4
 8001848:	4614      	mov	r4, r2
 800184a:	f04f 0100 	mov.w	r1, #0
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	0a19      	lsrs	r1, r3, #8
 8001854:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001858:	1222      	asrs	r2, r4, #8
			+ ((var1 * (int64_t) dev->dig_P2) << 12);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001860:	b21b      	sxth	r3, r3
 8001862:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001866:	6a38      	ldr	r0, [r7, #32]
 8001868:	fb04 f500 	mul.w	r5, r4, r0
 800186c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800186e:	fb03 f000 	mul.w	r0, r3, r0
 8001872:	4428      	add	r0, r5
 8001874:	6a3d      	ldr	r5, [r7, #32]
 8001876:	fba5 5603 	umull	r5, r6, r5, r3
 800187a:	1983      	adds	r3, r0, r6
 800187c:	461e      	mov	r6, r3
 800187e:	f04f 0b00 	mov.w	fp, #0
 8001882:	f04f 0c00 	mov.w	ip, #0
 8001886:	ea4f 3c06 	mov.w	ip, r6, lsl #12
 800188a:	ea4c 5c15 	orr.w	ip, ip, r5, lsr #20
 800188e:	ea4f 3b05 	mov.w	fp, r5, lsl #12
	var1 = ((var1 * var1 * (int64_t) dev->dig_P3) >> 8)
 8001892:	eb1b 0301 	adds.w	r3, fp, r1
 8001896:	eb4c 0402 	adc.w	r4, ip, r2
 800189a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) dev->dig_P1) >> 33;
 800189e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80018a2:	1c19      	adds	r1, r3, #0
 80018a4:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	88db      	ldrh	r3, [r3, #6]
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	f04f 0400 	mov.w	r4, #0
 80018b2:	fb03 f502 	mul.w	r5, r3, r2
 80018b6:	fb01 f004 	mul.w	r0, r1, r4
 80018ba:	4428      	add	r0, r5
 80018bc:	fba1 3403 	umull	r3, r4, r1, r3
 80018c0:	1902      	adds	r2, r0, r4
 80018c2:	4614      	mov	r4, r2
 80018c4:	f04f 0100 	mov.w	r1, #0
 80018c8:	f04f 0200 	mov.w	r2, #0
 80018cc:	1061      	asrs	r1, r4, #1
 80018ce:	17e2      	asrs	r2, r4, #31
 80018d0:	e9c7 1208 	strd	r1, r2, [r7, #32]

	if (var1 == 0) {
 80018d4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80018d8:	4323      	orrs	r3, r4
 80018da:	d101      	bne.n	80018e0 <compensate_pressure+0x1a0>
		return 0;  // avoid exception caused by division by zero
 80018dc:	2300      	movs	r3, #0
 80018de:	e0d4      	b.n	8001a8a <compensate_pressure+0x34a>
	}

	p = 1048576 - adc_press;
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80018e6:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80018ea:	e9c7 3404 	strd	r3, r4, [r7, #16]
	p = (((p << 31) - var2) * 3125) / var1;
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	ea4f 0963 	mov.w	r9, r3, asr #1
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	ea4f 78c3 	mov.w	r8, r3, lsl #31
 80018fa:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80018fe:	4645      	mov	r5, r8
 8001900:	464e      	mov	r6, r9
 8001902:	1aed      	subs	r5, r5, r3
 8001904:	eb66 0604 	sbc.w	r6, r6, r4
 8001908:	46a8      	mov	r8, r5
 800190a:	46b1      	mov	r9, r6
 800190c:	eb18 0308 	adds.w	r3, r8, r8
 8001910:	eb49 0409 	adc.w	r4, r9, r9
 8001914:	4698      	mov	r8, r3
 8001916:	46a1      	mov	r9, r4
 8001918:	eb18 0805 	adds.w	r8, r8, r5
 800191c:	eb49 0906 	adc.w	r9, r9, r6
 8001920:	f04f 0100 	mov.w	r1, #0
 8001924:	f04f 0200 	mov.w	r2, #0
 8001928:	ea4f 1289 	mov.w	r2, r9, lsl #6
 800192c:	ea42 6298 	orr.w	r2, r2, r8, lsr #26
 8001930:	ea4f 1188 	mov.w	r1, r8, lsl #6
 8001934:	eb18 0801 	adds.w	r8, r8, r1
 8001938:	eb49 0902 	adc.w	r9, r9, r2
 800193c:	f04f 0100 	mov.w	r1, #0
 8001940:	f04f 0200 	mov.w	r2, #0
 8001944:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001948:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800194c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001950:	4688      	mov	r8, r1
 8001952:	4691      	mov	r9, r2
 8001954:	eb18 0805 	adds.w	r8, r8, r5
 8001958:	eb49 0906 	adc.w	r9, r9, r6
 800195c:	f04f 0100 	mov.w	r1, #0
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	ea4f 0289 	mov.w	r2, r9, lsl #2
 8001968:	ea42 7298 	orr.w	r2, r2, r8, lsr #30
 800196c:	ea4f 0188 	mov.w	r1, r8, lsl #2
 8001970:	4688      	mov	r8, r1
 8001972:	4691      	mov	r9, r2
 8001974:	eb18 0005 	adds.w	r0, r8, r5
 8001978:	eb49 0106 	adc.w	r1, r9, r6
 800197c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001980:	f7ff f982 	bl	8000c88 <__aeabi_ldivmod>
 8001984:	4603      	mov	r3, r0
 8001986:	460c      	mov	r4, r1
 8001988:	e9c7 3404 	strd	r3, r4, [r7, #16]
	var1 = ((int64_t) dev->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001992:	b219      	sxth	r1, r3
 8001994:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001998:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 800199c:	f04f 0300 	mov.w	r3, #0
 80019a0:	f04f 0400 	mov.w	r4, #0
 80019a4:	0b6b      	lsrs	r3, r5, #13
 80019a6:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 80019aa:	1374      	asrs	r4, r6, #13
 80019ac:	fb03 f502 	mul.w	r5, r3, r2
 80019b0:	fb01 f004 	mul.w	r0, r1, r4
 80019b4:	4428      	add	r0, r5
 80019b6:	fba1 1203 	umull	r1, r2, r1, r3
 80019ba:	1883      	adds	r3, r0, r2
 80019bc:	461a      	mov	r2, r3
 80019be:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
 80019c2:	f04f 0300 	mov.w	r3, #0
 80019c6:	f04f 0400 	mov.w	r4, #0
 80019ca:	0b6b      	lsrs	r3, r5, #13
 80019cc:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 80019d0:	1374      	asrs	r4, r6, #13
 80019d2:	fb03 f502 	mul.w	r5, r3, r2
 80019d6:	fb01 f004 	mul.w	r0, r1, r4
 80019da:	4428      	add	r0, r5
 80019dc:	fba1 1203 	umull	r1, r2, r1, r3
 80019e0:	1883      	adds	r3, r0, r2
 80019e2:	461a      	mov	r2, r3
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	f04f 0400 	mov.w	r4, #0
 80019ec:	0e4b      	lsrs	r3, r1, #25
 80019ee:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 80019f2:	1654      	asrs	r4, r2, #25
 80019f4:	e9c7 3408 	strd	r3, r4, [r7, #32]
	var2 = ((int64_t) dev->dig_P8 * p) >> 19;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80019fe:	b21b      	sxth	r3, r3
 8001a00:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	fb04 f102 	mul.w	r1, r4, r2
 8001a0a:	697a      	ldr	r2, [r7, #20]
 8001a0c:	fb03 f202 	mul.w	r2, r3, r2
 8001a10:	1888      	adds	r0, r1, r2
 8001a12:	693a      	ldr	r2, [r7, #16]
 8001a14:	fba2 1203 	umull	r1, r2, r2, r3
 8001a18:	1883      	adds	r3, r0, r2
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	f04f 0300 	mov.w	r3, #0
 8001a20:	f04f 0400 	mov.w	r4, #0
 8001a24:	0ccb      	lsrs	r3, r1, #19
 8001a26:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001a2a:	14d4      	asrs	r4, r2, #19
 8001a2c:	e9c7 3406 	strd	r3, r4, [r7, #24]

	p = ((p + var1 + var2) >> 8) + ((int64_t) dev->dig_P7 << 4);
 8001a30:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001a34:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001a38:	eb11 0803 	adds.w	r8, r1, r3
 8001a3c:	eb42 0904 	adc.w	r9, r2, r4
 8001a40:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001a44:	eb13 0508 	adds.w	r5, r3, r8
 8001a48:	eb44 0609 	adc.w	r6, r4, r9
 8001a4c:	f04f 0100 	mov.w	r1, #0
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	0a29      	lsrs	r1, r5, #8
 8001a56:	ea41 6106 	orr.w	r1, r1, r6, lsl #24
 8001a5a:	1232      	asrs	r2, r6, #8
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001a62:	b21d      	sxth	r5, r3
 8001a64:	ea4f 76e5 	mov.w	r6, r5, asr #31
 8001a68:	f04f 0800 	mov.w	r8, #0
 8001a6c:	f04f 0900 	mov.w	r9, #0
 8001a70:	ea4f 1906 	mov.w	r9, r6, lsl #4
 8001a74:	ea49 7915 	orr.w	r9, r9, r5, lsr #28
 8001a78:	ea4f 1805 	mov.w	r8, r5, lsl #4
 8001a7c:	eb18 0301 	adds.w	r3, r8, r1
 8001a80:	eb49 0402 	adc.w	r4, r9, r2
 8001a84:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return p;
 8001a88:	693b      	ldr	r3, [r7, #16]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3728      	adds	r7, #40	; 0x28
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}

08001a94 <compensate_humidity>:
 * Compensation algorithm is taken from BME280 datasheet.
 *
 * Return value is in Pa, 24 integer bits and 8 fractional bits.
 */
static inline uint32_t compensate_humidity(BMP280_HandleTypedef *dev, int32_t adc_hum,
		int32_t fine_temp) {
 8001a94:	b480      	push	{r7}
 8001a96:	b087      	sub	sp, #28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001aa6:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	039a      	lsls	r2, r3, #14
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001ab2:	051b      	lsls	r3, r3, #20
 8001ab4:	1ad2      	subs	r2, r2, r3
			- ((int32_t) dev->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001abc:	4619      	mov	r1, r3
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	fb03 f301 	mul.w	r3, r3, r1
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001aca:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) dev->dig_H6) >> 10)
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	fb02 f201 	mul.w	r2, r2, r1
 8001ada:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001adc:	68f9      	ldr	r1, [r7, #12]
 8001ade:	7f09      	ldrb	r1, [r1, #28]
 8001ae0:	4608      	mov	r0, r1
 8001ae2:	6979      	ldr	r1, [r7, #20]
 8001ae4:	fb01 f100 	mul.w	r1, r1, r0
 8001ae8:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001aea:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) dev->dig_H3) >> 11)
 8001aee:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8001af2:	1292      	asrs	r2, r2, #10
 8001af4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) dev->dig_H2 + 8192) >> 14);
 8001af8:	68f9      	ldr	r1, [r7, #12]
 8001afa:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001afe:	fb01 f202 	mul.w	r2, r1, r2
 8001b02:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001b06:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) dev->dig_H4 << 20)
 8001b08:	fb02 f303 	mul.w	r3, r2, r3
 8001b0c:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	13db      	asrs	r3, r3, #15
 8001b12:	697a      	ldr	r2, [r7, #20]
 8001b14:	13d2      	asrs	r2, r2, #15
 8001b16:	fb02 f303 	mul.w	r3, r2, r3
 8001b1a:	11db      	asrs	r3, r3, #7
					* (int32_t) dev->dig_H1) >> 4);
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	7e12      	ldrb	r2, [r2, #24]
 8001b20:	fb02 f303 	mul.w	r3, r2, r3
 8001b24:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b32:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001b3a:	bfa8      	it	ge
 8001b3c:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b40:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	131b      	asrs	r3, r3, #12
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	371c      	adds	r7, #28
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <bmp280_read_fixed>:

bool bmp280_read_fixed(BMP280_HandleTypedef *dev, int32_t *temperature, uint32_t *pressure,
		uint32_t *humidity) {
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b08c      	sub	sp, #48	; 0x30
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	60f8      	str	r0, [r7, #12]
 8001b5a:	60b9      	str	r1, [r7, #8]
 8001b5c:	607a      	str	r2, [r7, #4]
 8001b5e:	603b      	str	r3, [r7, #0]
	int32_t adc_pressure;
	int32_t adc_temp;
	uint8_t data[8];

	// Only the BME280 supports reading the humidity.
	if (dev->id != BME280_CHIP_ID) {
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001b66:	2b60      	cmp	r3, #96	; 0x60
 8001b68:	d007      	beq.n	8001b7a <bmp280_read_fixed+0x28>
		if (humidity)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d002      	beq.n	8001b76 <bmp280_read_fixed+0x24>
			*humidity = 0;
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
		humidity = NULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	603b      	str	r3, [r7, #0]
	}

	// Need to read in one sequence to ensure they match.
	size_t size = humidity ? 8 : 6;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <bmp280_read_fixed+0x32>
 8001b80:	2308      	movs	r3, #8
 8001b82:	e000      	b.n	8001b86 <bmp280_read_fixed+0x34>
 8001b84:	2306      	movs	r3, #6
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (read_data(dev, 0xf7, data, size)) {
 8001b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	f107 0218 	add.w	r2, r7, #24
 8001b90:	21f7      	movs	r1, #247	; 0xf7
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f7ff fba2 	bl	80012dc <read_data>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <bmp280_read_fixed+0x50>
		return false;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	e038      	b.n	8001c14 <bmp280_read_fixed+0xc2>
	}

	adc_pressure = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8001ba2:	7e3b      	ldrb	r3, [r7, #24]
 8001ba4:	031a      	lsls	r2, r3, #12
 8001ba6:	7e7b      	ldrb	r3, [r7, #25]
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	4313      	orrs	r3, r2
 8001bac:	7eba      	ldrb	r2, [r7, #26]
 8001bae:	0912      	lsrs	r2, r2, #4
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
	adc_temp = data[3] << 12 | data[4] << 4 | data[5] >> 4;
 8001bb6:	7efb      	ldrb	r3, [r7, #27]
 8001bb8:	031a      	lsls	r2, r3, #12
 8001bba:	7f3b      	ldrb	r3, [r7, #28]
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	7f7a      	ldrb	r2, [r7, #29]
 8001bc2:	0912      	lsrs	r2, r2, #4
 8001bc4:	b2d2      	uxtb	r2, r2
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	627b      	str	r3, [r7, #36]	; 0x24

	int32_t fine_temp;
	*temperature = compensate_temperature(dev, adc_temp, &fine_temp);
 8001bca:	f107 0314 	add.w	r3, r7, #20
 8001bce:	461a      	mov	r2, r3
 8001bd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f7ff fd7b 	bl	80016ce <compensate_temperature>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	601a      	str	r2, [r3, #0]
	*pressure = compensate_pressure(dev, adc_pressure, fine_temp);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	461a      	mov	r2, r3
 8001be2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001be4:	68f8      	ldr	r0, [r7, #12]
 8001be6:	f7ff fdab 	bl	8001740 <compensate_pressure>
 8001bea:	4602      	mov	r2, r0
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	601a      	str	r2, [r3, #0]

	if (humidity) {
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d00d      	beq.n	8001c12 <bmp280_read_fixed+0xc0>
		int32_t adc_humidity = data[6] << 8 | data[7];
 8001bf6:	7fbb      	ldrb	r3, [r7, #30]
 8001bf8:	021b      	lsls	r3, r3, #8
 8001bfa:	7ffa      	ldrb	r2, [r7, #31]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	623b      	str	r3, [r7, #32]
		*humidity = compensate_humidity(dev, adc_humidity, fine_temp);
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	461a      	mov	r2, r3
 8001c04:	6a39      	ldr	r1, [r7, #32]
 8001c06:	68f8      	ldr	r0, [r7, #12]
 8001c08:	f7ff ff44 	bl	8001a94 <compensate_humidity>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	601a      	str	r2, [r3, #0]
	}

	return true;
 8001c12:	2301      	movs	r3, #1
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3730      	adds	r7, #48	; 0x30
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <bmp280_read_float>:

bool bmp280_read_float(BMP280_HandleTypedef *dev, float *temperature, float *pressure,
		float *humidity) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	603b      	str	r3, [r7, #0]
	int32_t fixed_temperature;
	uint32_t fixed_pressure;
	uint32_t fixed_humidity;
	if (bmp280_read_fixed(dev, &fixed_temperature, &fixed_pressure,
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d002      	beq.n	8001c36 <bmp280_read_float+0x1a>
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	e000      	b.n	8001c38 <bmp280_read_float+0x1c>
 8001c36:	2300      	movs	r3, #0
 8001c38:	f107 0218 	add.w	r2, r7, #24
 8001c3c:	f107 011c 	add.w	r1, r7, #28
 8001c40:	68f8      	ldr	r0, [r7, #12]
 8001c42:	f7ff ff86 	bl	8001b52 <bmp280_read_fixed>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d028      	beq.n	8001c9e <bmp280_read_float+0x82>
			humidity ? &fixed_humidity : NULL)) {
		*temperature = (float) fixed_temperature / 100;
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	ee07 3a90 	vmov	s15, r3
 8001c52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c56:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001ca8 <bmp280_read_float+0x8c>
 8001c5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	edc3 7a00 	vstr	s15, [r3]
		*pressure = (float) fixed_pressure / 256;
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c6e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8001cac <bmp280_read_float+0x90>
 8001c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edc3 7a00 	vstr	s15, [r3]
		if (humidity)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d00b      	beq.n	8001c9a <bmp280_read_float+0x7e>
			*humidity = (float) fixed_humidity / 1024;
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c8c:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001cb0 <bmp280_read_float+0x94>
 8001c90:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e000      	b.n	8001ca0 <bmp280_read_float+0x84>
	}

	return false;
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3720      	adds	r7, #32
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	42c80000 	.word	0x42c80000
 8001cac:	43800000 	.word	0x43800000
 8001cb0:	44800000 	.word	0x44800000
 8001cb4:	00000000 	.word	0x00000000

08001cb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cb8:	b5b0      	push	{r4, r5, r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cbc:	f003 f8f8 	bl	8004eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cc0:	f000 f942 	bl	8001f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cc4:	f000 fda2 	bl	800280c <MX_GPIO_Init>
  MX_DMA_Init();
 8001cc8:	f000 fd62 	bl	8002790 <MX_DMA_Init>
  MX_I2C1_Init();
 8001ccc:	f000 f9a6 	bl	800201c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001cd0:	f000 fce0 	bl	8002694 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001cd4:	f000 fd32 	bl	800273c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001cd8:	f000 fd06 	bl	80026e8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001cdc:	f000 fa92 	bl	8002204 <MX_TIM3_Init>
  MX_I2C3_Init();
 8001ce0:	f000 f9ca 	bl	8002078 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001ce4:	f000 f9f6 	bl	80020d4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001ce8:	f000 fb08 	bl	80022fc <MX_TIM4_Init>
  MX_TIM5_Init();
 8001cec:	f000 fb76 	bl	80023dc <MX_TIM5_Init>
  MX_TIM9_Init();
 8001cf0:	f000 fc50 	bl	8002594 <MX_TIM9_Init>
  MX_TIM7_Init();
 8001cf4:	f000 fc18 	bl	8002528 <MX_TIM7_Init>
  MX_TIM6_Init();
 8001cf8:	f000 fbe0 	bl	80024bc <MX_TIM6_Init>
  MX_TIM10_Init();
 8001cfc:	f000 fca6 	bl	800264c <MX_TIM10_Init>
  PIDControl(&PIDPitch, (float)IMU_Data->PITCH, RC_CH1.DutyCycleVal);
  PIDControl(&PIDYaw, (float)IMU_Data->YAW, RC_CH4.DutyCycleVal);*/

  //init sensor

  CompassInit();
 8001d00:	f001 f82e 	bl	8002d60 <CompassInit>
  BMPInit();
 8001d04:	f000 ff06 	bl	8002b14 <BMPInit>
  GPSInit();
 8001d08:	f000 fff2 	bl	8002cf0 <GPSInit>
  IMUInit();
 8001d0c:	f001 f908 	bl	8002f20 <IMUInit>

  //Remote init
  RemoteInit();
 8001d10:	f001 f87e 	bl	8002e10 <RemoteInit>

  //Inisialisasi PID
  //ROLL
  PIDInit(&PIDRoll, 0.0300, 0.0080, 0.0065, 0.01);//d=0.01 p=0.045 i = 0.4
 8001d14:	ed9f 3b6a 	vldr	d3, [pc, #424]	; 8001ec0 <main+0x208>
 8001d18:	ed9f 2b6b 	vldr	d2, [pc, #428]	; 8001ec8 <main+0x210>
 8001d1c:	ed9f 1b6c 	vldr	d1, [pc, #432]	; 8001ed0 <main+0x218>
 8001d20:	ed9f 0b6d 	vldr	d0, [pc, #436]	; 8001ed8 <main+0x220>
 8001d24:	4874      	ldr	r0, [pc, #464]	; (8001ef8 <main+0x240>)
 8001d26:	f001 fffd 	bl	8003d24 <PIDInit>
  //PITCH
  PIDInit(&PIDPitch,  0.0300, 0.0080, 0.0065, 0.01); //kp = 1, kd = 1, ki = 1, timesampling = 0.04
 8001d2a:	ed9f 3b65 	vldr	d3, [pc, #404]	; 8001ec0 <main+0x208>
 8001d2e:	ed9f 2b66 	vldr	d2, [pc, #408]	; 8001ec8 <main+0x210>
 8001d32:	ed9f 1b67 	vldr	d1, [pc, #412]	; 8001ed0 <main+0x218>
 8001d36:	ed9f 0b68 	vldr	d0, [pc, #416]	; 8001ed8 <main+0x220>
 8001d3a:	4870      	ldr	r0, [pc, #448]	; (8001efc <main+0x244>)
 8001d3c:	f001 fff2 	bl	8003d24 <PIDInit>
  //YAW
  PIDInit(&PIDYaw, 0.125f, 0.0f, 0.005f, 0.01); //kp = 1, kd = 1, ki = 1, timesampling = 0.04
 8001d40:	ed9f 3b5f 	vldr	d3, [pc, #380]	; 8001ec0 <main+0x208>
 8001d44:	ed9f 2b66 	vldr	d2, [pc, #408]	; 8001ee0 <main+0x228>
 8001d48:	ed9f 1b67 	vldr	d1, [pc, #412]	; 8001ee8 <main+0x230>
 8001d4c:	ed9f 0b68 	vldr	d0, [pc, #416]	; 8001ef0 <main+0x238>
 8001d50:	486b      	ldr	r0, [pc, #428]	; (8001f00 <main+0x248>)
 8001d52:	f001 ffe7 	bl	8003d24 <PIDInit>

  ESCInit();
 8001d56:	f000 fe13 	bl	8002980 <ESCInit>

  HAL_TIM_Base_Start_IT(&htim10);
 8001d5a:	486a      	ldr	r0, [pc, #424]	; (8001f04 <main+0x24c>)
 8001d5c:	f006 f83f 	bl	8007dde <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_DMA(&huart1, SerialData, 10);
 8001d60:	220a      	movs	r2, #10
 8001d62:	4969      	ldr	r1, [pc, #420]	; (8001f08 <main+0x250>)
 8001d64:	4869      	ldr	r0, [pc, #420]	; (8001f0c <main+0x254>)
 8001d66:	f007 facf 	bl	8009308 <HAL_UART_Receive_DMA>

  strSize = sprintf((char*)buffer, "Mulai\r\n");
 8001d6a:	4a69      	ldr	r2, [pc, #420]	; (8001f10 <main+0x258>)
 8001d6c:	4b69      	ldr	r3, [pc, #420]	; (8001f14 <main+0x25c>)
 8001d6e:	cb03      	ldmia	r3!, {r0, r1}
 8001d70:	6010      	str	r0, [r2, #0]
 8001d72:	6051      	str	r1, [r2, #4]
 8001d74:	2307      	movs	r3, #7
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	4b67      	ldr	r3, [pc, #412]	; (8001f18 <main+0x260>)
 8001d7a:	801a      	strh	r2, [r3, #0]
  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001d7c:	4b66      	ldr	r3, [pc, #408]	; (8001f18 <main+0x260>)
 8001d7e:	881a      	ldrh	r2, [r3, #0]
 8001d80:	230a      	movs	r3, #10
 8001d82:	4963      	ldr	r1, [pc, #396]	; (8001f10 <main+0x258>)
 8001d84:	4861      	ldr	r0, [pc, #388]	; (8001f0c <main+0x254>)
 8001d86:	f007 fa26 	bl	80091d6 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  if(inputFlyMode >= 1000 && inputFlyMode <= 1050 && fly_mode != FLY_MODE_OFF){
 8001d8a:	4b64      	ldr	r3, [pc, #400]	; (8001f1c <main+0x264>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d92:	db39      	blt.n	8001e08 <main+0x150>
 8001d94:	4b61      	ldr	r3, [pc, #388]	; (8001f1c <main+0x264>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f240 421a 	movw	r2, #1050	; 0x41a
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	dc33      	bgt.n	8001e08 <main+0x150>
 8001da0:	4b5f      	ldr	r3, [pc, #380]	; (8001f20 <main+0x268>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d02f      	beq.n	8001e08 <main+0x150>
		  HAL_TIM_Base_Stop_IT(&htim7);
 8001da8:	485e      	ldr	r0, [pc, #376]	; (8001f24 <main+0x26c>)
 8001daa:	f006 f83c 	bl	8007e26 <HAL_TIM_Base_Stop_IT>
		  fly_mode = FLY_MODE_OFF;
 8001dae:	4b5c      	ldr	r3, [pc, #368]	; (8001f20 <main+0x268>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
		  PIDReset(&PIDRoll);
 8001db4:	4850      	ldr	r0, [pc, #320]	; (8001ef8 <main+0x240>)
 8001db6:	f001 ff8d 	bl	8003cd4 <PIDReset>
		  PIDReset(&PIDPitch);
 8001dba:	4850      	ldr	r0, [pc, #320]	; (8001efc <main+0x244>)
 8001dbc:	f001 ff8a 	bl	8003cd4 <PIDReset>
		  PIDReset(&PIDYaw);
 8001dc0:	484f      	ldr	r0, [pc, #316]	; (8001f00 <main+0x248>)
 8001dc2:	f001 ff87 	bl	8003cd4 <PIDReset>
		  pulseESC1 = pulseESC2 = pulseESC3 = pulseESC4 = 1000;
 8001dc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dca:	4a57      	ldr	r2, [pc, #348]	; (8001f28 <main+0x270>)
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	4a57      	ldr	r2, [pc, #348]	; (8001f2c <main+0x274>)
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4a57      	ldr	r2, [pc, #348]	; (8001f30 <main+0x278>)
 8001dd4:	6013      	str	r3, [r2, #0]
 8001dd6:	4a57      	ldr	r2, [pc, #348]	; (8001f34 <main+0x27c>)
 8001dd8:	6013      	str	r3, [r2, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Off\r\n");
 8001dda:	4a4d      	ldr	r2, [pc, #308]	; (8001f10 <main+0x258>)
 8001ddc:	4b56      	ldr	r3, [pc, #344]	; (8001f38 <main+0x280>)
 8001dde:	4615      	mov	r5, r2
 8001de0:	461c      	mov	r4, r3
 8001de2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de4:	6028      	str	r0, [r5, #0]
 8001de6:	6069      	str	r1, [r5, #4]
 8001de8:	60aa      	str	r2, [r5, #8]
 8001dea:	60eb      	str	r3, [r5, #12]
 8001dec:	8823      	ldrh	r3, [r4, #0]
 8001dee:	822b      	strh	r3, [r5, #16]
 8001df0:	2311      	movs	r3, #17
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	4b48      	ldr	r3, [pc, #288]	; (8001f18 <main+0x260>)
 8001df6:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001df8:	4b47      	ldr	r3, [pc, #284]	; (8001f18 <main+0x260>)
 8001dfa:	881a      	ldrh	r2, [r3, #0]
 8001dfc:	230a      	movs	r3, #10
 8001dfe:	4944      	ldr	r1, [pc, #272]	; (8001f10 <main+0x258>)
 8001e00:	4842      	ldr	r0, [pc, #264]	; (8001f0c <main+0x254>)
 8001e02:	f007 f9e8 	bl	80091d6 <HAL_UART_Transmit>
 8001e06:	e057      	b.n	8001eb8 <main+0x200>
	  } else if(inputFlyMode >= 1450 && inputFlyMode <= 1550 && fly_mode != FLY_MODE_ON){
 8001e08:	4b44      	ldr	r3, [pc, #272]	; (8001f1c <main+0x264>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f240 52a9 	movw	r2, #1449	; 0x5a9
 8001e10:	4293      	cmp	r3, r2
 8001e12:	dd26      	ble.n	8001e62 <main+0x1aa>
 8001e14:	4b41      	ldr	r3, [pc, #260]	; (8001f1c <main+0x264>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f240 620e 	movw	r2, #1550	; 0x60e
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	dc20      	bgt.n	8001e62 <main+0x1aa>
 8001e20:	4b3f      	ldr	r3, [pc, #252]	; (8001f20 <main+0x268>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d01c      	beq.n	8001e62 <main+0x1aa>
		  fly_mode = FLY_MODE_ON;
 8001e28:	4b3d      	ldr	r3, [pc, #244]	; (8001f20 <main+0x268>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode On\r\n");
 8001e2e:	4a38      	ldr	r2, [pc, #224]	; (8001f10 <main+0x258>)
 8001e30:	4b42      	ldr	r3, [pc, #264]	; (8001f3c <main+0x284>)
 8001e32:	4615      	mov	r5, r2
 8001e34:	461c      	mov	r4, r3
 8001e36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e38:	6028      	str	r0, [r5, #0]
 8001e3a:	6069      	str	r1, [r5, #4]
 8001e3c:	60aa      	str	r2, [r5, #8]
 8001e3e:	60eb      	str	r3, [r5, #12]
 8001e40:	7823      	ldrb	r3, [r4, #0]
 8001e42:	742b      	strb	r3, [r5, #16]
 8001e44:	2310      	movs	r3, #16
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	4b33      	ldr	r3, [pc, #204]	; (8001f18 <main+0x260>)
 8001e4a:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001e4c:	4b32      	ldr	r3, [pc, #200]	; (8001f18 <main+0x260>)
 8001e4e:	881a      	ldrh	r2, [r3, #0]
 8001e50:	230a      	movs	r3, #10
 8001e52:	492f      	ldr	r1, [pc, #188]	; (8001f10 <main+0x258>)
 8001e54:	482d      	ldr	r0, [pc, #180]	; (8001f0c <main+0x254>)
 8001e56:	f007 f9be 	bl	80091d6 <HAL_UART_Transmit>
		  HAL_TIM_Base_Start_IT(&htim7);
 8001e5a:	4832      	ldr	r0, [pc, #200]	; (8001f24 <main+0x26c>)
 8001e5c:	f005 ffbf 	bl	8007dde <HAL_TIM_Base_Start_IT>
 8001e60:	e02a      	b.n	8001eb8 <main+0x200>
	  } else if(inputFlyMode >= 1900 && inputFlyMode <= 2000 && fly_mode != FLY_MODE_HOLD){
 8001e62:	4b2e      	ldr	r3, [pc, #184]	; (8001f1c <main+0x264>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f240 726b 	movw	r2, #1899	; 0x76b
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	dd24      	ble.n	8001eb8 <main+0x200>
 8001e6e:	4b2b      	ldr	r3, [pc, #172]	; (8001f1c <main+0x264>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001e76:	dc1f      	bgt.n	8001eb8 <main+0x200>
 8001e78:	4b29      	ldr	r3, [pc, #164]	; (8001f20 <main+0x268>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d01b      	beq.n	8001eb8 <main+0x200>
		  fly_mode = FLY_MODE_HOLD;
 8001e80:	4b27      	ldr	r3, [pc, #156]	; (8001f20 <main+0x268>)
 8001e82:	2202      	movs	r2, #2
 8001e84:	701a      	strb	r2, [r3, #0]
		  strSize = sprintf((char*)buffer, "Wahana Mode Hold\r\n");
 8001e86:	4a22      	ldr	r2, [pc, #136]	; (8001f10 <main+0x258>)
 8001e88:	4b2d      	ldr	r3, [pc, #180]	; (8001f40 <main+0x288>)
 8001e8a:	4615      	mov	r5, r2
 8001e8c:	461c      	mov	r4, r3
 8001e8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e90:	6028      	str	r0, [r5, #0]
 8001e92:	6069      	str	r1, [r5, #4]
 8001e94:	60aa      	str	r2, [r5, #8]
 8001e96:	60eb      	str	r3, [r5, #12]
 8001e98:	8823      	ldrh	r3, [r4, #0]
 8001e9a:	78a2      	ldrb	r2, [r4, #2]
 8001e9c:	822b      	strh	r3, [r5, #16]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	74ab      	strb	r3, [r5, #18]
 8001ea2:	2312      	movs	r3, #18
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <main+0x260>)
 8001ea8:	801a      	strh	r2, [r3, #0]
		  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <main+0x260>)
 8001eac:	881a      	ldrh	r2, [r3, #0]
 8001eae:	230a      	movs	r3, #10
 8001eb0:	4917      	ldr	r1, [pc, #92]	; (8001f10 <main+0x258>)
 8001eb2:	4816      	ldr	r0, [pc, #88]	; (8001f0c <main+0x254>)
 8001eb4:	f007 f98f 	bl	80091d6 <HAL_UART_Transmit>
	  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);

	  //strSize = sprintf((char*)buffer, "YAW: %f\tPITCH: %f\tROLL: %f\r\n", sensorYaw, sensorPitch, sensorRoll);
	  //HAL_UART_Transmit(&huart1, buffer, strSize, 10);

	  getIMUData(&IMU_Data);
 8001eb8:	4822      	ldr	r0, [pc, #136]	; (8001f44 <main+0x28c>)
 8001eba:	f001 f909 	bl	80030d0 <getIMUData>
	  if(inputFlyMode >= 1000 && inputFlyMode <= 1050 && fly_mode != FLY_MODE_OFF){
 8001ebe:	e764      	b.n	8001d8a <main+0xd2>
 8001ec0:	47ae147b 	.word	0x47ae147b
 8001ec4:	3f847ae1 	.word	0x3f847ae1
 8001ec8:	76c8b439 	.word	0x76c8b439
 8001ecc:	3f7a9fbe 	.word	0x3f7a9fbe
 8001ed0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001ed4:	3f80624d 	.word	0x3f80624d
 8001ed8:	eb851eb8 	.word	0xeb851eb8
 8001edc:	3f9eb851 	.word	0x3f9eb851
 8001ee0:	40000000 	.word	0x40000000
 8001ee4:	3f747ae1 	.word	0x3f747ae1
	...
 8001ef4:	3fc00000 	.word	0x3fc00000
 8001ef8:	20000ba4 	.word	0x20000ba4
 8001efc:	20000228 	.word	0x20000228
 8001f00:	20000784 	.word	0x20000784
 8001f04:	2000046c 	.word	0x2000046c
 8001f08:	20000258 	.word	0x20000258
 8001f0c:	20000810 	.word	0x20000810
 8001f10:	20000850 	.word	0x20000850
 8001f14:	0800e698 	.word	0x0800e698
 8001f18:	20000d8c 	.word	0x20000d8c
 8001f1c:	20000254 	.word	0x20000254
 8001f20:	20000c28 	.word	0x20000c28
 8001f24:	20000d10 	.word	0x20000d10
 8001f28:	20000918 	.word	0x20000918
 8001f2c:	20000d6c 	.word	0x20000d6c
 8001f30:	20000250 	.word	0x20000250
 8001f34:	20000d50 	.word	0x20000d50
 8001f38:	0800e6a0 	.word	0x0800e6a0
 8001f3c:	0800e6b4 	.word	0x0800e6b4
 8001f40:	0800e6c8 	.word	0x0800e6c8
 8001f44:	200006d8 	.word	0x200006d8

08001f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b094      	sub	sp, #80	; 0x50
 8001f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	2230      	movs	r2, #48	; 0x30
 8001f54:	2100      	movs	r1, #0
 8001f56:	4618      	mov	r0, r3
 8001f58:	f007 ff25 	bl	8009da6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	4b28      	ldr	r3, [pc, #160]	; (8002014 <SystemClock_Config+0xcc>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	4a27      	ldr	r2, [pc, #156]	; (8002014 <SystemClock_Config+0xcc>)
 8001f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7c:	4b25      	ldr	r3, [pc, #148]	; (8002014 <SystemClock_Config+0xcc>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	4b22      	ldr	r3, [pc, #136]	; (8002018 <SystemClock_Config+0xd0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a21      	ldr	r2, [pc, #132]	; (8002018 <SystemClock_Config+0xd0>)
 8001f92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	4b1f      	ldr	r3, [pc, #124]	; (8002018 <SystemClock_Config+0xd0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fac:	2310      	movs	r3, #16
 8001fae:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fbc:	23a8      	movs	r3, #168	; 0xa8
 8001fbe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fc4:	2304      	movs	r3, #4
 8001fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fc8:	f107 0320 	add.w	r3, r7, #32
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f005 fa57 	bl	8007480 <HAL_RCC_OscConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fd8:	f001 fda8 	bl	8003b2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fdc:	230f      	movs	r3, #15
 8001fde:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001fe8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001fec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001fee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ff2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	2105      	movs	r1, #5
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f005 fcb0 	bl	8007960 <HAL_RCC_ClockConfig>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002006:	f001 fd91 	bl	8003b2c <Error_Handler>
  }
}
 800200a:	bf00      	nop
 800200c:	3750      	adds	r7, #80	; 0x50
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40007000 	.word	0x40007000

0800201c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <MX_I2C1_Init+0x50>)
 8002022:	4a13      	ldr	r2, [pc, #76]	; (8002070 <MX_I2C1_Init+0x54>)
 8002024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002026:	4b11      	ldr	r3, [pc, #68]	; (800206c <MX_I2C1_Init+0x50>)
 8002028:	4a12      	ldr	r2, [pc, #72]	; (8002074 <MX_I2C1_Init+0x58>)
 800202a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800202c:	4b0f      	ldr	r3, [pc, #60]	; (800206c <MX_I2C1_Init+0x50>)
 800202e:	2200      	movs	r2, #0
 8002030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002032:	4b0e      	ldr	r3, [pc, #56]	; (800206c <MX_I2C1_Init+0x50>)
 8002034:	2200      	movs	r2, #0
 8002036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <MX_I2C1_Init+0x50>)
 800203a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800203e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002040:	4b0a      	ldr	r3, [pc, #40]	; (800206c <MX_I2C1_Init+0x50>)
 8002042:	2200      	movs	r2, #0
 8002044:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002046:	4b09      	ldr	r3, [pc, #36]	; (800206c <MX_I2C1_Init+0x50>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800204c:	4b07      	ldr	r3, [pc, #28]	; (800206c <MX_I2C1_Init+0x50>)
 800204e:	2200      	movs	r2, #0
 8002050:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <MX_I2C1_Init+0x50>)
 8002054:	2200      	movs	r2, #0
 8002056:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002058:	4804      	ldr	r0, [pc, #16]	; (800206c <MX_I2C1_Init+0x50>)
 800205a:	f003 fdef 	bl	8005c3c <HAL_I2C_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002064:	f001 fd62 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002068:	bf00      	nop
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000418 	.word	0x20000418
 8002070:	40005400 	.word	0x40005400
 8002074:	000186a0 	.word	0x000186a0

08002078 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800207c:	4b12      	ldr	r3, [pc, #72]	; (80020c8 <MX_I2C3_Init+0x50>)
 800207e:	4a13      	ldr	r2, [pc, #76]	; (80020cc <MX_I2C3_Init+0x54>)
 8002080:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8002082:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <MX_I2C3_Init+0x50>)
 8002084:	4a12      	ldr	r2, [pc, #72]	; (80020d0 <MX_I2C3_Init+0x58>)
 8002086:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002088:	4b0f      	ldr	r3, [pc, #60]	; (80020c8 <MX_I2C3_Init+0x50>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800208e:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <MX_I2C3_Init+0x50>)
 8002090:	2200      	movs	r2, #0
 8002092:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002094:	4b0c      	ldr	r3, [pc, #48]	; (80020c8 <MX_I2C3_Init+0x50>)
 8002096:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800209a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800209c:	4b0a      	ldr	r3, [pc, #40]	; (80020c8 <MX_I2C3_Init+0x50>)
 800209e:	2200      	movs	r2, #0
 80020a0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80020a2:	4b09      	ldr	r3, [pc, #36]	; (80020c8 <MX_I2C3_Init+0x50>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020a8:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <MX_I2C3_Init+0x50>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <MX_I2C3_Init+0x50>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80020b4:	4804      	ldr	r0, [pc, #16]	; (80020c8 <MX_I2C3_Init+0x50>)
 80020b6:	f003 fdc1 	bl	8005c3c <HAL_I2C_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80020c0:	f001 fd34 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	200002c4 	.word	0x200002c4
 80020cc:	40005c00 	.word	0x40005c00
 80020d0:	000186a0 	.word	0x000186a0

080020d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08e      	sub	sp, #56	; 0x38
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020da:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
 80020e4:	609a      	str	r2, [r3, #8]
 80020e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020e8:	f107 0320 	add.w	r3, r7, #32
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
 80020f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
 8002100:	615a      	str	r2, [r3, #20]
 8002102:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002104:	4b3e      	ldr	r3, [pc, #248]	; (8002200 <MX_TIM2_Init+0x12c>)
 8002106:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800210a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42 - 1;
 800210c:	4b3c      	ldr	r3, [pc, #240]	; (8002200 <MX_TIM2_Init+0x12c>)
 800210e:	2229      	movs	r2, #41	; 0x29
 8002110:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002112:	4b3b      	ldr	r3, [pc, #236]	; (8002200 <MX_TIM2_Init+0x12c>)
 8002114:	2200      	movs	r2, #0
 8002116:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000 - 1;
 8002118:	4b39      	ldr	r3, [pc, #228]	; (8002200 <MX_TIM2_Init+0x12c>)
 800211a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800211e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002120:	4b37      	ldr	r3, [pc, #220]	; (8002200 <MX_TIM2_Init+0x12c>)
 8002122:	2200      	movs	r2, #0
 8002124:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002126:	4b36      	ldr	r3, [pc, #216]	; (8002200 <MX_TIM2_Init+0x12c>)
 8002128:	2200      	movs	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800212c:	4834      	ldr	r0, [pc, #208]	; (8002200 <MX_TIM2_Init+0x12c>)
 800212e:	f005 fe07 	bl	8007d40 <HAL_TIM_Base_Init>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002138:	f001 fcf8 	bl	8003b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800213c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002142:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002146:	4619      	mov	r1, r3
 8002148:	482d      	ldr	r0, [pc, #180]	; (8002200 <MX_TIM2_Init+0x12c>)
 800214a:	f006 fa13 	bl	8008574 <HAL_TIM_ConfigClockSource>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002154:	f001 fcea 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002158:	4829      	ldr	r0, [pc, #164]	; (8002200 <MX_TIM2_Init+0x12c>)
 800215a:	f005 fe8f 	bl	8007e7c <HAL_TIM_PWM_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002164:	f001 fce2 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002168:	2300      	movs	r3, #0
 800216a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216c:	2300      	movs	r3, #0
 800216e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002170:	f107 0320 	add.w	r3, r7, #32
 8002174:	4619      	mov	r1, r3
 8002176:	4822      	ldr	r0, [pc, #136]	; (8002200 <MX_TIM2_Init+0x12c>)
 8002178:	f006 ff50 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002182:	f001 fcd3 	bl	8003b2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002186:	2360      	movs	r3, #96	; 0x60
 8002188:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2000 - 1;
 800218a:	f240 73cf 	movw	r3, #1999	; 0x7cf
 800218e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002190:	2300      	movs	r3, #0
 8002192:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002198:	1d3b      	adds	r3, r7, #4
 800219a:	2200      	movs	r2, #0
 800219c:	4619      	mov	r1, r3
 800219e:	4818      	ldr	r0, [pc, #96]	; (8002200 <MX_TIM2_Init+0x12c>)
 80021a0:	f006 f922 	bl	80083e8 <HAL_TIM_PWM_ConfigChannel>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80021aa:	f001 fcbf 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	2204      	movs	r2, #4
 80021b2:	4619      	mov	r1, r3
 80021b4:	4812      	ldr	r0, [pc, #72]	; (8002200 <MX_TIM2_Init+0x12c>)
 80021b6:	f006 f917 	bl	80083e8 <HAL_TIM_PWM_ConfigChannel>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80021c0:	f001 fcb4 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021c4:	1d3b      	adds	r3, r7, #4
 80021c6:	2208      	movs	r2, #8
 80021c8:	4619      	mov	r1, r3
 80021ca:	480d      	ldr	r0, [pc, #52]	; (8002200 <MX_TIM2_Init+0x12c>)
 80021cc:	f006 f90c 	bl	80083e8 <HAL_TIM_PWM_ConfigChannel>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80021d6:	f001 fca9 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021da:	1d3b      	adds	r3, r7, #4
 80021dc:	220c      	movs	r2, #12
 80021de:	4619      	mov	r1, r3
 80021e0:	4807      	ldr	r0, [pc, #28]	; (8002200 <MX_TIM2_Init+0x12c>)
 80021e2:	f006 f901 	bl	80083e8 <HAL_TIM_PWM_ConfigChannel>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 80021ec:	f001 fc9e 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <MX_TIM2_Init+0x12c>)
 80021f2:	f002 fbad 	bl	8004950 <HAL_TIM_MspPostInit>

}
 80021f6:	bf00      	nop
 80021f8:	3738      	adds	r7, #56	; 0x38
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000c30 	.word	0x20000c30

08002204 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b08a      	sub	sp, #40	; 0x28
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220a:	f107 0318 	add.w	r3, r7, #24
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002218:	f107 0310 	add.w	r3, r7, #16
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002222:	463b      	mov	r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800222e:	4b31      	ldr	r3, [pc, #196]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002230:	4a31      	ldr	r2, [pc, #196]	; (80022f8 <MX_TIM3_Init+0xf4>)
 8002232:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42 - 1;
 8002234:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002236:	2229      	movs	r2, #41	; 0x29
 8002238:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223a:	4b2e      	ldr	r3, [pc, #184]	; (80022f4 <MX_TIM3_Init+0xf0>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8002240:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002242:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002246:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002248:	4b2a      	ldr	r3, [pc, #168]	; (80022f4 <MX_TIM3_Init+0xf0>)
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800224e:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002254:	4827      	ldr	r0, [pc, #156]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002256:	f005 fd73 	bl	8007d40 <HAL_TIM_Base_Init>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002260:	f001 fc64 	bl	8003b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002264:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002268:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800226a:	f107 0318 	add.w	r3, r7, #24
 800226e:	4619      	mov	r1, r3
 8002270:	4820      	ldr	r0, [pc, #128]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002272:	f006 f97f 	bl	8008574 <HAL_TIM_ConfigClockSource>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800227c:	f001 fc56 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002280:	481c      	ldr	r0, [pc, #112]	; (80022f4 <MX_TIM3_Init+0xf0>)
 8002282:	f005 fe6f 	bl	8007f64 <HAL_TIM_IC_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800228c:	f001 fc4e 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002290:	2300      	movs	r3, #0
 8002292:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002298:	f107 0310 	add.w	r3, r7, #16
 800229c:	4619      	mov	r1, r3
 800229e:	4815      	ldr	r0, [pc, #84]	; (80022f4 <MX_TIM3_Init+0xf0>)
 80022a0:	f006 febc 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80022aa:	f001 fc3f 	bl	8003b2c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80022ae:	2300      	movs	r3, #0
 80022b0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022b2:	2301      	movs	r3, #1
 80022b4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022be:	463b      	mov	r3, r7
 80022c0:	2200      	movs	r2, #0
 80022c2:	4619      	mov	r1, r3
 80022c4:	480b      	ldr	r0, [pc, #44]	; (80022f4 <MX_TIM3_Init+0xf0>)
 80022c6:	f005 fff3 	bl	80082b0 <HAL_TIM_IC_ConfigChannel>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80022d0:	f001 fc2c 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80022d4:	463b      	mov	r3, r7
 80022d6:	2204      	movs	r2, #4
 80022d8:	4619      	mov	r1, r3
 80022da:	4806      	ldr	r0, [pc, #24]	; (80022f4 <MX_TIM3_Init+0xf0>)
 80022dc:	f005 ffe8 	bl	80082b0 <HAL_TIM_IC_ConfigChannel>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80022e6:	f001 fc21 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	; 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000740 	.word	0x20000740
 80022f8:	40000400 	.word	0x40000400

080022fc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002302:	f107 0318 	add.w	r3, r7, #24
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002310:	f107 0310 	add.w	r3, r7, #16
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800231a:	463b      	mov	r3, r7
 800231c:	2200      	movs	r2, #0
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	605a      	str	r2, [r3, #4]
 8002322:	609a      	str	r2, [r3, #8]
 8002324:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002326:	4b2b      	ldr	r3, [pc, #172]	; (80023d4 <MX_TIM4_Init+0xd8>)
 8002328:	4a2b      	ldr	r2, [pc, #172]	; (80023d8 <MX_TIM4_Init+0xdc>)
 800232a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42 - 1;
 800232c:	4b29      	ldr	r3, [pc, #164]	; (80023d4 <MX_TIM4_Init+0xd8>)
 800232e:	2229      	movs	r2, #41	; 0x29
 8002330:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002332:	4b28      	ldr	r3, [pc, #160]	; (80023d4 <MX_TIM4_Init+0xd8>)
 8002334:	2200      	movs	r2, #0
 8002336:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8002338:	4b26      	ldr	r3, [pc, #152]	; (80023d4 <MX_TIM4_Init+0xd8>)
 800233a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800233e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002340:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <MX_TIM4_Init+0xd8>)
 8002342:	2200      	movs	r2, #0
 8002344:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002346:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <MX_TIM4_Init+0xd8>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800234c:	4821      	ldr	r0, [pc, #132]	; (80023d4 <MX_TIM4_Init+0xd8>)
 800234e:	f005 fcf7 	bl	8007d40 <HAL_TIM_Base_Init>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002358:	f001 fbe8 	bl	8003b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800235c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002360:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002362:	f107 0318 	add.w	r3, r7, #24
 8002366:	4619      	mov	r1, r3
 8002368:	481a      	ldr	r0, [pc, #104]	; (80023d4 <MX_TIM4_Init+0xd8>)
 800236a:	f006 f903 	bl	8008574 <HAL_TIM_ConfigClockSource>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002374:	f001 fbda 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002378:	4816      	ldr	r0, [pc, #88]	; (80023d4 <MX_TIM4_Init+0xd8>)
 800237a:	f005 fdf3 	bl	8007f64 <HAL_TIM_IC_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002384:	f001 fbd2 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238c:	2300      	movs	r3, #0
 800238e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002390:	f107 0310 	add.w	r3, r7, #16
 8002394:	4619      	mov	r1, r3
 8002396:	480f      	ldr	r0, [pc, #60]	; (80023d4 <MX_TIM4_Init+0xd8>)
 8002398:	f006 fe40 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80023a2:	f001 fbc3 	bl	8003b2c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80023a6:	2300      	movs	r3, #0
 80023a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80023aa:	2301      	movs	r3, #1
 80023ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80023b6:	463b      	mov	r3, r7
 80023b8:	2200      	movs	r2, #0
 80023ba:	4619      	mov	r1, r3
 80023bc:	4805      	ldr	r0, [pc, #20]	; (80023d4 <MX_TIM4_Init+0xd8>)
 80023be:	f005 ff77 	bl	80082b0 <HAL_TIM_IC_ConfigChannel>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80023c8:	f001 fbb0 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80023cc:	bf00      	nop
 80023ce:	3728      	adds	r7, #40	; 0x28
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20000318 	.word	0x20000318
 80023d8:	40000800 	.word	0x40000800

080023dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	; 0x28
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0318 	add.w	r3, r7, #24
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023f0:	f107 0310 	add.w	r3, r7, #16
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023fa:	463b      	mov	r3, r7
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002406:	4b2b      	ldr	r3, [pc, #172]	; (80024b4 <MX_TIM5_Init+0xd8>)
 8002408:	4a2b      	ldr	r2, [pc, #172]	; (80024b8 <MX_TIM5_Init+0xdc>)
 800240a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42 - 1;
 800240c:	4b29      	ldr	r3, [pc, #164]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800240e:	2229      	movs	r2, #41	; 0x29
 8002410:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002412:	4b28      	ldr	r3, [pc, #160]	; (80024b4 <MX_TIM5_Init+0xd8>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 8002418:	4b26      	ldr	r3, [pc, #152]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800241a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800241e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002420:	4b24      	ldr	r3, [pc, #144]	; (80024b4 <MX_TIM5_Init+0xd8>)
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002426:	4b23      	ldr	r3, [pc, #140]	; (80024b4 <MX_TIM5_Init+0xd8>)
 8002428:	2200      	movs	r2, #0
 800242a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800242c:	4821      	ldr	r0, [pc, #132]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800242e:	f005 fc87 	bl	8007d40 <HAL_TIM_Base_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8002438:	f001 fb78 	bl	8003b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800243c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002440:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002442:	f107 0318 	add.w	r3, r7, #24
 8002446:	4619      	mov	r1, r3
 8002448:	481a      	ldr	r0, [pc, #104]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800244a:	f006 f893 	bl	8008574 <HAL_TIM_ConfigClockSource>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002454:	f001 fb6a 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002458:	4816      	ldr	r0, [pc, #88]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800245a:	f005 fd83 	bl	8007f64 <HAL_TIM_IC_Init>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002464:	f001 fb62 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002468:	2300      	movs	r3, #0
 800246a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002470:	f107 0310 	add.w	r3, r7, #16
 8002474:	4619      	mov	r1, r3
 8002476:	480f      	ldr	r0, [pc, #60]	; (80024b4 <MX_TIM5_Init+0xd8>)
 8002478:	f006 fdd0 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8002482:	f001 fb53 	bl	8003b2c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002486:	2300      	movs	r3, #0
 8002488:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800248a:	2301      	movs	r3, #1
 800248c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800248e:	2300      	movs	r3, #0
 8002490:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002496:	463b      	mov	r3, r7
 8002498:	2200      	movs	r2, #0
 800249a:	4619      	mov	r1, r3
 800249c:	4805      	ldr	r0, [pc, #20]	; (80024b4 <MX_TIM5_Init+0xd8>)
 800249e:	f005 ff07 	bl	80082b0 <HAL_TIM_IC_ConfigChannel>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80024a8:	f001 fb40 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80024ac:	bf00      	nop
 80024ae:	3728      	adds	r7, #40	; 0x28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	200006e4 	.word	0x200006e4
 80024b8:	40000c00 	.word	0x40000c00

080024bc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c2:	463b      	mov	r3, r7
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80024ca:	4b15      	ldr	r3, [pc, #84]	; (8002520 <MX_TIM6_Init+0x64>)
 80024cc:	4a15      	ldr	r2, [pc, #84]	; (8002524 <MX_TIM6_Init+0x68>)
 80024ce:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 42 - 1;
 80024d0:	4b13      	ldr	r3, [pc, #76]	; (8002520 <MX_TIM6_Init+0x64>)
 80024d2:	2229      	movs	r2, #41	; 0x29
 80024d4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d6:	4b12      	ldr	r3, [pc, #72]	; (8002520 <MX_TIM6_Init+0x64>)
 80024d8:	2200      	movs	r2, #0
 80024da:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xFFFF;
 80024dc:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_TIM6_Init+0x64>)
 80024de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024e2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e4:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <MX_TIM6_Init+0x64>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80024ea:	480d      	ldr	r0, [pc, #52]	; (8002520 <MX_TIM6_Init+0x64>)
 80024ec:	f005 fc28 	bl	8007d40 <HAL_TIM_Base_Init>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80024f6:	f001 fb19 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fa:	2300      	movs	r3, #0
 80024fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002502:	463b      	mov	r3, r7
 8002504:	4619      	mov	r1, r3
 8002506:	4806      	ldr	r0, [pc, #24]	; (8002520 <MX_TIM6_Init+0x64>)
 8002508:	f006 fd88 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002512:	f001 fb0b 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000b44 	.word	0x20000b44
 8002524:	40001000 	.word	0x40001000

08002528 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800252e:	463b      	mov	r3, r7
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002536:	4b15      	ldr	r3, [pc, #84]	; (800258c <MX_TIM7_Init+0x64>)
 8002538:	4a15      	ldr	r2, [pc, #84]	; (8002590 <MX_TIM7_Init+0x68>)
 800253a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 42000 - 1;
 800253c:	4b13      	ldr	r3, [pc, #76]	; (800258c <MX_TIM7_Init+0x64>)
 800253e:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002542:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002544:	4b11      	ldr	r3, [pc, #68]	; (800258c <MX_TIM7_Init+0x64>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10;
 800254a:	4b10      	ldr	r3, [pc, #64]	; (800258c <MX_TIM7_Init+0x64>)
 800254c:	220a      	movs	r2, #10
 800254e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002550:	4b0e      	ldr	r3, [pc, #56]	; (800258c <MX_TIM7_Init+0x64>)
 8002552:	2200      	movs	r2, #0
 8002554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002556:	480d      	ldr	r0, [pc, #52]	; (800258c <MX_TIM7_Init+0x64>)
 8002558:	f005 fbf2 	bl	8007d40 <HAL_TIM_Base_Init>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002562:	f001 fae3 	bl	8003b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002566:	2300      	movs	r3, #0
 8002568:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800256e:	463b      	mov	r3, r7
 8002570:	4619      	mov	r1, r3
 8002572:	4806      	ldr	r0, [pc, #24]	; (800258c <MX_TIM7_Init+0x64>)
 8002574:	f006 fd52 	bl	800901c <HAL_TIMEx_MasterConfigSynchronization>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800257e:	f001 fad5 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20000d10 	.word	0x20000d10
 8002590:	40001400 	.word	0x40001400

08002594 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800259a:	f107 0310 	add.w	r3, r7, #16
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	605a      	str	r2, [r3, #4]
 80025a4:	609a      	str	r2, [r3, #8]
 80025a6:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80025a8:	463b      	mov	r3, r7
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
 80025b0:	609a      	str	r2, [r3, #8]
 80025b2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80025b4:	4b23      	ldr	r3, [pc, #140]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025b6:	4a24      	ldr	r2, [pc, #144]	; (8002648 <MX_TIM9_Init+0xb4>)
 80025b8:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 42 - 1;
 80025ba:	4b22      	ldr	r3, [pc, #136]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025bc:	2229      	movs	r2, #41	; 0x29
 80025be:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025c0:	4b20      	ldr	r3, [pc, #128]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 0xFFFF;
 80025c6:	4b1f      	ldr	r3, [pc, #124]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025cc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ce:	4b1d      	ldr	r3, [pc, #116]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d4:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80025da:	481a      	ldr	r0, [pc, #104]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025dc:	f005 fbb0 	bl	8007d40 <HAL_TIM_Base_Init>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <MX_TIM9_Init+0x56>
  {
    Error_Handler();
 80025e6:	f001 faa1 	bl	8003b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80025f0:	f107 0310 	add.w	r3, r7, #16
 80025f4:	4619      	mov	r1, r3
 80025f6:	4813      	ldr	r0, [pc, #76]	; (8002644 <MX_TIM9_Init+0xb0>)
 80025f8:	f005 ffbc 	bl	8008574 <HAL_TIM_ConfigClockSource>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <MX_TIM9_Init+0x72>
  {
    Error_Handler();
 8002602:	f001 fa93 	bl	8003b2c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8002606:	480f      	ldr	r0, [pc, #60]	; (8002644 <MX_TIM9_Init+0xb0>)
 8002608:	f005 fcac 	bl	8007f64 <HAL_TIM_IC_Init>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 8002612:	f001 fa8b 	bl	8003b2c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002616:	2300      	movs	r3, #0
 8002618:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800261a:	2301      	movs	r3, #1
 800261c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800261e:	2300      	movs	r3, #0
 8002620:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002626:	463b      	mov	r3, r7
 8002628:	2204      	movs	r2, #4
 800262a:	4619      	mov	r1, r3
 800262c:	4805      	ldr	r0, [pc, #20]	; (8002644 <MX_TIM9_Init+0xb0>)
 800262e:	f005 fe3f 	bl	80082b0 <HAL_TIM_IC_ConfigChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_TIM9_Init+0xa8>
  {
    Error_Handler();
 8002638:	f001 fa78 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800263c:	bf00      	nop
 800263e:	3720      	adds	r7, #32
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	20000bcc 	.word	0x20000bcc
 8002648:	40014000 	.word	0x40014000

0800264c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002650:	4b0e      	ldr	r3, [pc, #56]	; (800268c <MX_TIM10_Init+0x40>)
 8002652:	4a0f      	ldr	r2, [pc, #60]	; (8002690 <MX_TIM10_Init+0x44>)
 8002654:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 42000 - 1;
 8002656:	4b0d      	ldr	r3, [pc, #52]	; (800268c <MX_TIM10_Init+0x40>)
 8002658:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800265c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <MX_TIM10_Init+0x40>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 15 - 1;
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <MX_TIM10_Init+0x40>)
 8002666:	220e      	movs	r2, #14
 8002668:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800266a:	4b08      	ldr	r3, [pc, #32]	; (800268c <MX_TIM10_Init+0x40>)
 800266c:	2200      	movs	r2, #0
 800266e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <MX_TIM10_Init+0x40>)
 8002672:	2200      	movs	r2, #0
 8002674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002676:	4805      	ldr	r0, [pc, #20]	; (800268c <MX_TIM10_Init+0x40>)
 8002678:	f005 fb62 	bl	8007d40 <HAL_TIM_Base_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8002682:	f001 fa53 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	2000046c 	.word	0x2000046c
 8002690:	40014400 	.word	0x40014400

08002694 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002698:	4b11      	ldr	r3, [pc, #68]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 800269a:	4a12      	ldr	r2, [pc, #72]	; (80026e4 <MX_USART1_UART_Init+0x50>)
 800269c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800269e:	4b10      	ldr	r3, [pc, #64]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80026b2:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026be:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c4:	4b06      	ldr	r3, [pc, #24]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80026ca:	4805      	ldr	r0, [pc, #20]	; (80026e0 <MX_USART1_UART_Init+0x4c>)
 80026cc:	f006 fd36 	bl	800913c <HAL_UART_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80026d6:	f001 fa29 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000810 	.word	0x20000810
 80026e4:	40011000 	.word	0x40011000

080026e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026ee:	4a12      	ldr	r2, [pc, #72]	; (8002738 <MX_USART2_UART_Init+0x50>)
 80026f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026f2:	4b10      	ldr	r3, [pc, #64]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026fa:	4b0e      	ldr	r3, [pc, #56]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002700:	4b0c      	ldr	r3, [pc, #48]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002702:	2200      	movs	r2, #0
 8002704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002706:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002708:	2200      	movs	r2, #0
 800270a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800270c:	4b09      	ldr	r3, [pc, #36]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 800270e:	220c      	movs	r2, #12
 8002710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002712:	4b08      	ldr	r3, [pc, #32]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002714:	2200      	movs	r2, #0
 8002716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002718:	4b06      	ldr	r3, [pc, #24]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 800271a:	2200      	movs	r2, #0
 800271c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800271e:	4805      	ldr	r0, [pc, #20]	; (8002734 <MX_USART2_UART_Init+0x4c>)
 8002720:	f006 fd0c 	bl	800913c <HAL_UART_Init>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800272a:	f001 f9ff 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	20000cd0 	.word	0x20000cd0
 8002738:	40004400 	.word	0x40004400

0800273c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002740:	4b11      	ldr	r3, [pc, #68]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002742:	4a12      	ldr	r2, [pc, #72]	; (800278c <MX_USART3_UART_Init+0x50>)
 8002744:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002746:	4b10      	ldr	r3, [pc, #64]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002748:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800274c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800274e:	4b0e      	ldr	r3, [pc, #56]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002750:	2200      	movs	r2, #0
 8002752:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002754:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002756:	2200      	movs	r2, #0
 8002758:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800275a:	4b0b      	ldr	r3, [pc, #44]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002760:	4b09      	ldr	r3, [pc, #36]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002762:	220c      	movs	r2, #12
 8002764:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002766:	4b08      	ldr	r3, [pc, #32]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800276c:	4b06      	ldr	r3, [pc, #24]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 800276e:	2200      	movs	r2, #0
 8002770:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002772:	4805      	ldr	r0, [pc, #20]	; (8002788 <MX_USART3_UART_Init+0x4c>)
 8002774:	f006 fce2 	bl	800913c <HAL_UART_Init>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800277e:	f001 f9d5 	bl	8003b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002782:	bf00      	nop
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	200003bc 	.word	0x200003bc
 800278c:	40004800 	.word	0x40004800

08002790 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	607b      	str	r3, [r7, #4]
 800279a:	4b1b      	ldr	r3, [pc, #108]	; (8002808 <MX_DMA_Init+0x78>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	4a1a      	ldr	r2, [pc, #104]	; (8002808 <MX_DMA_Init+0x78>)
 80027a0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80027a4:	6313      	str	r3, [r2, #48]	; 0x30
 80027a6:	4b18      	ldr	r3, [pc, #96]	; (8002808 <MX_DMA_Init+0x78>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027ae:	607b      	str	r3, [r7, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	603b      	str	r3, [r7, #0]
 80027b6:	4b14      	ldr	r3, [pc, #80]	; (8002808 <MX_DMA_Init+0x78>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	4a13      	ldr	r2, [pc, #76]	; (8002808 <MX_DMA_Init+0x78>)
 80027bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80027c0:	6313      	str	r3, [r2, #48]	; 0x30
 80027c2:	4b11      	ldr	r3, [pc, #68]	; (8002808 <MX_DMA_Init+0x78>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ca:	603b      	str	r3, [r7, #0]
 80027cc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80027ce:	2200      	movs	r2, #0
 80027d0:	2100      	movs	r1, #0
 80027d2:	200c      	movs	r0, #12
 80027d4:	f002 fcdb 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80027d8:	200c      	movs	r0, #12
 80027da:	f002 fcf4 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80027de:	2200      	movs	r2, #0
 80027e0:	2100      	movs	r1, #0
 80027e2:	2010      	movs	r0, #16
 80027e4:	f002 fcd3 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80027e8:	2010      	movs	r0, #16
 80027ea:	f002 fcec 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80027ee:	2200      	movs	r2, #0
 80027f0:	2100      	movs	r1, #0
 80027f2:	203a      	movs	r0, #58	; 0x3a
 80027f4:	f002 fccb 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80027f8:	203a      	movs	r0, #58	; 0x3a
 80027fa:	f002 fce4 	bl	80051c6 <HAL_NVIC_EnableIRQ>

}
 80027fe:	bf00      	nop
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800

0800280c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b08c      	sub	sp, #48	; 0x30
 8002810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002812:	f107 031c 	add.w	r3, r7, #28
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	605a      	str	r2, [r3, #4]
 800281c:	609a      	str	r2, [r3, #8]
 800281e:	60da      	str	r2, [r3, #12]
 8002820:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	61bb      	str	r3, [r7, #24]
 8002826:	4b35      	ldr	r3, [pc, #212]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	4a34      	ldr	r2, [pc, #208]	; (80028fc <MX_GPIO_Init+0xf0>)
 800282c:	f043 0310 	orr.w	r3, r3, #16
 8002830:	6313      	str	r3, [r2, #48]	; 0x30
 8002832:	4b32      	ldr	r3, [pc, #200]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	f003 0310 	and.w	r3, r3, #16
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
 8002842:	4b2e      	ldr	r3, [pc, #184]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	4a2d      	ldr	r2, [pc, #180]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800284c:	6313      	str	r3, [r2, #48]	; 0x30
 800284e:	4b2b      	ldr	r3, [pc, #172]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002856:	617b      	str	r3, [r7, #20]
 8002858:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	4b27      	ldr	r3, [pc, #156]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	4a26      	ldr	r2, [pc, #152]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002864:	f043 0301 	orr.w	r3, r3, #1
 8002868:	6313      	str	r3, [r2, #48]	; 0x30
 800286a:	4b24      	ldr	r3, [pc, #144]	; (80028fc <MX_GPIO_Init+0xf0>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <MX_GPIO_Init+0xf0>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	4a1f      	ldr	r2, [pc, #124]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002880:	f043 0308 	orr.w	r3, r3, #8
 8002884:	6313      	str	r3, [r2, #48]	; 0x30
 8002886:	4b1d      	ldr	r3, [pc, #116]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	f003 0308 	and.w	r3, r3, #8
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	4b19      	ldr	r3, [pc, #100]	; (80028fc <MX_GPIO_Init+0xf0>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	4a18      	ldr	r2, [pc, #96]	; (80028fc <MX_GPIO_Init+0xf0>)
 800289c:	f043 0304 	orr.w	r3, r3, #4
 80028a0:	6313      	str	r3, [r2, #48]	; 0x30
 80028a2:	4b16      	ldr	r3, [pc, #88]	; (80028fc <MX_GPIO_Init+0xf0>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	f003 0304 	and.w	r3, r3, #4
 80028aa:	60bb      	str	r3, [r7, #8]
 80028ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	607b      	str	r3, [r7, #4]
 80028b2:	4b12      	ldr	r3, [pc, #72]	; (80028fc <MX_GPIO_Init+0xf0>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	4a11      	ldr	r2, [pc, #68]	; (80028fc <MX_GPIO_Init+0xf0>)
 80028b8:	f043 0302 	orr.w	r3, r3, #2
 80028bc:	6313      	str	r3, [r2, #48]	; 0x30
 80028be:	4b0f      	ldr	r3, [pc, #60]	; (80028fc <MX_GPIO_Init+0xf0>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	607b      	str	r3, [r7, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : RC_CH6_Pin */
  GPIO_InitStruct.Pin = RC_CH6_Pin;
 80028ca:	2308      	movs	r3, #8
 80028cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80028ce:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <MX_GPIO_Init+0xf4>)
 80028d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028d2:	2302      	movs	r3, #2
 80028d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RC_CH6_GPIO_Port, &GPIO_InitStruct);
 80028d6:	f107 031c 	add.w	r3, r7, #28
 80028da:	4619      	mov	r1, r3
 80028dc:	4809      	ldr	r0, [pc, #36]	; (8002904 <MX_GPIO_Init+0xf8>)
 80028de:	f002 fffb 	bl	80058d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	2009      	movs	r0, #9
 80028e8:	f002 fc51 	bl	800518e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80028ec:	2009      	movs	r0, #9
 80028ee:	f002 fc6a 	bl	80051c6 <HAL_NVIC_EnableIRQ>

}
 80028f2:	bf00      	nop
 80028f4:	3730      	adds	r7, #48	; 0x30
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40023800 	.word	0x40023800
 8002900:	10310000 	.word	0x10310000
 8002904:	40020c00 	.word	0x40020c00

08002908 <initPWM_DATA>:

/* USER CODE BEGIN 4 */



void initPWM_DATA(PWM_DATA* pwm_data, TIM_HandleTypeDef *htim, uint32_t channel){
 8002908:	b480      	push	{r7}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
	pwm_data->onFallingEdge = false;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	765a      	strb	r2, [r3, #25]
	pwm_data->onRisingEdge = true;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2201      	movs	r2, #1
 800291e:	761a      	strb	r2, [r3, #24]
	pwm_data->channel = channel;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	605a      	str	r2, [r3, #4]
	pwm_data->htim = htim;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	601a      	str	r2, [r3, #0]
}
 800292c:	bf00      	nop
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <setPWM>:

void setPWM(TIM_HandleTypeDef htim, uint32_t channel, uint32_t dutyCycle){
 8002938:	b084      	sub	sp, #16
 800293a:	b490      	push	{r4, r7}
 800293c:	af00      	add	r7, sp, #0
 800293e:	f107 0408 	add.w	r4, r7, #8
 8002942:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 8002946:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002948:	2b00      	cmp	r3, #0
 800294a:	d103      	bne.n	8002954 <setPWM+0x1c>
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002950:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002952:	e010      	b.n	8002976 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 8002954:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002956:	2b04      	cmp	r3, #4
 8002958:	d103      	bne.n	8002962 <setPWM+0x2a>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800295e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002960:	e009      	b.n	8002976 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 8002962:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002964:	2b08      	cmp	r3, #8
 8002966:	d103      	bne.n	8002970 <setPWM+0x38>
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800296c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800296e:	e002      	b.n	8002976 <setPWM+0x3e>
	__HAL_TIM_SET_COMPARE(&htim, channel, dutyCycle);
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002976:	bf00      	nop
 8002978:	46bd      	mov	sp, r7
 800297a:	bc90      	pop	{r4, r7}
 800297c:	b004      	add	sp, #16
 800297e:	4770      	bx	lr

08002980 <ESCInit>:

void ESCInit(){
 8002980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002982:	b08f      	sub	sp, #60	; 0x3c
 8002984:	af0e      	add	r7, sp, #56	; 0x38
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002986:	2100      	movs	r1, #0
 8002988:	4861      	ldr	r0, [pc, #388]	; (8002b10 <ESCInit+0x190>)
 800298a:	f005 faad 	bl	8007ee8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800298e:	2104      	movs	r1, #4
 8002990:	485f      	ldr	r0, [pc, #380]	; (8002b10 <ESCInit+0x190>)
 8002992:	f005 faa9 	bl	8007ee8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002996:	2108      	movs	r1, #8
 8002998:	485d      	ldr	r0, [pc, #372]	; (8002b10 <ESCInit+0x190>)
 800299a:	f005 faa5 	bl	8007ee8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800299e:	210c      	movs	r1, #12
 80029a0:	485b      	ldr	r0, [pc, #364]	; (8002b10 <ESCInit+0x190>)
 80029a2:	f005 faa1 	bl	8007ee8 <HAL_TIM_PWM_Start>
	setPWM(htim2, TIM_CHANNEL_1, ESC_PWM_MAX);
 80029a6:	4e5a      	ldr	r6, [pc, #360]	; (8002b10 <ESCInit+0x190>)
 80029a8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80029ac:	930d      	str	r3, [sp, #52]	; 0x34
 80029ae:	2300      	movs	r3, #0
 80029b0:	930c      	str	r3, [sp, #48]	; 0x30
 80029b2:	466d      	mov	r5, sp
 80029b4:	f106 0410 	add.w	r4, r6, #16
 80029b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029c0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80029c4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80029c8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80029cc:	f7ff ffb4 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_2, ESC_PWM_MAX);
 80029d0:	4e4f      	ldr	r6, [pc, #316]	; (8002b10 <ESCInit+0x190>)
 80029d2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80029d6:	930d      	str	r3, [sp, #52]	; 0x34
 80029d8:	2304      	movs	r3, #4
 80029da:	930c      	str	r3, [sp, #48]	; 0x30
 80029dc:	466d      	mov	r5, sp
 80029de:	f106 0410 	add.w	r4, r6, #16
 80029e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80029ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80029f2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80029f6:	f7ff ff9f 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_3, ESC_PWM_MAX);
 80029fa:	4e45      	ldr	r6, [pc, #276]	; (8002b10 <ESCInit+0x190>)
 80029fc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a00:	930d      	str	r3, [sp, #52]	; 0x34
 8002a02:	2308      	movs	r3, #8
 8002a04:	930c      	str	r3, [sp, #48]	; 0x30
 8002a06:	466d      	mov	r5, sp
 8002a08:	f106 0410 	add.w	r4, r6, #16
 8002a0c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a0e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a18:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a1c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a20:	f7ff ff8a 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_4, ESC_PWM_MAX);
 8002a24:	4e3a      	ldr	r6, [pc, #232]	; (8002b10 <ESCInit+0x190>)
 8002a26:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002a2a:	930d      	str	r3, [sp, #52]	; 0x34
 8002a2c:	230c      	movs	r3, #12
 8002a2e:	930c      	str	r3, [sp, #48]	; 0x30
 8002a30:	466d      	mov	r5, sp
 8002a32:	f106 0410 	add.w	r4, r6, #16
 8002a36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a3e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a42:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a46:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a4a:	f7ff ff75 	bl	8002938 <setPWM>
	HAL_Delay(2000);
 8002a4e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a52:	f002 fa9f 	bl	8004f94 <HAL_Delay>
	setPWM(htim2, TIM_CHANNEL_1, ESC_PWM_MIN);
 8002a56:	4e2e      	ldr	r6, [pc, #184]	; (8002b10 <ESCInit+0x190>)
 8002a58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a5c:	930d      	str	r3, [sp, #52]	; 0x34
 8002a5e:	2300      	movs	r3, #0
 8002a60:	930c      	str	r3, [sp, #48]	; 0x30
 8002a62:	466d      	mov	r5, sp
 8002a64:	f106 0410 	add.w	r4, r6, #16
 8002a68:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a74:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002a78:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a7c:	f7ff ff5c 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_2, ESC_PWM_MIN);
 8002a80:	4e23      	ldr	r6, [pc, #140]	; (8002b10 <ESCInit+0x190>)
 8002a82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a86:	930d      	str	r3, [sp, #52]	; 0x34
 8002a88:	2304      	movs	r3, #4
 8002a8a:	930c      	str	r3, [sp, #48]	; 0x30
 8002a8c:	466d      	mov	r5, sp
 8002a8e:	f106 0410 	add.w	r4, r6, #16
 8002a92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a9a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002a9e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002aa2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002aa6:	f7ff ff47 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_3, ESC_PWM_MIN);
 8002aaa:	4e19      	ldr	r6, [pc, #100]	; (8002b10 <ESCInit+0x190>)
 8002aac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ab0:	930d      	str	r3, [sp, #52]	; 0x34
 8002ab2:	2308      	movs	r3, #8
 8002ab4:	930c      	str	r3, [sp, #48]	; 0x30
 8002ab6:	466d      	mov	r5, sp
 8002ab8:	f106 0410 	add.w	r4, r6, #16
 8002abc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002abe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ac0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ac2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ac4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002ac8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002acc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002ad0:	f7ff ff32 	bl	8002938 <setPWM>
	setPWM(htim2, TIM_CHANNEL_4, ESC_PWM_MIN);
 8002ad4:	4e0e      	ldr	r6, [pc, #56]	; (8002b10 <ESCInit+0x190>)
 8002ad6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ada:	930d      	str	r3, [sp, #52]	; 0x34
 8002adc:	230c      	movs	r3, #12
 8002ade:	930c      	str	r3, [sp, #48]	; 0x30
 8002ae0:	466d      	mov	r5, sp
 8002ae2:	f106 0410 	add.w	r4, r6, #16
 8002ae6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ae8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002aec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002aee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002af2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002af6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002afa:	f7ff ff1d 	bl	8002938 <setPWM>
	HAL_Delay(2000);
 8002afe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002b02:	f002 fa47 	bl	8004f94 <HAL_Delay>
}
 8002b06:	bf00      	nop
 8002b08:	3704      	adds	r7, #4
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000c30 	.word	0x20000c30

08002b14 <BMPInit>:

void BMPInit(){
 8002b14:	b5b0      	push	{r4, r5, r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
	kalman_init(&kalman_altitude, 0.1, 0.1, 0.03);
 8002b1a:	ed9f 1a62 	vldr	s2, [pc, #392]	; 8002ca4 <BMPInit+0x190>
 8002b1e:	eddf 0a62 	vldr	s1, [pc, #392]	; 8002ca8 <BMPInit+0x194>
 8002b22:	ed9f 0a61 	vldr	s0, [pc, #388]	; 8002ca8 <BMPInit+0x194>
 8002b26:	4861      	ldr	r0, [pc, #388]	; (8002cac <BMPInit+0x198>)
 8002b28:	f7fe fb74 	bl	8001214 <kalman_init>
	bmp280_init_default_params(&bmp280.params);
 8002b2c:	4860      	ldr	r0, [pc, #384]	; (8002cb0 <BMPInit+0x19c>)
 8002b2e:	f7fe fb8a 	bl	8001246 <bmp280_init_default_params>
	bmp280.addr = BMP280_I2C_ADDRESS_0;
 8002b32:	4b60      	ldr	r3, [pc, #384]	; (8002cb4 <BMPInit+0x1a0>)
 8002b34:	2276      	movs	r2, #118	; 0x76
 8002b36:	849a      	strh	r2, [r3, #36]	; 0x24
	bmp280.i2c = &hi2c1;
 8002b38:	4b5e      	ldr	r3, [pc, #376]	; (8002cb4 <BMPInit+0x1a0>)
 8002b3a:	4a5f      	ldr	r2, [pc, #380]	; (8002cb8 <BMPInit+0x1a4>)
 8002b3c:	629a      	str	r2, [r3, #40]	; 0x28

	while(!bmp280_init(&bmp280, &bmp280.params)){
 8002b3e:	e020      	b.n	8002b82 <BMPInit+0x6e>
		strSize = sprintf((char*)buffer, "BMP280 initialization failed\r\n");
 8002b40:	4a5e      	ldr	r2, [pc, #376]	; (8002cbc <BMPInit+0x1a8>)
 8002b42:	4b5f      	ldr	r3, [pc, #380]	; (8002cc0 <BMPInit+0x1ac>)
 8002b44:	4615      	mov	r5, r2
 8002b46:	461c      	mov	r4, r3
 8002b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b4a:	6028      	str	r0, [r5, #0]
 8002b4c:	6069      	str	r1, [r5, #4]
 8002b4e:	60aa      	str	r2, [r5, #8]
 8002b50:	60eb      	str	r3, [r5, #12]
 8002b52:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002b54:	6128      	str	r0, [r5, #16]
 8002b56:	6169      	str	r1, [r5, #20]
 8002b58:	61aa      	str	r2, [r5, #24]
 8002b5a:	8823      	ldrh	r3, [r4, #0]
 8002b5c:	78a2      	ldrb	r2, [r4, #2]
 8002b5e:	83ab      	strh	r3, [r5, #28]
 8002b60:	4613      	mov	r3, r2
 8002b62:	77ab      	strb	r3, [r5, #30]
 8002b64:	231e      	movs	r3, #30
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	4b56      	ldr	r3, [pc, #344]	; (8002cc4 <BMPInit+0x1b0>)
 8002b6a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 8002b6c:	4b55      	ldr	r3, [pc, #340]	; (8002cc4 <BMPInit+0x1b0>)
 8002b6e:	881a      	ldrh	r2, [r3, #0]
 8002b70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b74:	4951      	ldr	r1, [pc, #324]	; (8002cbc <BMPInit+0x1a8>)
 8002b76:	4854      	ldr	r0, [pc, #336]	; (8002cc8 <BMPInit+0x1b4>)
 8002b78:	f006 fb2d 	bl	80091d6 <HAL_UART_Transmit>
		HAL_Delay(50);
 8002b7c:	2032      	movs	r0, #50	; 0x32
 8002b7e:	f002 fa09 	bl	8004f94 <HAL_Delay>
	while(!bmp280_init(&bmp280, &bmp280.params)){
 8002b82:	494b      	ldr	r1, [pc, #300]	; (8002cb0 <BMPInit+0x19c>)
 8002b84:	484b      	ldr	r0, [pc, #300]	; (8002cb4 <BMPInit+0x1a0>)
 8002b86:	f7fe fcd9 	bl	800153c <bmp280_init>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f083 0301 	eor.w	r3, r3, #1
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1d4      	bne.n	8002b40 <BMPInit+0x2c>
	}
	HAL_Delay(1000);
 8002b96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b9a:	f002 f9fb 	bl	8004f94 <HAL_Delay>
	bme280p = bmp280.id == BME280_CHIP_ID;
 8002b9e:	4b45      	ldr	r3, [pc, #276]	; (8002cb4 <BMPInit+0x1a0>)
 8002ba0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002ba4:	2b60      	cmp	r3, #96	; 0x60
 8002ba6:	bf0c      	ite	eq
 8002ba8:	2301      	moveq	r3, #1
 8002baa:	2300      	movne	r3, #0
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4b47      	ldr	r3, [pc, #284]	; (8002ccc <BMPInit+0x1b8>)
 8002bb0:	701a      	strb	r2, [r3, #0]
	strSize = sprintf((char*)buffer, "BMP280: found %s\r\n", bme280p ? "BME280" : "BMP280");
 8002bb2:	4b46      	ldr	r3, [pc, #280]	; (8002ccc <BMPInit+0x1b8>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <BMPInit+0xaa>
 8002bba:	4b45      	ldr	r3, [pc, #276]	; (8002cd0 <BMPInit+0x1bc>)
 8002bbc:	e000      	b.n	8002bc0 <BMPInit+0xac>
 8002bbe:	4b45      	ldr	r3, [pc, #276]	; (8002cd4 <BMPInit+0x1c0>)
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4945      	ldr	r1, [pc, #276]	; (8002cd8 <BMPInit+0x1c4>)
 8002bc4:	483d      	ldr	r0, [pc, #244]	; (8002cbc <BMPInit+0x1a8>)
 8002bc6:	f007 fd53 	bl	800a670 <siprintf>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	4b3d      	ldr	r3, [pc, #244]	; (8002cc4 <BMPInit+0x1b0>)
 8002bd0:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 1000);
 8002bd2:	4b3c      	ldr	r3, [pc, #240]	; (8002cc4 <BMPInit+0x1b0>)
 8002bd4:	881a      	ldrh	r2, [r3, #0]
 8002bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bda:	4938      	ldr	r1, [pc, #224]	; (8002cbc <BMPInit+0x1a8>)
 8002bdc:	483a      	ldr	r0, [pc, #232]	; (8002cc8 <BMPInit+0x1b4>)
 8002bde:	f006 fafa 	bl	80091d6 <HAL_UART_Transmit>

	strSize = sprintf((char*)buffer, "Calibrating.\r\n");
 8002be2:	4a36      	ldr	r2, [pc, #216]	; (8002cbc <BMPInit+0x1a8>)
 8002be4:	4b3d      	ldr	r3, [pc, #244]	; (8002cdc <BMPInit+0x1c8>)
 8002be6:	4614      	mov	r4, r2
 8002be8:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002bea:	6020      	str	r0, [r4, #0]
 8002bec:	6061      	str	r1, [r4, #4]
 8002bee:	60a2      	str	r2, [r4, #8]
 8002bf0:	881a      	ldrh	r2, [r3, #0]
 8002bf2:	789b      	ldrb	r3, [r3, #2]
 8002bf4:	81a2      	strh	r2, [r4, #12]
 8002bf6:	73a3      	strb	r3, [r4, #14]
 8002bf8:	230e      	movs	r3, #14
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <BMPInit+0x1b0>)
 8002bfe:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002c00:	4b30      	ldr	r3, [pc, #192]	; (8002cc4 <BMPInit+0x1b0>)
 8002c02:	881a      	ldrh	r2, [r3, #0]
 8002c04:	230a      	movs	r3, #10
 8002c06:	492d      	ldr	r1, [pc, #180]	; (8002cbc <BMPInit+0x1a8>)
 8002c08:	482f      	ldr	r0, [pc, #188]	; (8002cc8 <BMPInit+0x1b4>)
 8002c0a:	f006 fae4 	bl	80091d6 <HAL_UART_Transmit>

	float pres_total = 0;
 8002c0e:	f04f 0300 	mov.w	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
	float pressure, temperature, humidity;

	for(int i = 0; i < 100; ++i){
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	e01f      	b.n	8002c5a <BMPInit+0x146>
		while(bmp280_is_measuring(&bmp280)) continue;
 8002c1a:	bf00      	nop
 8002c1c:	4825      	ldr	r0, [pc, #148]	; (8002cb4 <BMPInit+0x1a0>)
 8002c1e:	f7fe fd3a 	bl	8001696 <bmp280_is_measuring>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d1f8      	bne.n	8002c1a <BMPInit+0x106>
		bmp280_read_float(&bmp280, &temperature, &pressure, &humidity);
 8002c28:	1d3b      	adds	r3, r7, #4
 8002c2a:	f107 020c 	add.w	r2, r7, #12
 8002c2e:	f107 0108 	add.w	r1, r7, #8
 8002c32:	4820      	ldr	r0, [pc, #128]	; (8002cb4 <BMPInit+0x1a0>)
 8002c34:	f7fe fff2 	bl	8001c1c <bmp280_read_float>
		HAL_UART_Transmit(&huart1, (uint8_t*)".", 1, 10);
 8002c38:	230a      	movs	r3, #10
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4928      	ldr	r1, [pc, #160]	; (8002ce0 <BMPInit+0x1cc>)
 8002c3e:	4822      	ldr	r0, [pc, #136]	; (8002cc8 <BMPInit+0x1b4>)
 8002c40:	f006 fac9 	bl	80091d6 <HAL_UART_Transmit>
		pres_total = pres_total + pressure;
 8002c44:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c48:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c50:	edc7 7a05 	vstr	s15, [r7, #20]
	for(int i = 0; i < 100; ++i){
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	3301      	adds	r3, #1
 8002c58:	613b      	str	r3, [r7, #16]
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	2b63      	cmp	r3, #99	; 0x63
 8002c5e:	dddd      	ble.n	8002c1c <BMPInit+0x108>
	}

	pressureRef = pres_total / 100;
 8002c60:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c64:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8002ce4 <BMPInit+0x1d0>
 8002c68:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	; (8002ce8 <BMPInit+0x1d4>)
 8002c6e:	edc3 7a00 	vstr	s15, [r3]
	strSize = sprintf((char*)buffer,"Done!\r\n");
 8002c72:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <BMPInit+0x1a8>)
 8002c74:	4b1d      	ldr	r3, [pc, #116]	; (8002cec <BMPInit+0x1d8>)
 8002c76:	cb03      	ldmia	r3!, {r0, r1}
 8002c78:	6010      	str	r0, [r2, #0]
 8002c7a:	6051      	str	r1, [r2, #4]
 8002c7c:	2307      	movs	r3, #7
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	4b10      	ldr	r3, [pc, #64]	; (8002cc4 <BMPInit+0x1b0>)
 8002c82:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <BMPInit+0x1b0>)
 8002c86:	881a      	ldrh	r2, [r3, #0]
 8002c88:	230a      	movs	r3, #10
 8002c8a:	490c      	ldr	r1, [pc, #48]	; (8002cbc <BMPInit+0x1a8>)
 8002c8c:	480e      	ldr	r0, [pc, #56]	; (8002cc8 <BMPInit+0x1b4>)
 8002c8e:	f006 faa2 	bl	80091d6 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8002c92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c96:	f002 f97d 	bl	8004f94 <HAL_Delay>
}
 8002c9a:	bf00      	nop
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	3cf5c28f 	.word	0x3cf5c28f
 8002ca8:	3dcccccd 	.word	0x3dcccccd
 8002cac:	200006bc 	.word	0x200006bc
 8002cb0:	20000cc8 	.word	0x20000cc8
 8002cb4:	20000c9c 	.word	0x20000c9c
 8002cb8:	20000418 	.word	0x20000418
 8002cbc:	20000850 	.word	0x20000850
 8002cc0:	0800e6dc 	.word	0x0800e6dc
 8002cc4:	20000d8c 	.word	0x20000d8c
 8002cc8:	20000810 	.word	0x20000810
 8002ccc:	20000780 	.word	0x20000780
 8002cd0:	0800e6fc 	.word	0x0800e6fc
 8002cd4:	0800e704 	.word	0x0800e704
 8002cd8:	0800e70c 	.word	0x0800e70c
 8002cdc:	0800e720 	.word	0x0800e720
 8002ce0:	0800e730 	.word	0x0800e730
 8002ce4:	42c80000 	.word	0x42c80000
 8002ce8:	2000020c 	.word	0x2000020c
 8002cec:	0800e734 	.word	0x0800e734

08002cf0 <GPSInit>:

void GPSInit(){
 8002cf0:	b598      	push	{r3, r4, r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
	  //__HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);

	  if(HAL_UART_Receive_DMA(&huart3, gps_rx_buf, GPS_BUF_SIZE) != HAL_OK){
 8002cf4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002cf8:	4913      	ldr	r1, [pc, #76]	; (8002d48 <GPSInit+0x58>)
 8002cfa:	4814      	ldr	r0, [pc, #80]	; (8002d4c <GPSInit+0x5c>)
 8002cfc:	f006 fb04 	bl	8009308 <HAL_UART_Receive_DMA>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <GPSInit+0x1a>
		  Error_Handler();
 8002d06:	f000 ff11 	bl	8003b2c <Error_Handler>
	  }

	  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002d0a:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <GPSInit+0x5c>)
 8002d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4b0e      	ldr	r3, [pc, #56]	; (8002d4c <GPSInit+0x5c>)
 8002d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f022 0208 	bic.w	r2, r2, #8
 8002d1c:	601a      	str	r2, [r3, #0]

	  strSize = sprintf((char*)buffer, "GPS Done!\r\n");
 8002d1e:	4a0c      	ldr	r2, [pc, #48]	; (8002d50 <GPSInit+0x60>)
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <GPSInit+0x64>)
 8002d22:	4614      	mov	r4, r2
 8002d24:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002d26:	6020      	str	r0, [r4, #0]
 8002d28:	6061      	str	r1, [r4, #4]
 8002d2a:	60a2      	str	r2, [r4, #8]
 8002d2c:	230b      	movs	r3, #11
 8002d2e:	b29a      	uxth	r2, r3
 8002d30:	4b09      	ldr	r3, [pc, #36]	; (8002d58 <GPSInit+0x68>)
 8002d32:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002d34:	4b08      	ldr	r3, [pc, #32]	; (8002d58 <GPSInit+0x68>)
 8002d36:	881a      	ldrh	r2, [r3, #0]
 8002d38:	230a      	movs	r3, #10
 8002d3a:	4905      	ldr	r1, [pc, #20]	; (8002d50 <GPSInit+0x60>)
 8002d3c:	4807      	ldr	r0, [pc, #28]	; (8002d5c <GPSInit+0x6c>)
 8002d3e:	f006 fa4a 	bl	80091d6 <HAL_UART_Transmit>
}
 8002d42:	bf00      	nop
 8002d44:	bd98      	pop	{r3, r4, r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000924 	.word	0x20000924
 8002d4c:	200003bc 	.word	0x200003bc
 8002d50:	20000850 	.word	0x20000850
 8002d54:	0800e73c 	.word	0x0800e73c
 8002d58:	20000d8c 	.word	0x20000d8c
 8002d5c:	20000810 	.word	0x20000810

08002d60 <CompassInit>:

void CompassInit(){
 8002d60:	b5b0      	push	{r4, r5, r7, lr}
 8002d62:	af00      	add	r7, sp, #0
	I2Cdev_init(&hi2c3);
 8002d64:	4824      	ldr	r0, [pc, #144]	; (8002df8 <CompassInit+0x98>)
 8002d66:	f7fe f9cb 	bl	8001100 <I2Cdev_init>

	HMC5883L_initialize();
 8002d6a:	f7fe f95d 	bl	8001028 <HMC5883L_initialize>
	while(!HMC5883L_testConnection()){
 8002d6e:	e01f      	b.n	8002db0 <CompassInit+0x50>
		strSize = sprintf((char*)buffer, "Inisialisasi HMC5883L gagal!\r\n");
 8002d70:	4a22      	ldr	r2, [pc, #136]	; (8002dfc <CompassInit+0x9c>)
 8002d72:	4b23      	ldr	r3, [pc, #140]	; (8002e00 <CompassInit+0xa0>)
 8002d74:	4615      	mov	r5, r2
 8002d76:	461c      	mov	r4, r3
 8002d78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d7a:	6028      	str	r0, [r5, #0]
 8002d7c:	6069      	str	r1, [r5, #4]
 8002d7e:	60aa      	str	r2, [r5, #8]
 8002d80:	60eb      	str	r3, [r5, #12]
 8002d82:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002d84:	6128      	str	r0, [r5, #16]
 8002d86:	6169      	str	r1, [r5, #20]
 8002d88:	61aa      	str	r2, [r5, #24]
 8002d8a:	8823      	ldrh	r3, [r4, #0]
 8002d8c:	78a2      	ldrb	r2, [r4, #2]
 8002d8e:	83ab      	strh	r3, [r5, #28]
 8002d90:	4613      	mov	r3, r2
 8002d92:	77ab      	strb	r3, [r5, #30]
 8002d94:	231e      	movs	r3, #30
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <CompassInit+0xa4>)
 8002d9a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002d9c:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <CompassInit+0xa4>)
 8002d9e:	881a      	ldrh	r2, [r3, #0]
 8002da0:	230a      	movs	r3, #10
 8002da2:	4916      	ldr	r1, [pc, #88]	; (8002dfc <CompassInit+0x9c>)
 8002da4:	4818      	ldr	r0, [pc, #96]	; (8002e08 <CompassInit+0xa8>)
 8002da6:	f006 fa16 	bl	80091d6 <HAL_UART_Transmit>
		HAL_Delay(10);
 8002daa:	200a      	movs	r0, #10
 8002dac:	f002 f8f2 	bl	8004f94 <HAL_Delay>
	while(!HMC5883L_testConnection()){
 8002db0:	f7fe f950 	bl	8001054 <HMC5883L_testConnection>
 8002db4:	4603      	mov	r3, r0
 8002db6:	f083 0301 	eor.w	r3, r3, #1
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1d7      	bne.n	8002d70 <CompassInit+0x10>
	}
	strSize = sprintf((char*)buffer, "HMC5883L Sukses!\r\n");
 8002dc0:	4a0e      	ldr	r2, [pc, #56]	; (8002dfc <CompassInit+0x9c>)
 8002dc2:	4b12      	ldr	r3, [pc, #72]	; (8002e0c <CompassInit+0xac>)
 8002dc4:	4615      	mov	r5, r2
 8002dc6:	461c      	mov	r4, r3
 8002dc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dca:	6028      	str	r0, [r5, #0]
 8002dcc:	6069      	str	r1, [r5, #4]
 8002dce:	60aa      	str	r2, [r5, #8]
 8002dd0:	60eb      	str	r3, [r5, #12]
 8002dd2:	8823      	ldrh	r3, [r4, #0]
 8002dd4:	78a2      	ldrb	r2, [r4, #2]
 8002dd6:	822b      	strh	r3, [r5, #16]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	74ab      	strb	r3, [r5, #18]
 8002ddc:	2312      	movs	r3, #18
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <CompassInit+0xa4>)
 8002de2:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002de4:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <CompassInit+0xa4>)
 8002de6:	881a      	ldrh	r2, [r3, #0]
 8002de8:	230a      	movs	r3, #10
 8002dea:	4904      	ldr	r1, [pc, #16]	; (8002dfc <CompassInit+0x9c>)
 8002dec:	4806      	ldr	r0, [pc, #24]	; (8002e08 <CompassInit+0xa8>)
 8002dee:	f006 f9f2 	bl	80091d6 <HAL_UART_Transmit>
}
 8002df2:	bf00      	nop
 8002df4:	bdb0      	pop	{r4, r5, r7, pc}
 8002df6:	bf00      	nop
 8002df8:	200002c4 	.word	0x200002c4
 8002dfc:	20000850 	.word	0x20000850
 8002e00:	0800e748 	.word	0x0800e748
 8002e04:	20000d8c 	.word	0x20000d8c
 8002e08:	20000810 	.word	0x20000810
 8002e0c:	0800e768 	.word	0x0800e768

08002e10 <RemoteInit>:

void RemoteInit(){
 8002e10:	b5b0      	push	{r4, r5, r7, lr}
 8002e12:	af00      	add	r7, sp, #0
	  fly_mode = FLY_MODE_OFF;
 8002e14:	4b32      	ldr	r3, [pc, #200]	; (8002ee0 <RemoteInit+0xd0>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
	  strSize = sprintf((char*)buffer, "Wahana Mode Off\r\n");
 8002e1a:	4a32      	ldr	r2, [pc, #200]	; (8002ee4 <RemoteInit+0xd4>)
 8002e1c:	4b32      	ldr	r3, [pc, #200]	; (8002ee8 <RemoteInit+0xd8>)
 8002e1e:	4615      	mov	r5, r2
 8002e20:	461c      	mov	r4, r3
 8002e22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e24:	6028      	str	r0, [r5, #0]
 8002e26:	6069      	str	r1, [r5, #4]
 8002e28:	60aa      	str	r2, [r5, #8]
 8002e2a:	60eb      	str	r3, [r5, #12]
 8002e2c:	8823      	ldrh	r3, [r4, #0]
 8002e2e:	822b      	strh	r3, [r5, #16]
 8002e30:	2311      	movs	r3, #17
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	4b2d      	ldr	r3, [pc, #180]	; (8002eec <RemoteInit+0xdc>)
 8002e36:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 8002e38:	4b2c      	ldr	r3, [pc, #176]	; (8002eec <RemoteInit+0xdc>)
 8002e3a:	881a      	ldrh	r2, [r3, #0]
 8002e3c:	230a      	movs	r3, #10
 8002e3e:	4929      	ldr	r1, [pc, #164]	; (8002ee4 <RemoteInit+0xd4>)
 8002e40:	482b      	ldr	r0, [pc, #172]	; (8002ef0 <RemoteInit+0xe0>)
 8002e42:	f006 f9c8 	bl	80091d6 <HAL_UART_Transmit>

	  initPWM_DATA(&RC_CH1, &htim3, TIM_CHANNEL_2);
 8002e46:	2204      	movs	r2, #4
 8002e48:	492a      	ldr	r1, [pc, #168]	; (8002ef4 <RemoteInit+0xe4>)
 8002e4a:	482b      	ldr	r0, [pc, #172]	; (8002ef8 <RemoteInit+0xe8>)
 8002e4c:	f7ff fd5c 	bl	8002908 <initPWM_DATA>
	  initPWM_DATA(&RC_CH2, &htim9, TIM_CHANNEL_2);
 8002e50:	2204      	movs	r2, #4
 8002e52:	492a      	ldr	r1, [pc, #168]	; (8002efc <RemoteInit+0xec>)
 8002e54:	482a      	ldr	r0, [pc, #168]	; (8002f00 <RemoteInit+0xf0>)
 8002e56:	f7ff fd57 	bl	8002908 <initPWM_DATA>
	  initPWM_DATA(&RC_CH3, &htim5, TIM_CHANNEL_1);
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	4929      	ldr	r1, [pc, #164]	; (8002f04 <RemoteInit+0xf4>)
 8002e5e:	482a      	ldr	r0, [pc, #168]	; (8002f08 <RemoteInit+0xf8>)
 8002e60:	f7ff fd52 	bl	8002908 <initPWM_DATA>
	  initPWM_DATA(&RC_CH4, &htim3, TIM_CHANNEL_1);
 8002e64:	2200      	movs	r2, #0
 8002e66:	4923      	ldr	r1, [pc, #140]	; (8002ef4 <RemoteInit+0xe4>)
 8002e68:	4828      	ldr	r0, [pc, #160]	; (8002f0c <RemoteInit+0xfc>)
 8002e6a:	f7ff fd4d 	bl	8002908 <initPWM_DATA>
	  initPWM_DATA(&RC_CH5, &htim4, TIM_CHANNEL_1);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	4927      	ldr	r1, [pc, #156]	; (8002f10 <RemoteInit+0x100>)
 8002e72:	4828      	ldr	r0, [pc, #160]	; (8002f14 <RemoteInit+0x104>)
 8002e74:	f7ff fd48 	bl	8002908 <initPWM_DATA>
	  initPWM_DATA(&RC_CH6, &htim6, 0);
 8002e78:	2200      	movs	r2, #0
 8002e7a:	4927      	ldr	r1, [pc, #156]	; (8002f18 <RemoteInit+0x108>)
 8002e7c:	4827      	ldr	r0, [pc, #156]	; (8002f1c <RemoteInit+0x10c>)
 8002e7e:	f7ff fd43 	bl	8002908 <initPWM_DATA>

	  HAL_TIM_IC_Start_IT(RC_CH1.htim, RC_CH1.channel);
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <RemoteInit+0xe8>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4b1c      	ldr	r3, [pc, #112]	; (8002ef8 <RemoteInit+0xe8>)
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4610      	mov	r0, r2
 8002e8e:	f005 f89f 	bl	8007fd0 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH2.htim, RC_CH2.channel);
 8002e92:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <RemoteInit+0xf0>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	4b1a      	ldr	r3, [pc, #104]	; (8002f00 <RemoteInit+0xf0>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	f005 f897 	bl	8007fd0 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH3.htim, RC_CH3.channel);
 8002ea2:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <RemoteInit+0xf8>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	4b18      	ldr	r3, [pc, #96]	; (8002f08 <RemoteInit+0xf8>)
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4610      	mov	r0, r2
 8002eae:	f005 f88f 	bl	8007fd0 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH4.htim, RC_CH4.channel);
 8002eb2:	4b16      	ldr	r3, [pc, #88]	; (8002f0c <RemoteInit+0xfc>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	4b15      	ldr	r3, [pc, #84]	; (8002f0c <RemoteInit+0xfc>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f005 f887 	bl	8007fd0 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_Start_IT(RC_CH5.htim, RC_CH5.channel);
 8002ec2:	4b14      	ldr	r3, [pc, #80]	; (8002f14 <RemoteInit+0x104>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	4b13      	ldr	r3, [pc, #76]	; (8002f14 <RemoteInit+0x104>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4610      	mov	r0, r2
 8002ece:	f005 f87f 	bl	8007fd0 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_Base_Start(RC_CH6.htim);
 8002ed2:	4b12      	ldr	r3, [pc, #72]	; (8002f1c <RemoteInit+0x10c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f004 ff5d 	bl	8007d96 <HAL_TIM_Base_Start>
}
 8002edc:	bf00      	nop
 8002ede:	bdb0      	pop	{r4, r5, r7, pc}
 8002ee0:	20000c28 	.word	0x20000c28
 8002ee4:	20000850 	.word	0x20000850
 8002ee8:	0800e6a0 	.word	0x0800e6a0
 8002eec:	20000d8c 	.word	0x20000d8c
 8002ef0:	20000810 	.word	0x20000810
 8002ef4:	20000740 	.word	0x20000740
 8002ef8:	20000724 	.word	0x20000724
 8002efc:	20000bcc 	.word	0x20000bcc
 8002f00:	20000d90 	.word	0x20000d90
 8002f04:	200006e4 	.word	0x200006e4
 8002f08:	20000c70 	.word	0x20000c70
 8002f0c:	200003fc 	.word	0x200003fc
 8002f10:	20000318 	.word	0x20000318
 8002f14:	20000d70 	.word	0x20000d70
 8002f18:	20000b44 	.word	0x20000b44
 8002f1c:	20000b84 	.word	0x20000b84

08002f20 <IMUInit>:

void IMUInit(){
 8002f20:	b5b0      	push	{r4, r5, r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002f26:	230a      	movs	r3, #10
 8002f28:	2201      	movs	r2, #1
 8002f2a:	21a5      	movs	r1, #165	; 0xa5
 8002f2c:	485b      	ldr	r0, [pc, #364]	; (800309c <IMUInit+0x17c>)
 8002f2e:	f006 f952 	bl	80091d6 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x54, 1, 10);
 8002f32:	230a      	movs	r3, #10
 8002f34:	2201      	movs	r2, #1
 8002f36:	2154      	movs	r1, #84	; 0x54
 8002f38:	4858      	ldr	r0, [pc, #352]	; (800309c <IMUInit+0x17c>)
 8002f3a:	f006 f94c 	bl	80091d6 <HAL_UART_Transmit>

	  HAL_Delay(3000);
 8002f3e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002f42:	f002 f827 	bl	8004f94 <HAL_Delay>
	  strSize = sprintf((char*)buffer,"Kalibrasi tilt done\r\n");
 8002f46:	4a56      	ldr	r2, [pc, #344]	; (80030a0 <IMUInit+0x180>)
 8002f48:	4b56      	ldr	r3, [pc, #344]	; (80030a4 <IMUInit+0x184>)
 8002f4a:	4615      	mov	r5, r2
 8002f4c:	461c      	mov	r4, r3
 8002f4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f50:	6028      	str	r0, [r5, #0]
 8002f52:	6069      	str	r1, [r5, #4]
 8002f54:	60aa      	str	r2, [r5, #8]
 8002f56:	60eb      	str	r3, [r5, #12]
 8002f58:	6820      	ldr	r0, [r4, #0]
 8002f5a:	6128      	str	r0, [r5, #16]
 8002f5c:	88a3      	ldrh	r3, [r4, #4]
 8002f5e:	82ab      	strh	r3, [r5, #20]
 8002f60:	2315      	movs	r3, #21
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	4b50      	ldr	r3, [pc, #320]	; (80030a8 <IMUInit+0x188>)
 8002f66:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8002f68:	4b4f      	ldr	r3, [pc, #316]	; (80030a8 <IMUInit+0x188>)
 8002f6a:	881a      	ldrh	r2, [r3, #0]
 8002f6c:	2364      	movs	r3, #100	; 0x64
 8002f6e:	494c      	ldr	r1, [pc, #304]	; (80030a0 <IMUInit+0x180>)
 8002f70:	484e      	ldr	r0, [pc, #312]	; (80030ac <IMUInit+0x18c>)
 8002f72:	f006 f930 	bl	80091d6 <HAL_UART_Transmit>

	  //Kalibrasi heading
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002f76:	230a      	movs	r3, #10
 8002f78:	2201      	movs	r2, #1
 8002f7a:	21a5      	movs	r1, #165	; 0xa5
 8002f7c:	4847      	ldr	r0, [pc, #284]	; (800309c <IMUInit+0x17c>)
 8002f7e:	f006 f92a 	bl	80091d6 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x55, 1, 10);
 8002f82:	230a      	movs	r3, #10
 8002f84:	2201      	movs	r2, #1
 8002f86:	2155      	movs	r1, #85	; 0x55
 8002f88:	4844      	ldr	r0, [pc, #272]	; (800309c <IMUInit+0x17c>)
 8002f8a:	f006 f924 	bl	80091d6 <HAL_UART_Transmit>
	  HAL_Delay(3000);
 8002f8e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002f92:	f001 ffff 	bl	8004f94 <HAL_Delay>

	  strSize = sprintf((char*)buffer,"Kalibrasi heading done\r\n");
 8002f96:	4a42      	ldr	r2, [pc, #264]	; (80030a0 <IMUInit+0x180>)
 8002f98:	4b45      	ldr	r3, [pc, #276]	; (80030b0 <IMUInit+0x190>)
 8002f9a:	4615      	mov	r5, r2
 8002f9c:	461c      	mov	r4, r3
 8002f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fa0:	6028      	str	r0, [r5, #0]
 8002fa2:	6069      	str	r1, [r5, #4]
 8002fa4:	60aa      	str	r2, [r5, #8]
 8002fa6:	60eb      	str	r3, [r5, #12]
 8002fa8:	cc03      	ldmia	r4!, {r0, r1}
 8002faa:	6128      	str	r0, [r5, #16]
 8002fac:	6169      	str	r1, [r5, #20]
 8002fae:	7823      	ldrb	r3, [r4, #0]
 8002fb0:	762b      	strb	r3, [r5, #24]
 8002fb2:	2318      	movs	r3, #24
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	4b3c      	ldr	r3, [pc, #240]	; (80030a8 <IMUInit+0x188>)
 8002fb8:	801a      	strh	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 8002fba:	4b3b      	ldr	r3, [pc, #236]	; (80030a8 <IMUInit+0x188>)
 8002fbc:	881a      	ldrh	r2, [r3, #0]
 8002fbe:	2364      	movs	r3, #100	; 0x64
 8002fc0:	4937      	ldr	r1, [pc, #220]	; (80030a0 <IMUInit+0x180>)
 8002fc2:	483a      	ldr	r0, [pc, #232]	; (80030ac <IMUInit+0x18c>)
 8002fc4:	f006 f907 	bl	80091d6 <HAL_UART_Transmit>

	  //Konfigurasi Output ASCII
	  HAL_UART_Transmit(&huart2, (u_char*)0xA5, 1, 10);
 8002fc8:	230a      	movs	r3, #10
 8002fca:	2201      	movs	r2, #1
 8002fcc:	21a5      	movs	r1, #165	; 0xa5
 8002fce:	4833      	ldr	r0, [pc, #204]	; (800309c <IMUInit+0x17c>)
 8002fd0:	f006 f901 	bl	80091d6 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (u_char*)0x52, 1, 10);
 8002fd4:	230a      	movs	r3, #10
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	2152      	movs	r1, #82	; 0x52
 8002fda:	4830      	ldr	r0, [pc, #192]	; (800309c <IMUInit+0x17c>)
 8002fdc:	f006 f8fb 	bl	80091d6 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8002fe0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fe4:	f001 ffd6 	bl	8004f94 <HAL_Delay>

	  HAL_UART_Receive_DMA(&huart2, IMUBuffer, 8);
 8002fe8:	2208      	movs	r2, #8
 8002fea:	4932      	ldr	r1, [pc, #200]	; (80030b4 <IMUInit+0x194>)
 8002fec:	482b      	ldr	r0, [pc, #172]	; (800309c <IMUInit+0x17c>)
 8002fee:	f006 f98b 	bl	8009308 <HAL_UART_Receive_DMA>

	  float pitchTotal = 0, yawTotal = 0, rollTotal = 0;
 8002ff2:	f04f 0300 	mov.w	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	60bb      	str	r3, [r7, #8]
 8002ffe:	f04f 0300 	mov.w	r3, #0
 8003002:	607b      	str	r3, [r7, #4]

	  int i = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	603b      	str	r3, [r7, #0]
	  while(i < 100){
 8003008:	e026      	b.n	8003058 <IMUInit+0x138>
		  if(IMUDataStatus){
 800300a:	4b2b      	ldr	r3, [pc, #172]	; (80030b8 <IMUInit+0x198>)
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d021      	beq.n	8003056 <IMUInit+0x136>
			  i += 1;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	3301      	adds	r3, #1
 8003016:	603b      	str	r3, [r7, #0]
			  getIMUData(&IMU_Data);
 8003018:	4828      	ldr	r0, [pc, #160]	; (80030bc <IMUInit+0x19c>)
 800301a:	f000 f859 	bl	80030d0 <getIMUData>
			  pitchTotal += IMU_Data.PITCH;
 800301e:	4b27      	ldr	r3, [pc, #156]	; (80030bc <IMUInit+0x19c>)
 8003020:	edd3 7a01 	vldr	s15, [r3, #4]
 8003024:	ed97 7a03 	vldr	s14, [r7, #12]
 8003028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800302c:	edc7 7a03 	vstr	s15, [r7, #12]
			  yawTotal += IMU_Data.YAW;
 8003030:	4b22      	ldr	r3, [pc, #136]	; (80030bc <IMUInit+0x19c>)
 8003032:	edd3 7a00 	vldr	s15, [r3]
 8003036:	ed97 7a02 	vldr	s14, [r7, #8]
 800303a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800303e:	edc7 7a02 	vstr	s15, [r7, #8]
			  rollTotal += IMU_Data.ROLL;
 8003042:	4b1e      	ldr	r3, [pc, #120]	; (80030bc <IMUInit+0x19c>)
 8003044:	edd3 7a02 	vldr	s15, [r3, #8]
 8003048:	ed97 7a01 	vldr	s14, [r7, #4]
 800304c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003050:	edc7 7a01 	vstr	s15, [r7, #4]
 8003054:	e000      	b.n	8003058 <IMUInit+0x138>
		  } else continue;
 8003056:	bf00      	nop
	  while(i < 100){
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b63      	cmp	r3, #99	; 0x63
 800305c:	ddd5      	ble.n	800300a <IMUInit+0xea>
	  }
	  pitchRef = pitchTotal / 100;
 800305e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003062:	eddf 6a17 	vldr	s13, [pc, #92]	; 80030c0 <IMUInit+0x1a0>
 8003066:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800306a:	4b16      	ldr	r3, [pc, #88]	; (80030c4 <IMUInit+0x1a4>)
 800306c:	edc3 7a00 	vstr	s15, [r3]
	  yawRef = yawTotal / 100;
 8003070:	ed97 7a02 	vldr	s14, [r7, #8]
 8003074:	eddf 6a12 	vldr	s13, [pc, #72]	; 80030c0 <IMUInit+0x1a0>
 8003078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800307c:	4b12      	ldr	r3, [pc, #72]	; (80030c8 <IMUInit+0x1a8>)
 800307e:	edc3 7a00 	vstr	s15, [r3]
	  rollRef = rollTotal / 100;
 8003082:	ed97 7a01 	vldr	s14, [r7, #4]
 8003086:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80030c0 <IMUInit+0x1a0>
 800308a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800308e:	4b0f      	ldr	r3, [pc, #60]	; (80030cc <IMUInit+0x1ac>)
 8003090:	edc3 7a00 	vstr	s15, [r3]
}
 8003094:	bf00      	nop
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bdb0      	pop	{r4, r5, r7, pc}
 800309c:	20000cd0 	.word	0x20000cd0
 80030a0:	20000850 	.word	0x20000850
 80030a4:	0800e77c 	.word	0x0800e77c
 80030a8:	20000d8c 	.word	0x20000d8c
 80030ac:	20000810 	.word	0x20000810
 80030b0:	0800e794 	.word	0x0800e794
 80030b4:	20000c8c 	.word	0x20000c8c
 80030b8:	200004c4 	.word	0x200004c4
 80030bc:	200006d8 	.word	0x200006d8
 80030c0:	42c80000 	.word	0x42c80000
 80030c4:	20000210 	.word	0x20000210
 80030c8:	20000214 	.word	0x20000214
 80030cc:	20000218 	.word	0x20000218

080030d0 <getIMUData>:
		  while(pointer != NULL);
		  GPSDataStatus = false;
	  }
}

void getIMUData(IMU_DATA *IMU_Data){
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	if(IMUDataStatus){
 80030d8:	4b59      	ldr	r3, [pc, #356]	; (8003240 <getIMUData+0x170>)
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	f000 80aa 	beq.w	8003236 <getIMUData+0x166>
		  uint8_t YPR[8];
		  IMU_Data->YAW = 1000.0f, IMU_Data->PITCH = 1000.0f, IMU_Data->ROLL = 1000.0f;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a57      	ldr	r2, [pc, #348]	; (8003244 <getIMUData+0x174>)
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a56      	ldr	r2, [pc, #344]	; (8003244 <getIMUData+0x174>)
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a54      	ldr	r2, [pc, #336]	; (8003244 <getIMUData+0x174>)
 80030f2:	609a      	str	r2, [r3, #8]
		  char* buf;
		  buf = memchr(IMUBuffer, 0xAA, 8);
 80030f4:	2208      	movs	r2, #8
 80030f6:	21aa      	movs	r1, #170	; 0xaa
 80030f8:	4853      	ldr	r0, [pc, #332]	; (8003248 <getIMUData+0x178>)
 80030fa:	f7fd f869 	bl	80001d0 <memchr>
 80030fe:	6178      	str	r0, [r7, #20]
		  memcpy(YPR, buf, 8);
 8003100:	697a      	ldr	r2, [r7, #20]
 8003102:	f107 030c 	add.w	r3, r7, #12
 8003106:	6810      	ldr	r0, [r2, #0]
 8003108:	6851      	ldr	r1, [r2, #4]
 800310a:	c303      	stmia	r3!, {r0, r1}
		  if(YPR[0] == 0xAA && YPR[7] == 0x55){
 800310c:	7b3b      	ldrb	r3, [r7, #12]
 800310e:	2baa      	cmp	r3, #170	; 0xaa
 8003110:	f040 808e 	bne.w	8003230 <getIMUData+0x160>
 8003114:	7cfb      	ldrb	r3, [r7, #19]
 8003116:	2b55      	cmp	r3, #85	; 0x55
 8003118:	f040 808a 	bne.w	8003230 <getIMUData+0x160>
			  IMU_Data->YAW = (float)((YPR[1] << 8 | YPR[2]) * 0.01f);
 800311c:	7b7b      	ldrb	r3, [r7, #13]
 800311e:	021b      	lsls	r3, r3, #8
 8003120:	7bba      	ldrb	r2, [r7, #14]
 8003122:	4313      	orrs	r3, r2
 8003124:	ee07 3a90 	vmov	s15, r3
 8003128:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800312c:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800324c <getIMUData+0x17c>
 8003130:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edc3 7a00 	vstr	s15, [r3]
			  if(IMU_Data->YAW > 179) IMU_Data->YAW = IMU_Data->YAW - 655;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	edd3 7a00 	vldr	s15, [r3]
 8003140:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003250 <getIMUData+0x180>
 8003144:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314c:	dd09      	ble.n	8003162 <getIMUData+0x92>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	edd3 7a00 	vldr	s15, [r3]
 8003154:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003254 <getIMUData+0x184>
 8003158:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	edc3 7a00 	vstr	s15, [r3]

			  sensorYaw = IMU_Data->YAW - yawRef;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	ed93 7a00 	vldr	s14, [r3]
 8003168:	4b3b      	ldr	r3, [pc, #236]	; (8003258 <getIMUData+0x188>)
 800316a:	edd3 7a00 	vldr	s15, [r3]
 800316e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003172:	4b3a      	ldr	r3, [pc, #232]	; (800325c <getIMUData+0x18c>)
 8003174:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->PITCH = (float)((YPR[3] << 8 | YPR[4]) * 0.01f);
 8003178:	7bfb      	ldrb	r3, [r7, #15]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	7c3a      	ldrb	r2, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	ee07 3a90 	vmov	s15, r3
 8003184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003188:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800324c <getIMUData+0x17c>
 800318c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	edc3 7a01 	vstr	s15, [r3, #4]
			  if(IMU_Data->PITCH > 179) IMU_Data->PITCH = IMU_Data->PITCH - 655;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	edd3 7a01 	vldr	s15, [r3, #4]
 800319c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8003250 <getIMUData+0x180>
 80031a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a8:	dd09      	ble.n	80031be <getIMUData+0xee>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80031b0:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003254 <getIMUData+0x184>
 80031b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	edc3 7a01 	vstr	s15, [r3, #4]

			  sensorPitch = IMU_Data->PITCH - pitchRef;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80031c4:	4b26      	ldr	r3, [pc, #152]	; (8003260 <getIMUData+0x190>)
 80031c6:	edd3 7a00 	vldr	s15, [r3]
 80031ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ce:	4b25      	ldr	r3, [pc, #148]	; (8003264 <getIMUData+0x194>)
 80031d0:	edc3 7a00 	vstr	s15, [r3]

			  IMU_Data->ROLL = (float)((YPR[5] << 8 | YPR[6]) * 0.01f);
 80031d4:	7c7b      	ldrb	r3, [r7, #17]
 80031d6:	021b      	lsls	r3, r3, #8
 80031d8:	7cba      	ldrb	r2, [r7, #18]
 80031da:	4313      	orrs	r3, r2
 80031dc:	ee07 3a90 	vmov	s15, r3
 80031e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800324c <getIMUData+0x17c>
 80031e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	edc3 7a02 	vstr	s15, [r3, #8]
			  if(IMU_Data->ROLL > 179) IMU_Data->ROLL = IMU_Data->ROLL - 655;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	edd3 7a02 	vldr	s15, [r3, #8]
 80031f8:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003250 <getIMUData+0x180>
 80031fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003204:	dd09      	ble.n	800321a <getIMUData+0x14a>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edd3 7a02 	vldr	s15, [r3, #8]
 800320c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003254 <getIMUData+0x184>
 8003210:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	edc3 7a02 	vstr	s15, [r3, #8]

			  sensorRoll = IMU_Data->ROLL - rollRef;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	ed93 7a02 	vldr	s14, [r3, #8]
 8003220:	4b11      	ldr	r3, [pc, #68]	; (8003268 <getIMUData+0x198>)
 8003222:	edd3 7a00 	vldr	s15, [r3]
 8003226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800322a:	4b10      	ldr	r3, [pc, #64]	; (800326c <getIMUData+0x19c>)
 800322c:	edc3 7a00 	vstr	s15, [r3]

			  //strSize = sprintf((char*)buffer, "Y: %f, P: %f, R: %f\r\n", sensorYaw, sensorPitch, sensorRoll);
			  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);
		  }
		  IMUDataStatus = false;
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <getIMUData+0x170>)
 8003232:	2200      	movs	r2, #0
 8003234:	701a      	strb	r2, [r3, #0]
	}

}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200004c4 	.word	0x200004c4
 8003244:	447a0000 	.word	0x447a0000
 8003248:	20000c8c 	.word	0x20000c8c
 800324c:	3c23d70a 	.word	0x3c23d70a
 8003250:	43330000 	.word	0x43330000
 8003254:	4423c000 	.word	0x4423c000
 8003258:	20000214 	.word	0x20000214
 800325c:	20000b18 	.word	0x20000b18
 8003260:	20000210 	.word	0x20000210
 8003264:	20000c2c 	.word	0x20000c2c
 8003268:	20000218 	.word	0x20000218
 800326c:	200004b0 	.word	0x200004b0

08003270 <setPWM_DATA>:

void setPWM_DATA(PWM_DATA* pwm_data){
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	if(pwm_data->onRisingEdge && !pwm_data->onFallingEdge){
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	7e1b      	ldrb	r3, [r3, #24]
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 8087 	beq.w	8003390 <setPWM_DATA+0x120>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	7e5b      	ldrb	r3, [r3, #25]
 8003286:	f083 0301 	eor.w	r3, r3, #1
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d07f      	beq.n	8003390 <setPWM_DATA+0x120>
		pwm_data->onRisingEdge = false;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	761a      	strb	r2, [r3, #24]
		pwm_data->onFallingEdge = true;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	765a      	strb	r2, [r3, #25]
		pwm_data->RisingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	4619      	mov	r1, r3
 80032a6:	4610      	mov	r0, r2
 80032a8:	f005 fa1c 	bl	80086e4 <HAL_TIM_ReadCapturedValue>
 80032ac:	4602      	mov	r2, r0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	609a      	str	r2, [r3, #8]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10a      	bne.n	80032d0 <setPWM_DATA+0x60>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6a1a      	ldr	r2, [r3, #32]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 020a 	bic.w	r2, r2, #10
 80032cc:	621a      	str	r2, [r3, #32]
 80032ce:	e027      	b.n	8003320 <setPWM_DATA+0xb0>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b04      	cmp	r3, #4
 80032d6:	d10a      	bne.n	80032ee <setPWM_DATA+0x7e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6a1a      	ldr	r2, [r3, #32]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032ea:	621a      	str	r2, [r3, #32]
 80032ec:	e018      	b.n	8003320 <setPWM_DATA+0xb0>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	2b08      	cmp	r3, #8
 80032f4:	d10a      	bne.n	800330c <setPWM_DATA+0x9c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6a1a      	ldr	r2, [r3, #32]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 8003308:	621a      	str	r2, [r3, #32]
 800330a:	e009      	b.n	8003320 <setPWM_DATA+0xb0>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a1a      	ldr	r2, [r3, #32]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800331e:	621a      	str	r2, [r3, #32]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <setPWM_DATA+0xce>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	6a1a      	ldr	r2, [r3, #32]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f042 0202 	orr.w	r2, r2, #2
 800333a:	621a      	str	r2, [r3, #32]
 800333c:	e0aa      	b.n	8003494 <setPWM_DATA+0x224>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b04      	cmp	r3, #4
 8003344:	d10a      	bne.n	800335c <setPWM_DATA+0xec>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6a1a      	ldr	r2, [r3, #32]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f042 0220 	orr.w	r2, r2, #32
 8003358:	621a      	str	r2, [r3, #32]
 800335a:	e09b      	b.n	8003494 <setPWM_DATA+0x224>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b08      	cmp	r3, #8
 8003362:	d10a      	bne.n	800337a <setPWM_DATA+0x10a>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6a1a      	ldr	r2, [r3, #32]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003376:	621a      	str	r2, [r3, #32]
 8003378:	e08c      	b.n	8003494 <setPWM_DATA+0x224>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6a1a      	ldr	r2, [r3, #32]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800338c:	621a      	str	r2, [r3, #32]
 800338e:	e081      	b.n	8003494 <setPWM_DATA+0x224>

	} else if(pwm_data->onFallingEdge && !pwm_data->onRisingEdge) {
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	7e5b      	ldrb	r3, [r3, #25]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d07d      	beq.n	8003494 <setPWM_DATA+0x224>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	7e1b      	ldrb	r3, [r3, #24]
 800339c:	f083 0301 	eor.w	r3, r3, #1
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d076      	beq.n	8003494 <setPWM_DATA+0x224>
		pwm_data->onFallingEdge = false;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	765a      	strb	r2, [r3, #25]
		pwm_data->onRisingEdge =  true;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	761a      	strb	r2, [r3, #24]
		pwm_data->FallingEdgeVal = HAL_TIM_ReadCapturedValue(pwm_data->htim, pwm_data->channel);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4619      	mov	r1, r3
 80033bc:	4610      	mov	r0, r2
 80033be:	f005 f991 	bl	80086e4 <HAL_TIM_ReadCapturedValue>
 80033c2:	4602      	mov	r2, r0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_CAPTUREPOLARITY(pwm_data->htim, pwm_data->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10a      	bne.n	80033e6 <setPWM_DATA+0x176>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6a1a      	ldr	r2, [r3, #32]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 020a 	bic.w	r2, r2, #10
 80033e2:	621a      	str	r2, [r3, #32]
 80033e4:	e027      	b.n	8003436 <setPWM_DATA+0x1c6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d10a      	bne.n	8003404 <setPWM_DATA+0x194>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6a1a      	ldr	r2, [r3, #32]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003400:	621a      	str	r2, [r3, #32]
 8003402:	e018      	b.n	8003436 <setPWM_DATA+0x1c6>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b08      	cmp	r3, #8
 800340a:	d10a      	bne.n	8003422 <setPWM_DATA+0x1b2>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6a1a      	ldr	r2, [r3, #32]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 800341e:	621a      	str	r2, [r3, #32]
 8003420:	e009      	b.n	8003436 <setPWM_DATA+0x1c6>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6a1a      	ldr	r2, [r3, #32]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8003434:	621a      	str	r2, [r3, #32]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d108      	bne.n	8003450 <setPWM_DATA+0x1e0>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6a12      	ldr	r2, [r2, #32]
 800344c:	621a      	str	r2, [r3, #32]
 800344e:	e021      	b.n	8003494 <setPWM_DATA+0x224>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b04      	cmp	r3, #4
 8003456:	d108      	bne.n	800346a <setPWM_DATA+0x1fa>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6a12      	ldr	r2, [r2, #32]
 8003466:	621a      	str	r2, [r3, #32]
 8003468:	e014      	b.n	8003494 <setPWM_DATA+0x224>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	2b08      	cmp	r3, #8
 8003470:	d108      	bne.n	8003484 <setPWM_DATA+0x214>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	6a12      	ldr	r2, [r2, #32]
 8003480:	621a      	str	r2, [r3, #32]
 8003482:	e007      	b.n	8003494 <setPWM_DATA+0x224>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6a12      	ldr	r2, [r2, #32]
 8003492:	621a      	str	r2, [r3, #32]
	}
	if(pwm_data->FallingEdgeVal >= pwm_data->RisingEdgeVal){
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	429a      	cmp	r2, r3
 800349e:	d30c      	bcc.n	80034ba <setPWM_DATA+0x24a>
		pwm_data->DutyCycleVal = pwm_data->FallingEdgeVal - pwm_data->RisingEdgeVal;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	1ad2      	subs	r2, r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	611a      	str	r2, [r3, #16]
		pwm_data->FallingEdgeVal = 0;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	60da      	str	r2, [r3, #12]
		pwm_data->RisingEdgeVal = 0;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	609a      	str	r2, [r3, #8]
	}
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80034c8:	b088      	sub	sp, #32
 80034ca:	af04      	add	r7, sp, #16
 80034cc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  //HAL_UART_Transmit(&huart3, RxBuffer, 8, 100);
  if(huart->Instance == USART2 && !IMUDataStatus)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a7b      	ldr	r2, [pc, #492]	; (80036c0 <HAL_UART_RxCpltCallback+0x1fc>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d109      	bne.n	80034ec <HAL_UART_RxCpltCallback+0x28>
 80034d8:	4b7a      	ldr	r3, [pc, #488]	; (80036c4 <HAL_UART_RxCpltCallback+0x200>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	f083 0301 	eor.w	r3, r3, #1
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <HAL_UART_RxCpltCallback+0x28>
	  IMUDataStatus = true;
 80034e6:	4b77      	ldr	r3, [pc, #476]	; (80036c4 <HAL_UART_RxCpltCallback+0x200>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	701a      	strb	r2, [r3, #0]

  if(huart->Instance == USART3){
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a75      	ldr	r2, [pc, #468]	; (80036c8 <HAL_UART_RxCpltCallback+0x204>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d10b      	bne.n	800350e <HAL_UART_RxCpltCallback+0x4a>
	  memcpy(GPSBuffer, gps_rx_buf, GPS_BUF_SIZE);
 80034f6:	4a75      	ldr	r2, [pc, #468]	; (80036cc <HAL_UART_RxCpltCallback+0x208>)
 80034f8:	4b75      	ldr	r3, [pc, #468]	; (80036d0 <HAL_UART_RxCpltCallback+0x20c>)
 80034fa:	4610      	mov	r0, r2
 80034fc:	4619      	mov	r1, r3
 80034fe:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003502:	461a      	mov	r2, r3
 8003504:	f006 fc44 	bl	8009d90 <memcpy>
	  GPSDataStatus = true;
 8003508:	4b72      	ldr	r3, [pc, #456]	; (80036d4 <HAL_UART_RxCpltCallback+0x210>)
 800350a:	2201      	movs	r2, #1
 800350c:	701a      	strb	r2, [r3, #0]
  }

  if(huart->Instance == USART1){
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a71      	ldr	r2, [pc, #452]	; (80036d8 <HAL_UART_RxCpltCallback+0x214>)
 8003514:	4293      	cmp	r3, r2
 8003516:	f040 80ce 	bne.w	80036b6 <HAL_UART_RxCpltCallback+0x1f2>
	  //#pp=0.0234
	  if(SerialData[0] == '#'){
 800351a:	4b70      	ldr	r3, [pc, #448]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b23      	cmp	r3, #35	; 0x23
 8003520:	f040 80c9 	bne.w	80036b6 <HAL_UART_RxCpltCallback+0x1f2>
		  float input_k = strtof((char*)&SerialData[4], 0);
 8003524:	2100      	movs	r1, #0
 8003526:	486e      	ldr	r0, [pc, #440]	; (80036e0 <HAL_UART_RxCpltCallback+0x21c>)
 8003528:	f007 fee6 	bl	800b2f8 <strtof>
 800352c:	ed87 0a03 	vstr	s0, [r7, #12]

		  if(SerialData[1] == 'p'){
 8003530:	4b6a      	ldr	r3, [pc, #424]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 8003532:	785b      	ldrb	r3, [r3, #1]
 8003534:	2b70      	cmp	r3, #112	; 0x70
 8003536:	d13a      	bne.n	80035ae <HAL_UART_RxCpltCallback+0xea>
			if(SerialData[2] == 'p'){
 8003538:	4b68      	ldr	r3, [pc, #416]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 800353a:	789b      	ldrb	r3, [r3, #2]
 800353c:	2b70      	cmp	r3, #112	; 0x70
 800353e:	d103      	bne.n	8003548 <HAL_UART_RxCpltCallback+0x84>
				PIDPitch.kp = input_k;
 8003540:	4a68      	ldr	r2, [pc, #416]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6193      	str	r3, [r2, #24]
 8003546:	e00e      	b.n	8003566 <HAL_UART_RxCpltCallback+0xa2>
			} else if(SerialData[2] == 'i'){
 8003548:	4b64      	ldr	r3, [pc, #400]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 800354a:	789b      	ldrb	r3, [r3, #2]
 800354c:	2b69      	cmp	r3, #105	; 0x69
 800354e:	d103      	bne.n	8003558 <HAL_UART_RxCpltCallback+0x94>
				PIDPitch.ki = input_k;
 8003550:	4a64      	ldr	r2, [pc, #400]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6213      	str	r3, [r2, #32]
 8003556:	e006      	b.n	8003566 <HAL_UART_RxCpltCallback+0xa2>
			} else if(SerialData[2] == 'd'){
 8003558:	4b60      	ldr	r3, [pc, #384]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 800355a:	789b      	ldrb	r3, [r3, #2]
 800355c:	2b64      	cmp	r3, #100	; 0x64
 800355e:	d102      	bne.n	8003566 <HAL_UART_RxCpltCallback+0xa2>
				PIDPitch.kd = input_k;
 8003560:	4a60      	ldr	r2, [pc, #384]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	61d3      	str	r3, [r2, #28]
			}
			  strSize = sprintf((char*)buffer, "PIDPitch: kp = %f\tki = %f\tkd = %f\r\n", PIDPitch.kp, PIDPitch.ki, PIDPitch.kd);
 8003566:	4b5f      	ldr	r3, [pc, #380]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	4618      	mov	r0, r3
 800356c:	f7fc ffec 	bl	8000548 <__aeabi_f2d>
 8003570:	4680      	mov	r8, r0
 8003572:	4689      	mov	r9, r1
 8003574:	4b5b      	ldr	r3, [pc, #364]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	4618      	mov	r0, r3
 800357a:	f7fc ffe5 	bl	8000548 <__aeabi_f2d>
 800357e:	4604      	mov	r4, r0
 8003580:	460d      	mov	r5, r1
 8003582:	4b58      	ldr	r3, [pc, #352]	; (80036e4 <HAL_UART_RxCpltCallback+0x220>)
 8003584:	69db      	ldr	r3, [r3, #28]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fc ffde 	bl	8000548 <__aeabi_f2d>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003594:	e9cd 4500 	strd	r4, r5, [sp]
 8003598:	4642      	mov	r2, r8
 800359a:	464b      	mov	r3, r9
 800359c:	4952      	ldr	r1, [pc, #328]	; (80036e8 <HAL_UART_RxCpltCallback+0x224>)
 800359e:	4853      	ldr	r0, [pc, #332]	; (80036ec <HAL_UART_RxCpltCallback+0x228>)
 80035a0:	f007 f866 	bl	800a670 <siprintf>
 80035a4:	4603      	mov	r3, r0
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	4b51      	ldr	r3, [pc, #324]	; (80036f0 <HAL_UART_RxCpltCallback+0x22c>)
 80035aa:	801a      	strh	r2, [r3, #0]
 80035ac:	e07c      	b.n	80036a8 <HAL_UART_RxCpltCallback+0x1e4>
		  } else if(SerialData[1] == 'y'){
 80035ae:	4b4b      	ldr	r3, [pc, #300]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 80035b0:	785b      	ldrb	r3, [r3, #1]
 80035b2:	2b79      	cmp	r3, #121	; 0x79
 80035b4:	d13a      	bne.n	800362c <HAL_UART_RxCpltCallback+0x168>
				if(SerialData[2] == 'p'){
 80035b6:	4b49      	ldr	r3, [pc, #292]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 80035b8:	789b      	ldrb	r3, [r3, #2]
 80035ba:	2b70      	cmp	r3, #112	; 0x70
 80035bc:	d103      	bne.n	80035c6 <HAL_UART_RxCpltCallback+0x102>
					PIDYaw.kp = input_k;
 80035be:	4a4d      	ldr	r2, [pc, #308]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6193      	str	r3, [r2, #24]
 80035c4:	e00e      	b.n	80035e4 <HAL_UART_RxCpltCallback+0x120>
				} else if(SerialData[2] == 'i'){
 80035c6:	4b45      	ldr	r3, [pc, #276]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 80035c8:	789b      	ldrb	r3, [r3, #2]
 80035ca:	2b69      	cmp	r3, #105	; 0x69
 80035cc:	d103      	bne.n	80035d6 <HAL_UART_RxCpltCallback+0x112>
					PIDYaw.ki = input_k;
 80035ce:	4a49      	ldr	r2, [pc, #292]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6213      	str	r3, [r2, #32]
 80035d4:	e006      	b.n	80035e4 <HAL_UART_RxCpltCallback+0x120>
				} else if(SerialData[2] == 'd'){
 80035d6:	4b41      	ldr	r3, [pc, #260]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 80035d8:	789b      	ldrb	r3, [r3, #2]
 80035da:	2b64      	cmp	r3, #100	; 0x64
 80035dc:	d102      	bne.n	80035e4 <HAL_UART_RxCpltCallback+0x120>
					PIDYaw.kd = input_k;
 80035de:	4a45      	ldr	r2, [pc, #276]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	61d3      	str	r3, [r2, #28]
				}
			  strSize = sprintf((char*)buffer, "PIDYaw: kp = %f\tki = %f\tkd = %f\r\n", PIDYaw.kp, PIDYaw.ki, PIDYaw.kd);
 80035e4:	4b43      	ldr	r3, [pc, #268]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fc ffad 	bl	8000548 <__aeabi_f2d>
 80035ee:	4680      	mov	r8, r0
 80035f0:	4689      	mov	r9, r1
 80035f2:	4b40      	ldr	r3, [pc, #256]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7fc ffa6 	bl	8000548 <__aeabi_f2d>
 80035fc:	4604      	mov	r4, r0
 80035fe:	460d      	mov	r5, r1
 8003600:	4b3c      	ldr	r3, [pc, #240]	; (80036f4 <HAL_UART_RxCpltCallback+0x230>)
 8003602:	69db      	ldr	r3, [r3, #28]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc ff9f 	bl	8000548 <__aeabi_f2d>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003612:	e9cd 4500 	strd	r4, r5, [sp]
 8003616:	4642      	mov	r2, r8
 8003618:	464b      	mov	r3, r9
 800361a:	4937      	ldr	r1, [pc, #220]	; (80036f8 <HAL_UART_RxCpltCallback+0x234>)
 800361c:	4833      	ldr	r0, [pc, #204]	; (80036ec <HAL_UART_RxCpltCallback+0x228>)
 800361e:	f007 f827 	bl	800a670 <siprintf>
 8003622:	4603      	mov	r3, r0
 8003624:	b29a      	uxth	r2, r3
 8003626:	4b32      	ldr	r3, [pc, #200]	; (80036f0 <HAL_UART_RxCpltCallback+0x22c>)
 8003628:	801a      	strh	r2, [r3, #0]
 800362a:	e03d      	b.n	80036a8 <HAL_UART_RxCpltCallback+0x1e4>
		  } else if(SerialData[1] == 'r'){
 800362c:	4b2b      	ldr	r3, [pc, #172]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 800362e:	785b      	ldrb	r3, [r3, #1]
 8003630:	2b72      	cmp	r3, #114	; 0x72
 8003632:	d139      	bne.n	80036a8 <HAL_UART_RxCpltCallback+0x1e4>
				if(SerialData[2] == 'p'){
 8003634:	4b29      	ldr	r3, [pc, #164]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 8003636:	789b      	ldrb	r3, [r3, #2]
 8003638:	2b70      	cmp	r3, #112	; 0x70
 800363a:	d103      	bne.n	8003644 <HAL_UART_RxCpltCallback+0x180>
					PIDRoll.kp = input_k;
 800363c:	4a2f      	ldr	r2, [pc, #188]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6193      	str	r3, [r2, #24]
 8003642:	e00e      	b.n	8003662 <HAL_UART_RxCpltCallback+0x19e>
				} else if(SerialData[2] == 'i'){
 8003644:	4b25      	ldr	r3, [pc, #148]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 8003646:	789b      	ldrb	r3, [r3, #2]
 8003648:	2b69      	cmp	r3, #105	; 0x69
 800364a:	d103      	bne.n	8003654 <HAL_UART_RxCpltCallback+0x190>
					PIDRoll.ki = input_k;
 800364c:	4a2b      	ldr	r2, [pc, #172]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6213      	str	r3, [r2, #32]
 8003652:	e006      	b.n	8003662 <HAL_UART_RxCpltCallback+0x19e>
				} else if(SerialData[2] == 'd'){
 8003654:	4b21      	ldr	r3, [pc, #132]	; (80036dc <HAL_UART_RxCpltCallback+0x218>)
 8003656:	789b      	ldrb	r3, [r3, #2]
 8003658:	2b64      	cmp	r3, #100	; 0x64
 800365a:	d102      	bne.n	8003662 <HAL_UART_RxCpltCallback+0x19e>
					PIDRoll.kd = input_k;
 800365c:	4a27      	ldr	r2, [pc, #156]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	61d3      	str	r3, [r2, #28]
				}
			  strSize = sprintf((char*)buffer, "PIDRoll: kp = %f\tki = %f\tkd = %f\r\n", PIDRoll.kp, PIDRoll.ki, PIDRoll.kd);
 8003662:	4b26      	ldr	r3, [pc, #152]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 8003664:	699b      	ldr	r3, [r3, #24]
 8003666:	4618      	mov	r0, r3
 8003668:	f7fc ff6e 	bl	8000548 <__aeabi_f2d>
 800366c:	4680      	mov	r8, r0
 800366e:	4689      	mov	r9, r1
 8003670:	4b22      	ldr	r3, [pc, #136]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	4618      	mov	r0, r3
 8003676:	f7fc ff67 	bl	8000548 <__aeabi_f2d>
 800367a:	4604      	mov	r4, r0
 800367c:	460d      	mov	r5, r1
 800367e:	4b1f      	ldr	r3, [pc, #124]	; (80036fc <HAL_UART_RxCpltCallback+0x238>)
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	4618      	mov	r0, r3
 8003684:	f7fc ff60 	bl	8000548 <__aeabi_f2d>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003690:	e9cd 4500 	strd	r4, r5, [sp]
 8003694:	4642      	mov	r2, r8
 8003696:	464b      	mov	r3, r9
 8003698:	4919      	ldr	r1, [pc, #100]	; (8003700 <HAL_UART_RxCpltCallback+0x23c>)
 800369a:	4814      	ldr	r0, [pc, #80]	; (80036ec <HAL_UART_RxCpltCallback+0x228>)
 800369c:	f006 ffe8 	bl	800a670 <siprintf>
 80036a0:	4603      	mov	r3, r0
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <HAL_UART_RxCpltCallback+0x22c>)
 80036a6:	801a      	strh	r2, [r3, #0]
		  }
		  HAL_UART_Transmit(&huart1, buffer, strSize, 100);
 80036a8:	4b11      	ldr	r3, [pc, #68]	; (80036f0 <HAL_UART_RxCpltCallback+0x22c>)
 80036aa:	881a      	ldrh	r2, [r3, #0]
 80036ac:	2364      	movs	r3, #100	; 0x64
 80036ae:	490f      	ldr	r1, [pc, #60]	; (80036ec <HAL_UART_RxCpltCallback+0x228>)
 80036b0:	4814      	ldr	r0, [pc, #80]	; (8003704 <HAL_UART_RxCpltCallback+0x240>)
 80036b2:	f005 fd90 	bl	80091d6 <HAL_UART_Transmit>
	  }

  }

 }
 80036b6:	bf00      	nop
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80036c0:	40004400 	.word	0x40004400
 80036c4:	200004c4 	.word	0x200004c4
 80036c8:	40004800 	.word	0x40004800
 80036cc:	200004c8 	.word	0x200004c8
 80036d0:	20000924 	.word	0x20000924
 80036d4:	20000c0c 	.word	0x20000c0c
 80036d8:	40011000 	.word	0x40011000
 80036dc:	20000258 	.word	0x20000258
 80036e0:	2000025c 	.word	0x2000025c
 80036e4:	20000228 	.word	0x20000228
 80036e8:	0800e7c8 	.word	0x0800e7c8
 80036ec:	20000850 	.word	0x20000850
 80036f0:	20000d8c 	.word	0x20000d8c
 80036f4:	20000784 	.word	0x20000784
 80036f8:	0800e7ec 	.word	0x0800e7ec
 80036fc:	20000ba4 	.word	0x20000ba4
 8003700:	0800e810 	.word	0x0800e810
 8003704:	20000810 	.word	0x20000810

08003708 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003708:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800370c:	b086      	sub	sp, #24
 800370e:	af04      	add	r7, sp, #16
 8003710:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM7 && (fly_mode == FLY_MODE_ON || fly_mode == FLY_MODE_HOLD)){
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a3a      	ldr	r2, [pc, #232]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d13c      	bne.n	8003796 <HAL_TIM_PeriodElapsedCallback+0x8e>
 800371c:	4b39      	ldr	r3, [pc, #228]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d003      	beq.n	800372c <HAL_TIM_PeriodElapsedCallback+0x24>
 8003724:	4b37      	ldr	r3, [pc, #220]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d134      	bne.n	8003796 <HAL_TIM_PeriodElapsedCallback+0x8e>
		PIDRoll.timesampling = PIDYaw.timesampling = PIDPitch.timesampling = 0.01;
 800372c:	4b36      	ldr	r3, [pc, #216]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800372e:	4a37      	ldr	r2, [pc, #220]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003730:	625a      	str	r2, [r3, #36]	; 0x24
 8003732:	4b35      	ldr	r3, [pc, #212]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	4a36      	ldr	r2, [pc, #216]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003738:	6253      	str	r3, [r2, #36]	; 0x24
 800373a:	4b35      	ldr	r3, [pc, #212]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	4a35      	ldr	r2, [pc, #212]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003740:	6253      	str	r3, [r2, #36]	; 0x24
		PIDControl(&PIDRoll, sensorRoll, inputRoll);
 8003742:	4b35      	ldr	r3, [pc, #212]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003744:	edd3 7a00 	vldr	s15, [r3]
 8003748:	4b34      	ldr	r3, [pc, #208]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x114>)
 800374a:	ed93 7a00 	vldr	s14, [r3]
 800374e:	eef0 0a47 	vmov.f32	s1, s14
 8003752:	eeb0 0a67 	vmov.f32	s0, s15
 8003756:	482f      	ldr	r0, [pc, #188]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003758:	f000 f9f0 	bl	8003b3c <PIDControl>
		PIDControl(&PIDPitch, sensorPitch, inputPitch);
 800375c:	4b30      	ldr	r3, [pc, #192]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800375e:	edd3 7a00 	vldr	s15, [r3]
 8003762:	4b30      	ldr	r3, [pc, #192]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8003764:	ed93 7a00 	vldr	s14, [r3]
 8003768:	eef0 0a47 	vmov.f32	s1, s14
 800376c:	eeb0 0a67 	vmov.f32	s0, s15
 8003770:	4825      	ldr	r0, [pc, #148]	; (8003808 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003772:	f000 f9e3 	bl	8003b3c <PIDControl>
		PIDControl(&PIDYaw, sensorYaw, inputYaw);
 8003776:	4b2c      	ldr	r3, [pc, #176]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8003778:	edd3 7a00 	vldr	s15, [r3]
 800377c:	4b2b      	ldr	r3, [pc, #172]	; (800382c <HAL_TIM_PeriodElapsedCallback+0x124>)
 800377e:	ed93 7a00 	vldr	s14, [r3]
 8003782:	eef0 0a47 	vmov.f32	s1, s14
 8003786:	eeb0 0a67 	vmov.f32	s0, s15
 800378a:	4821      	ldr	r0, [pc, #132]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800378c:	f000 f9d6 	bl	8003b3c <PIDControl>
		trustControl();
 8003790:	f000 fafa 	bl	8003d88 <trustControl>
		  //HAL_UART_Transmit(&huart1, buffer, strSize, 100);

		strSize = sprintf((char*)buffer, "%f %f %f\r\n", sensorRoll, sensorPitch, sensorYaw);
		HAL_UART_Transmit(&huart1, buffer, strSize, 10);
	}
}
 8003794:	e02e      	b.n	80037f4 <HAL_TIM_PeriodElapsedCallback+0xec>
	}else if(htim->Instance == TIM10){
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a25      	ldr	r2, [pc, #148]	; (8003830 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d129      	bne.n	80037f4 <HAL_TIM_PeriodElapsedCallback+0xec>
		strSize = sprintf((char*)buffer, "%f %f %f\r\n", sensorRoll, sensorPitch, sensorYaw);
 80037a0:	4b1d      	ldr	r3, [pc, #116]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fc fecf 	bl	8000548 <__aeabi_f2d>
 80037aa:	4680      	mov	r8, r0
 80037ac:	4689      	mov	r9, r1
 80037ae:	4b1c      	ldr	r3, [pc, #112]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fc fec8 	bl	8000548 <__aeabi_f2d>
 80037b8:	4604      	mov	r4, r0
 80037ba:	460d      	mov	r5, r1
 80037bc:	4b1a      	ldr	r3, [pc, #104]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7fc fec1 	bl	8000548 <__aeabi_f2d>
 80037c6:	4602      	mov	r2, r0
 80037c8:	460b      	mov	r3, r1
 80037ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80037ce:	e9cd 4500 	strd	r4, r5, [sp]
 80037d2:	4642      	mov	r2, r8
 80037d4:	464b      	mov	r3, r9
 80037d6:	4917      	ldr	r1, [pc, #92]	; (8003834 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80037d8:	4817      	ldr	r0, [pc, #92]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80037da:	f006 ff49 	bl	800a670 <siprintf>
 80037de:	4603      	mov	r3, r0
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	4b16      	ldr	r3, [pc, #88]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80037e4:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, buffer, strSize, 10);
 80037e6:	4b15      	ldr	r3, [pc, #84]	; (800383c <HAL_TIM_PeriodElapsedCallback+0x134>)
 80037e8:	881a      	ldrh	r2, [r3, #0]
 80037ea:	230a      	movs	r3, #10
 80037ec:	4912      	ldr	r1, [pc, #72]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80037ee:	4814      	ldr	r0, [pc, #80]	; (8003840 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80037f0:	f005 fcf1 	bl	80091d6 <HAL_UART_Transmit>
}
 80037f4:	bf00      	nop
 80037f6:	3708      	adds	r7, #8
 80037f8:	46bd      	mov	sp, r7
 80037fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037fe:	bf00      	nop
 8003800:	40001400 	.word	0x40001400
 8003804:	20000c28 	.word	0x20000c28
 8003808:	20000228 	.word	0x20000228
 800380c:	3c23d70a 	.word	0x3c23d70a
 8003810:	20000784 	.word	0x20000784
 8003814:	20000ba4 	.word	0x20000ba4
 8003818:	200004b0 	.word	0x200004b0
 800381c:	2000091c 	.word	0x2000091c
 8003820:	20000c2c 	.word	0x20000c2c
 8003824:	2000080c 	.word	0x2000080c
 8003828:	20000b18 	.word	0x20000b18
 800382c:	20000c10 	.word	0x20000c10
 8003830:	40014400 	.word	0x40014400
 8003834:	0800e834 	.word	0x0800e834
 8003838:	20000850 	.word	0x20000850
 800383c:	20000d8c 	.word	0x20000d8c
 8003840:	20000810 	.word	0x20000810

08003844 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	if(htim == RC_CH1.htim){
 800384c:	4b81      	ldr	r3, [pc, #516]	; (8003a54 <HAL_TIM_IC_CaptureCallback+0x210>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	429a      	cmp	r2, r3
 8003854:	d17a      	bne.n	800394c <HAL_TIM_IC_CaptureCallback+0x108>
		if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	7f1b      	ldrb	r3, [r3, #28]
 800385a:	2b02      	cmp	r3, #2
 800385c:	d138      	bne.n	80038d0 <HAL_TIM_IC_CaptureCallback+0x8c>
			setPWM_DATA(&RC_CH1);
 800385e:	487d      	ldr	r0, [pc, #500]	; (8003a54 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003860:	f7ff fd06 	bl	8003270 <setPWM_DATA>
			inputRoll = map((float)RC_CH1.DutyCycleVal, 1000, 2000, -30, 30);
 8003864:	4b7b      	ldr	r3, [pc, #492]	; (8003a54 <HAL_TIM_IC_CaptureCallback+0x210>)
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	ee07 3a90 	vmov	s15, r3
 800386c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003870:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 8003874:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003878:	ed9f 7a78 	vldr	s14, [pc, #480]	; 8003a5c <HAL_TIM_IC_CaptureCallback+0x218>
 800387c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003880:	eddf 6a75 	vldr	s13, [pc, #468]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 8003884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003888:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800388c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003890:	4b73      	ldr	r3, [pc, #460]	; (8003a60 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8003892:	edc3 7a00 	vstr	s15, [r3]
			inputRoll = constrain(inputRoll, -30, 30);
 8003896:	4b72      	ldr	r3, [pc, #456]	; (8003a60 <HAL_TIM_IC_CaptureCallback+0x21c>)
 8003898:	edd3 7a00 	vldr	s15, [r3]
 800389c:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80038a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a8:	d501      	bpl.n	80038ae <HAL_TIM_IC_CaptureCallback+0x6a>
 80038aa:	4b6e      	ldr	r3, [pc, #440]	; (8003a64 <HAL_TIM_IC_CaptureCallback+0x220>)
 80038ac:	e00d      	b.n	80038ca <HAL_TIM_IC_CaptureCallback+0x86>
 80038ae:	4b6c      	ldr	r3, [pc, #432]	; (8003a60 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80038b0:	edd3 7a00 	vldr	s15, [r3]
 80038b4:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80038b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c0:	dd01      	ble.n	80038c6 <HAL_TIM_IC_CaptureCallback+0x82>
 80038c2:	4b69      	ldr	r3, [pc, #420]	; (8003a68 <HAL_TIM_IC_CaptureCallback+0x224>)
 80038c4:	e001      	b.n	80038ca <HAL_TIM_IC_CaptureCallback+0x86>
 80038c6:	4b66      	ldr	r3, [pc, #408]	; (8003a60 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a65      	ldr	r2, [pc, #404]	; (8003a60 <HAL_TIM_IC_CaptureCallback+0x21c>)
 80038cc:	6013      	str	r3, [r2, #0]
	}
	else if(htim == RC_CH5.htim) {
		setPWM_DATA(&RC_CH5);
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);
	}
}
 80038ce:	e0bd      	b.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
		} else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	7f1b      	ldrb	r3, [r3, #28]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	f040 80b9 	bne.w	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
			setPWM_DATA(&RC_CH4);
 80038da:	4864      	ldr	r0, [pc, #400]	; (8003a6c <HAL_TIM_IC_CaptureCallback+0x228>)
 80038dc:	f7ff fcc8 	bl	8003270 <setPWM_DATA>
			inputYaw = map((float)RC_CH4.DutyCycleVal, 1000, 2000, -30, 30);
 80038e0:	4b62      	ldr	r3, [pc, #392]	; (8003a6c <HAL_TIM_IC_CaptureCallback+0x228>)
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	ee07 3a90 	vmov	s15, r3
 80038e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038ec:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 80038f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038f4:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8003a5c <HAL_TIM_IC_CaptureCallback+0x218>
 80038f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80038fc:	eddf 6a56 	vldr	s13, [pc, #344]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 8003900:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003904:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003908:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800390c:	4b58      	ldr	r3, [pc, #352]	; (8003a70 <HAL_TIM_IC_CaptureCallback+0x22c>)
 800390e:	edc3 7a00 	vstr	s15, [r3]
			inputYaw = constrain(inputYaw, -30, 30);
 8003912:	4b57      	ldr	r3, [pc, #348]	; (8003a70 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003914:	edd3 7a00 	vldr	s15, [r3]
 8003918:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 800391c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003924:	d501      	bpl.n	800392a <HAL_TIM_IC_CaptureCallback+0xe6>
 8003926:	4b4f      	ldr	r3, [pc, #316]	; (8003a64 <HAL_TIM_IC_CaptureCallback+0x220>)
 8003928:	e00d      	b.n	8003946 <HAL_TIM_IC_CaptureCallback+0x102>
 800392a:	4b51      	ldr	r3, [pc, #324]	; (8003a70 <HAL_TIM_IC_CaptureCallback+0x22c>)
 800392c:	edd3 7a00 	vldr	s15, [r3]
 8003930:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393c:	dd01      	ble.n	8003942 <HAL_TIM_IC_CaptureCallback+0xfe>
 800393e:	4b4a      	ldr	r3, [pc, #296]	; (8003a68 <HAL_TIM_IC_CaptureCallback+0x224>)
 8003940:	e001      	b.n	8003946 <HAL_TIM_IC_CaptureCallback+0x102>
 8003942:	4b4b      	ldr	r3, [pc, #300]	; (8003a70 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a4a      	ldr	r2, [pc, #296]	; (8003a70 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8003948:	6013      	str	r3, [r2, #0]
}
 800394a:	e07f      	b.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH2.htim){
 800394c:	4b49      	ldr	r3, [pc, #292]	; (8003a74 <HAL_TIM_IC_CaptureCallback+0x230>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	429a      	cmp	r2, r3
 8003954:	d138      	bne.n	80039c8 <HAL_TIM_IC_CaptureCallback+0x184>
		setPWM_DATA(&RC_CH2);
 8003956:	4847      	ldr	r0, [pc, #284]	; (8003a74 <HAL_TIM_IC_CaptureCallback+0x230>)
 8003958:	f7ff fc8a 	bl	8003270 <setPWM_DATA>
		inputPitch = map((float)RC_CH2.DutyCycleVal, 1000, 2000, -30, 30);
 800395c:	4b45      	ldr	r3, [pc, #276]	; (8003a74 <HAL_TIM_IC_CaptureCallback+0x230>)
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	ee07 3a90 	vmov	s15, r3
 8003964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003968:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 800396c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003970:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8003a5c <HAL_TIM_IC_CaptureCallback+0x218>
 8003974:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003978:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003a58 <HAL_TIM_IC_CaptureCallback+0x214>
 800397c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003980:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003984:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003988:	4b3b      	ldr	r3, [pc, #236]	; (8003a78 <HAL_TIM_IC_CaptureCallback+0x234>)
 800398a:	edc3 7a00 	vstr	s15, [r3]
		inputPitch = constrain(inputPitch, -30, 30);
 800398e:	4b3a      	ldr	r3, [pc, #232]	; (8003a78 <HAL_TIM_IC_CaptureCallback+0x234>)
 8003990:	edd3 7a00 	vldr	s15, [r3]
 8003994:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800399c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039a0:	d501      	bpl.n	80039a6 <HAL_TIM_IC_CaptureCallback+0x162>
 80039a2:	4b30      	ldr	r3, [pc, #192]	; (8003a64 <HAL_TIM_IC_CaptureCallback+0x220>)
 80039a4:	e00d      	b.n	80039c2 <HAL_TIM_IC_CaptureCallback+0x17e>
 80039a6:	4b34      	ldr	r3, [pc, #208]	; (8003a78 <HAL_TIM_IC_CaptureCallback+0x234>)
 80039a8:	edd3 7a00 	vldr	s15, [r3]
 80039ac:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80039b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b8:	dd01      	ble.n	80039be <HAL_TIM_IC_CaptureCallback+0x17a>
 80039ba:	4b2b      	ldr	r3, [pc, #172]	; (8003a68 <HAL_TIM_IC_CaptureCallback+0x224>)
 80039bc:	e001      	b.n	80039c2 <HAL_TIM_IC_CaptureCallback+0x17e>
 80039be:	4b2e      	ldr	r3, [pc, #184]	; (8003a78 <HAL_TIM_IC_CaptureCallback+0x234>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a2d      	ldr	r2, [pc, #180]	; (8003a78 <HAL_TIM_IC_CaptureCallback+0x234>)
 80039c4:	6013      	str	r3, [r2, #0]
}
 80039c6:	e041      	b.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH3.htim) {
 80039c8:	4b2c      	ldr	r3, [pc, #176]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d123      	bne.n	8003a1a <HAL_TIM_IC_CaptureCallback+0x1d6>
		setPWM_DATA(&RC_CH3);
 80039d2:	482a      	ldr	r0, [pc, #168]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 80039d4:	f7ff fc4c 	bl	8003270 <setPWM_DATA>
		if(RC_CH3.DutyCycleVal >= 1150){
 80039d8:	4b28      	ldr	r3, [pc, #160]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	f240 427d 	movw	r2, #1149	; 0x47d
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d911      	bls.n	8003a08 <HAL_TIM_IC_CaptureCallback+0x1c4>
			inputThrottle = constrain(RC_CH3.DutyCycleVal, 1000, 2000);
 80039e4:	4b25      	ldr	r3, [pc, #148]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039ec:	d307      	bcc.n	80039fe <HAL_TIM_IC_CaptureCallback+0x1ba>
 80039ee:	4b23      	ldr	r3, [pc, #140]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80039f6:	bf28      	it	cs
 80039f8:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 80039fc:	e001      	b.n	8003a02 <HAL_TIM_IC_CaptureCallback+0x1be>
 80039fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a02:	4a1f      	ldr	r2, [pc, #124]	; (8003a80 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8003a04:	6013      	str	r3, [r2, #0]
}
 8003a06:	e021      	b.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
			RC_CH3.DutyCycleVal = 1000;
 8003a08:	4b1c      	ldr	r3, [pc, #112]	; (8003a7c <HAL_TIM_IC_CaptureCallback+0x238>)
 8003a0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a0e:	611a      	str	r2, [r3, #16]
			inputThrottle = 1000;
 8003a10:	4b1b      	ldr	r3, [pc, #108]	; (8003a80 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8003a12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a16:	601a      	str	r2, [r3, #0]
}
 8003a18:	e018      	b.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
	else if(htim == RC_CH5.htim) {
 8003a1a:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d113      	bne.n	8003a4c <HAL_TIM_IC_CaptureCallback+0x208>
		setPWM_DATA(&RC_CH5);
 8003a24:	4817      	ldr	r0, [pc, #92]	; (8003a84 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003a26:	f7ff fc23 	bl	8003270 <setPWM_DATA>
		inputFlyMode = constrain(RC_CH5.DutyCycleVal, 1000, 2000);
 8003a2a:	4b16      	ldr	r3, [pc, #88]	; (8003a84 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a32:	d307      	bcc.n	8003a44 <HAL_TIM_IC_CaptureCallback+0x200>
 8003a34:	4b13      	ldr	r3, [pc, #76]	; (8003a84 <HAL_TIM_IC_CaptureCallback+0x240>)
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003a3c:	bf28      	it	cs
 8003a3e:	f44f 63fa 	movcs.w	r3, #2000	; 0x7d0
 8003a42:	e001      	b.n	8003a48 <HAL_TIM_IC_CaptureCallback+0x204>
 8003a44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a48:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <HAL_TIM_IC_CaptureCallback+0x244>)
 8003a4a:	6013      	str	r3, [r2, #0]
}
 8003a4c:	bf00      	nop
 8003a4e:	3708      	adds	r7, #8
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	20000724 	.word	0x20000724
 8003a58:	447a0000 	.word	0x447a0000
 8003a5c:	42700000 	.word	0x42700000
 8003a60:	2000091c 	.word	0x2000091c
 8003a64:	c1f00000 	.word	0xc1f00000
 8003a68:	41f00000 	.word	0x41f00000
 8003a6c:	200003fc 	.word	0x200003fc
 8003a70:	20000c10 	.word	0x20000c10
 8003a74:	20000d90 	.word	0x20000d90
 8003a78:	2000080c 	.word	0x2000080c
 8003a7c:	20000c70 	.word	0x20000c70
 8003a80:	200003b8 	.word	0x200003b8
 8003a84:	20000d70 	.word	0x20000d70
 8003a88:	20000254 	.word	0x20000254

08003a8c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	4603      	mov	r3, r0
 8003a94:	80fb      	strh	r3, [r7, #6]
	if(RC_CH6.onRisingEdge && !RC_CH6.onFallingEdge){
 8003a96:	4b24      	ldr	r3, [pc, #144]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003a98:	7e1b      	ldrb	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d013      	beq.n	8003ac6 <HAL_GPIO_EXTI_Callback+0x3a>
 8003a9e:	4b22      	ldr	r3, [pc, #136]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003aa0:	7e5b      	ldrb	r3, [r3, #25]
 8003aa2:	f083 0301 	eor.w	r3, r3, #1
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_GPIO_EXTI_Callback+0x3a>
		RC_CH6.onRisingEdge = false;
 8003aac:	4b1e      	ldr	r3, [pc, #120]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	761a      	strb	r2, [r3, #24]
		RC_CH6.onFallingEdge = true;
 8003ab2:	4b1d      	ldr	r3, [pc, #116]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	765a      	strb	r2, [r3, #25]
		RC_CH6.RisingEdgeVal = __HAL_TIM_GET_COUNTER(RC_CH6.htim);
 8003ab8:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	4a19      	ldr	r2, [pc, #100]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ac2:	6093      	str	r3, [r2, #8]
 8003ac4:	e016      	b.n	8003af4 <HAL_GPIO_EXTI_Callback+0x68>

	} else if(RC_CH6.onFallingEdge && !RC_CH6.onRisingEdge) {
 8003ac6:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ac8:	7e5b      	ldrb	r3, [r3, #25]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d012      	beq.n	8003af4 <HAL_GPIO_EXTI_Callback+0x68>
 8003ace:	4b16      	ldr	r3, [pc, #88]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ad0:	7e1b      	ldrb	r3, [r3, #24]
 8003ad2:	f083 0301 	eor.w	r3, r3, #1
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00b      	beq.n	8003af4 <HAL_GPIO_EXTI_Callback+0x68>
		RC_CH6.onFallingEdge = false;
 8003adc:	4b12      	ldr	r3, [pc, #72]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	765a      	strb	r2, [r3, #25]
		RC_CH6.onRisingEdge =  true;
 8003ae2:	4b11      	ldr	r3, [pc, #68]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	761a      	strb	r2, [r3, #24]
		RC_CH6.FallingEdgeVal = __HAL_TIM_GET_COUNTER(RC_CH6.htim);
 8003ae8:	4b0f      	ldr	r3, [pc, #60]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af0:	4a0d      	ldr	r2, [pc, #52]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003af2:	60d3      	str	r3, [r2, #12]
	}
	if(RC_CH6.FallingEdgeVal >= RC_CH6.RisingEdgeVal){
 8003af4:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	4b0b      	ldr	r3, [pc, #44]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d30c      	bcc.n	8003b1a <HAL_GPIO_EXTI_Callback+0x8e>
		RC_CH6.DutyCycleVal = RC_CH6.FallingEdgeVal - RC_CH6.RisingEdgeVal;
 8003b00:	4b09      	ldr	r3, [pc, #36]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	4b08      	ldr	r3, [pc, #32]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	4a07      	ldr	r2, [pc, #28]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003b0c:	6113      	str	r3, [r2, #16]
		RC_CH6.FallingEdgeVal = 0;
 8003b0e:	4b06      	ldr	r3, [pc, #24]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	60da      	str	r2, [r3, #12]
		RC_CH6.RisingEdgeVal = 0;
 8003b14:	4b04      	ldr	r3, [pc, #16]	; (8003b28 <HAL_GPIO_EXTI_Callback+0x9c>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
	}
}
 8003b1a:	bf00      	nop
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	20000b84 	.word	0x20000b84

08003b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003b30:	bf00      	nop
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
	...

08003b3c <PIDControl>:

#include "pid.h"

extern TIM_HandleTypeDef htim2;

void PIDControl(PIDType_t *pidtype, float dataSensor, float setPoint){
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	ed87 0a02 	vstr	s0, [r7, #8]
 8003b48:	edc7 0a01 	vstr	s1, [r7, #4]
	pidtype->setPoint = constrain(setPoint, -30, 30);
 8003b4c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b50:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8003b54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b5c:	d501      	bpl.n	8003b62 <PIDControl+0x26>
 8003b5e:	4b54      	ldr	r3, [pc, #336]	; (8003cb0 <PIDControl+0x174>)
 8003b60:	e00b      	b.n	8003b7a <PIDControl+0x3e>
 8003b62:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b66:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b72:	dd01      	ble.n	8003b78 <PIDControl+0x3c>
 8003b74:	4b4f      	ldr	r3, [pc, #316]	; (8003cb4 <PIDControl+0x178>)
 8003b76:	e000      	b.n	8003b7a <PIDControl+0x3e>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	6113      	str	r3, [r2, #16]
	pidtype->error = pidtype->setPoint - dataSensor;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	ed93 7a04 	vldr	s14, [r3, #16]
 8003b84:	edd7 7a02 	vldr	s15, [r7, #8]
 8003b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	edc3 7a00 	vstr	s15, [r3]

	if(pidtype->error >= 180) pidtype->error -= 360;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	edd3 7a00 	vldr	s15, [r3]
 8003b98:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003cb8 <PIDControl+0x17c>
 8003b9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba4:	db0a      	blt.n	8003bbc <PIDControl+0x80>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	edd3 7a00 	vldr	s15, [r3]
 8003bac:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8003cbc <PIDControl+0x180>
 8003bb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	edc3 7a00 	vstr	s15, [r3]
 8003bba:	e013      	b.n	8003be4 <PIDControl+0xa8>
	else if(pidtype->error < -180) pidtype->error += 360;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	edd3 7a00 	vldr	s15, [r3]
 8003bc2:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003cc0 <PIDControl+0x184>
 8003bc6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bce:	d509      	bpl.n	8003be4 <PIDControl+0xa8>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	edd3 7a00 	vldr	s15, [r3]
 8003bd6:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003cbc <PIDControl+0x180>
 8003bda:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	edc3 7a00 	vstr	s15, [r3]

	pidtype->sumIntegral += pidtype->error * pidtype->timesampling;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	ed93 7a03 	vldr	s14, [r3, #12]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	edd3 6a00 	vldr	s13, [r3]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003bf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	edc3 7a03 	vstr	s15, [r3, #12]
	pidtype->sumIntegral = constrain(pidtype->sumIntegral, -500, 500);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c0a:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003cc4 <PIDControl+0x188>
 8003c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c16:	d501      	bpl.n	8003c1c <PIDControl+0xe0>
 8003c18:	4b2b      	ldr	r3, [pc, #172]	; (8003cc8 <PIDControl+0x18c>)
 8003c1a:	e00d      	b.n	8003c38 <PIDControl+0xfc>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c22:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003ccc <PIDControl+0x190>
 8003c26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c2e:	dd01      	ble.n	8003c34 <PIDControl+0xf8>
 8003c30:	4b27      	ldr	r3, [pc, #156]	; (8003cd0 <PIDControl+0x194>)
 8003c32:	e001      	b.n	8003c38 <PIDControl+0xfc>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	60d3      	str	r3, [r2, #12]

	pidtype->derivative = (pidtype->error - pidtype->preverror) / pidtype->timesampling;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	ed93 7a00 	vldr	s14, [r3]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c48:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003c52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	edc3 7a02 	vstr	s15, [r3, #8]
	pidtype->preverror = pidtype->error;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	605a      	str	r2, [r3, #4]

	pidtype->output = (pidtype->kp * pidtype->error) + (pidtype->kd * pidtype->derivative) + (pidtype->ki * pidtype->sumIntegral);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	ed93 7a06 	vldr	s14, [r3, #24]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	edd3 7a00 	vldr	s15, [r3]
 8003c70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	edd3 6a07 	vldr	s13, [r3, #28]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	edd3 6a08 	vldr	s13, [r3, #32]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8003ca2:	bf00      	nop
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	c1f00000 	.word	0xc1f00000
 8003cb4:	41f00000 	.word	0x41f00000
 8003cb8:	43340000 	.word	0x43340000
 8003cbc:	43b40000 	.word	0x43b40000
 8003cc0:	c3340000 	.word	0xc3340000
 8003cc4:	c3fa0000 	.word	0xc3fa0000
 8003cc8:	c3fa0000 	.word	0xc3fa0000
 8003ccc:	43fa0000 	.word	0x43fa0000
 8003cd0:	43fa0000 	.word	0x43fa0000

08003cd4 <PIDReset>:

}
void PIDControlPITCH(PIDType_t *pidtype, float dataPitch){

}*/
void PIDReset(PIDType_t *pidtype){
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
	pidtype->sumIntegral = 0;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f04f 0200 	mov.w	r2, #0
 8003ce2:	60da      	str	r2, [r3, #12]
	pidtype->output = 0;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f04f 0200 	mov.w	r2, #0
 8003cea:	615a      	str	r2, [r3, #20]

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,1000);
 8003cec:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <PIDReset+0x4c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cf4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,1000);
 8003cf6:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <PIDReset+0x4c>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cfe:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,1000);
 8003d00:	4b07      	ldr	r3, [pc, #28]	; (8003d20 <PIDReset+0x4c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d08:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,1000);
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <PIDReset+0x4c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	20000c30 	.word	0x20000c30

08003d24 <PIDInit>:
void PIDInit(PIDType_t *pidtype, double kp, double ki, double kd, double timesampling){
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	; 0x28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6278      	str	r0, [r7, #36]	; 0x24
 8003d2c:	ed87 0b06 	vstr	d0, [r7, #24]
 8003d30:	ed87 1b04 	vstr	d1, [r7, #16]
 8003d34:	ed87 2b02 	vstr	d2, [r7, #8]
 8003d38:	ed87 3b00 	vstr	d3, [r7]
	PIDReset(pidtype);
 8003d3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d3e:	f7ff ffc9 	bl	8003cd4 <PIDReset>

	pidtype->kp = kp;
 8003d42:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003d46:	f7fc ff4f 	bl	8000be8 <__aeabi_d2f>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	619a      	str	r2, [r3, #24]
	pidtype->kd = kd;
 8003d50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d54:	f7fc ff48 	bl	8000be8 <__aeabi_d2f>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	61da      	str	r2, [r3, #28]
	pidtype->ki = ki;
 8003d5e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d62:	f7fc ff41 	bl	8000be8 <__aeabi_d2f>
 8003d66:	4602      	mov	r2, r0
 8003d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6a:	621a      	str	r2, [r3, #32]

	pidtype->timesampling = timesampling;
 8003d6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003d70:	f7fc ff3a 	bl	8000be8 <__aeabi_d2f>
 8003d74:	4602      	mov	r2, r0
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003d7a:	bf00      	nop
 8003d7c:	3728      	adds	r7, #40	; 0x28
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	0000      	movs	r0, r0
 8003d84:	0000      	movs	r0, r0
	...

08003d88 <trustControl>:
void trustControl(){
 8003d88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003d8c:	b094      	sub	sp, #80	; 0x50
 8003d8e:	af00      	add	r7, sp, #0
	float motor1Thrust,motor2Thrust,motor3Thrust,motor4Thrust;
	float motor1Torque,motor2Torque,motor3Torque,motor4Torque;
	float thrust;
	int RPMmotor1,RPMmotor2,RPMmotor3,RPMmotor4;

	const float RADS = 57.29577795;
 8003d90:	4be1      	ldr	r3, [pc, #900]	; (8004118 <trustControl+0x390>)
 8003d92:	64fb      	str	r3, [r7, #76]	; 0x4c
	const float angleMotor1 = 45;
 8003d94:	4be1      	ldr	r3, [pc, #900]	; (800411c <trustControl+0x394>)
 8003d96:	64bb      	str	r3, [r7, #72]	; 0x48
	const float angleMotor2 = 135;
 8003d98:	4be1      	ldr	r3, [pc, #900]	; (8004120 <trustControl+0x398>)
 8003d9a:	647b      	str	r3, [r7, #68]	; 0x44
	const float angleMotor3 = 225;
 8003d9c:	4be1      	ldr	r3, [pc, #900]	; (8004124 <trustControl+0x39c>)
 8003d9e:	643b      	str	r3, [r7, #64]	; 0x40
	const float angleMotor4 = 315;
 8003da0:	4be1      	ldr	r3, [pc, #900]	; (8004128 <trustControl+0x3a0>)
 8003da2:	63fb      	str	r3, [r7, #60]	; 0x3c
	const float L = 0.225;
 8003da4:	4be1      	ldr	r3, [pc, #900]	; (800412c <trustControl+0x3a4>)
 8003da6:	63bb      	str	r3, [r7, #56]	; 0x38

	thrust = map(inputThrottle, 1000, 2000, 0, 49.663985);
 8003da8:	4be1      	ldr	r3, [pc, #900]	; (8004130 <trustControl+0x3a8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fc fbb7 	bl	8000524 <__aeabi_i2d>
 8003db6:	a3d6      	add	r3, pc, #856	; (adr r3, 8004110 <trustControl+0x388>)
 8003db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dbc:	f7fc fc1c 	bl	80005f8 <__aeabi_dmul>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	460c      	mov	r4, r1
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	4621      	mov	r1, r4
 8003dc8:	f04f 0200 	mov.w	r2, #0
 8003dcc:	4bd9      	ldr	r3, [pc, #868]	; (8004134 <trustControl+0x3ac>)
 8003dce:	f7fc fd3d 	bl	800084c <__aeabi_ddiv>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	460c      	mov	r4, r1
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	4621      	mov	r1, r4
 8003dda:	f04f 0200 	mov.w	r2, #0
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	f7fc fa53 	bl	800028c <__adddf3>
 8003de6:	4603      	mov	r3, r0
 8003de8:	460c      	mov	r4, r1
 8003dea:	4618      	mov	r0, r3
 8003dec:	4621      	mov	r1, r4
 8003dee:	f7fc fefb 	bl	8000be8 <__aeabi_d2f>
 8003df2:	4603      	mov	r3, r0
 8003df4:	637b      	str	r3, [r7, #52]	; 0x34

	motor1Torque = (thrust/4 - PIDPitch.output * sin(angleMotor1/RADS) + PIDRoll.output * cos(angleMotor1 / RADS) + PIDYaw.output) * L;
 8003df6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003dfa:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003dfe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e02:	ee16 0a90 	vmov	r0, s13
 8003e06:	f7fc fb9f 	bl	8000548 <__aeabi_f2d>
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	460d      	mov	r5, r1
 8003e0e:	4bca      	ldr	r3, [pc, #808]	; (8004138 <trustControl+0x3b0>)
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc fb98 	bl	8000548 <__aeabi_f2d>
 8003e18:	4680      	mov	r8, r0
 8003e1a:	4689      	mov	r9, r1
 8003e1c:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003e20:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003e24:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e28:	ee16 0a90 	vmov	r0, s13
 8003e2c:	f7fc fb8c 	bl	8000548 <__aeabi_f2d>
 8003e30:	4602      	mov	r2, r0
 8003e32:	460b      	mov	r3, r1
 8003e34:	ec43 2b10 	vmov	d0, r2, r3
 8003e38:	f009 fafe 	bl	800d438 <sin>
 8003e3c:	ec53 2b10 	vmov	r2, r3, d0
 8003e40:	4640      	mov	r0, r8
 8003e42:	4649      	mov	r1, r9
 8003e44:	f7fc fbd8 	bl	80005f8 <__aeabi_dmul>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	4629      	mov	r1, r5
 8003e50:	f7fc fa1a 	bl	8000288 <__aeabi_dsub>
 8003e54:	4603      	mov	r3, r0
 8003e56:	460c      	mov	r4, r1
 8003e58:	4625      	mov	r5, r4
 8003e5a:	461c      	mov	r4, r3
 8003e5c:	4bb7      	ldr	r3, [pc, #732]	; (800413c <trustControl+0x3b4>)
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fc fb71 	bl	8000548 <__aeabi_f2d>
 8003e66:	4680      	mov	r8, r0
 8003e68:	4689      	mov	r9, r1
 8003e6a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8003e6e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003e72:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e76:	ee16 0a90 	vmov	r0, s13
 8003e7a:	f7fc fb65 	bl	8000548 <__aeabi_f2d>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	ec43 2b10 	vmov	d0, r2, r3
 8003e86:	f009 fa93 	bl	800d3b0 <cos>
 8003e8a:	ec53 2b10 	vmov	r2, r3, d0
 8003e8e:	4640      	mov	r0, r8
 8003e90:	4649      	mov	r1, r9
 8003e92:	f7fc fbb1 	bl	80005f8 <__aeabi_dmul>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4620      	mov	r0, r4
 8003e9c:	4629      	mov	r1, r5
 8003e9e:	f7fc f9f5 	bl	800028c <__adddf3>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	4625      	mov	r5, r4
 8003ea8:	461c      	mov	r4, r3
 8003eaa:	4ba5      	ldr	r3, [pc, #660]	; (8004140 <trustControl+0x3b8>)
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7fc fb4a 	bl	8000548 <__aeabi_f2d>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4620      	mov	r0, r4
 8003eba:	4629      	mov	r1, r5
 8003ebc:	f7fc f9e6 	bl	800028c <__adddf3>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	460c      	mov	r4, r1
 8003ec4:	4625      	mov	r5, r4
 8003ec6:	461c      	mov	r4, r3
 8003ec8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003eca:	f7fc fb3d 	bl	8000548 <__aeabi_f2d>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	4629      	mov	r1, r5
 8003ed6:	f7fc fb8f 	bl	80005f8 <__aeabi_dmul>
 8003eda:	4603      	mov	r3, r0
 8003edc:	460c      	mov	r4, r1
 8003ede:	4618      	mov	r0, r3
 8003ee0:	4621      	mov	r1, r4
 8003ee2:	f7fc fe81 	bl	8000be8 <__aeabi_d2f>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	633b      	str	r3, [r7, #48]	; 0x30
	motor2Torque = (thrust/4 - PIDPitch.output * sin(angleMotor2/RADS) + PIDRoll.output * cos(angleMotor2 / RADS) - PIDYaw.output) * L;
 8003eea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003eee:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003ef2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003ef6:	ee16 0a90 	vmov	r0, s13
 8003efa:	f7fc fb25 	bl	8000548 <__aeabi_f2d>
 8003efe:	4604      	mov	r4, r0
 8003f00:	460d      	mov	r5, r1
 8003f02:	4b8d      	ldr	r3, [pc, #564]	; (8004138 <trustControl+0x3b0>)
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fb1e 	bl	8000548 <__aeabi_f2d>
 8003f0c:	4680      	mov	r8, r0
 8003f0e:	4689      	mov	r9, r1
 8003f10:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003f14:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003f18:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f1c:	ee16 0a90 	vmov	r0, s13
 8003f20:	f7fc fb12 	bl	8000548 <__aeabi_f2d>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	ec43 2b10 	vmov	d0, r2, r3
 8003f2c:	f009 fa84 	bl	800d438 <sin>
 8003f30:	ec53 2b10 	vmov	r2, r3, d0
 8003f34:	4640      	mov	r0, r8
 8003f36:	4649      	mov	r1, r9
 8003f38:	f7fc fb5e 	bl	80005f8 <__aeabi_dmul>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4620      	mov	r0, r4
 8003f42:	4629      	mov	r1, r5
 8003f44:	f7fc f9a0 	bl	8000288 <__aeabi_dsub>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	460c      	mov	r4, r1
 8003f4c:	4625      	mov	r5, r4
 8003f4e:	461c      	mov	r4, r3
 8003f50:	4b7a      	ldr	r3, [pc, #488]	; (800413c <trustControl+0x3b4>)
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f7fc faf7 	bl	8000548 <__aeabi_f2d>
 8003f5a:	4680      	mov	r8, r0
 8003f5c:	4689      	mov	r9, r1
 8003f5e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003f62:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8003f66:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003f6a:	ee16 0a90 	vmov	r0, s13
 8003f6e:	f7fc faeb 	bl	8000548 <__aeabi_f2d>
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	ec43 2b10 	vmov	d0, r2, r3
 8003f7a:	f009 fa19 	bl	800d3b0 <cos>
 8003f7e:	ec53 2b10 	vmov	r2, r3, d0
 8003f82:	4640      	mov	r0, r8
 8003f84:	4649      	mov	r1, r9
 8003f86:	f7fc fb37 	bl	80005f8 <__aeabi_dmul>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4620      	mov	r0, r4
 8003f90:	4629      	mov	r1, r5
 8003f92:	f7fc f97b 	bl	800028c <__adddf3>
 8003f96:	4603      	mov	r3, r0
 8003f98:	460c      	mov	r4, r1
 8003f9a:	4625      	mov	r5, r4
 8003f9c:	461c      	mov	r4, r3
 8003f9e:	4b68      	ldr	r3, [pc, #416]	; (8004140 <trustControl+0x3b8>)
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fc fad0 	bl	8000548 <__aeabi_f2d>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	4620      	mov	r0, r4
 8003fae:	4629      	mov	r1, r5
 8003fb0:	f7fc f96a 	bl	8000288 <__aeabi_dsub>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	460c      	mov	r4, r1
 8003fb8:	4625      	mov	r5, r4
 8003fba:	461c      	mov	r4, r3
 8003fbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003fbe:	f7fc fac3 	bl	8000548 <__aeabi_f2d>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4620      	mov	r0, r4
 8003fc8:	4629      	mov	r1, r5
 8003fca:	f7fc fb15 	bl	80005f8 <__aeabi_dmul>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	460c      	mov	r4, r1
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	4621      	mov	r1, r4
 8003fd6:	f7fc fe07 	bl	8000be8 <__aeabi_d2f>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
	motor3Torque = (thrust/4 - PIDPitch.output * sin(angleMotor3/RADS) + PIDRoll.output * cos(angleMotor3 / RADS) + PIDYaw.output) * L;
 8003fde:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003fe2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003fe6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003fea:	ee16 0a90 	vmov	r0, s13
 8003fee:	f7fc faab 	bl	8000548 <__aeabi_f2d>
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	460d      	mov	r5, r1
 8003ff6:	4b50      	ldr	r3, [pc, #320]	; (8004138 <trustControl+0x3b0>)
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fc faa4 	bl	8000548 <__aeabi_f2d>
 8004000:	4680      	mov	r8, r0
 8004002:	4689      	mov	r9, r1
 8004004:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004008:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800400c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004010:	ee16 0a90 	vmov	r0, s13
 8004014:	f7fc fa98 	bl	8000548 <__aeabi_f2d>
 8004018:	4602      	mov	r2, r0
 800401a:	460b      	mov	r3, r1
 800401c:	ec43 2b10 	vmov	d0, r2, r3
 8004020:	f009 fa0a 	bl	800d438 <sin>
 8004024:	ec53 2b10 	vmov	r2, r3, d0
 8004028:	4640      	mov	r0, r8
 800402a:	4649      	mov	r1, r9
 800402c:	f7fc fae4 	bl	80005f8 <__aeabi_dmul>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	4620      	mov	r0, r4
 8004036:	4629      	mov	r1, r5
 8004038:	f7fc f926 	bl	8000288 <__aeabi_dsub>
 800403c:	4603      	mov	r3, r0
 800403e:	460c      	mov	r4, r1
 8004040:	4625      	mov	r5, r4
 8004042:	461c      	mov	r4, r3
 8004044:	4b3d      	ldr	r3, [pc, #244]	; (800413c <trustControl+0x3b4>)
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	4618      	mov	r0, r3
 800404a:	f7fc fa7d 	bl	8000548 <__aeabi_f2d>
 800404e:	4680      	mov	r8, r0
 8004050:	4689      	mov	r9, r1
 8004052:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8004056:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800405a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800405e:	ee16 0a90 	vmov	r0, s13
 8004062:	f7fc fa71 	bl	8000548 <__aeabi_f2d>
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	ec43 2b10 	vmov	d0, r2, r3
 800406e:	f009 f99f 	bl	800d3b0 <cos>
 8004072:	ec53 2b10 	vmov	r2, r3, d0
 8004076:	4640      	mov	r0, r8
 8004078:	4649      	mov	r1, r9
 800407a:	f7fc fabd 	bl	80005f8 <__aeabi_dmul>
 800407e:	4602      	mov	r2, r0
 8004080:	460b      	mov	r3, r1
 8004082:	4620      	mov	r0, r4
 8004084:	4629      	mov	r1, r5
 8004086:	f7fc f901 	bl	800028c <__adddf3>
 800408a:	4603      	mov	r3, r0
 800408c:	460c      	mov	r4, r1
 800408e:	4625      	mov	r5, r4
 8004090:	461c      	mov	r4, r3
 8004092:	4b2b      	ldr	r3, [pc, #172]	; (8004140 <trustControl+0x3b8>)
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fc fa56 	bl	8000548 <__aeabi_f2d>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4620      	mov	r0, r4
 80040a2:	4629      	mov	r1, r5
 80040a4:	f7fc f8f2 	bl	800028c <__adddf3>
 80040a8:	4603      	mov	r3, r0
 80040aa:	460c      	mov	r4, r1
 80040ac:	4625      	mov	r5, r4
 80040ae:	461c      	mov	r4, r3
 80040b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80040b2:	f7fc fa49 	bl	8000548 <__aeabi_f2d>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4620      	mov	r0, r4
 80040bc:	4629      	mov	r1, r5
 80040be:	f7fc fa9b 	bl	80005f8 <__aeabi_dmul>
 80040c2:	4603      	mov	r3, r0
 80040c4:	460c      	mov	r4, r1
 80040c6:	4618      	mov	r0, r3
 80040c8:	4621      	mov	r1, r4
 80040ca:	f7fc fd8d 	bl	8000be8 <__aeabi_d2f>
 80040ce:	4603      	mov	r3, r0
 80040d0:	62bb      	str	r3, [r7, #40]	; 0x28
	motor4Torque = (thrust/4 - PIDPitch.output * sin(angleMotor4/RADS) + PIDRoll.output * cos(angleMotor4 / RADS) - PIDYaw.output) * L;
 80040d2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80040d6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80040da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80040de:	ee16 0a90 	vmov	r0, s13
 80040e2:	f7fc fa31 	bl	8000548 <__aeabi_f2d>
 80040e6:	4604      	mov	r4, r0
 80040e8:	460d      	mov	r5, r1
 80040ea:	4b13      	ldr	r3, [pc, #76]	; (8004138 <trustControl+0x3b0>)
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fc fa2a 	bl	8000548 <__aeabi_f2d>
 80040f4:	4680      	mov	r8, r0
 80040f6:	4689      	mov	r9, r1
 80040f8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80040fc:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8004100:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004104:	ee16 0a90 	vmov	r0, s13
 8004108:	e01c      	b.n	8004144 <trustControl+0x3bc>
 800410a:	bf00      	nop
 800410c:	f3af 8000 	nop.w
 8004110:	75e2046c 	.word	0x75e2046c
 8004114:	4048d4fd 	.word	0x4048d4fd
 8004118:	42652ee0 	.word	0x42652ee0
 800411c:	42340000 	.word	0x42340000
 8004120:	43070000 	.word	0x43070000
 8004124:	43610000 	.word	0x43610000
 8004128:	439d8000 	.word	0x439d8000
 800412c:	3e666666 	.word	0x3e666666
 8004130:	200003b8 	.word	0x200003b8
 8004134:	408f4000 	.word	0x408f4000
 8004138:	20000228 	.word	0x20000228
 800413c:	20000ba4 	.word	0x20000ba4
 8004140:	20000784 	.word	0x20000784
 8004144:	f7fc fa00 	bl	8000548 <__aeabi_f2d>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	ec43 2b10 	vmov	d0, r2, r3
 8004150:	f009 f972 	bl	800d438 <sin>
 8004154:	ec53 2b10 	vmov	r2, r3, d0
 8004158:	4640      	mov	r0, r8
 800415a:	4649      	mov	r1, r9
 800415c:	f7fc fa4c 	bl	80005f8 <__aeabi_dmul>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc f88e 	bl	8000288 <__aeabi_dsub>
 800416c:	4603      	mov	r3, r0
 800416e:	460c      	mov	r4, r1
 8004170:	4625      	mov	r5, r4
 8004172:	461c      	mov	r4, r3
 8004174:	4bbc      	ldr	r3, [pc, #752]	; (8004468 <trustControl+0x6e0>)
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	4618      	mov	r0, r3
 800417a:	f7fc f9e5 	bl	8000548 <__aeabi_f2d>
 800417e:	4680      	mov	r8, r0
 8004180:	4689      	mov	r9, r1
 8004182:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004186:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800418a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800418e:	ee16 0a90 	vmov	r0, s13
 8004192:	f7fc f9d9 	bl	8000548 <__aeabi_f2d>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	ec43 2b10 	vmov	d0, r2, r3
 800419e:	f009 f907 	bl	800d3b0 <cos>
 80041a2:	ec53 2b10 	vmov	r2, r3, d0
 80041a6:	4640      	mov	r0, r8
 80041a8:	4649      	mov	r1, r9
 80041aa:	f7fc fa25 	bl	80005f8 <__aeabi_dmul>
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	4620      	mov	r0, r4
 80041b4:	4629      	mov	r1, r5
 80041b6:	f7fc f869 	bl	800028c <__adddf3>
 80041ba:	4603      	mov	r3, r0
 80041bc:	460c      	mov	r4, r1
 80041be:	4625      	mov	r5, r4
 80041c0:	461c      	mov	r4, r3
 80041c2:	4baa      	ldr	r3, [pc, #680]	; (800446c <trustControl+0x6e4>)
 80041c4:	695b      	ldr	r3, [r3, #20]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7fc f9be 	bl	8000548 <__aeabi_f2d>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4620      	mov	r0, r4
 80041d2:	4629      	mov	r1, r5
 80041d4:	f7fc f858 	bl	8000288 <__aeabi_dsub>
 80041d8:	4603      	mov	r3, r0
 80041da:	460c      	mov	r4, r1
 80041dc:	4625      	mov	r5, r4
 80041de:	461c      	mov	r4, r3
 80041e0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80041e2:	f7fc f9b1 	bl	8000548 <__aeabi_f2d>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	4620      	mov	r0, r4
 80041ec:	4629      	mov	r1, r5
 80041ee:	f7fc fa03 	bl	80005f8 <__aeabi_dmul>
 80041f2:	4603      	mov	r3, r0
 80041f4:	460c      	mov	r4, r1
 80041f6:	4618      	mov	r0, r3
 80041f8:	4621      	mov	r1, r4
 80041fa:	f7fc fcf5 	bl	8000be8 <__aeabi_d2f>
 80041fe:	4603      	mov	r3, r0
 8004200:	627b      	str	r3, [r7, #36]	; 0x24

	motor1Thrust = motor1Torque/L;
 8004202:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8004206:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800420a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800420e:	edc7 7a08 	vstr	s15, [r7, #32]
	motor2Thrust = motor2Torque/L;
 8004212:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8004216:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800421a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800421e:	edc7 7a07 	vstr	s15, [r7, #28]
	motor3Thrust = motor3Torque/L;
 8004222:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8004226:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800422a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800422e:	edc7 7a06 	vstr	s15, [r7, #24]
	motor4Thrust = motor4Torque/L;
 8004232:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8004236:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800423a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800423e:	edc7 7a05 	vstr	s15, [r7, #20]

	RPMmotor1 = sqrt(motor1Thrust / 0.023759052) / 0.001905;
 8004242:	6a38      	ldr	r0, [r7, #32]
 8004244:	f7fc f980 	bl	8000548 <__aeabi_f2d>
 8004248:	a383      	add	r3, pc, #524	; (adr r3, 8004458 <trustControl+0x6d0>)
 800424a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424e:	f7fc fafd 	bl	800084c <__aeabi_ddiv>
 8004252:	4603      	mov	r3, r0
 8004254:	460c      	mov	r4, r1
 8004256:	ec44 3b17 	vmov	d7, r3, r4
 800425a:	eeb0 0a47 	vmov.f32	s0, s14
 800425e:	eef0 0a67 	vmov.f32	s1, s15
 8004262:	f009 f931 	bl	800d4c8 <sqrt>
 8004266:	ec51 0b10 	vmov	r0, r1, d0
 800426a:	a37d      	add	r3, pc, #500	; (adr r3, 8004460 <trustControl+0x6d8>)
 800426c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004270:	f7fc faec 	bl	800084c <__aeabi_ddiv>
 8004274:	4603      	mov	r3, r0
 8004276:	460c      	mov	r4, r1
 8004278:	4618      	mov	r0, r3
 800427a:	4621      	mov	r1, r4
 800427c:	f7fc fc6c 	bl	8000b58 <__aeabi_d2iz>
 8004280:	4603      	mov	r3, r0
 8004282:	613b      	str	r3, [r7, #16]
	RPMmotor2 = sqrt(motor2Thrust / 0.023759052) / 0.001905;
 8004284:	69f8      	ldr	r0, [r7, #28]
 8004286:	f7fc f95f 	bl	8000548 <__aeabi_f2d>
 800428a:	a373      	add	r3, pc, #460	; (adr r3, 8004458 <trustControl+0x6d0>)
 800428c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004290:	f7fc fadc 	bl	800084c <__aeabi_ddiv>
 8004294:	4603      	mov	r3, r0
 8004296:	460c      	mov	r4, r1
 8004298:	ec44 3b17 	vmov	d7, r3, r4
 800429c:	eeb0 0a47 	vmov.f32	s0, s14
 80042a0:	eef0 0a67 	vmov.f32	s1, s15
 80042a4:	f009 f910 	bl	800d4c8 <sqrt>
 80042a8:	ec51 0b10 	vmov	r0, r1, d0
 80042ac:	a36c      	add	r3, pc, #432	; (adr r3, 8004460 <trustControl+0x6d8>)
 80042ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b2:	f7fc facb 	bl	800084c <__aeabi_ddiv>
 80042b6:	4603      	mov	r3, r0
 80042b8:	460c      	mov	r4, r1
 80042ba:	4618      	mov	r0, r3
 80042bc:	4621      	mov	r1, r4
 80042be:	f7fc fc4b 	bl	8000b58 <__aeabi_d2iz>
 80042c2:	4603      	mov	r3, r0
 80042c4:	60fb      	str	r3, [r7, #12]
	RPMmotor3 = sqrt(motor3Thrust / 0.023759052) / 0.001905;
 80042c6:	69b8      	ldr	r0, [r7, #24]
 80042c8:	f7fc f93e 	bl	8000548 <__aeabi_f2d>
 80042cc:	a362      	add	r3, pc, #392	; (adr r3, 8004458 <trustControl+0x6d0>)
 80042ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d2:	f7fc fabb 	bl	800084c <__aeabi_ddiv>
 80042d6:	4603      	mov	r3, r0
 80042d8:	460c      	mov	r4, r1
 80042da:	ec44 3b17 	vmov	d7, r3, r4
 80042de:	eeb0 0a47 	vmov.f32	s0, s14
 80042e2:	eef0 0a67 	vmov.f32	s1, s15
 80042e6:	f009 f8ef 	bl	800d4c8 <sqrt>
 80042ea:	ec51 0b10 	vmov	r0, r1, d0
 80042ee:	a35c      	add	r3, pc, #368	; (adr r3, 8004460 <trustControl+0x6d8>)
 80042f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f4:	f7fc faaa 	bl	800084c <__aeabi_ddiv>
 80042f8:	4603      	mov	r3, r0
 80042fa:	460c      	mov	r4, r1
 80042fc:	4618      	mov	r0, r3
 80042fe:	4621      	mov	r1, r4
 8004300:	f7fc fc2a 	bl	8000b58 <__aeabi_d2iz>
 8004304:	4603      	mov	r3, r0
 8004306:	60bb      	str	r3, [r7, #8]
	RPMmotor4 = sqrt(motor4Thrust / 0.023759052) / 0.001905;
 8004308:	6978      	ldr	r0, [r7, #20]
 800430a:	f7fc f91d 	bl	8000548 <__aeabi_f2d>
 800430e:	a352      	add	r3, pc, #328	; (adr r3, 8004458 <trustControl+0x6d0>)
 8004310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004314:	f7fc fa9a 	bl	800084c <__aeabi_ddiv>
 8004318:	4603      	mov	r3, r0
 800431a:	460c      	mov	r4, r1
 800431c:	ec44 3b17 	vmov	d7, r3, r4
 8004320:	eeb0 0a47 	vmov.f32	s0, s14
 8004324:	eef0 0a67 	vmov.f32	s1, s15
 8004328:	f009 f8ce 	bl	800d4c8 <sqrt>
 800432c:	ec51 0b10 	vmov	r0, r1, d0
 8004330:	a34b      	add	r3, pc, #300	; (adr r3, 8004460 <trustControl+0x6d8>)
 8004332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004336:	f7fc fa89 	bl	800084c <__aeabi_ddiv>
 800433a:	4603      	mov	r3, r0
 800433c:	460c      	mov	r4, r1
 800433e:	4618      	mov	r0, r3
 8004340:	4621      	mov	r1, r4
 8004342:	f7fc fc09 	bl	8000b58 <__aeabi_d2iz>
 8004346:	4603      	mov	r3, r0
 8004348:	607b      	str	r3, [r7, #4]

	RPMmotor1 = constrain(RPMmotor1,0,12000);
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	2b00      	cmp	r3, #0
 800434e:	db06      	blt.n	800435e <trustControl+0x5d6>
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8004356:	4293      	cmp	r3, r2
 8004358:	bfa8      	it	ge
 800435a:	4613      	movge	r3, r2
 800435c:	e000      	b.n	8004360 <trustControl+0x5d8>
 800435e:	2300      	movs	r3, #0
 8004360:	613b      	str	r3, [r7, #16]
	RPMmotor2 = constrain(RPMmotor2,0,12000);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	db06      	blt.n	8004376 <trustControl+0x5ee>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800436e:	4293      	cmp	r3, r2
 8004370:	bfa8      	it	ge
 8004372:	4613      	movge	r3, r2
 8004374:	e000      	b.n	8004378 <trustControl+0x5f0>
 8004376:	2300      	movs	r3, #0
 8004378:	60fb      	str	r3, [r7, #12]
	RPMmotor3 = constrain(RPMmotor3,0,12000);
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	db06      	blt.n	800438e <trustControl+0x606>
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8004386:	4293      	cmp	r3, r2
 8004388:	bfa8      	it	ge
 800438a:	4613      	movge	r3, r2
 800438c:	e000      	b.n	8004390 <trustControl+0x608>
 800438e:	2300      	movs	r3, #0
 8004390:	60bb      	str	r3, [r7, #8]
	RPMmotor4 = constrain(RPMmotor4,0,12000);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	db06      	blt.n	80043a6 <trustControl+0x61e>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800439e:	4293      	cmp	r3, r2
 80043a0:	bfa8      	it	ge
 80043a2:	4613      	movge	r3, r2
 80043a4:	e000      	b.n	80043a8 <trustControl+0x620>
 80043a6:	2300      	movs	r3, #0
 80043a8:	607b      	str	r3, [r7, #4]

	pulseESC1 = map(RPMmotor1,0,12000,1000,2000);
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043b0:	fb02 f303 	mul.w	r3, r2, r3
 80043b4:	4a2e      	ldr	r2, [pc, #184]	; (8004470 <trustControl+0x6e8>)
 80043b6:	fb82 1203 	smull	r1, r2, r2, r3
 80043ba:	1212      	asrs	r2, r2, #8
 80043bc:	17db      	asrs	r3, r3, #31
 80043be:	1ad3      	subs	r3, r2, r3
 80043c0:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80043c4:	4a2b      	ldr	r2, [pc, #172]	; (8004474 <trustControl+0x6ec>)
 80043c6:	6013      	str	r3, [r2, #0]
	pulseESC2 = map(RPMmotor2,0,12000,1000,2000);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043ce:	fb02 f303 	mul.w	r3, r2, r3
 80043d2:	4a27      	ldr	r2, [pc, #156]	; (8004470 <trustControl+0x6e8>)
 80043d4:	fb82 1203 	smull	r1, r2, r2, r3
 80043d8:	1212      	asrs	r2, r2, #8
 80043da:	17db      	asrs	r3, r3, #31
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80043e2:	4a25      	ldr	r2, [pc, #148]	; (8004478 <trustControl+0x6f0>)
 80043e4:	6013      	str	r3, [r2, #0]
	pulseESC3 = map(RPMmotor3,0,12000,1000,2000);
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80043ec:	fb02 f303 	mul.w	r3, r2, r3
 80043f0:	4a1f      	ldr	r2, [pc, #124]	; (8004470 <trustControl+0x6e8>)
 80043f2:	fb82 1203 	smull	r1, r2, r2, r3
 80043f6:	1212      	asrs	r2, r2, #8
 80043f8:	17db      	asrs	r3, r3, #31
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004400:	4a1e      	ldr	r2, [pc, #120]	; (800447c <trustControl+0x6f4>)
 8004402:	6013      	str	r3, [r2, #0]
	pulseESC4 = map(RPMmotor4,0,12000,1000,2000);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800440a:	fb02 f303 	mul.w	r3, r2, r3
 800440e:	4a18      	ldr	r2, [pc, #96]	; (8004470 <trustControl+0x6e8>)
 8004410:	fb82 1203 	smull	r1, r2, r2, r3
 8004414:	1212      	asrs	r2, r2, #8
 8004416:	17db      	asrs	r3, r3, #31
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800441e:	4a18      	ldr	r2, [pc, #96]	; (8004480 <trustControl+0x6f8>)
 8004420:	6013      	str	r3, [r2, #0]

	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pulseESC1);
 8004422:	4b14      	ldr	r3, [pc, #80]	; (8004474 <trustControl+0x6ec>)
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	4b17      	ldr	r3, [pc, #92]	; (8004484 <trustControl+0x6fc>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,pulseESC2);
 800442c:	4b12      	ldr	r3, [pc, #72]	; (8004478 <trustControl+0x6f0>)
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	4b14      	ldr	r3, [pc, #80]	; (8004484 <trustControl+0x6fc>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,pulseESC3);
 8004436:	4b11      	ldr	r3, [pc, #68]	; (800447c <trustControl+0x6f4>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	4b12      	ldr	r3, [pc, #72]	; (8004484 <trustControl+0x6fc>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,pulseESC4);
 8004440:	4b0f      	ldr	r3, [pc, #60]	; (8004480 <trustControl+0x6f8>)
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	4b0f      	ldr	r3, [pc, #60]	; (8004484 <trustControl+0x6fc>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	641a      	str	r2, [r3, #64]	; 0x40

}
 800444a:	bf00      	nop
 800444c:	3750      	adds	r7, #80	; 0x50
 800444e:	46bd      	mov	sp, r7
 8004450:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004454:	f3af 8000 	nop.w
 8004458:	fd4bbd0f 	.word	0xfd4bbd0f
 800445c:	3f98544a 	.word	0x3f98544a
 8004460:	2cba732e 	.word	0x2cba732e
 8004464:	3f5f3626 	.word	0x3f5f3626
 8004468:	20000ba4 	.word	0x20000ba4
 800446c:	20000784 	.word	0x20000784
 8004470:	057619f1 	.word	0x057619f1
 8004474:	20000d50 	.word	0x20000d50
 8004478:	20000250 	.word	0x20000250
 800447c:	20000d6c 	.word	0x20000d6c
 8004480:	20000918 	.word	0x20000918
 8004484:	20000c30 	.word	0x20000c30

08004488 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800448e:	2300      	movs	r3, #0
 8004490:	607b      	str	r3, [r7, #4]
 8004492:	4b10      	ldr	r3, [pc, #64]	; (80044d4 <HAL_MspInit+0x4c>)
 8004494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004496:	4a0f      	ldr	r2, [pc, #60]	; (80044d4 <HAL_MspInit+0x4c>)
 8004498:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800449c:	6453      	str	r3, [r2, #68]	; 0x44
 800449e:	4b0d      	ldr	r3, [pc, #52]	; (80044d4 <HAL_MspInit+0x4c>)
 80044a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044a6:	607b      	str	r3, [r7, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80044aa:	2300      	movs	r3, #0
 80044ac:	603b      	str	r3, [r7, #0]
 80044ae:	4b09      	ldr	r3, [pc, #36]	; (80044d4 <HAL_MspInit+0x4c>)
 80044b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b2:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <HAL_MspInit+0x4c>)
 80044b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044b8:	6413      	str	r3, [r2, #64]	; 0x40
 80044ba:	4b06      	ldr	r3, [pc, #24]	; (80044d4 <HAL_MspInit+0x4c>)
 80044bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40023800 	.word	0x40023800

080044d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08c      	sub	sp, #48	; 0x30
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e0:	f107 031c 	add.w	r3, r7, #28
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	609a      	str	r2, [r3, #8]
 80044ec:	60da      	str	r2, [r3, #12]
 80044ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a42      	ldr	r2, [pc, #264]	; (8004600 <HAL_I2C_MspInit+0x128>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d12d      	bne.n	8004556 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044fa:	2300      	movs	r3, #0
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	4b41      	ldr	r3, [pc, #260]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	4a40      	ldr	r2, [pc, #256]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004504:	f043 0302 	orr.w	r3, r3, #2
 8004508:	6313      	str	r3, [r2, #48]	; 0x30
 800450a:	4b3e      	ldr	r3, [pc, #248]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	61bb      	str	r3, [r7, #24]
 8004514:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004516:	f44f 7340 	mov.w	r3, #768	; 0x300
 800451a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800451c:	2312      	movs	r3, #18
 800451e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004520:	2301      	movs	r3, #1
 8004522:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004524:	2303      	movs	r3, #3
 8004526:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004528:	2304      	movs	r3, #4
 800452a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800452c:	f107 031c 	add.w	r3, r7, #28
 8004530:	4619      	mov	r1, r3
 8004532:	4835      	ldr	r0, [pc, #212]	; (8004608 <HAL_I2C_MspInit+0x130>)
 8004534:	f001 f9d0 	bl	80058d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004538:	2300      	movs	r3, #0
 800453a:	617b      	str	r3, [r7, #20]
 800453c:	4b31      	ldr	r3, [pc, #196]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 800453e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004540:	4a30      	ldr	r2, [pc, #192]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004542:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004546:	6413      	str	r3, [r2, #64]	; 0x40
 8004548:	4b2e      	ldr	r3, [pc, #184]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 800454a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004550:	617b      	str	r3, [r7, #20]
 8004552:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8004554:	e050      	b.n	80045f8 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a2c      	ldr	r2, [pc, #176]	; (800460c <HAL_I2C_MspInit+0x134>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d14b      	bne.n	80045f8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]
 8004564:	4b27      	ldr	r3, [pc, #156]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004568:	4a26      	ldr	r2, [pc, #152]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 800456a:	f043 0304 	orr.w	r3, r3, #4
 800456e:	6313      	str	r3, [r2, #48]	; 0x30
 8004570:	4b24      	ldr	r3, [pc, #144]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	4b20      	ldr	r3, [pc, #128]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004584:	4a1f      	ldr	r2, [pc, #124]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 8004586:	f043 0301 	orr.w	r3, r3, #1
 800458a:	6313      	str	r3, [r2, #48]	; 0x30
 800458c:	4b1d      	ldr	r3, [pc, #116]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 800458e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004598:	f44f 7300 	mov.w	r3, #512	; 0x200
 800459c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800459e:	2312      	movs	r3, #18
 80045a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045a2:	2301      	movs	r3, #1
 80045a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045a6:	2303      	movs	r3, #3
 80045a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045aa:	2304      	movs	r3, #4
 80045ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045ae:	f107 031c 	add.w	r3, r7, #28
 80045b2:	4619      	mov	r1, r3
 80045b4:	4816      	ldr	r0, [pc, #88]	; (8004610 <HAL_I2C_MspInit+0x138>)
 80045b6:	f001 f98f 	bl	80058d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80045ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80045c0:	2312      	movs	r3, #18
 80045c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045c4:	2301      	movs	r3, #1
 80045c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045c8:	2303      	movs	r3, #3
 80045ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80045cc:	2304      	movs	r3, #4
 80045ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d0:	f107 031c 	add.w	r3, r7, #28
 80045d4:	4619      	mov	r1, r3
 80045d6:	480f      	ldr	r0, [pc, #60]	; (8004614 <HAL_I2C_MspInit+0x13c>)
 80045d8:	f001 f97e 	bl	80058d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80045dc:	2300      	movs	r3, #0
 80045de:	60bb      	str	r3, [r7, #8]
 80045e0:	4b08      	ldr	r3, [pc, #32]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 80045e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e4:	4a07      	ldr	r2, [pc, #28]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 80045e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045ea:	6413      	str	r3, [r2, #64]	; 0x40
 80045ec:	4b05      	ldr	r3, [pc, #20]	; (8004604 <HAL_I2C_MspInit+0x12c>)
 80045ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045f4:	60bb      	str	r3, [r7, #8]
 80045f6:	68bb      	ldr	r3, [r7, #8]
}
 80045f8:	bf00      	nop
 80045fa:	3730      	adds	r7, #48	; 0x30
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40005400 	.word	0x40005400
 8004604:	40023800 	.word	0x40023800
 8004608:	40020400 	.word	0x40020400
 800460c:	40005c00 	.word	0x40005c00
 8004610:	40020800 	.word	0x40020800
 8004614:	40020000 	.word	0x40020000

08004618 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b094      	sub	sp, #80	; 0x50
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004620:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004624:	2200      	movs	r2, #0
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	605a      	str	r2, [r3, #4]
 800462a:	609a      	str	r2, [r3, #8]
 800462c:	60da      	str	r2, [r3, #12]
 800462e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004638:	d116      	bne.n	8004668 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800463a:	2300      	movs	r3, #0
 800463c:	63bb      	str	r3, [r7, #56]	; 0x38
 800463e:	4ba6      	ldr	r3, [pc, #664]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	4aa5      	ldr	r2, [pc, #660]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	6413      	str	r3, [r2, #64]	; 0x40
 800464a:	4ba3      	ldr	r3, [pc, #652]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	63bb      	str	r3, [r7, #56]	; 0x38
 8004654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004656:	2200      	movs	r2, #0
 8004658:	2100      	movs	r1, #0
 800465a:	201c      	movs	r0, #28
 800465c:	f000 fd97 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004660:	201c      	movs	r0, #28
 8004662:	f000 fdb0 	bl	80051c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8004666:	e16a      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM3)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a9b      	ldr	r2, [pc, #620]	; (80048dc <HAL_TIM_Base_MspInit+0x2c4>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d152      	bne.n	8004718 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004672:	2300      	movs	r3, #0
 8004674:	637b      	str	r3, [r7, #52]	; 0x34
 8004676:	4b98      	ldr	r3, [pc, #608]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467a:	4a97      	ldr	r2, [pc, #604]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800467c:	f043 0302 	orr.w	r3, r3, #2
 8004680:	6413      	str	r3, [r2, #64]	; 0x40
 8004682:	4b95      	ldr	r3, [pc, #596]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	637b      	str	r3, [r7, #52]	; 0x34
 800468c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800468e:	2300      	movs	r3, #0
 8004690:	633b      	str	r3, [r7, #48]	; 0x30
 8004692:	4b91      	ldr	r3, [pc, #580]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004696:	4a90      	ldr	r2, [pc, #576]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004698:	f043 0304 	orr.w	r3, r3, #4
 800469c:	6313      	str	r3, [r2, #48]	; 0x30
 800469e:	4b8e      	ldr	r3, [pc, #568]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80046a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a2:	f003 0304 	and.w	r3, r3, #4
 80046a6:	633b      	str	r3, [r7, #48]	; 0x30
 80046a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046aa:	2300      	movs	r3, #0
 80046ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046ae:	4b8a      	ldr	r3, [pc, #552]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b2:	4a89      	ldr	r2, [pc, #548]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80046b4:	f043 0302 	orr.w	r3, r3, #2
 80046b8:	6313      	str	r3, [r2, #48]	; 0x30
 80046ba:	4b87      	ldr	r3, [pc, #540]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80046c6:	2380      	movs	r3, #128	; 0x80
 80046c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ca:	2302      	movs	r3, #2
 80046cc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ce:	2300      	movs	r3, #0
 80046d0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046d2:	2300      	movs	r3, #0
 80046d4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046d6:	2302      	movs	r3, #2
 80046d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046de:	4619      	mov	r1, r3
 80046e0:	487f      	ldr	r0, [pc, #508]	; (80048e0 <HAL_TIM_Base_MspInit+0x2c8>)
 80046e2:	f001 f8f9 	bl	80058d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80046e6:	2310      	movs	r3, #16
 80046e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ea:	2302      	movs	r3, #2
 80046ec:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ee:	2300      	movs	r3, #0
 80046f0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046f2:	2300      	movs	r3, #0
 80046f4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046f6:	2302      	movs	r3, #2
 80046f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046fa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046fe:	4619      	mov	r1, r3
 8004700:	4878      	ldr	r0, [pc, #480]	; (80048e4 <HAL_TIM_Base_MspInit+0x2cc>)
 8004702:	f001 f8e9 	bl	80058d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004706:	2200      	movs	r2, #0
 8004708:	2100      	movs	r1, #0
 800470a:	201d      	movs	r0, #29
 800470c:	f000 fd3f 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004710:	201d      	movs	r0, #29
 8004712:	f000 fd58 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 8004716:	e112      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM4)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a72      	ldr	r2, [pc, #456]	; (80048e8 <HAL_TIM_Base_MspInit+0x2d0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d135      	bne.n	800478e <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004722:	2300      	movs	r3, #0
 8004724:	62bb      	str	r3, [r7, #40]	; 0x28
 8004726:	4b6c      	ldr	r3, [pc, #432]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	4a6b      	ldr	r2, [pc, #428]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800472c:	f043 0304 	orr.w	r3, r3, #4
 8004730:	6413      	str	r3, [r2, #64]	; 0x40
 8004732:	4b69      	ldr	r3, [pc, #420]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004736:	f003 0304 	and.w	r3, r3, #4
 800473a:	62bb      	str	r3, [r7, #40]	; 0x28
 800473c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800473e:	2300      	movs	r3, #0
 8004740:	627b      	str	r3, [r7, #36]	; 0x24
 8004742:	4b65      	ldr	r3, [pc, #404]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	4a64      	ldr	r2, [pc, #400]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004748:	f043 0308 	orr.w	r3, r3, #8
 800474c:	6313      	str	r3, [r2, #48]	; 0x30
 800474e:	4b62      	ldr	r3, [pc, #392]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	627b      	str	r3, [r7, #36]	; 0x24
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800475a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800475e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004760:	2302      	movs	r3, #2
 8004762:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004764:	2300      	movs	r3, #0
 8004766:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004768:	2300      	movs	r3, #0
 800476a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800476c:	2302      	movs	r3, #2
 800476e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004770:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004774:	4619      	mov	r1, r3
 8004776:	485d      	ldr	r0, [pc, #372]	; (80048ec <HAL_TIM_Base_MspInit+0x2d4>)
 8004778:	f001 f8ae 	bl	80058d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800477c:	2200      	movs	r2, #0
 800477e:	2100      	movs	r1, #0
 8004780:	201e      	movs	r0, #30
 8004782:	f000 fd04 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004786:	201e      	movs	r0, #30
 8004788:	f000 fd1d 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 800478c:	e0d7      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM5)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a57      	ldr	r2, [pc, #348]	; (80048f0 <HAL_TIM_Base_MspInit+0x2d8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d134      	bne.n	8004802 <HAL_TIM_Base_MspInit+0x1ea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004798:	2300      	movs	r3, #0
 800479a:	623b      	str	r3, [r7, #32]
 800479c:	4b4e      	ldr	r3, [pc, #312]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800479e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a0:	4a4d      	ldr	r2, [pc, #308]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80047a2:	f043 0308 	orr.w	r3, r3, #8
 80047a6:	6413      	str	r3, [r2, #64]	; 0x40
 80047a8:	4b4b      	ldr	r3, [pc, #300]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80047aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ac:	f003 0308 	and.w	r3, r3, #8
 80047b0:	623b      	str	r3, [r7, #32]
 80047b2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047b4:	2300      	movs	r3, #0
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	4b47      	ldr	r3, [pc, #284]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80047ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047bc:	4a46      	ldr	r2, [pc, #280]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80047be:	f043 0301 	orr.w	r3, r3, #1
 80047c2:	6313      	str	r3, [r2, #48]	; 0x30
 80047c4:	4b44      	ldr	r3, [pc, #272]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 80047c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80047d0:	2301      	movs	r3, #1
 80047d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d4:	2302      	movs	r3, #2
 80047d6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d8:	2300      	movs	r3, #0
 80047da:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80047dc:	2300      	movs	r3, #0
 80047de:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80047e0:	2302      	movs	r3, #2
 80047e2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80047e8:	4619      	mov	r1, r3
 80047ea:	4842      	ldr	r0, [pc, #264]	; (80048f4 <HAL_TIM_Base_MspInit+0x2dc>)
 80047ec:	f001 f874 	bl	80058d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80047f0:	2200      	movs	r2, #0
 80047f2:	2100      	movs	r1, #0
 80047f4:	2032      	movs	r0, #50	; 0x32
 80047f6:	f000 fcca 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80047fa:	2032      	movs	r0, #50	; 0x32
 80047fc:	f000 fce3 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 8004800:	e09d      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM6)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a3c      	ldr	r2, [pc, #240]	; (80048f8 <HAL_TIM_Base_MspInit+0x2e0>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d10e      	bne.n	800482a <HAL_TIM_Base_MspInit+0x212>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800480c:	2300      	movs	r3, #0
 800480e:	61bb      	str	r3, [r7, #24]
 8004810:	4b31      	ldr	r3, [pc, #196]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004814:	4a30      	ldr	r2, [pc, #192]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004816:	f043 0310 	orr.w	r3, r3, #16
 800481a:	6413      	str	r3, [r2, #64]	; 0x40
 800481c:	4b2e      	ldr	r3, [pc, #184]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	f003 0310 	and.w	r3, r3, #16
 8004824:	61bb      	str	r3, [r7, #24]
 8004826:	69bb      	ldr	r3, [r7, #24]
}
 8004828:	e089      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM7)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a33      	ldr	r2, [pc, #204]	; (80048fc <HAL_TIM_Base_MspInit+0x2e4>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d116      	bne.n	8004862 <HAL_TIM_Base_MspInit+0x24a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004834:	2300      	movs	r3, #0
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	4b27      	ldr	r3, [pc, #156]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800483a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483c:	4a26      	ldr	r2, [pc, #152]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800483e:	f043 0320 	orr.w	r3, r3, #32
 8004842:	6413      	str	r3, [r2, #64]	; 0x40
 8004844:	4b24      	ldr	r3, [pc, #144]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004848:	f003 0320 	and.w	r3, r3, #32
 800484c:	617b      	str	r3, [r7, #20]
 800484e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8004850:	2200      	movs	r2, #0
 8004852:	2101      	movs	r1, #1
 8004854:	2037      	movs	r0, #55	; 0x37
 8004856:	f000 fc9a 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800485a:	2037      	movs	r0, #55	; 0x37
 800485c:	f000 fcb3 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 8004860:	e06d      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
  else if(htim_base->Instance==TIM9)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a26      	ldr	r2, [pc, #152]	; (8004900 <HAL_TIM_Base_MspInit+0x2e8>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d14d      	bne.n	8004908 <HAL_TIM_Base_MspInit+0x2f0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800486c:	2300      	movs	r3, #0
 800486e:	613b      	str	r3, [r7, #16]
 8004870:	4b19      	ldr	r3, [pc, #100]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004874:	4a18      	ldr	r2, [pc, #96]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004876:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800487a:	6453      	str	r3, [r2, #68]	; 0x44
 800487c:	4b16      	ldr	r3, [pc, #88]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800487e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004884:	613b      	str	r3, [r7, #16]
 8004886:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004888:	2300      	movs	r3, #0
 800488a:	60fb      	str	r3, [r7, #12]
 800488c:	4b12      	ldr	r3, [pc, #72]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	4a11      	ldr	r2, [pc, #68]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 8004892:	f043 0310 	orr.w	r3, r3, #16
 8004896:	6313      	str	r3, [r2, #48]	; 0x30
 8004898:	4b0f      	ldr	r3, [pc, #60]	; (80048d8 <HAL_TIM_Base_MspInit+0x2c0>)
 800489a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80048a4:	2340      	movs	r3, #64	; 0x40
 80048a6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048a8:	2302      	movs	r3, #2
 80048aa:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ac:	2300      	movs	r3, #0
 80048ae:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048b0:	2300      	movs	r3, #0
 80048b2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80048b4:	2303      	movs	r3, #3
 80048b6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048b8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80048bc:	4619      	mov	r1, r3
 80048be:	4811      	ldr	r0, [pc, #68]	; (8004904 <HAL_TIM_Base_MspInit+0x2ec>)
 80048c0:	f001 f80a 	bl	80058d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80048c4:	2200      	movs	r2, #0
 80048c6:	2100      	movs	r1, #0
 80048c8:	2018      	movs	r0, #24
 80048ca:	f000 fc60 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80048ce:	2018      	movs	r0, #24
 80048d0:	f000 fc79 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 80048d4:	e033      	b.n	800493e <HAL_TIM_Base_MspInit+0x326>
 80048d6:	bf00      	nop
 80048d8:	40023800 	.word	0x40023800
 80048dc:	40000400 	.word	0x40000400
 80048e0:	40020800 	.word	0x40020800
 80048e4:	40020400 	.word	0x40020400
 80048e8:	40000800 	.word	0x40000800
 80048ec:	40020c00 	.word	0x40020c00
 80048f0:	40000c00 	.word	0x40000c00
 80048f4:	40020000 	.word	0x40020000
 80048f8:	40001000 	.word	0x40001000
 80048fc:	40001400 	.word	0x40001400
 8004900:	40014000 	.word	0x40014000
 8004904:	40021000 	.word	0x40021000
  else if(htim_base->Instance==TIM10)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a0e      	ldr	r2, [pc, #56]	; (8004948 <HAL_TIM_Base_MspInit+0x330>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d115      	bne.n	800493e <HAL_TIM_Base_MspInit+0x326>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004912:	2300      	movs	r3, #0
 8004914:	60bb      	str	r3, [r7, #8]
 8004916:	4b0d      	ldr	r3, [pc, #52]	; (800494c <HAL_TIM_Base_MspInit+0x334>)
 8004918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491a:	4a0c      	ldr	r2, [pc, #48]	; (800494c <HAL_TIM_Base_MspInit+0x334>)
 800491c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004920:	6453      	str	r3, [r2, #68]	; 0x44
 8004922:	4b0a      	ldr	r3, [pc, #40]	; (800494c <HAL_TIM_Base_MspInit+0x334>)
 8004924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	60bb      	str	r3, [r7, #8]
 800492c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 2, 0);
 800492e:	2200      	movs	r2, #0
 8004930:	2102      	movs	r1, #2
 8004932:	2019      	movs	r0, #25
 8004934:	f000 fc2b 	bl	800518e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004938:	2019      	movs	r0, #25
 800493a:	f000 fc44 	bl	80051c6 <HAL_NVIC_EnableIRQ>
}
 800493e:	bf00      	nop
 8004940:	3750      	adds	r7, #80	; 0x50
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	40014400 	.word	0x40014400
 800494c:	40023800 	.word	0x40023800

08004950 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004958:	f107 030c 	add.w	r3, r7, #12
 800495c:	2200      	movs	r2, #0
 800495e:	601a      	str	r2, [r3, #0]
 8004960:	605a      	str	r2, [r3, #4]
 8004962:	609a      	str	r2, [r3, #8]
 8004964:	60da      	str	r2, [r3, #12]
 8004966:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004970:	d11e      	bne.n	80049b0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004972:	2300      	movs	r3, #0
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	4b10      	ldr	r3, [pc, #64]	; (80049b8 <HAL_TIM_MspPostInit+0x68>)
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	4a0f      	ldr	r2, [pc, #60]	; (80049b8 <HAL_TIM_MspPostInit+0x68>)
 800497c:	f043 0301 	orr.w	r3, r3, #1
 8004980:	6313      	str	r3, [r2, #48]	; 0x30
 8004982:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <HAL_TIM_MspPostInit+0x68>)
 8004984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
 800498c:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_15;
 800498e:	f248 030e 	movw	r3, #32782	; 0x800e
 8004992:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004994:	2302      	movs	r3, #2
 8004996:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004998:	2300      	movs	r3, #0
 800499a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80049a0:	2301      	movs	r3, #1
 80049a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049a4:	f107 030c 	add.w	r3, r7, #12
 80049a8:	4619      	mov	r1, r3
 80049aa:	4804      	ldr	r0, [pc, #16]	; (80049bc <HAL_TIM_MspPostInit+0x6c>)
 80049ac:	f000 ff94 	bl	80058d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80049b0:	bf00      	nop
 80049b2:	3720      	adds	r7, #32
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40023800 	.word	0x40023800
 80049bc:	40020000 	.word	0x40020000

080049c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b08e      	sub	sp, #56	; 0x38
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	60da      	str	r2, [r3, #12]
 80049d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a70      	ldr	r2, [pc, #448]	; (8004ba0 <HAL_UART_MspInit+0x1e0>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d16d      	bne.n	8004abe <HAL_UART_MspInit+0xfe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049e2:	2300      	movs	r3, #0
 80049e4:	623b      	str	r3, [r7, #32]
 80049e6:	4b6f      	ldr	r3, [pc, #444]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 80049e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ea:	4a6e      	ldr	r2, [pc, #440]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 80049ec:	f043 0310 	orr.w	r3, r3, #16
 80049f0:	6453      	str	r3, [r2, #68]	; 0x44
 80049f2:	4b6c      	ldr	r3, [pc, #432]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 80049f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f6:	f003 0310 	and.w	r3, r3, #16
 80049fa:	623b      	str	r3, [r7, #32]
 80049fc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049fe:	2300      	movs	r3, #0
 8004a00:	61fb      	str	r3, [r7, #28]
 8004a02:	4b68      	ldr	r3, [pc, #416]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	4a67      	ldr	r2, [pc, #412]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004a08:	f043 0301 	orr.w	r3, r3, #1
 8004a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a0e:	4b65      	ldr	r3, [pc, #404]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	61fb      	str	r3, [r7, #28]
 8004a18:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004a1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a20:	2302      	movs	r3, #2
 8004a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a24:	2300      	movs	r3, #0
 8004a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a2c:	2307      	movs	r3, #7
 8004a2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a34:	4619      	mov	r1, r3
 8004a36:	485c      	ldr	r0, [pc, #368]	; (8004ba8 <HAL_UART_MspInit+0x1e8>)
 8004a38:	f000 ff4e 	bl	80058d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a42:	2302      	movs	r3, #2
 8004a44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a46:	2301      	movs	r3, #1
 8004a48:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a4e:	2307      	movs	r3, #7
 8004a50:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a56:	4619      	mov	r1, r3
 8004a58:	4853      	ldr	r0, [pc, #332]	; (8004ba8 <HAL_UART_MspInit+0x1e8>)
 8004a5a:	f000 ff3d 	bl	80058d8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004a5e:	4b53      	ldr	r3, [pc, #332]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a60:	4a53      	ldr	r2, [pc, #332]	; (8004bb0 <HAL_UART_MspInit+0x1f0>)
 8004a62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004a64:	4b51      	ldr	r3, [pc, #324]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004a6a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a6c:	4b4f      	ldr	r3, [pc, #316]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a72:	4b4e      	ldr	r3, [pc, #312]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a78:	4b4c      	ldr	r3, [pc, #304]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a7e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a80:	4b4a      	ldr	r3, [pc, #296]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a86:	4b49      	ldr	r3, [pc, #292]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004a8c:	4b47      	ldr	r3, [pc, #284]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a92:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a94:	4b45      	ldr	r3, [pc, #276]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a9a:	4b44      	ldr	r3, [pc, #272]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004aa0:	4842      	ldr	r0, [pc, #264]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004aa2:	f000 fbab 	bl	80051fc <HAL_DMA_Init>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8004aac:	f7ff f83e 	bl	8003b2c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a3e      	ldr	r2, [pc, #248]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004ab4:	635a      	str	r2, [r3, #52]	; 0x34
 8004ab6:	4a3d      	ldr	r2, [pc, #244]	; (8004bac <HAL_UART_MspInit+0x1ec>)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004abc:	e0e3      	b.n	8004c86 <HAL_UART_MspInit+0x2c6>
  else if(huart->Instance==USART2)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a3c      	ldr	r2, [pc, #240]	; (8004bb4 <HAL_UART_MspInit+0x1f4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d17d      	bne.n	8004bc4 <HAL_UART_MspInit+0x204>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ac8:	2300      	movs	r3, #0
 8004aca:	61bb      	str	r3, [r7, #24]
 8004acc:	4b35      	ldr	r3, [pc, #212]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	4a34      	ldr	r2, [pc, #208]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004ad2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad6:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad8:	4b32      	ldr	r3, [pc, #200]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	617b      	str	r3, [r7, #20]
 8004ae8:	4b2e      	ldr	r3, [pc, #184]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aec:	4a2d      	ldr	r2, [pc, #180]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004aee:	f043 0308 	orr.w	r3, r3, #8
 8004af2:	6313      	str	r3, [r2, #48]	; 0x30
 8004af4:	4b2b      	ldr	r3, [pc, #172]	; (8004ba4 <HAL_UART_MspInit+0x1e4>)
 8004af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af8:	f003 0308 	and.w	r3, r3, #8
 8004afc:	617b      	str	r3, [r7, #20]
 8004afe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b00:	2320      	movs	r3, #32
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b04:	2302      	movs	r3, #2
 8004b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b10:	2307      	movs	r3, #7
 8004b12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b18:	4619      	mov	r1, r3
 8004b1a:	4827      	ldr	r0, [pc, #156]	; (8004bb8 <HAL_UART_MspInit+0x1f8>)
 8004b1c:	f000 fedc 	bl	80058d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b20:	2340      	movs	r3, #64	; 0x40
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b24:	2302      	movs	r3, #2
 8004b26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b30:	2307      	movs	r3, #7
 8004b32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b38:	4619      	mov	r1, r3
 8004b3a:	481f      	ldr	r0, [pc, #124]	; (8004bb8 <HAL_UART_MspInit+0x1f8>)
 8004b3c:	f000 fecc 	bl	80058d8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004b40:	4b1e      	ldr	r3, [pc, #120]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b42:	4a1f      	ldr	r2, [pc, #124]	; (8004bc0 <HAL_UART_MspInit+0x200>)
 8004b44:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004b46:	4b1d      	ldr	r3, [pc, #116]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b48:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b4e:	4b1b      	ldr	r3, [pc, #108]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b50:	2200      	movs	r2, #0
 8004b52:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b54:	4b19      	ldr	r3, [pc, #100]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b56:	2200      	movs	r2, #0
 8004b58:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b5a:	4b18      	ldr	r3, [pc, #96]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b60:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b62:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b64:	2200      	movs	r2, #0
 8004b66:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b68:	4b14      	ldr	r3, [pc, #80]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004b6e:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b74:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b76:	4b11      	ldr	r3, [pc, #68]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b7c:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b82:	480e      	ldr	r0, [pc, #56]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b84:	f000 fb3a 	bl	80051fc <HAL_DMA_Init>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <HAL_UART_MspInit+0x1d2>
      Error_Handler();
 8004b8e:	f7fe ffcd 	bl	8003b2c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a09      	ldr	r2, [pc, #36]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b96:	635a      	str	r2, [r3, #52]	; 0x34
 8004b98:	4a08      	ldr	r2, [pc, #32]	; (8004bbc <HAL_UART_MspInit+0x1fc>)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004b9e:	e072      	b.n	8004c86 <HAL_UART_MspInit+0x2c6>
 8004ba0:	40011000 	.word	0x40011000
 8004ba4:	40023800 	.word	0x40023800
 8004ba8:	40020000 	.word	0x40020000
 8004bac:	200007ac 	.word	0x200007ac
 8004bb0:	40026440 	.word	0x40026440
 8004bb4:	40004400 	.word	0x40004400
 8004bb8:	40020c00 	.word	0x40020c00
 8004bbc:	20000264 	.word	0x20000264
 8004bc0:	40026088 	.word	0x40026088
  else if(huart->Instance==USART3)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a31      	ldr	r2, [pc, #196]	; (8004c90 <HAL_UART_MspInit+0x2d0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d15b      	bne.n	8004c86 <HAL_UART_MspInit+0x2c6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004bce:	2300      	movs	r3, #0
 8004bd0:	613b      	str	r3, [r7, #16]
 8004bd2:	4b30      	ldr	r3, [pc, #192]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8004bde:	4b2d      	ldr	r3, [pc, #180]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004be6:	613b      	str	r3, [r7, #16]
 8004be8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bea:	2300      	movs	r3, #0
 8004bec:	60fb      	str	r3, [r7, #12]
 8004bee:	4b29      	ldr	r3, [pc, #164]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf2:	4a28      	ldr	r2, [pc, #160]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004bf4:	f043 0304 	orr.w	r3, r3, #4
 8004bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bfa:	4b26      	ldr	r3, [pc, #152]	; (8004c94 <HAL_UART_MspInit+0x2d4>)
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	60fb      	str	r3, [r7, #12]
 8004c04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c06:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004c0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c14:	2303      	movs	r3, #3
 8004c16:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c18:	2307      	movs	r3, #7
 8004c1a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c20:	4619      	mov	r1, r3
 8004c22:	481d      	ldr	r0, [pc, #116]	; (8004c98 <HAL_UART_MspInit+0x2d8>)
 8004c24:	f000 fe58 	bl	80058d8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004c28:	4b1c      	ldr	r3, [pc, #112]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c2a:	4a1d      	ldr	r2, [pc, #116]	; (8004ca0 <HAL_UART_MspInit+0x2e0>)
 8004c2c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004c2e:	4b1b      	ldr	r3, [pc, #108]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c34:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c36:	4b19      	ldr	r3, [pc, #100]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c3c:	4b17      	ldr	r3, [pc, #92]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c42:	4b16      	ldr	r3, [pc, #88]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c48:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c4a:	4b14      	ldr	r3, [pc, #80]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c50:	4b12      	ldr	r3, [pc, #72]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004c56:	4b11      	ldr	r3, [pc, #68]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c5c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004c5e:	4b0f      	ldr	r3, [pc, #60]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c64:	4b0d      	ldr	r3, [pc, #52]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004c6a:	480c      	ldr	r0, [pc, #48]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c6c:	f000 fac6 	bl	80051fc <HAL_DMA_Init>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 8004c76:	f7fe ff59 	bl	8003b2c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a07      	ldr	r2, [pc, #28]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c7e:	635a      	str	r2, [r3, #52]	; 0x34
 8004c80:	4a06      	ldr	r2, [pc, #24]	; (8004c9c <HAL_UART_MspInit+0x2dc>)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004c86:	bf00      	nop
 8004c88:	3738      	adds	r7, #56	; 0x38
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	40004800 	.word	0x40004800
 8004c94:	40023800 	.word	0x40023800
 8004c98:	40020800 	.word	0x40020800
 8004c9c:	20000358 	.word	0x20000358
 8004ca0:	40026028 	.word	0x40026028

08004ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004ca8:	bf00      	nop
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cb6:	e7fe      	b.n	8004cb6 <HardFault_Handler+0x4>

08004cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cbc:	e7fe      	b.n	8004cbc <MemManage_Handler+0x4>

08004cbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cc2:	e7fe      	b.n	8004cc2 <BusFault_Handler+0x4>

08004cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004cc8:	e7fe      	b.n	8004cc8 <UsageFault_Handler+0x4>

08004cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004cdc:	bf00      	nop
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cea:	bf00      	nop
 8004cec:	46bd      	mov	sp, r7
 8004cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf2:	4770      	bx	lr

08004cf4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	HAL_IncTick();
 8004cf8:	f000 f92c 	bl	8004f54 <HAL_IncTick>
  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004cfc:	bf00      	nop
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004d04:	2008      	movs	r0, #8
 8004d06:	f000 ff81 	bl	8005c0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}
	...

08004d10 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004d14:	4802      	ldr	r0, [pc, #8]	; (8004d20 <DMA1_Stream1_IRQHandler+0x10>)
 8004d16:	f000 fb77 	bl	8005408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004d1a:	bf00      	nop
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000358 	.word	0x20000358

08004d24 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004d28:	4802      	ldr	r0, [pc, #8]	; (8004d34 <DMA1_Stream5_IRQHandler+0x10>)
 8004d2a:	f000 fb6d 	bl	8005408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	20000264 	.word	0x20000264

08004d38 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8004d3c:	4802      	ldr	r0, [pc, #8]	; (8004d48 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8004d3e:	f003 f9af 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	20000bcc 	.word	0x20000bcc

08004d4c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8004d50:	4802      	ldr	r0, [pc, #8]	; (8004d5c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004d52:	f003 f9a5 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	2000046c 	.word	0x2000046c

08004d60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004d64:	4802      	ldr	r0, [pc, #8]	; (8004d70 <TIM2_IRQHandler+0x10>)
 8004d66:	f003 f99b 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d6a:	bf00      	nop
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	20000c30 	.word	0x20000c30

08004d74 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004d78:	4802      	ldr	r0, [pc, #8]	; (8004d84 <TIM3_IRQHandler+0x10>)
 8004d7a:	f003 f991 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000740 	.word	0x20000740

08004d88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004d8c:	4802      	ldr	r0, [pc, #8]	; (8004d98 <TIM4_IRQHandler+0x10>)
 8004d8e:	f003 f987 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000318 	.word	0x20000318

08004d9c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004da0:	4802      	ldr	r0, [pc, #8]	; (8004dac <TIM5_IRQHandler+0x10>)
 8004da2:	f003 f97d 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004da6:	bf00      	nop
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	200006e4 	.word	0x200006e4

08004db0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004db4:	4802      	ldr	r0, [pc, #8]	; (8004dc0 <TIM7_IRQHandler+0x10>)
 8004db6:	f003 f973 	bl	80080a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004dba:	bf00      	nop
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	20000d10 	.word	0x20000d10

08004dc4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004dc8:	4802      	ldr	r0, [pc, #8]	; (8004dd4 <DMA2_Stream2_IRQHandler+0x10>)
 8004dca:	f000 fb1d 	bl	8005408 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004dce:	bf00      	nop
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	200007ac 	.word	0x200007ac

08004dd8 <_sbrk>:
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	4b11      	ldr	r3, [pc, #68]	; (8004e28 <_sbrk+0x50>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d102      	bne.n	8004dee <_sbrk+0x16>
 8004de8:	4b0f      	ldr	r3, [pc, #60]	; (8004e28 <_sbrk+0x50>)
 8004dea:	4a10      	ldr	r2, [pc, #64]	; (8004e2c <_sbrk+0x54>)
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	4b0e      	ldr	r3, [pc, #56]	; (8004e28 <_sbrk+0x50>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	4b0c      	ldr	r3, [pc, #48]	; (8004e28 <_sbrk+0x50>)
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	466a      	mov	r2, sp
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d907      	bls.n	8004e12 <_sbrk+0x3a>
 8004e02:	f004 ff9b 	bl	8009d3c <__errno>
 8004e06:	4602      	mov	r2, r0
 8004e08:	230c      	movs	r3, #12
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	e006      	b.n	8004e20 <_sbrk+0x48>
 8004e12:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <_sbrk+0x50>)
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4413      	add	r3, r2
 8004e1a:	4a03      	ldr	r2, [pc, #12]	; (8004e28 <_sbrk+0x50>)
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	2000021c 	.word	0x2000021c
 8004e2c:	20000db8 	.word	0x20000db8

08004e30 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e34:	4b08      	ldr	r3, [pc, #32]	; (8004e58 <SystemInit+0x28>)
 8004e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e3a:	4a07      	ldr	r2, [pc, #28]	; (8004e58 <SystemInit+0x28>)
 8004e3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e44:	4b04      	ldr	r3, [pc, #16]	; (8004e58 <SystemInit+0x28>)
 8004e46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e4a:	609a      	str	r2, [r3, #8]
#endif
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	e000ed00 	.word	0xe000ed00

08004e5c <Reset_Handler>:
 8004e5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e94 <LoopFillZerobss+0x14>
 8004e60:	2100      	movs	r1, #0
 8004e62:	e003      	b.n	8004e6c <LoopCopyDataInit>

08004e64 <CopyDataInit>:
 8004e64:	4b0c      	ldr	r3, [pc, #48]	; (8004e98 <LoopFillZerobss+0x18>)
 8004e66:	585b      	ldr	r3, [r3, r1]
 8004e68:	5043      	str	r3, [r0, r1]
 8004e6a:	3104      	adds	r1, #4

08004e6c <LoopCopyDataInit>:
 8004e6c:	480b      	ldr	r0, [pc, #44]	; (8004e9c <LoopFillZerobss+0x1c>)
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <LoopFillZerobss+0x20>)
 8004e70:	1842      	adds	r2, r0, r1
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d3f6      	bcc.n	8004e64 <CopyDataInit>
 8004e76:	4a0b      	ldr	r2, [pc, #44]	; (8004ea4 <LoopFillZerobss+0x24>)
 8004e78:	e002      	b.n	8004e80 <LoopFillZerobss>

08004e7a <FillZerobss>:
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	f842 3b04 	str.w	r3, [r2], #4

08004e80 <LoopFillZerobss>:
 8004e80:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <LoopFillZerobss+0x28>)
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d3f9      	bcc.n	8004e7a <FillZerobss>
 8004e86:	f7ff ffd3 	bl	8004e30 <SystemInit>
 8004e8a:	f004 ff5d 	bl	8009d48 <__libc_init_array>
 8004e8e:	f7fc ff13 	bl	8001cb8 <main>
 8004e92:	4770      	bx	lr
 8004e94:	20020000 	.word	0x20020000
 8004e98:	0800ed00 	.word	0x0800ed00
 8004e9c:	20000000 	.word	0x20000000
 8004ea0:	200001e0 	.word	0x200001e0
 8004ea4:	200001e0 	.word	0x200001e0
 8004ea8:	20000db4 	.word	0x20000db4

08004eac <ADC_IRQHandler>:
 8004eac:	e7fe      	b.n	8004eac <ADC_IRQHandler>
	...

08004eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004eb4:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <HAL_Init+0x40>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a0d      	ldr	r2, [pc, #52]	; (8004ef0 <HAL_Init+0x40>)
 8004eba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ebe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ec0:	4b0b      	ldr	r3, [pc, #44]	; (8004ef0 <HAL_Init+0x40>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a0a      	ldr	r2, [pc, #40]	; (8004ef0 <HAL_Init+0x40>)
 8004ec6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004eca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ecc:	4b08      	ldr	r3, [pc, #32]	; (8004ef0 <HAL_Init+0x40>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a07      	ldr	r2, [pc, #28]	; (8004ef0 <HAL_Init+0x40>)
 8004ed2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ed6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ed8:	2003      	movs	r0, #3
 8004eda:	f000 f94d 	bl	8005178 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ede:	2000      	movs	r0, #0
 8004ee0:	f000 f808 	bl	8004ef4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ee4:	f7ff fad0 	bl	8004488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40023c00 	.word	0x40023c00

08004ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004efc:	4b12      	ldr	r3, [pc, #72]	; (8004f48 <HAL_InitTick+0x54>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4b12      	ldr	r3, [pc, #72]	; (8004f4c <HAL_InitTick+0x58>)
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	4619      	mov	r1, r3
 8004f06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 f965 	bl	80051e2 <HAL_SYSTICK_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e00e      	b.n	8004f40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b0f      	cmp	r3, #15
 8004f26:	d80a      	bhi.n	8004f3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f28:	2200      	movs	r2, #0
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f30:	f000 f92d 	bl	800518e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f34:	4a06      	ldr	r2, [pc, #24]	; (8004f50 <HAL_InitTick+0x5c>)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e000      	b.n	8004f40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	20000000 	.word	0x20000000
 8004f4c:	20000008 	.word	0x20000008
 8004f50:	20000004 	.word	0x20000004

08004f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f54:	b480      	push	{r7}
 8004f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f58:	4b06      	ldr	r3, [pc, #24]	; (8004f74 <HAL_IncTick+0x20>)
 8004f5a:	781b      	ldrb	r3, [r3, #0]
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	4b06      	ldr	r3, [pc, #24]	; (8004f78 <HAL_IncTick+0x24>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4413      	add	r3, r2
 8004f64:	4a04      	ldr	r2, [pc, #16]	; (8004f78 <HAL_IncTick+0x24>)
 8004f66:	6013      	str	r3, [r2, #0]
}
 8004f68:	bf00      	nop
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr
 8004f72:	bf00      	nop
 8004f74:	20000008 	.word	0x20000008
 8004f78:	20000dac 	.word	0x20000dac

08004f7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f80:	4b03      	ldr	r3, [pc, #12]	; (8004f90 <HAL_GetTick+0x14>)
 8004f82:	681b      	ldr	r3, [r3, #0]
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	20000dac 	.word	0x20000dac

08004f94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f9c:	f7ff ffee 	bl	8004f7c <HAL_GetTick>
 8004fa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fac:	d005      	beq.n	8004fba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004fae:	4b09      	ldr	r3, [pc, #36]	; (8004fd4 <HAL_Delay+0x40>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004fba:	bf00      	nop
 8004fbc:	f7ff ffde 	bl	8004f7c <HAL_GetTick>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	1ad3      	subs	r3, r2, r3
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	429a      	cmp	r2, r3
 8004fca:	d8f7      	bhi.n	8004fbc <HAL_Delay+0x28>
  {
  }
}
 8004fcc:	bf00      	nop
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	20000008 	.word	0x20000008

08004fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f003 0307 	and.w	r3, r3, #7
 8004fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe8:	4b0c      	ldr	r3, [pc, #48]	; (800501c <__NVIC_SetPriorityGrouping+0x44>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800500a:	4a04      	ldr	r2, [pc, #16]	; (800501c <__NVIC_SetPriorityGrouping+0x44>)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	60d3      	str	r3, [r2, #12]
}
 8005010:	bf00      	nop
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	e000ed00 	.word	0xe000ed00

08005020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005024:	4b04      	ldr	r3, [pc, #16]	; (8005038 <__NVIC_GetPriorityGrouping+0x18>)
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	0a1b      	lsrs	r3, r3, #8
 800502a:	f003 0307 	and.w	r3, r3, #7
}
 800502e:	4618      	mov	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	e000ed00 	.word	0xe000ed00

0800503c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800504a:	2b00      	cmp	r3, #0
 800504c:	db0b      	blt.n	8005066 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	f003 021f 	and.w	r2, r3, #31
 8005054:	4907      	ldr	r1, [pc, #28]	; (8005074 <__NVIC_EnableIRQ+0x38>)
 8005056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	2001      	movs	r0, #1
 800505e:	fa00 f202 	lsl.w	r2, r0, r2
 8005062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	e000e100 	.word	0xe000e100

08005078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	4603      	mov	r3, r0
 8005080:	6039      	str	r1, [r7, #0]
 8005082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005088:	2b00      	cmp	r3, #0
 800508a:	db0a      	blt.n	80050a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	b2da      	uxtb	r2, r3
 8005090:	490c      	ldr	r1, [pc, #48]	; (80050c4 <__NVIC_SetPriority+0x4c>)
 8005092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005096:	0112      	lsls	r2, r2, #4
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	440b      	add	r3, r1
 800509c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050a0:	e00a      	b.n	80050b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4908      	ldr	r1, [pc, #32]	; (80050c8 <__NVIC_SetPriority+0x50>)
 80050a8:	79fb      	ldrb	r3, [r7, #7]
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	3b04      	subs	r3, #4
 80050b0:	0112      	lsls	r2, r2, #4
 80050b2:	b2d2      	uxtb	r2, r2
 80050b4:	440b      	add	r3, r1
 80050b6:	761a      	strb	r2, [r3, #24]
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	e000e100 	.word	0xe000e100
 80050c8:	e000ed00 	.word	0xe000ed00

080050cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b089      	sub	sp, #36	; 0x24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	60f8      	str	r0, [r7, #12]
 80050d4:	60b9      	str	r1, [r7, #8]
 80050d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f003 0307 	and.w	r3, r3, #7
 80050de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	f1c3 0307 	rsb	r3, r3, #7
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	bf28      	it	cs
 80050ea:	2304      	movcs	r3, #4
 80050ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	3304      	adds	r3, #4
 80050f2:	2b06      	cmp	r3, #6
 80050f4:	d902      	bls.n	80050fc <NVIC_EncodePriority+0x30>
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	3b03      	subs	r3, #3
 80050fa:	e000      	b.n	80050fe <NVIC_EncodePriority+0x32>
 80050fc:	2300      	movs	r3, #0
 80050fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005100:	f04f 32ff 	mov.w	r2, #4294967295
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	fa02 f303 	lsl.w	r3, r2, r3
 800510a:	43da      	mvns	r2, r3
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	401a      	ands	r2, r3
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005114:	f04f 31ff 	mov.w	r1, #4294967295
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	fa01 f303 	lsl.w	r3, r1, r3
 800511e:	43d9      	mvns	r1, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005124:	4313      	orrs	r3, r2
         );
}
 8005126:	4618      	mov	r0, r3
 8005128:	3724      	adds	r7, #36	; 0x24
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
	...

08005134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3b01      	subs	r3, #1
 8005140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005144:	d301      	bcc.n	800514a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005146:	2301      	movs	r3, #1
 8005148:	e00f      	b.n	800516a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800514a:	4a0a      	ldr	r2, [pc, #40]	; (8005174 <SysTick_Config+0x40>)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	3b01      	subs	r3, #1
 8005150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005152:	210f      	movs	r1, #15
 8005154:	f04f 30ff 	mov.w	r0, #4294967295
 8005158:	f7ff ff8e 	bl	8005078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800515c:	4b05      	ldr	r3, [pc, #20]	; (8005174 <SysTick_Config+0x40>)
 800515e:	2200      	movs	r2, #0
 8005160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005162:	4b04      	ldr	r3, [pc, #16]	; (8005174 <SysTick_Config+0x40>)
 8005164:	2207      	movs	r2, #7
 8005166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	e000e010 	.word	0xe000e010

08005178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7ff ff29 	bl	8004fd8 <__NVIC_SetPriorityGrouping>
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800518e:	b580      	push	{r7, lr}
 8005190:	b086      	sub	sp, #24
 8005192:	af00      	add	r7, sp, #0
 8005194:	4603      	mov	r3, r0
 8005196:	60b9      	str	r1, [r7, #8]
 8005198:	607a      	str	r2, [r7, #4]
 800519a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800519c:	2300      	movs	r3, #0
 800519e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80051a0:	f7ff ff3e 	bl	8005020 <__NVIC_GetPriorityGrouping>
 80051a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	68b9      	ldr	r1, [r7, #8]
 80051aa:	6978      	ldr	r0, [r7, #20]
 80051ac:	f7ff ff8e 	bl	80050cc <NVIC_EncodePriority>
 80051b0:	4602      	mov	r2, r0
 80051b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b6:	4611      	mov	r1, r2
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff ff5d 	bl	8005078 <__NVIC_SetPriority>
}
 80051be:	bf00      	nop
 80051c0:	3718      	adds	r7, #24
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}

080051c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b082      	sub	sp, #8
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	4603      	mov	r3, r0
 80051ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7ff ff31 	bl	800503c <__NVIC_EnableIRQ>
}
 80051da:	bf00      	nop
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b082      	sub	sp, #8
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7ff ffa2 	bl	8005134 <SysTick_Config>
 80051f0:	4603      	mov	r3, r0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005208:	f7ff feb8 	bl	8004f7c <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e099      	b.n	800534c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2202      	movs	r2, #2
 8005224:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0201 	bic.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005238:	e00f      	b.n	800525a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800523a:	f7ff fe9f 	bl	8004f7c <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b05      	cmp	r3, #5
 8005246:	d908      	bls.n	800525a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2220      	movs	r2, #32
 800524c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2203      	movs	r2, #3
 8005252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e078      	b.n	800534c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0301 	and.w	r3, r3, #1
 8005264:	2b00      	cmp	r3, #0
 8005266:	d1e8      	bne.n	800523a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	4b38      	ldr	r3, [pc, #224]	; (8005354 <HAL_DMA_Init+0x158>)
 8005274:	4013      	ands	r3, r2
 8005276:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005286:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005292:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800529e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b0:	2b04      	cmp	r3, #4
 80052b2:	d107      	bne.n	80052c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052bc:	4313      	orrs	r3, r2
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	697a      	ldr	r2, [r7, #20]
 80052ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f023 0307 	bic.w	r3, r3, #7
 80052da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d117      	bne.n	800531e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00e      	beq.n	800531e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f000 fa6f 	bl	80057e4 <DMA_CheckFifoParam>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d008      	beq.n	800531e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2240      	movs	r2, #64	; 0x40
 8005310:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800531a:	2301      	movs	r3, #1
 800531c:	e016      	b.n	800534c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	697a      	ldr	r2, [r7, #20]
 8005324:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 fa26 	bl	8005778 <DMA_CalcBaseAndBitshift>
 800532c:	4603      	mov	r3, r0
 800532e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005334:	223f      	movs	r2, #63	; 0x3f
 8005336:	409a      	lsls	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3718      	adds	r7, #24
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}
 8005354:	f010803f 	.word	0xf010803f

08005358 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b086      	sub	sp, #24
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
 8005364:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005376:	2b01      	cmp	r3, #1
 8005378:	d101      	bne.n	800537e <HAL_DMA_Start_IT+0x26>
 800537a:	2302      	movs	r3, #2
 800537c:	e040      	b.n	8005400 <HAL_DMA_Start_IT+0xa8>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b01      	cmp	r3, #1
 8005390:	d12f      	bne.n	80053f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2202      	movs	r2, #2
 8005396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	68b9      	ldr	r1, [r7, #8]
 80053a6:	68f8      	ldr	r0, [r7, #12]
 80053a8:	f000 f9b8 	bl	800571c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b0:	223f      	movs	r2, #63	; 0x3f
 80053b2:	409a      	lsls	r2, r3
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f042 0216 	orr.w	r2, r2, #22
 80053c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d007      	beq.n	80053e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0208 	orr.w	r2, r2, #8
 80053de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
 80053f0:	e005      	b.n	80053fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80053fa:	2302      	movs	r3, #2
 80053fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80053fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3718      	adds	r7, #24
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005410:	2300      	movs	r3, #0
 8005412:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005414:	4b92      	ldr	r3, [pc, #584]	; (8005660 <HAL_DMA_IRQHandler+0x258>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a92      	ldr	r2, [pc, #584]	; (8005664 <HAL_DMA_IRQHandler+0x25c>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	0a9b      	lsrs	r3, r3, #10
 8005420:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005426:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005432:	2208      	movs	r2, #8
 8005434:	409a      	lsls	r2, r3
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4013      	ands	r3, r2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d01a      	beq.n	8005474 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	d013      	beq.n	8005474 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f022 0204 	bic.w	r2, r2, #4
 800545a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005460:	2208      	movs	r2, #8
 8005462:	409a      	lsls	r2, r3
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800546c:	f043 0201 	orr.w	r2, r3, #1
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005478:	2201      	movs	r2, #1
 800547a:	409a      	lsls	r2, r3
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	4013      	ands	r3, r2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d012      	beq.n	80054aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00b      	beq.n	80054aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005496:	2201      	movs	r2, #1
 8005498:	409a      	lsls	r2, r3
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054a2:	f043 0202 	orr.w	r2, r3, #2
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ae:	2204      	movs	r2, #4
 80054b0:	409a      	lsls	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	4013      	ands	r3, r2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d012      	beq.n	80054e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00b      	beq.n	80054e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054cc:	2204      	movs	r2, #4
 80054ce:	409a      	lsls	r2, r3
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d8:	f043 0204 	orr.w	r2, r3, #4
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e4:	2210      	movs	r2, #16
 80054e6:	409a      	lsls	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4013      	ands	r3, r2
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d043      	beq.n	8005578 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0308 	and.w	r3, r3, #8
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d03c      	beq.n	8005578 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005502:	2210      	movs	r2, #16
 8005504:	409a      	lsls	r2, r3
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d018      	beq.n	800554a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d108      	bne.n	8005538 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	2b00      	cmp	r3, #0
 800552c:	d024      	beq.n	8005578 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	4798      	blx	r3
 8005536:	e01f      	b.n	8005578 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01b      	beq.n	8005578 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	4798      	blx	r3
 8005548:	e016      	b.n	8005578 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d107      	bne.n	8005568 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0208 	bic.w	r2, r2, #8
 8005566:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800557c:	2220      	movs	r2, #32
 800557e:	409a      	lsls	r2, r3
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4013      	ands	r3, r2
 8005584:	2b00      	cmp	r3, #0
 8005586:	f000 808e 	beq.w	80056a6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0310 	and.w	r3, r3, #16
 8005594:	2b00      	cmp	r3, #0
 8005596:	f000 8086 	beq.w	80056a6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800559e:	2220      	movs	r2, #32
 80055a0:	409a      	lsls	r2, r3
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b05      	cmp	r3, #5
 80055b0:	d136      	bne.n	8005620 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0216 	bic.w	r2, r2, #22
 80055c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695a      	ldr	r2, [r3, #20]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d103      	bne.n	80055e2 <HAL_DMA_IRQHandler+0x1da>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d007      	beq.n	80055f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f022 0208 	bic.w	r2, r2, #8
 80055f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055f6:	223f      	movs	r2, #63	; 0x3f
 80055f8:	409a      	lsls	r2, r3
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005612:	2b00      	cmp	r3, #0
 8005614:	d07d      	beq.n	8005712 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	4798      	blx	r3
        }
        return;
 800561e:	e078      	b.n	8005712 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d01c      	beq.n	8005668 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d108      	bne.n	800564e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005640:	2b00      	cmp	r3, #0
 8005642:	d030      	beq.n	80056a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	4798      	blx	r3
 800564c:	e02b      	b.n	80056a6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d027      	beq.n	80056a6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	4798      	blx	r3
 800565e:	e022      	b.n	80056a6 <HAL_DMA_IRQHandler+0x29e>
 8005660:	20000000 	.word	0x20000000
 8005664:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10f      	bne.n	8005696 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0210 	bic.w	r2, r2, #16
 8005684:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d032      	beq.n	8005714 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d022      	beq.n	8005700 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2205      	movs	r2, #5
 80056be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f022 0201 	bic.w	r2, r2, #1
 80056d0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	3301      	adds	r3, #1
 80056d6:	60bb      	str	r3, [r7, #8]
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d307      	bcc.n	80056ee <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f2      	bne.n	80056d2 <HAL_DMA_IRQHandler+0x2ca>
 80056ec:	e000      	b.n	80056f0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80056ee:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005704:	2b00      	cmp	r3, #0
 8005706:	d005      	beq.n	8005714 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	4798      	blx	r3
 8005710:	e000      	b.n	8005714 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005712:	bf00      	nop
    }
  }
}
 8005714:	3718      	adds	r7, #24
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop

0800571c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
 8005728:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005738:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	683a      	ldr	r2, [r7, #0]
 8005740:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	2b40      	cmp	r3, #64	; 0x40
 8005748:	d108      	bne.n	800575c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800575a:	e007      	b.n	800576c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	60da      	str	r2, [r3, #12]
}
 800576c:	bf00      	nop
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	b2db      	uxtb	r3, r3
 8005786:	3b10      	subs	r3, #16
 8005788:	4a14      	ldr	r2, [pc, #80]	; (80057dc <DMA_CalcBaseAndBitshift+0x64>)
 800578a:	fba2 2303 	umull	r2, r3, r2, r3
 800578e:	091b      	lsrs	r3, r3, #4
 8005790:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005792:	4a13      	ldr	r2, [pc, #76]	; (80057e0 <DMA_CalcBaseAndBitshift+0x68>)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	4413      	add	r3, r2
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2b03      	cmp	r3, #3
 80057a4:	d909      	bls.n	80057ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057ae:	f023 0303 	bic.w	r3, r3, #3
 80057b2:	1d1a      	adds	r2, r3, #4
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	659a      	str	r2, [r3, #88]	; 0x58
 80057b8:	e007      	b.n	80057ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057c2:	f023 0303 	bic.w	r3, r3, #3
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	aaaaaaab 	.word	0xaaaaaaab
 80057e0:	0800e858 	.word	0x0800e858

080057e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d11f      	bne.n	800583e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	2b03      	cmp	r3, #3
 8005802:	d855      	bhi.n	80058b0 <DMA_CheckFifoParam+0xcc>
 8005804:	a201      	add	r2, pc, #4	; (adr r2, 800580c <DMA_CheckFifoParam+0x28>)
 8005806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800580a:	bf00      	nop
 800580c:	0800581d 	.word	0x0800581d
 8005810:	0800582f 	.word	0x0800582f
 8005814:	0800581d 	.word	0x0800581d
 8005818:	080058b1 	.word	0x080058b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005820:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d045      	beq.n	80058b4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800582c:	e042      	b.n	80058b4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005832:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005836:	d13f      	bne.n	80058b8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800583c:	e03c      	b.n	80058b8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	699b      	ldr	r3, [r3, #24]
 8005842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005846:	d121      	bne.n	800588c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2b03      	cmp	r3, #3
 800584c:	d836      	bhi.n	80058bc <DMA_CheckFifoParam+0xd8>
 800584e:	a201      	add	r2, pc, #4	; (adr r2, 8005854 <DMA_CheckFifoParam+0x70>)
 8005850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005854:	08005865 	.word	0x08005865
 8005858:	0800586b 	.word	0x0800586b
 800585c:	08005865 	.word	0x08005865
 8005860:	0800587d 	.word	0x0800587d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	73fb      	strb	r3, [r7, #15]
      break;
 8005868:	e02f      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800586e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d024      	beq.n	80058c0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800587a:	e021      	b.n	80058c0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005880:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005884:	d11e      	bne.n	80058c4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800588a:	e01b      	b.n	80058c4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	2b02      	cmp	r3, #2
 8005890:	d902      	bls.n	8005898 <DMA_CheckFifoParam+0xb4>
 8005892:	2b03      	cmp	r3, #3
 8005894:	d003      	beq.n	800589e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005896:	e018      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	73fb      	strb	r3, [r7, #15]
      break;
 800589c:	e015      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00e      	beq.n	80058c8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	73fb      	strb	r3, [r7, #15]
      break;
 80058ae:	e00b      	b.n	80058c8 <DMA_CheckFifoParam+0xe4>
      break;
 80058b0:	bf00      	nop
 80058b2:	e00a      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;
 80058b4:	bf00      	nop
 80058b6:	e008      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;
 80058b8:	bf00      	nop
 80058ba:	e006      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;
 80058bc:	bf00      	nop
 80058be:	e004      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;
 80058c0:	bf00      	nop
 80058c2:	e002      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;   
 80058c4:	bf00      	nop
 80058c6:	e000      	b.n	80058ca <DMA_CheckFifoParam+0xe6>
      break;
 80058c8:	bf00      	nop
    }
  } 
  
  return status; 
 80058ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3714      	adds	r7, #20
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058d8:	b480      	push	{r7}
 80058da:	b089      	sub	sp, #36	; 0x24
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058e6:	2300      	movs	r3, #0
 80058e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058ea:	2300      	movs	r3, #0
 80058ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058ee:	2300      	movs	r3, #0
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	e16b      	b.n	8005bcc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80058f4:	2201      	movs	r2, #1
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	4013      	ands	r3, r2
 8005906:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	429a      	cmp	r2, r3
 800590e:	f040 815a 	bne.w	8005bc6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d00b      	beq.n	8005932 <HAL_GPIO_Init+0x5a>
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d007      	beq.n	8005932 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005926:	2b11      	cmp	r3, #17
 8005928:	d003      	beq.n	8005932 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b12      	cmp	r3, #18
 8005930:	d130      	bne.n	8005994 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	005b      	lsls	r3, r3, #1
 800593c:	2203      	movs	r2, #3
 800593e:	fa02 f303 	lsl.w	r3, r2, r3
 8005942:	43db      	mvns	r3, r3
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	4013      	ands	r3, r2
 8005948:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	68da      	ldr	r2, [r3, #12]
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	005b      	lsls	r3, r3, #1
 8005952:	fa02 f303 	lsl.w	r3, r2, r3
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4313      	orrs	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	69ba      	ldr	r2, [r7, #24]
 8005960:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005968:	2201      	movs	r2, #1
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	43db      	mvns	r3, r3
 8005972:	69ba      	ldr	r2, [r7, #24]
 8005974:	4013      	ands	r3, r2
 8005976:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	091b      	lsrs	r3, r3, #4
 800597e:	f003 0201 	and.w	r2, r3, #1
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	fa02 f303 	lsl.w	r3, r2, r3
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	4313      	orrs	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	2203      	movs	r2, #3
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	43db      	mvns	r3, r3
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	4013      	ands	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	689a      	ldr	r2, [r3, #8]
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	fa02 f303 	lsl.w	r3, r2, r3
 80059b8:	69ba      	ldr	r2, [r7, #24]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d003      	beq.n	80059d4 <HAL_GPIO_Init+0xfc>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	2b12      	cmp	r3, #18
 80059d2:	d123      	bne.n	8005a1c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	08da      	lsrs	r2, r3, #3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3208      	adds	r2, #8
 80059dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	220f      	movs	r2, #15
 80059ec:	fa02 f303 	lsl.w	r3, r2, r3
 80059f0:	43db      	mvns	r3, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4013      	ands	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f003 0307 	and.w	r3, r3, #7
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	fa02 f303 	lsl.w	r3, r2, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	08da      	lsrs	r2, r3, #3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	3208      	adds	r2, #8
 8005a16:	69b9      	ldr	r1, [r7, #24]
 8005a18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	005b      	lsls	r3, r3, #1
 8005a26:	2203      	movs	r2, #3
 8005a28:	fa02 f303 	lsl.w	r3, r2, r3
 8005a2c:	43db      	mvns	r3, r3
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	4013      	ands	r3, r2
 8005a32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f003 0203 	and.w	r2, r3, #3
 8005a3c:	69fb      	ldr	r3, [r7, #28]
 8005a3e:	005b      	lsls	r3, r3, #1
 8005a40:	fa02 f303 	lsl.w	r3, r2, r3
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f000 80b4 	beq.w	8005bc6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a5e:	2300      	movs	r3, #0
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	4b5f      	ldr	r3, [pc, #380]	; (8005be0 <HAL_GPIO_Init+0x308>)
 8005a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a66:	4a5e      	ldr	r2, [pc, #376]	; (8005be0 <HAL_GPIO_Init+0x308>)
 8005a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8005a6e:	4b5c      	ldr	r3, [pc, #368]	; (8005be0 <HAL_GPIO_Init+0x308>)
 8005a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a7a:	4a5a      	ldr	r2, [pc, #360]	; (8005be4 <HAL_GPIO_Init+0x30c>)
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	089b      	lsrs	r3, r3, #2
 8005a80:	3302      	adds	r3, #2
 8005a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	220f      	movs	r2, #15
 8005a92:	fa02 f303 	lsl.w	r3, r2, r3
 8005a96:	43db      	mvns	r3, r3
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a51      	ldr	r2, [pc, #324]	; (8005be8 <HAL_GPIO_Init+0x310>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d02b      	beq.n	8005afe <HAL_GPIO_Init+0x226>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	4a50      	ldr	r2, [pc, #320]	; (8005bec <HAL_GPIO_Init+0x314>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d025      	beq.n	8005afa <HAL_GPIO_Init+0x222>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a4f      	ldr	r2, [pc, #316]	; (8005bf0 <HAL_GPIO_Init+0x318>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d01f      	beq.n	8005af6 <HAL_GPIO_Init+0x21e>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	4a4e      	ldr	r2, [pc, #312]	; (8005bf4 <HAL_GPIO_Init+0x31c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d019      	beq.n	8005af2 <HAL_GPIO_Init+0x21a>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	4a4d      	ldr	r2, [pc, #308]	; (8005bf8 <HAL_GPIO_Init+0x320>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d013      	beq.n	8005aee <HAL_GPIO_Init+0x216>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	4a4c      	ldr	r2, [pc, #304]	; (8005bfc <HAL_GPIO_Init+0x324>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d00d      	beq.n	8005aea <HAL_GPIO_Init+0x212>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a4b      	ldr	r2, [pc, #300]	; (8005c00 <HAL_GPIO_Init+0x328>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d007      	beq.n	8005ae6 <HAL_GPIO_Init+0x20e>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	4a4a      	ldr	r2, [pc, #296]	; (8005c04 <HAL_GPIO_Init+0x32c>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d101      	bne.n	8005ae2 <HAL_GPIO_Init+0x20a>
 8005ade:	2307      	movs	r3, #7
 8005ae0:	e00e      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005ae2:	2308      	movs	r3, #8
 8005ae4:	e00c      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005ae6:	2306      	movs	r3, #6
 8005ae8:	e00a      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005aea:	2305      	movs	r3, #5
 8005aec:	e008      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005aee:	2304      	movs	r3, #4
 8005af0:	e006      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005af2:	2303      	movs	r3, #3
 8005af4:	e004      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005af6:	2302      	movs	r3, #2
 8005af8:	e002      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005afa:	2301      	movs	r3, #1
 8005afc:	e000      	b.n	8005b00 <HAL_GPIO_Init+0x228>
 8005afe:	2300      	movs	r3, #0
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	f002 0203 	and.w	r2, r2, #3
 8005b06:	0092      	lsls	r2, r2, #2
 8005b08:	4093      	lsls	r3, r2
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005b10:	4934      	ldr	r1, [pc, #208]	; (8005be4 <HAL_GPIO_Init+0x30c>)
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	089b      	lsrs	r3, r3, #2
 8005b16:	3302      	adds	r3, #2
 8005b18:	69ba      	ldr	r2, [r7, #24]
 8005b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b1e:	4b3a      	ldr	r3, [pc, #232]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	43db      	mvns	r3, r3
 8005b28:	69ba      	ldr	r2, [r7, #24]
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d003      	beq.n	8005b42 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005b3a:	69ba      	ldr	r2, [r7, #24]
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b42:	4a31      	ldr	r2, [pc, #196]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005b48:	4b2f      	ldr	r3, [pc, #188]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b4e:	693b      	ldr	r3, [r7, #16]
 8005b50:	43db      	mvns	r3, r3
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	4013      	ands	r3, r2
 8005b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b6c:	4a26      	ldr	r2, [pc, #152]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005b72:	4b25      	ldr	r3, [pc, #148]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	43db      	mvns	r3, r3
 8005b7c:	69ba      	ldr	r2, [r7, #24]
 8005b7e:	4013      	ands	r3, r2
 8005b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b96:	4a1c      	ldr	r2, [pc, #112]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b9c:	4b1a      	ldr	r3, [pc, #104]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	43db      	mvns	r3, r3
 8005ba6:	69ba      	ldr	r2, [r7, #24]
 8005ba8:	4013      	ands	r3, r2
 8005baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005bb8:	69ba      	ldr	r2, [r7, #24]
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005bc0:	4a11      	ldr	r2, [pc, #68]	; (8005c08 <HAL_GPIO_Init+0x330>)
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	3301      	adds	r3, #1
 8005bca:	61fb      	str	r3, [r7, #28]
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	2b0f      	cmp	r3, #15
 8005bd0:	f67f ae90 	bls.w	80058f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005bd4:	bf00      	nop
 8005bd6:	3724      	adds	r7, #36	; 0x24
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr
 8005be0:	40023800 	.word	0x40023800
 8005be4:	40013800 	.word	0x40013800
 8005be8:	40020000 	.word	0x40020000
 8005bec:	40020400 	.word	0x40020400
 8005bf0:	40020800 	.word	0x40020800
 8005bf4:	40020c00 	.word	0x40020c00
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	40021400 	.word	0x40021400
 8005c00:	40021800 	.word	0x40021800
 8005c04:	40021c00 	.word	0x40021c00
 8005c08:	40013c00 	.word	0x40013c00

08005c0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	4603      	mov	r3, r0
 8005c14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005c16:	4b08      	ldr	r3, [pc, #32]	; (8005c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c18:	695a      	ldr	r2, [r3, #20]
 8005c1a:	88fb      	ldrh	r3, [r7, #6]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d006      	beq.n	8005c30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005c22:	4a05      	ldr	r2, [pc, #20]	; (8005c38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005c24:	88fb      	ldrh	r3, [r7, #6]
 8005c26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005c28:	88fb      	ldrh	r3, [r7, #6]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f7fd ff2e 	bl	8003a8c <HAL_GPIO_EXTI_Callback>
  }
}
 8005c30:	bf00      	nop
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	40013c00 	.word	0x40013c00

08005c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d101      	bne.n	8005c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e11f      	b.n	8005e8e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d106      	bne.n	8005c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fe fc38 	bl	80044d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2224      	movs	r2, #36	; 0x24
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ca0:	f002 f826 	bl	8007cf0 <HAL_RCC_GetPCLK1Freq>
 8005ca4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	4a7b      	ldr	r2, [pc, #492]	; (8005e98 <HAL_I2C_Init+0x25c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d807      	bhi.n	8005cc0 <HAL_I2C_Init+0x84>
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	4a7a      	ldr	r2, [pc, #488]	; (8005e9c <HAL_I2C_Init+0x260>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bf94      	ite	ls
 8005cb8:	2301      	movls	r3, #1
 8005cba:	2300      	movhi	r3, #0
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	e006      	b.n	8005cce <HAL_I2C_Init+0x92>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4a77      	ldr	r2, [pc, #476]	; (8005ea0 <HAL_I2C_Init+0x264>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	bf94      	ite	ls
 8005cc8:	2301      	movls	r3, #1
 8005cca:	2300      	movhi	r3, #0
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e0db      	b.n	8005e8e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	4a72      	ldr	r2, [pc, #456]	; (8005ea4 <HAL_I2C_Init+0x268>)
 8005cda:	fba2 2303 	umull	r2, r3, r2, r3
 8005cde:	0c9b      	lsrs	r3, r3, #18
 8005ce0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	68ba      	ldr	r2, [r7, #8]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	4a64      	ldr	r2, [pc, #400]	; (8005e98 <HAL_I2C_Init+0x25c>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d802      	bhi.n	8005d10 <HAL_I2C_Init+0xd4>
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	e009      	b.n	8005d24 <HAL_I2C_Init+0xe8>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d16:	fb02 f303 	mul.w	r3, r2, r3
 8005d1a:	4a63      	ldr	r2, [pc, #396]	; (8005ea8 <HAL_I2C_Init+0x26c>)
 8005d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d20:	099b      	lsrs	r3, r3, #6
 8005d22:	3301      	adds	r3, #1
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6812      	ldr	r2, [r2, #0]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	69db      	ldr	r3, [r3, #28]
 8005d32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005d36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	4956      	ldr	r1, [pc, #344]	; (8005e98 <HAL_I2C_Init+0x25c>)
 8005d40:	428b      	cmp	r3, r1
 8005d42:	d80d      	bhi.n	8005d60 <HAL_I2C_Init+0x124>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	1e59      	subs	r1, r3, #1
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d52:	3301      	adds	r3, #1
 8005d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d58:	2b04      	cmp	r3, #4
 8005d5a:	bf38      	it	cc
 8005d5c:	2304      	movcc	r3, #4
 8005d5e:	e04f      	b.n	8005e00 <HAL_I2C_Init+0x1c4>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d111      	bne.n	8005d8c <HAL_I2C_Init+0x150>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	1e58      	subs	r0, r3, #1
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6859      	ldr	r1, [r3, #4]
 8005d70:	460b      	mov	r3, r1
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	440b      	add	r3, r1
 8005d76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	bf0c      	ite	eq
 8005d84:	2301      	moveq	r3, #1
 8005d86:	2300      	movne	r3, #0
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	e012      	b.n	8005db2 <HAL_I2C_Init+0x176>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	1e58      	subs	r0, r3, #1
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6859      	ldr	r1, [r3, #4]
 8005d94:	460b      	mov	r3, r1
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	440b      	add	r3, r1
 8005d9a:	0099      	lsls	r1, r3, #2
 8005d9c:	440b      	add	r3, r1
 8005d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005da2:	3301      	adds	r3, #1
 8005da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	bf0c      	ite	eq
 8005dac:	2301      	moveq	r3, #1
 8005dae:	2300      	movne	r3, #0
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <HAL_I2C_Init+0x17e>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e022      	b.n	8005e00 <HAL_I2C_Init+0x1c4>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10e      	bne.n	8005de0 <HAL_I2C_Init+0x1a4>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	1e58      	subs	r0, r3, #1
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6859      	ldr	r1, [r3, #4]
 8005dca:	460b      	mov	r3, r1
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	440b      	add	r3, r1
 8005dd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dde:	e00f      	b.n	8005e00 <HAL_I2C_Init+0x1c4>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	1e58      	subs	r0, r3, #1
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6859      	ldr	r1, [r3, #4]
 8005de8:	460b      	mov	r3, r1
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	440b      	add	r3, r1
 8005dee:	0099      	lsls	r1, r3, #2
 8005df0:	440b      	add	r3, r1
 8005df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005df6:	3301      	adds	r3, #1
 8005df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e00:	6879      	ldr	r1, [r7, #4]
 8005e02:	6809      	ldr	r1, [r1, #0]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	69da      	ldr	r2, [r3, #28]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a1b      	ldr	r3, [r3, #32]
 8005e1a:	431a      	orrs	r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	430a      	orrs	r2, r1
 8005e22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005e2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6911      	ldr	r1, [r2, #16]
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	68d2      	ldr	r2, [r2, #12]
 8005e3a:	4311      	orrs	r1, r2
 8005e3c:	687a      	ldr	r2, [r7, #4]
 8005e3e:	6812      	ldr	r2, [r2, #0]
 8005e40:	430b      	orrs	r3, r1
 8005e42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	695a      	ldr	r2, [r3, #20]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	430a      	orrs	r2, r1
 8005e5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f042 0201 	orr.w	r2, r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2200      	movs	r2, #0
 8005e82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	000186a0 	.word	0x000186a0
 8005e9c:	001e847f 	.word	0x001e847f
 8005ea0:	003d08ff 	.word	0x003d08ff
 8005ea4:	431bde83 	.word	0x431bde83
 8005ea8:	10624dd3 	.word	0x10624dd3

08005eac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af02      	add	r7, sp, #8
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	607a      	str	r2, [r7, #4]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	460b      	mov	r3, r1
 8005eba:	817b      	strh	r3, [r7, #10]
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ec0:	f7ff f85c 	bl	8004f7c <HAL_GetTick>
 8005ec4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b20      	cmp	r3, #32
 8005ed0:	f040 80e0 	bne.w	8006094 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	2319      	movs	r3, #25
 8005eda:	2201      	movs	r2, #1
 8005edc:	4970      	ldr	r1, [pc, #448]	; (80060a0 <HAL_I2C_Master_Transmit+0x1f4>)
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f001 f8f0 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005eea:	2302      	movs	r3, #2
 8005eec:	e0d3      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d101      	bne.n	8005efc <HAL_I2C_Master_Transmit+0x50>
 8005ef8:	2302      	movs	r3, #2
 8005efa:	e0cc      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d007      	beq.n	8005f22 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f042 0201 	orr.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f30:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	2221      	movs	r2, #33	; 0x21
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2210      	movs	r2, #16
 8005f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	893a      	ldrh	r2, [r7, #8]
 8005f52:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4a50      	ldr	r2, [pc, #320]	; (80060a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8005f62:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f64:	8979      	ldrh	r1, [r7, #10]
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	6a3a      	ldr	r2, [r7, #32]
 8005f6a:	68f8      	ldr	r0, [r7, #12]
 8005f6c:	f000 fde2 	bl	8006b34 <I2C_MasterRequestWrite>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d001      	beq.n	8005f7a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e08d      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	613b      	str	r3, [r7, #16]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	695b      	ldr	r3, [r3, #20]
 8005f84:	613b      	str	r3, [r7, #16]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	613b      	str	r3, [r7, #16]
 8005f8e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005f90:	e066      	b.n	8006060 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	6a39      	ldr	r1, [r7, #32]
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f001 f96a 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00d      	beq.n	8005fbe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa6:	2b04      	cmp	r3, #4
 8005fa8:	d107      	bne.n	8005fba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fb8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e06b      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	781a      	ldrb	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	1c5a      	adds	r2, r3, #1
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b04      	cmp	r3, #4
 8005ffa:	d11b      	bne.n	8006034 <HAL_I2C_Master_Transmit+0x188>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006000:	2b00      	cmp	r3, #0
 8006002:	d017      	beq.n	8006034 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006008:	781a      	ldrb	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006014:	1c5a      	adds	r2, r3, #1
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800601e:	b29b      	uxth	r3, r3
 8006020:	3b01      	subs	r3, #1
 8006022:	b29a      	uxth	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800602c:	3b01      	subs	r3, #1
 800602e:	b29a      	uxth	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006034:	697a      	ldr	r2, [r7, #20]
 8006036:	6a39      	ldr	r1, [r7, #32]
 8006038:	68f8      	ldr	r0, [r7, #12]
 800603a:	f001 f95a 	bl	80072f2 <I2C_WaitOnBTFFlagUntilTimeout>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00d      	beq.n	8006060 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006048:	2b04      	cmp	r3, #4
 800604a:	d107      	bne.n	800605c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800605a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e01a      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006064:	2b00      	cmp	r3, #0
 8006066:	d194      	bne.n	8005f92 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006076:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006090:	2300      	movs	r3, #0
 8006092:	e000      	b.n	8006096 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006094:	2302      	movs	r3, #2
  }
}
 8006096:	4618      	mov	r0, r3
 8006098:	3718      	adds	r7, #24
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	00100002 	.word	0x00100002
 80060a4:	ffff0000 	.word	0xffff0000

080060a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b08c      	sub	sp, #48	; 0x30
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	607a      	str	r2, [r7, #4]
 80060b2:	461a      	mov	r2, r3
 80060b4:	460b      	mov	r3, r1
 80060b6:	817b      	strh	r3, [r7, #10]
 80060b8:	4613      	mov	r3, r2
 80060ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060bc:	f7fe ff5e 	bl	8004f7c <HAL_GetTick>
 80060c0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b20      	cmp	r3, #32
 80060cc:	f040 820b 	bne.w	80064e6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d2:	9300      	str	r3, [sp, #0]
 80060d4:	2319      	movs	r3, #25
 80060d6:	2201      	movs	r2, #1
 80060d8:	497c      	ldr	r1, [pc, #496]	; (80062cc <HAL_I2C_Master_Receive+0x224>)
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f000 fff2 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 80060e0:	4603      	mov	r3, r0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
 80060e8:	e1fe      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d101      	bne.n	80060f8 <HAL_I2C_Master_Receive+0x50>
 80060f4:	2302      	movs	r3, #2
 80060f6:	e1f7      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b01      	cmp	r3, #1
 800610c:	d007      	beq.n	800611e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0201 	orr.w	r2, r2, #1
 800611c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800612c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2222      	movs	r2, #34	; 0x22
 8006132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2210      	movs	r2, #16
 800613a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	893a      	ldrh	r2, [r7, #8]
 800614e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006154:	b29a      	uxth	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	4a5c      	ldr	r2, [pc, #368]	; (80062d0 <HAL_I2C_Master_Receive+0x228>)
 800615e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006160:	8979      	ldrh	r1, [r7, #10]
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f000 fd66 	bl	8006c38 <I2C_MasterRequestRead>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e1b8      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800617a:	2b00      	cmp	r3, #0
 800617c:	d113      	bne.n	80061a6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800617e:	2300      	movs	r3, #0
 8006180:	623b      	str	r3, [r7, #32]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	623b      	str	r3, [r7, #32]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	623b      	str	r3, [r7, #32]
 8006192:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	e18c      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d11b      	bne.n	80061e6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061be:	2300      	movs	r3, #0
 80061c0:	61fb      	str	r3, [r7, #28]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	61fb      	str	r3, [r7, #28]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	61fb      	str	r3, [r7, #28]
 80061d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e16c      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d11b      	bne.n	8006226 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800620c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800620e:	2300      	movs	r3, #0
 8006210:	61bb      	str	r3, [r7, #24]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	61bb      	str	r3, [r7, #24]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	61bb      	str	r3, [r7, #24]
 8006222:	69bb      	ldr	r3, [r7, #24]
 8006224:	e14c      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006234:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006236:	2300      	movs	r3, #0
 8006238:	617b      	str	r3, [r7, #20]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	695b      	ldr	r3, [r3, #20]
 8006240:	617b      	str	r3, [r7, #20]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	617b      	str	r3, [r7, #20]
 800624a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800624c:	e138      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006252:	2b03      	cmp	r3, #3
 8006254:	f200 80f1 	bhi.w	800643a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800625c:	2b01      	cmp	r3, #1
 800625e:	d123      	bne.n	80062a8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006260:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006262:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f001 f885 	bl	8007374 <I2C_WaitOnRXNEFlagUntilTimeout>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e139      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	691a      	ldr	r2, [r3, #16]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627e:	b2d2      	uxtb	r2, r2
 8006280:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006286:	1c5a      	adds	r2, r3, #1
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006290:	3b01      	subs	r3, #1
 8006292:	b29a      	uxth	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80062a6:	e10b      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d14e      	bne.n	800634e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b2:	9300      	str	r3, [sp, #0]
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	2200      	movs	r2, #0
 80062b8:	4906      	ldr	r1, [pc, #24]	; (80062d4 <HAL_I2C_Master_Receive+0x22c>)
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f000 ff02 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d008      	beq.n	80062d8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e10e      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
 80062ca:	bf00      	nop
 80062cc:	00100002 	.word	0x00100002
 80062d0:	ffff0000 	.word	0xffff0000
 80062d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	691a      	ldr	r2, [r3, #16]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f2:	b2d2      	uxtb	r2, r2
 80062f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062fa:	1c5a      	adds	r2, r3, #1
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006304:	3b01      	subs	r3, #1
 8006306:	b29a      	uxth	r2, r3
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006310:	b29b      	uxth	r3, r3
 8006312:	3b01      	subs	r3, #1
 8006314:	b29a      	uxth	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	691a      	ldr	r2, [r3, #16]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006324:	b2d2      	uxtb	r2, r2
 8006326:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632c:	1c5a      	adds	r2, r3, #1
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006336:	3b01      	subs	r3, #1
 8006338:	b29a      	uxth	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006342:	b29b      	uxth	r3, r3
 8006344:	3b01      	subs	r3, #1
 8006346:	b29a      	uxth	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800634c:	e0b8      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006354:	2200      	movs	r2, #0
 8006356:	4966      	ldr	r1, [pc, #408]	; (80064f0 <HAL_I2C_Master_Receive+0x448>)
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 feb3 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d001      	beq.n	8006368 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e0bf      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006376:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	691a      	ldr	r2, [r3, #16]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006382:	b2d2      	uxtb	r2, r2
 8006384:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006394:	3b01      	subs	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	3b01      	subs	r3, #1
 80063a4:	b29a      	uxth	r2, r3
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b0:	2200      	movs	r2, #0
 80063b2:	494f      	ldr	r1, [pc, #316]	; (80064f0 <HAL_I2C_Master_Receive+0x448>)
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 fe85 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e091      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006410:	b2d2      	uxtb	r2, r2
 8006412:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006418:	1c5a      	adds	r2, r3, #1
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006422:	3b01      	subs	r3, #1
 8006424:	b29a      	uxth	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642e:	b29b      	uxth	r3, r3
 8006430:	3b01      	subs	r3, #1
 8006432:	b29a      	uxth	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006438:	e042      	b.n	80064c0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800643a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800643c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800643e:	68f8      	ldr	r0, [r7, #12]
 8006440:	f000 ff98 	bl	8007374 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006444:	4603      	mov	r3, r0
 8006446:	2b00      	cmp	r3, #0
 8006448:	d001      	beq.n	800644e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e04c      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	691a      	ldr	r2, [r3, #16]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006458:	b2d2      	uxtb	r2, r2
 800645a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	1c5a      	adds	r2, r3, #1
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800646a:	3b01      	subs	r3, #1
 800646c:	b29a      	uxth	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006476:	b29b      	uxth	r3, r3
 8006478:	3b01      	subs	r3, #1
 800647a:	b29a      	uxth	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	695b      	ldr	r3, [r3, #20]
 8006486:	f003 0304 	and.w	r3, r3, #4
 800648a:	2b04      	cmp	r3, #4
 800648c:	d118      	bne.n	80064c0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	691a      	ldr	r2, [r3, #16]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006498:	b2d2      	uxtb	r2, r2
 800649a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f47f aec2 	bne.w	800624e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2220      	movs	r2, #32
 80064ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	e000      	b.n	80064e8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80064e6:	2302      	movs	r3, #2
  }
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3728      	adds	r7, #40	; 0x28
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}
 80064f0:	00010004 	.word	0x00010004

080064f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af02      	add	r7, sp, #8
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	4608      	mov	r0, r1
 80064fe:	4611      	mov	r1, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4603      	mov	r3, r0
 8006504:	817b      	strh	r3, [r7, #10]
 8006506:	460b      	mov	r3, r1
 8006508:	813b      	strh	r3, [r7, #8]
 800650a:	4613      	mov	r3, r2
 800650c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800650e:	f7fe fd35 	bl	8004f7c <HAL_GetTick>
 8006512:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b20      	cmp	r3, #32
 800651e:	f040 80d9 	bne.w	80066d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	2319      	movs	r3, #25
 8006528:	2201      	movs	r2, #1
 800652a:	496d      	ldr	r1, [pc, #436]	; (80066e0 <HAL_I2C_Mem_Write+0x1ec>)
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 fdc9 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d001      	beq.n	800653c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006538:	2302      	movs	r3, #2
 800653a:	e0cc      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006542:	2b01      	cmp	r3, #1
 8006544:	d101      	bne.n	800654a <HAL_I2C_Mem_Write+0x56>
 8006546:	2302      	movs	r3, #2
 8006548:	e0c5      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	2b01      	cmp	r3, #1
 800655e:	d007      	beq.n	8006570 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f042 0201 	orr.w	r2, r2, #1
 800656e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800657e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2221      	movs	r2, #33	; 0x21
 8006584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2240      	movs	r2, #64	; 0x40
 800658c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a3a      	ldr	r2, [r7, #32]
 800659a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	4a4d      	ldr	r2, [pc, #308]	; (80066e4 <HAL_I2C_Mem_Write+0x1f0>)
 80065b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065b2:	88f8      	ldrh	r0, [r7, #6]
 80065b4:	893a      	ldrh	r2, [r7, #8]
 80065b6:	8979      	ldrh	r1, [r7, #10]
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	9301      	str	r3, [sp, #4]
 80065bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	4603      	mov	r3, r0
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f000 fc04 	bl	8006dd0 <I2C_RequestMemoryWrite>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d052      	beq.n	8006674 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e081      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065d2:	697a      	ldr	r2, [r7, #20]
 80065d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 fe4a 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00d      	beq.n	80065fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e6:	2b04      	cmp	r3, #4
 80065e8:	d107      	bne.n	80065fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e06b      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006602:	781a      	ldrb	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	1c5a      	adds	r2, r3, #1
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006618:	3b01      	subs	r3, #1
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006624:	b29b      	uxth	r3, r3
 8006626:	3b01      	subs	r3, #1
 8006628:	b29a      	uxth	r2, r3
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	f003 0304 	and.w	r3, r3, #4
 8006638:	2b04      	cmp	r3, #4
 800663a:	d11b      	bne.n	8006674 <HAL_I2C_Mem_Write+0x180>
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006640:	2b00      	cmp	r3, #0
 8006642:	d017      	beq.n	8006674 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006648:	781a      	ldrb	r2, [r3, #0]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006654:	1c5a      	adds	r2, r3, #1
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1aa      	bne.n	80065d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f000 fe36 	bl	80072f2 <I2C_WaitOnBTFFlagUntilTimeout>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00d      	beq.n	80066a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	2b04      	cmp	r3, #4
 8006692:	d107      	bne.n	80066a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e016      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2220      	movs	r2, #32
 80066bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80066d0:	2300      	movs	r3, #0
 80066d2:	e000      	b.n	80066d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80066d4:	2302      	movs	r3, #2
  }
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	00100002 	.word	0x00100002
 80066e4:	ffff0000 	.word	0xffff0000

080066e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b08c      	sub	sp, #48	; 0x30
 80066ec:	af02      	add	r7, sp, #8
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	4608      	mov	r0, r1
 80066f2:	4611      	mov	r1, r2
 80066f4:	461a      	mov	r2, r3
 80066f6:	4603      	mov	r3, r0
 80066f8:	817b      	strh	r3, [r7, #10]
 80066fa:	460b      	mov	r3, r1
 80066fc:	813b      	strh	r3, [r7, #8]
 80066fe:	4613      	mov	r3, r2
 8006700:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006702:	f7fe fc3b 	bl	8004f7c <HAL_GetTick>
 8006706:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800670e:	b2db      	uxtb	r3, r3
 8006710:	2b20      	cmp	r3, #32
 8006712:	f040 8208 	bne.w	8006b26 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	2319      	movs	r3, #25
 800671c:	2201      	movs	r2, #1
 800671e:	497b      	ldr	r1, [pc, #492]	; (800690c <HAL_I2C_Mem_Read+0x224>)
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f000 fccf 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d001      	beq.n	8006730 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800672c:	2302      	movs	r3, #2
 800672e:	e1fb      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006736:	2b01      	cmp	r3, #1
 8006738:	d101      	bne.n	800673e <HAL_I2C_Mem_Read+0x56>
 800673a:	2302      	movs	r3, #2
 800673c:	e1f4      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0301 	and.w	r3, r3, #1
 8006750:	2b01      	cmp	r3, #1
 8006752:	d007      	beq.n	8006764 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006772:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2222      	movs	r2, #34	; 0x22
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2240      	movs	r2, #64	; 0x40
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2200      	movs	r2, #0
 8006788:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800678e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006794:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800679a:	b29a      	uxth	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	4a5b      	ldr	r2, [pc, #364]	; (8006910 <HAL_I2C_Mem_Read+0x228>)
 80067a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067a6:	88f8      	ldrh	r0, [r7, #6]
 80067a8:	893a      	ldrh	r2, [r7, #8]
 80067aa:	8979      	ldrh	r1, [r7, #10]
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ae:	9301      	str	r3, [sp, #4]
 80067b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	4603      	mov	r3, r0
 80067b6:	68f8      	ldr	r0, [r7, #12]
 80067b8:	f000 fb9e 	bl	8006ef8 <I2C_RequestMemoryRead>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e1b0      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d113      	bne.n	80067f6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ce:	2300      	movs	r3, #0
 80067d0:	623b      	str	r3, [r7, #32]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	695b      	ldr	r3, [r3, #20]
 80067d8:	623b      	str	r3, [r7, #32]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	623b      	str	r3, [r7, #32]
 80067e2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	e184      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d11b      	bne.n	8006836 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800680c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800680e:	2300      	movs	r3, #0
 8006810:	61fb      	str	r3, [r7, #28]
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	695b      	ldr	r3, [r3, #20]
 8006818:	61fb      	str	r3, [r7, #28]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	699b      	ldr	r3, [r3, #24]
 8006820:	61fb      	str	r3, [r7, #28]
 8006822:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006832:	601a      	str	r2, [r3, #0]
 8006834:	e164      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800683a:	2b02      	cmp	r3, #2
 800683c:	d11b      	bne.n	8006876 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800684c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800685c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800685e:	2300      	movs	r3, #0
 8006860:	61bb      	str	r3, [r7, #24]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	61bb      	str	r3, [r7, #24]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	699b      	ldr	r3, [r3, #24]
 8006870:	61bb      	str	r3, [r7, #24]
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	e144      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006876:	2300      	movs	r3, #0
 8006878:	617b      	str	r3, [r7, #20]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	695b      	ldr	r3, [r3, #20]
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800688c:	e138      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006892:	2b03      	cmp	r3, #3
 8006894:	f200 80f1 	bhi.w	8006a7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800689c:	2b01      	cmp	r3, #1
 800689e:	d123      	bne.n	80068e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068a4:	68f8      	ldr	r0, [r7, #12]
 80068a6:	f000 fd65 	bl	8007374 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e139      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	691a      	ldr	r2, [r3, #16]
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068be:	b2d2      	uxtb	r2, r2
 80068c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	1c5a      	adds	r2, r3, #1
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068d0:	3b01      	subs	r3, #1
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068dc:	b29b      	uxth	r3, r3
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068e6:	e10b      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d14e      	bne.n	800698e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f2:	9300      	str	r3, [sp, #0]
 80068f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068f6:	2200      	movs	r2, #0
 80068f8:	4906      	ldr	r1, [pc, #24]	; (8006914 <HAL_I2C_Mem_Read+0x22c>)
 80068fa:	68f8      	ldr	r0, [r7, #12]
 80068fc:	f000 fbe2 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d008      	beq.n	8006918 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e10e      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
 800690a:	bf00      	nop
 800690c:	00100002 	.word	0x00100002
 8006910:	ffff0000 	.word	0xffff0000
 8006914:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006926:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	691a      	ldr	r2, [r3, #16]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006944:	3b01      	subs	r3, #1
 8006946:	b29a      	uxth	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006950:	b29b      	uxth	r3, r3
 8006952:	3b01      	subs	r3, #1
 8006954:	b29a      	uxth	r2, r3
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691a      	ldr	r2, [r3, #16]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006964:	b2d2      	uxtb	r2, r2
 8006966:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006976:	3b01      	subs	r3, #1
 8006978:	b29a      	uxth	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006982:	b29b      	uxth	r3, r3
 8006984:	3b01      	subs	r3, #1
 8006986:	b29a      	uxth	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800698c:	e0b8      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006990:	9300      	str	r3, [sp, #0]
 8006992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006994:	2200      	movs	r2, #0
 8006996:	4966      	ldr	r1, [pc, #408]	; (8006b30 <HAL_I2C_Mem_Read+0x448>)
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 fb93 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e0bf      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	691a      	ldr	r2, [r3, #16]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069c2:	b2d2      	uxtb	r2, r2
 80069c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ca:	1c5a      	adds	r2, r3, #1
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069d4:	3b01      	subs	r3, #1
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	9300      	str	r3, [sp, #0]
 80069ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f0:	2200      	movs	r2, #0
 80069f2:	494f      	ldr	r1, [pc, #316]	; (8006b30 <HAL_I2C_Mem_Read+0x448>)
 80069f4:	68f8      	ldr	r0, [r7, #12]
 80069f6:	f000 fb65 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e091      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	691a      	ldr	r2, [r3, #16]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1e:	b2d2      	uxtb	r2, r2
 8006a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a26:	1c5a      	adds	r2, r3, #1
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a30:	3b01      	subs	r3, #1
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	691a      	ldr	r2, [r3, #16]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a50:	b2d2      	uxtb	r2, r2
 8006a52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29a      	uxth	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	3b01      	subs	r3, #1
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006a78:	e042      	b.n	8006b00 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f000 fc78 	bl	8007374 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d001      	beq.n	8006a8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e04c      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	691a      	ldr	r2, [r3, #16]
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	b2d2      	uxtb	r2, r2
 8006a9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa0:	1c5a      	adds	r2, r3, #1
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	f003 0304 	and.w	r3, r3, #4
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d118      	bne.n	8006b00 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	691a      	ldr	r2, [r3, #16]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad8:	b2d2      	uxtb	r2, r2
 8006ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ae0:	1c5a      	adds	r2, r3, #1
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aea:	3b01      	subs	r3, #1
 8006aec:	b29a      	uxth	r2, r3
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	3b01      	subs	r3, #1
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f47f aec2 	bne.w	800688e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b22:	2300      	movs	r3, #0
 8006b24:	e000      	b.n	8006b28 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006b26:	2302      	movs	r3, #2
  }
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3728      	adds	r7, #40	; 0x28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	00010004 	.word	0x00010004

08006b34 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af02      	add	r7, sp, #8
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	607a      	str	r2, [r7, #4]
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	460b      	mov	r3, r1
 8006b42:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b48:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	2b08      	cmp	r3, #8
 8006b4e:	d006      	beq.n	8006b5e <I2C_MasterRequestWrite+0x2a>
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d003      	beq.n	8006b5e <I2C_MasterRequestWrite+0x2a>
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b5c:	d108      	bne.n	8006b70 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b6c:	601a      	str	r2, [r3, #0]
 8006b6e:	e00b      	b.n	8006b88 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b74:	2b12      	cmp	r3, #18
 8006b76:	d107      	bne.n	8006b88 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	9300      	str	r3, [sp, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 fa95 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006b9a:	4603      	mov	r3, r0
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d00c      	beq.n	8006bba <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d003      	beq.n	8006bb6 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bb4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e035      	b.n	8006c26 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006bc2:	d108      	bne.n	8006bd6 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bc4:	897b      	ldrh	r3, [r7, #10]
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	461a      	mov	r2, r3
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006bd2:	611a      	str	r2, [r3, #16]
 8006bd4:	e01b      	b.n	8006c0e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006bd6:	897b      	ldrh	r3, [r7, #10]
 8006bd8:	11db      	asrs	r3, r3, #7
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	f003 0306 	and.w	r3, r3, #6
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	f063 030f 	orn	r3, r3, #15
 8006be6:	b2da      	uxtb	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	490f      	ldr	r1, [pc, #60]	; (8006c30 <I2C_MasterRequestWrite+0xfc>)
 8006bf4:	68f8      	ldr	r0, [r7, #12]
 8006bf6:	f000 fabc 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d001      	beq.n	8006c04 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e010      	b.n	8006c26 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006c04:	897b      	ldrh	r3, [r7, #10]
 8006c06:	b2da      	uxtb	r2, r3
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	4908      	ldr	r1, [pc, #32]	; (8006c34 <I2C_MasterRequestWrite+0x100>)
 8006c14:	68f8      	ldr	r0, [r7, #12]
 8006c16:	f000 faac 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d001      	beq.n	8006c24 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e000      	b.n	8006c26 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3718      	adds	r7, #24
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	00010008 	.word	0x00010008
 8006c34:	00010002 	.word	0x00010002

08006c38 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b088      	sub	sp, #32
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	607a      	str	r2, [r7, #4]
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	460b      	mov	r3, r1
 8006c46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c4c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006c5c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d006      	beq.n	8006c72 <I2C_MasterRequestRead+0x3a>
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d003      	beq.n	8006c72 <I2C_MasterRequestRead+0x3a>
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c70:	d108      	bne.n	8006c84 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c80:	601a      	str	r2, [r3, #0]
 8006c82:	e00b      	b.n	8006c9c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c88:	2b11      	cmp	r3, #17
 8006c8a:	d107      	bne.n	8006c9c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c9a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	9300      	str	r3, [sp, #0]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 fa0b 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d00c      	beq.n	8006cce <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d003      	beq.n	8006cca <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006cc8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e078      	b.n	8006dc0 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006cd6:	d108      	bne.n	8006cea <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006cd8:	897b      	ldrh	r3, [r7, #10]
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	f043 0301 	orr.w	r3, r3, #1
 8006ce0:	b2da      	uxtb	r2, r3
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	611a      	str	r2, [r3, #16]
 8006ce8:	e05e      	b.n	8006da8 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006cea:	897b      	ldrh	r3, [r7, #10]
 8006cec:	11db      	asrs	r3, r3, #7
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	f003 0306 	and.w	r3, r3, #6
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	f063 030f 	orn	r3, r3, #15
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	687a      	ldr	r2, [r7, #4]
 8006d06:	4930      	ldr	r1, [pc, #192]	; (8006dc8 <I2C_MasterRequestRead+0x190>)
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 fa32 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d001      	beq.n	8006d18 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	e053      	b.n	8006dc0 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d18:	897b      	ldrh	r3, [r7, #10]
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	4929      	ldr	r1, [pc, #164]	; (8006dcc <I2C_MasterRequestRead+0x194>)
 8006d28:	68f8      	ldr	r0, [r7, #12]
 8006d2a:	f000 fa22 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d001      	beq.n	8006d38 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e043      	b.n	8006dc0 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d38:	2300      	movs	r3, #0
 8006d3a:	613b      	str	r3, [r7, #16]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	699b      	ldr	r3, [r3, #24]
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d5c:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 f9aa 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00c      	beq.n	8006d90 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d003      	beq.n	8006d8c <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d8a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006d8c:	2303      	movs	r3, #3
 8006d8e:	e017      	b.n	8006dc0 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006d90:	897b      	ldrh	r3, [r7, #10]
 8006d92:	11db      	asrs	r3, r3, #7
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	f003 0306 	and.w	r3, r3, #6
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	f063 030e 	orn	r3, r3, #14
 8006da0:	b2da      	uxtb	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	4907      	ldr	r1, [pc, #28]	; (8006dcc <I2C_MasterRequestRead+0x194>)
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 f9df 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d001      	beq.n	8006dbe <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e000      	b.n	8006dc0 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3718      	adds	r7, #24
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}
 8006dc8:	00010008 	.word	0x00010008
 8006dcc:	00010002 	.word	0x00010002

08006dd0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b088      	sub	sp, #32
 8006dd4:	af02      	add	r7, sp, #8
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	4608      	mov	r0, r1
 8006dda:	4611      	mov	r1, r2
 8006ddc:	461a      	mov	r2, r3
 8006dde:	4603      	mov	r3, r0
 8006de0:	817b      	strh	r3, [r7, #10]
 8006de2:	460b      	mov	r3, r1
 8006de4:	813b      	strh	r3, [r7, #8]
 8006de6:	4613      	mov	r3, r2
 8006de8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006df8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	6a3b      	ldr	r3, [r7, #32]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006e06:	68f8      	ldr	r0, [r7, #12]
 8006e08:	f000 f95c 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00c      	beq.n	8006e2c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d003      	beq.n	8006e28 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e05f      	b.n	8006eec <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e2c:	897b      	ldrh	r3, [r7, #10]
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	461a      	mov	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006e3a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e3e:	6a3a      	ldr	r2, [r7, #32]
 8006e40:	492c      	ldr	r1, [pc, #176]	; (8006ef4 <I2C_RequestMemoryWrite+0x124>)
 8006e42:	68f8      	ldr	r0, [r7, #12]
 8006e44:	f000 f995 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d001      	beq.n	8006e52 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	e04c      	b.n	8006eec <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e52:	2300      	movs	r3, #0
 8006e54:	617b      	str	r3, [r7, #20]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	695b      	ldr	r3, [r3, #20]
 8006e5c:	617b      	str	r3, [r7, #20]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	617b      	str	r3, [r7, #20]
 8006e66:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e6a:	6a39      	ldr	r1, [r7, #32]
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 f9ff 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e72:	4603      	mov	r3, r0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00d      	beq.n	8006e94 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7c:	2b04      	cmp	r3, #4
 8006e7e:	d107      	bne.n	8006e90 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e02b      	b.n	8006eec <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e94:	88fb      	ldrh	r3, [r7, #6]
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d105      	bne.n	8006ea6 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006e9a:	893b      	ldrh	r3, [r7, #8]
 8006e9c:	b2da      	uxtb	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	611a      	str	r2, [r3, #16]
 8006ea4:	e021      	b.n	8006eea <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ea6:	893b      	ldrh	r3, [r7, #8]
 8006ea8:	0a1b      	lsrs	r3, r3, #8
 8006eaa:	b29b      	uxth	r3, r3
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb6:	6a39      	ldr	r1, [r7, #32]
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 f9d9 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d00d      	beq.n	8006ee0 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	d107      	bne.n	8006edc <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006eda:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e005      	b.n	8006eec <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ee0:	893b      	ldrh	r3, [r7, #8]
 8006ee2:	b2da      	uxtb	r2, r3
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	3718      	adds	r7, #24
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	00010002 	.word	0x00010002

08006ef8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b088      	sub	sp, #32
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	4608      	mov	r0, r1
 8006f02:	4611      	mov	r1, r2
 8006f04:	461a      	mov	r2, r3
 8006f06:	4603      	mov	r3, r0
 8006f08:	817b      	strh	r3, [r7, #10]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	813b      	strh	r3, [r7, #8]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	681a      	ldr	r2, [r3, #0]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f20:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f30:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	6a3b      	ldr	r3, [r7, #32]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f000 f8c0 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d00c      	beq.n	8006f64 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e0a9      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006f64:	897b      	ldrh	r3, [r7, #10]
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	461a      	mov	r2, r3
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006f72:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f76:	6a3a      	ldr	r2, [r7, #32]
 8006f78:	4951      	ldr	r1, [pc, #324]	; (80070c0 <I2C_RequestMemoryRead+0x1c8>)
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f000 f8f9 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d001      	beq.n	8006f8a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8006f86:	2301      	movs	r3, #1
 8006f88:	e096      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	617b      	str	r3, [r7, #20]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	695b      	ldr	r3, [r3, #20]
 8006f94:	617b      	str	r3, [r7, #20]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	617b      	str	r3, [r7, #20]
 8006f9e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fa2:	6a39      	ldr	r1, [r7, #32]
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f963 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00d      	beq.n	8006fcc <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb4:	2b04      	cmp	r3, #4
 8006fb6:	d107      	bne.n	8006fc8 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e075      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006fcc:	88fb      	ldrh	r3, [r7, #6]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d105      	bne.n	8006fde <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006fd2:	893b      	ldrh	r3, [r7, #8]
 8006fd4:	b2da      	uxtb	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	611a      	str	r2, [r3, #16]
 8006fdc:	e021      	b.n	8007022 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006fde:	893b      	ldrh	r3, [r7, #8]
 8006fe0:	0a1b      	lsrs	r3, r3, #8
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	b2da      	uxtb	r2, r3
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fee:	6a39      	ldr	r1, [r7, #32]
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 f93d 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d00d      	beq.n	8007018 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007000:	2b04      	cmp	r3, #4
 8007002:	d107      	bne.n	8007014 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007012:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007014:	2301      	movs	r3, #1
 8007016:	e04f      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007018:	893b      	ldrh	r3, [r7, #8]
 800701a:	b2da      	uxtb	r2, r3
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007022:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007024:	6a39      	ldr	r1, [r7, #32]
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f000 f922 	bl	8007270 <I2C_WaitOnTXEFlagUntilTimeout>
 800702c:	4603      	mov	r3, r0
 800702e:	2b00      	cmp	r3, #0
 8007030:	d00d      	beq.n	800704e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	2b04      	cmp	r3, #4
 8007038:	d107      	bne.n	800704a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007048:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e034      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800705c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800705e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007060:	9300      	str	r3, [sp, #0]
 8007062:	6a3b      	ldr	r3, [r7, #32]
 8007064:	2200      	movs	r2, #0
 8007066:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 f82a 	bl	80070c4 <I2C_WaitOnFlagUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00c      	beq.n	8007090 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007080:	2b00      	cmp	r3, #0
 8007082:	d003      	beq.n	800708c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800708a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e013      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007090:	897b      	ldrh	r3, [r7, #10]
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f043 0301 	orr.w	r3, r3, #1
 8007098:	b2da      	uxtb	r2, r3
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80070a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070a2:	6a3a      	ldr	r2, [r7, #32]
 80070a4:	4906      	ldr	r1, [pc, #24]	; (80070c0 <I2C_RequestMemoryRead+0x1c8>)
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f000 f863 	bl	8007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d001      	beq.n	80070b6 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e000      	b.n	80070b8 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3718      	adds	r7, #24
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	00010002 	.word	0x00010002

080070c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b084      	sub	sp, #16
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	603b      	str	r3, [r7, #0]
 80070d0:	4613      	mov	r3, r2
 80070d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80070d4:	e025      	b.n	8007122 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070dc:	d021      	beq.n	8007122 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070de:	f7fd ff4d 	bl	8004f7c <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	683a      	ldr	r2, [r7, #0]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d302      	bcc.n	80070f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d116      	bne.n	8007122 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	2200      	movs	r2, #0
 80070f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f043 0220 	orr.w	r2, r3, #32
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e023      	b.n	800716a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	0c1b      	lsrs	r3, r3, #16
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b01      	cmp	r3, #1
 800712a:	d10d      	bne.n	8007148 <I2C_WaitOnFlagUntilTimeout+0x84>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	43da      	mvns	r2, r3
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	4013      	ands	r3, r2
 8007138:	b29b      	uxth	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	bf0c      	ite	eq
 800713e:	2301      	moveq	r3, #1
 8007140:	2300      	movne	r3, #0
 8007142:	b2db      	uxtb	r3, r3
 8007144:	461a      	mov	r2, r3
 8007146:	e00c      	b.n	8007162 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	699b      	ldr	r3, [r3, #24]
 800714e:	43da      	mvns	r2, r3
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	4013      	ands	r3, r2
 8007154:	b29b      	uxth	r3, r3
 8007156:	2b00      	cmp	r3, #0
 8007158:	bf0c      	ite	eq
 800715a:	2301      	moveq	r3, #1
 800715c:	2300      	movne	r3, #0
 800715e:	b2db      	uxtb	r3, r3
 8007160:	461a      	mov	r2, r3
 8007162:	79fb      	ldrb	r3, [r7, #7]
 8007164:	429a      	cmp	r2, r3
 8007166:	d0b6      	beq.n	80070d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b084      	sub	sp, #16
 8007176:	af00      	add	r7, sp, #0
 8007178:	60f8      	str	r0, [r7, #12]
 800717a:	60b9      	str	r1, [r7, #8]
 800717c:	607a      	str	r2, [r7, #4]
 800717e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007180:	e051      	b.n	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	695b      	ldr	r3, [r3, #20]
 8007188:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800718c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007190:	d123      	bne.n	80071da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80071aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2200      	movs	r2, #0
 80071b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c6:	f043 0204 	orr.w	r2, r3, #4
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2200      	movs	r2, #0
 80071d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80071d6:	2301      	movs	r3, #1
 80071d8:	e046      	b.n	8007268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e0:	d021      	beq.n	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071e2:	f7fd fecb 	bl	8004f7c <HAL_GetTick>
 80071e6:	4602      	mov	r2, r0
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	1ad3      	subs	r3, r2, r3
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d302      	bcc.n	80071f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d116      	bne.n	8007226 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2200      	movs	r2, #0
 80071fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2220      	movs	r2, #32
 8007202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	f043 0220 	orr.w	r2, r3, #32
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e020      	b.n	8007268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	0c1b      	lsrs	r3, r3, #16
 800722a:	b2db      	uxtb	r3, r3
 800722c:	2b01      	cmp	r3, #1
 800722e:	d10c      	bne.n	800724a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	695b      	ldr	r3, [r3, #20]
 8007236:	43da      	mvns	r2, r3
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	4013      	ands	r3, r2
 800723c:	b29b      	uxth	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	bf14      	ite	ne
 8007242:	2301      	movne	r3, #1
 8007244:	2300      	moveq	r3, #0
 8007246:	b2db      	uxtb	r3, r3
 8007248:	e00b      	b.n	8007262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	43da      	mvns	r2, r3
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	4013      	ands	r3, r2
 8007256:	b29b      	uxth	r3, r3
 8007258:	2b00      	cmp	r3, #0
 800725a:	bf14      	ite	ne
 800725c:	2301      	movne	r3, #1
 800725e:	2300      	moveq	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d18d      	bne.n	8007182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800727c:	e02d      	b.n	80072da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f000 f8ce 	bl	8007420 <I2C_IsAcknowledgeFailed>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800728a:	2301      	movs	r3, #1
 800728c:	e02d      	b.n	80072ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007294:	d021      	beq.n	80072da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	f7fd fe71 	bl	8004f7c <HAL_GetTick>
 800729a:	4602      	mov	r2, r0
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d302      	bcc.n	80072ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d116      	bne.n	80072da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c6:	f043 0220 	orr.w	r2, r3, #32
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e007      	b.n	80072ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	695b      	ldr	r3, [r3, #20]
 80072e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072e4:	2b80      	cmp	r3, #128	; 0x80
 80072e6:	d1ca      	bne.n	800727e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3710      	adds	r7, #16
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bd80      	pop	{r7, pc}

080072f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072f2:	b580      	push	{r7, lr}
 80072f4:	b084      	sub	sp, #16
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	60f8      	str	r0, [r7, #12]
 80072fa:	60b9      	str	r1, [r7, #8]
 80072fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80072fe:	e02d      	b.n	800735c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007300:	68f8      	ldr	r0, [r7, #12]
 8007302:	f000 f88d 	bl	8007420 <I2C_IsAcknowledgeFailed>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d001      	beq.n	8007310 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e02d      	b.n	800736c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007316:	d021      	beq.n	800735c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007318:	f7fd fe30 	bl	8004f7c <HAL_GetTick>
 800731c:	4602      	mov	r2, r0
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	1ad3      	subs	r3, r2, r3
 8007322:	68ba      	ldr	r2, [r7, #8]
 8007324:	429a      	cmp	r2, r3
 8007326:	d302      	bcc.n	800732e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d116      	bne.n	800735c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2200      	movs	r2, #0
 8007332:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2220      	movs	r2, #32
 8007338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007348:	f043 0220 	orr.w	r2, r3, #32
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e007      	b.n	800736c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b04      	cmp	r3, #4
 8007368:	d1ca      	bne.n	8007300 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800736a:	2300      	movs	r3, #0
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007380:	e042      	b.n	8007408 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	f003 0310 	and.w	r3, r3, #16
 800738c:	2b10      	cmp	r3, #16
 800738e:	d119      	bne.n	80073c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f06f 0210 	mvn.w	r2, #16
 8007398:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2220      	movs	r2, #32
 80073a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e029      	b.n	8007418 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073c4:	f7fd fdda 	bl	8004f7c <HAL_GetTick>
 80073c8:	4602      	mov	r2, r0
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	1ad3      	subs	r3, r2, r3
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	429a      	cmp	r2, r3
 80073d2:	d302      	bcc.n	80073da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d116      	bne.n	8007408 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2200      	movs	r2, #0
 80073de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f4:	f043 0220 	orr.w	r2, r3, #32
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007404:	2301      	movs	r3, #1
 8007406:	e007      	b.n	8007418 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007412:	2b40      	cmp	r3, #64	; 0x40
 8007414:	d1b5      	bne.n	8007382 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007416:	2300      	movs	r3, #0
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	695b      	ldr	r3, [r3, #20]
 800742e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007436:	d11b      	bne.n	8007470 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007440:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800745c:	f043 0204 	orr.w	r2, r3, #4
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e000      	b.n	8007472 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	370c      	adds	r7, #12
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
	...

08007480 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e25b      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0301 	and.w	r3, r3, #1
 800749a:	2b00      	cmp	r3, #0
 800749c:	d075      	beq.n	800758a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800749e:	4ba3      	ldr	r3, [pc, #652]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f003 030c 	and.w	r3, r3, #12
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d00c      	beq.n	80074c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074aa:	4ba0      	ldr	r3, [pc, #640]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d112      	bne.n	80074dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074b6:	4b9d      	ldr	r3, [pc, #628]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074c2:	d10b      	bne.n	80074dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074c4:	4b99      	ldr	r3, [pc, #612]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d05b      	beq.n	8007588 <HAL_RCC_OscConfig+0x108>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d157      	bne.n	8007588 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e236      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074e4:	d106      	bne.n	80074f4 <HAL_RCC_OscConfig+0x74>
 80074e6:	4b91      	ldr	r3, [pc, #580]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	4a90      	ldr	r2, [pc, #576]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80074ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074f0:	6013      	str	r3, [r2, #0]
 80074f2:	e01d      	b.n	8007530 <HAL_RCC_OscConfig+0xb0>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80074fc:	d10c      	bne.n	8007518 <HAL_RCC_OscConfig+0x98>
 80074fe:	4b8b      	ldr	r3, [pc, #556]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a8a      	ldr	r2, [pc, #552]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007504:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007508:	6013      	str	r3, [r2, #0]
 800750a:	4b88      	ldr	r3, [pc, #544]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a87      	ldr	r2, [pc, #540]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	e00b      	b.n	8007530 <HAL_RCC_OscConfig+0xb0>
 8007518:	4b84      	ldr	r3, [pc, #528]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a83      	ldr	r2, [pc, #524]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800751e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007522:	6013      	str	r3, [r2, #0]
 8007524:	4b81      	ldr	r3, [pc, #516]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a80      	ldr	r2, [pc, #512]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800752a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800752e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d013      	beq.n	8007560 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007538:	f7fd fd20 	bl	8004f7c <HAL_GetTick>
 800753c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800753e:	e008      	b.n	8007552 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007540:	f7fd fd1c 	bl	8004f7c <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	2b64      	cmp	r3, #100	; 0x64
 800754c:	d901      	bls.n	8007552 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800754e:	2303      	movs	r3, #3
 8007550:	e1fb      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007552:	4b76      	ldr	r3, [pc, #472]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800755a:	2b00      	cmp	r3, #0
 800755c:	d0f0      	beq.n	8007540 <HAL_RCC_OscConfig+0xc0>
 800755e:	e014      	b.n	800758a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007560:	f7fd fd0c 	bl	8004f7c <HAL_GetTick>
 8007564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007566:	e008      	b.n	800757a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007568:	f7fd fd08 	bl	8004f7c <HAL_GetTick>
 800756c:	4602      	mov	r2, r0
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	2b64      	cmp	r3, #100	; 0x64
 8007574:	d901      	bls.n	800757a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007576:	2303      	movs	r3, #3
 8007578:	e1e7      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800757a:	4b6c      	ldr	r3, [pc, #432]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1f0      	bne.n	8007568 <HAL_RCC_OscConfig+0xe8>
 8007586:	e000      	b.n	800758a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f003 0302 	and.w	r3, r3, #2
 8007592:	2b00      	cmp	r3, #0
 8007594:	d063      	beq.n	800765e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007596:	4b65      	ldr	r3, [pc, #404]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f003 030c 	and.w	r3, r3, #12
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075a2:	4b62      	ldr	r3, [pc, #392]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075aa:	2b08      	cmp	r3, #8
 80075ac:	d11c      	bne.n	80075e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075ae:	4b5f      	ldr	r3, [pc, #380]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d116      	bne.n	80075e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075ba:	4b5c      	ldr	r3, [pc, #368]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <HAL_RCC_OscConfig+0x152>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d001      	beq.n	80075d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e1bb      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d2:	4b56      	ldr	r3, [pc, #344]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	00db      	lsls	r3, r3, #3
 80075e0:	4952      	ldr	r1, [pc, #328]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80075e2:	4313      	orrs	r3, r2
 80075e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075e6:	e03a      	b.n	800765e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	68db      	ldr	r3, [r3, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d020      	beq.n	8007632 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075f0:	4b4f      	ldr	r3, [pc, #316]	; (8007730 <HAL_RCC_OscConfig+0x2b0>)
 80075f2:	2201      	movs	r2, #1
 80075f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075f6:	f7fd fcc1 	bl	8004f7c <HAL_GetTick>
 80075fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075fc:	e008      	b.n	8007610 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075fe:	f7fd fcbd 	bl	8004f7c <HAL_GetTick>
 8007602:	4602      	mov	r2, r0
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	2b02      	cmp	r3, #2
 800760a:	d901      	bls.n	8007610 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e19c      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007610:	4b46      	ldr	r3, [pc, #280]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	2b00      	cmp	r3, #0
 800761a:	d0f0      	beq.n	80075fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800761c:	4b43      	ldr	r3, [pc, #268]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	691b      	ldr	r3, [r3, #16]
 8007628:	00db      	lsls	r3, r3, #3
 800762a:	4940      	ldr	r1, [pc, #256]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 800762c:	4313      	orrs	r3, r2
 800762e:	600b      	str	r3, [r1, #0]
 8007630:	e015      	b.n	800765e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007632:	4b3f      	ldr	r3, [pc, #252]	; (8007730 <HAL_RCC_OscConfig+0x2b0>)
 8007634:	2200      	movs	r2, #0
 8007636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007638:	f7fd fca0 	bl	8004f7c <HAL_GetTick>
 800763c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007640:	f7fd fc9c 	bl	8004f7c <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e17b      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007652:	4b36      	ldr	r3, [pc, #216]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f003 0302 	and.w	r3, r3, #2
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1f0      	bne.n	8007640 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f003 0308 	and.w	r3, r3, #8
 8007666:	2b00      	cmp	r3, #0
 8007668:	d030      	beq.n	80076cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	695b      	ldr	r3, [r3, #20]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d016      	beq.n	80076a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007672:	4b30      	ldr	r3, [pc, #192]	; (8007734 <HAL_RCC_OscConfig+0x2b4>)
 8007674:	2201      	movs	r2, #1
 8007676:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007678:	f7fd fc80 	bl	8004f7c <HAL_GetTick>
 800767c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800767e:	e008      	b.n	8007692 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007680:	f7fd fc7c 	bl	8004f7c <HAL_GetTick>
 8007684:	4602      	mov	r2, r0
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	2b02      	cmp	r3, #2
 800768c:	d901      	bls.n	8007692 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800768e:	2303      	movs	r3, #3
 8007690:	e15b      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007692:	4b26      	ldr	r3, [pc, #152]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 8007694:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007696:	f003 0302 	and.w	r3, r3, #2
 800769a:	2b00      	cmp	r3, #0
 800769c:	d0f0      	beq.n	8007680 <HAL_RCC_OscConfig+0x200>
 800769e:	e015      	b.n	80076cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076a0:	4b24      	ldr	r3, [pc, #144]	; (8007734 <HAL_RCC_OscConfig+0x2b4>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076a6:	f7fd fc69 	bl	8004f7c <HAL_GetTick>
 80076aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ac:	e008      	b.n	80076c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076ae:	f7fd fc65 	bl	8004f7c <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d901      	bls.n	80076c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076bc:	2303      	movs	r3, #3
 80076be:	e144      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076c0:	4b1a      	ldr	r3, [pc, #104]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80076c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076c4:	f003 0302 	and.w	r3, r3, #2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d1f0      	bne.n	80076ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f003 0304 	and.w	r3, r3, #4
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f000 80a0 	beq.w	800781a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80076da:	2300      	movs	r3, #0
 80076dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076de:	4b13      	ldr	r3, [pc, #76]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80076e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10f      	bne.n	800770a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076ea:	2300      	movs	r3, #0
 80076ec:	60bb      	str	r3, [r7, #8]
 80076ee:	4b0f      	ldr	r3, [pc, #60]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80076f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f2:	4a0e      	ldr	r2, [pc, #56]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80076f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80076f8:	6413      	str	r3, [r2, #64]	; 0x40
 80076fa:	4b0c      	ldr	r3, [pc, #48]	; (800772c <HAL_RCC_OscConfig+0x2ac>)
 80076fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007702:	60bb      	str	r3, [r7, #8]
 8007704:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007706:	2301      	movs	r3, #1
 8007708:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800770a:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <HAL_RCC_OscConfig+0x2b8>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007712:	2b00      	cmp	r3, #0
 8007714:	d121      	bne.n	800775a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007716:	4b08      	ldr	r3, [pc, #32]	; (8007738 <HAL_RCC_OscConfig+0x2b8>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	4a07      	ldr	r2, [pc, #28]	; (8007738 <HAL_RCC_OscConfig+0x2b8>)
 800771c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007720:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007722:	f7fd fc2b 	bl	8004f7c <HAL_GetTick>
 8007726:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007728:	e011      	b.n	800774e <HAL_RCC_OscConfig+0x2ce>
 800772a:	bf00      	nop
 800772c:	40023800 	.word	0x40023800
 8007730:	42470000 	.word	0x42470000
 8007734:	42470e80 	.word	0x42470e80
 8007738:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800773c:	f7fd fc1e 	bl	8004f7c <HAL_GetTick>
 8007740:	4602      	mov	r2, r0
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	1ad3      	subs	r3, r2, r3
 8007746:	2b02      	cmp	r3, #2
 8007748:	d901      	bls.n	800774e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800774a:	2303      	movs	r3, #3
 800774c:	e0fd      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800774e:	4b81      	ldr	r3, [pc, #516]	; (8007954 <HAL_RCC_OscConfig+0x4d4>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f0      	beq.n	800773c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d106      	bne.n	8007770 <HAL_RCC_OscConfig+0x2f0>
 8007762:	4b7d      	ldr	r3, [pc, #500]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007766:	4a7c      	ldr	r2, [pc, #496]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007768:	f043 0301 	orr.w	r3, r3, #1
 800776c:	6713      	str	r3, [r2, #112]	; 0x70
 800776e:	e01c      	b.n	80077aa <HAL_RCC_OscConfig+0x32a>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	2b05      	cmp	r3, #5
 8007776:	d10c      	bne.n	8007792 <HAL_RCC_OscConfig+0x312>
 8007778:	4b77      	ldr	r3, [pc, #476]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 800777a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777c:	4a76      	ldr	r2, [pc, #472]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 800777e:	f043 0304 	orr.w	r3, r3, #4
 8007782:	6713      	str	r3, [r2, #112]	; 0x70
 8007784:	4b74      	ldr	r3, [pc, #464]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007788:	4a73      	ldr	r2, [pc, #460]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 800778a:	f043 0301 	orr.w	r3, r3, #1
 800778e:	6713      	str	r3, [r2, #112]	; 0x70
 8007790:	e00b      	b.n	80077aa <HAL_RCC_OscConfig+0x32a>
 8007792:	4b71      	ldr	r3, [pc, #452]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007796:	4a70      	ldr	r2, [pc, #448]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007798:	f023 0301 	bic.w	r3, r3, #1
 800779c:	6713      	str	r3, [r2, #112]	; 0x70
 800779e:	4b6e      	ldr	r3, [pc, #440]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80077a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a2:	4a6d      	ldr	r2, [pc, #436]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80077a4:	f023 0304 	bic.w	r3, r3, #4
 80077a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d015      	beq.n	80077de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077b2:	f7fd fbe3 	bl	8004f7c <HAL_GetTick>
 80077b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077b8:	e00a      	b.n	80077d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077ba:	f7fd fbdf 	bl	8004f7c <HAL_GetTick>
 80077be:	4602      	mov	r2, r0
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d901      	bls.n	80077d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	e0bc      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d0:	4b61      	ldr	r3, [pc, #388]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80077d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077d4:	f003 0302 	and.w	r3, r3, #2
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d0ee      	beq.n	80077ba <HAL_RCC_OscConfig+0x33a>
 80077dc:	e014      	b.n	8007808 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077de:	f7fd fbcd 	bl	8004f7c <HAL_GetTick>
 80077e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077e4:	e00a      	b.n	80077fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077e6:	f7fd fbc9 	bl	8004f7c <HAL_GetTick>
 80077ea:	4602      	mov	r2, r0
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d901      	bls.n	80077fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80077f8:	2303      	movs	r3, #3
 80077fa:	e0a6      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077fc:	4b56      	ldr	r3, [pc, #344]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80077fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007800:	f003 0302 	and.w	r3, r3, #2
 8007804:	2b00      	cmp	r3, #0
 8007806:	d1ee      	bne.n	80077e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007808:	7dfb      	ldrb	r3, [r7, #23]
 800780a:	2b01      	cmp	r3, #1
 800780c:	d105      	bne.n	800781a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800780e:	4b52      	ldr	r3, [pc, #328]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007812:	4a51      	ldr	r2, [pc, #324]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007818:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 8092 	beq.w	8007948 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007824:	4b4c      	ldr	r3, [pc, #304]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f003 030c 	and.w	r3, r3, #12
 800782c:	2b08      	cmp	r3, #8
 800782e:	d05c      	beq.n	80078ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	2b02      	cmp	r3, #2
 8007836:	d141      	bne.n	80078bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007838:	4b48      	ldr	r3, [pc, #288]	; (800795c <HAL_RCC_OscConfig+0x4dc>)
 800783a:	2200      	movs	r2, #0
 800783c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800783e:	f7fd fb9d 	bl	8004f7c <HAL_GetTick>
 8007842:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007844:	e008      	b.n	8007858 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007846:	f7fd fb99 	bl	8004f7c <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	2b02      	cmp	r3, #2
 8007852:	d901      	bls.n	8007858 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	e078      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007858:	4b3f      	ldr	r3, [pc, #252]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1f0      	bne.n	8007846 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	69da      	ldr	r2, [r3, #28]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a1b      	ldr	r3, [r3, #32]
 800786c:	431a      	orrs	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007872:	019b      	lsls	r3, r3, #6
 8007874:	431a      	orrs	r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787a:	085b      	lsrs	r3, r3, #1
 800787c:	3b01      	subs	r3, #1
 800787e:	041b      	lsls	r3, r3, #16
 8007880:	431a      	orrs	r2, r3
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007886:	061b      	lsls	r3, r3, #24
 8007888:	4933      	ldr	r1, [pc, #204]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 800788a:	4313      	orrs	r3, r2
 800788c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800788e:	4b33      	ldr	r3, [pc, #204]	; (800795c <HAL_RCC_OscConfig+0x4dc>)
 8007890:	2201      	movs	r2, #1
 8007892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007894:	f7fd fb72 	bl	8004f7c <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800789c:	f7fd fb6e 	bl	8004f7c <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e04d      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078ae:	4b2a      	ldr	r3, [pc, #168]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCC_OscConfig+0x41c>
 80078ba:	e045      	b.n	8007948 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078bc:	4b27      	ldr	r3, [pc, #156]	; (800795c <HAL_RCC_OscConfig+0x4dc>)
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078c2:	f7fd fb5b 	bl	8004f7c <HAL_GetTick>
 80078c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078c8:	e008      	b.n	80078dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078ca:	f7fd fb57 	bl	8004f7c <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d901      	bls.n	80078dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80078d8:	2303      	movs	r3, #3
 80078da:	e036      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078dc:	4b1e      	ldr	r3, [pc, #120]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1f0      	bne.n	80078ca <HAL_RCC_OscConfig+0x44a>
 80078e8:	e02e      	b.n	8007948 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d101      	bne.n	80078f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e029      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80078f6:	4b18      	ldr	r3, [pc, #96]	; (8007958 <HAL_RCC_OscConfig+0x4d8>)
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	69db      	ldr	r3, [r3, #28]
 8007906:	429a      	cmp	r2, r3
 8007908:	d11c      	bne.n	8007944 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007914:	429a      	cmp	r2, r3
 8007916:	d115      	bne.n	8007944 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800791e:	4013      	ands	r3, r2
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007924:	4293      	cmp	r3, r2
 8007926:	d10d      	bne.n	8007944 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007932:	429a      	cmp	r2, r3
 8007934:	d106      	bne.n	8007944 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007940:	429a      	cmp	r2, r3
 8007942:	d001      	beq.n	8007948 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e000      	b.n	800794a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	3718      	adds	r7, #24
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	40007000 	.word	0x40007000
 8007958:	40023800 	.word	0x40023800
 800795c:	42470060 	.word	0x42470060

08007960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	e0cc      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007974:	4b68      	ldr	r3, [pc, #416]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f003 030f 	and.w	r3, r3, #15
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d90c      	bls.n	800799c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007982:	4b65      	ldr	r3, [pc, #404]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 8007984:	683a      	ldr	r2, [r7, #0]
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800798a:	4b63      	ldr	r3, [pc, #396]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f003 030f 	and.w	r3, r3, #15
 8007992:	683a      	ldr	r2, [r7, #0]
 8007994:	429a      	cmp	r2, r3
 8007996:	d001      	beq.n	800799c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e0b8      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0302 	and.w	r3, r3, #2
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d020      	beq.n	80079ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0304 	and.w	r3, r3, #4
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d005      	beq.n	80079c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079b4:	4b59      	ldr	r3, [pc, #356]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	4a58      	ldr	r2, [pc, #352]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80079be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0308 	and.w	r3, r3, #8
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d005      	beq.n	80079d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079cc:	4b53      	ldr	r3, [pc, #332]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	4a52      	ldr	r2, [pc, #328]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80079d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079d8:	4b50      	ldr	r3, [pc, #320]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	494d      	ldr	r1, [pc, #308]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 80079e6:	4313      	orrs	r3, r2
 80079e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d044      	beq.n	8007a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d107      	bne.n	8007a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079fe:	4b47      	ldr	r3, [pc, #284]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d119      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e07f      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d003      	beq.n	8007a1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a1a:	2b03      	cmp	r3, #3
 8007a1c:	d107      	bne.n	8007a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a1e:	4b3f      	ldr	r3, [pc, #252]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d109      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e06f      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a2e:	4b3b      	ldr	r3, [pc, #236]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0302 	and.w	r3, r3, #2
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d101      	bne.n	8007a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e067      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a3e:	4b37      	ldr	r3, [pc, #220]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f023 0203 	bic.w	r2, r3, #3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	4934      	ldr	r1, [pc, #208]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a50:	f7fd fa94 	bl	8004f7c <HAL_GetTick>
 8007a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a56:	e00a      	b.n	8007a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a58:	f7fd fa90 	bl	8004f7c <HAL_GetTick>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d901      	bls.n	8007a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e04f      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a6e:	4b2b      	ldr	r3, [pc, #172]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f003 020c 	and.w	r2, r3, #12
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	685b      	ldr	r3, [r3, #4]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d1eb      	bne.n	8007a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a80:	4b25      	ldr	r3, [pc, #148]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f003 030f 	and.w	r3, r3, #15
 8007a88:	683a      	ldr	r2, [r7, #0]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d20c      	bcs.n	8007aa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a8e:	4b22      	ldr	r3, [pc, #136]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a90:	683a      	ldr	r2, [r7, #0]
 8007a92:	b2d2      	uxtb	r2, r2
 8007a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a96:	4b20      	ldr	r3, [pc, #128]	; (8007b18 <HAL_RCC_ClockConfig+0x1b8>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 030f 	and.w	r3, r3, #15
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d001      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e032      	b.n	8007b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d008      	beq.n	8007ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ab4:	4b19      	ldr	r3, [pc, #100]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	4916      	ldr	r1, [pc, #88]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f003 0308 	and.w	r3, r3, #8
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d009      	beq.n	8007ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007ad2:	4b12      	ldr	r3, [pc, #72]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	691b      	ldr	r3, [r3, #16]
 8007ade:	00db      	lsls	r3, r3, #3
 8007ae0:	490e      	ldr	r1, [pc, #56]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007ae6:	f000 f821 	bl	8007b2c <HAL_RCC_GetSysClockFreq>
 8007aea:	4601      	mov	r1, r0
 8007aec:	4b0b      	ldr	r3, [pc, #44]	; (8007b1c <HAL_RCC_ClockConfig+0x1bc>)
 8007aee:	689b      	ldr	r3, [r3, #8]
 8007af0:	091b      	lsrs	r3, r3, #4
 8007af2:	f003 030f 	and.w	r3, r3, #15
 8007af6:	4a0a      	ldr	r2, [pc, #40]	; (8007b20 <HAL_RCC_ClockConfig+0x1c0>)
 8007af8:	5cd3      	ldrb	r3, [r2, r3]
 8007afa:	fa21 f303 	lsr.w	r3, r1, r3
 8007afe:	4a09      	ldr	r2, [pc, #36]	; (8007b24 <HAL_RCC_ClockConfig+0x1c4>)
 8007b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b02:	4b09      	ldr	r3, [pc, #36]	; (8007b28 <HAL_RCC_ClockConfig+0x1c8>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fd f9f4 	bl	8004ef4 <HAL_InitTick>

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3710      	adds	r7, #16
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}
 8007b16:	bf00      	nop
 8007b18:	40023c00 	.word	0x40023c00
 8007b1c:	40023800 	.word	0x40023800
 8007b20:	0800e840 	.word	0x0800e840
 8007b24:	20000000 	.word	0x20000000
 8007b28:	20000004 	.word	0x20000004

08007b2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007b32:	2300      	movs	r3, #0
 8007b34:	607b      	str	r3, [r7, #4]
 8007b36:	2300      	movs	r3, #0
 8007b38:	60fb      	str	r3, [r7, #12]
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b42:	4b63      	ldr	r3, [pc, #396]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f003 030c 	and.w	r3, r3, #12
 8007b4a:	2b04      	cmp	r3, #4
 8007b4c:	d007      	beq.n	8007b5e <HAL_RCC_GetSysClockFreq+0x32>
 8007b4e:	2b08      	cmp	r3, #8
 8007b50:	d008      	beq.n	8007b64 <HAL_RCC_GetSysClockFreq+0x38>
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 80b4 	bne.w	8007cc0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b58:	4b5e      	ldr	r3, [pc, #376]	; (8007cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007b5a:	60bb      	str	r3, [r7, #8]
       break;
 8007b5c:	e0b3      	b.n	8007cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b5e:	4b5d      	ldr	r3, [pc, #372]	; (8007cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007b60:	60bb      	str	r3, [r7, #8]
      break;
 8007b62:	e0b0      	b.n	8007cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b64:	4b5a      	ldr	r3, [pc, #360]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b6c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b6e:	4b58      	ldr	r3, [pc, #352]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d04a      	beq.n	8007c10 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b7a:	4b55      	ldr	r3, [pc, #340]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	099b      	lsrs	r3, r3, #6
 8007b80:	f04f 0400 	mov.w	r4, #0
 8007b84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007b88:	f04f 0200 	mov.w	r2, #0
 8007b8c:	ea03 0501 	and.w	r5, r3, r1
 8007b90:	ea04 0602 	and.w	r6, r4, r2
 8007b94:	4629      	mov	r1, r5
 8007b96:	4632      	mov	r2, r6
 8007b98:	f04f 0300 	mov.w	r3, #0
 8007b9c:	f04f 0400 	mov.w	r4, #0
 8007ba0:	0154      	lsls	r4, r2, #5
 8007ba2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007ba6:	014b      	lsls	r3, r1, #5
 8007ba8:	4619      	mov	r1, r3
 8007baa:	4622      	mov	r2, r4
 8007bac:	1b49      	subs	r1, r1, r5
 8007bae:	eb62 0206 	sbc.w	r2, r2, r6
 8007bb2:	f04f 0300 	mov.w	r3, #0
 8007bb6:	f04f 0400 	mov.w	r4, #0
 8007bba:	0194      	lsls	r4, r2, #6
 8007bbc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007bc0:	018b      	lsls	r3, r1, #6
 8007bc2:	1a5b      	subs	r3, r3, r1
 8007bc4:	eb64 0402 	sbc.w	r4, r4, r2
 8007bc8:	f04f 0100 	mov.w	r1, #0
 8007bcc:	f04f 0200 	mov.w	r2, #0
 8007bd0:	00e2      	lsls	r2, r4, #3
 8007bd2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007bd6:	00d9      	lsls	r1, r3, #3
 8007bd8:	460b      	mov	r3, r1
 8007bda:	4614      	mov	r4, r2
 8007bdc:	195b      	adds	r3, r3, r5
 8007bde:	eb44 0406 	adc.w	r4, r4, r6
 8007be2:	f04f 0100 	mov.w	r1, #0
 8007be6:	f04f 0200 	mov.w	r2, #0
 8007bea:	02a2      	lsls	r2, r4, #10
 8007bec:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007bf0:	0299      	lsls	r1, r3, #10
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	4614      	mov	r4, r2
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f04f 0400 	mov.w	r4, #0
 8007c00:	461a      	mov	r2, r3
 8007c02:	4623      	mov	r3, r4
 8007c04:	f7f9 f890 	bl	8000d28 <__aeabi_uldivmod>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	460c      	mov	r4, r1
 8007c0c:	60fb      	str	r3, [r7, #12]
 8007c0e:	e049      	b.n	8007ca4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c10:	4b2f      	ldr	r3, [pc, #188]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	099b      	lsrs	r3, r3, #6
 8007c16:	f04f 0400 	mov.w	r4, #0
 8007c1a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007c1e:	f04f 0200 	mov.w	r2, #0
 8007c22:	ea03 0501 	and.w	r5, r3, r1
 8007c26:	ea04 0602 	and.w	r6, r4, r2
 8007c2a:	4629      	mov	r1, r5
 8007c2c:	4632      	mov	r2, r6
 8007c2e:	f04f 0300 	mov.w	r3, #0
 8007c32:	f04f 0400 	mov.w	r4, #0
 8007c36:	0154      	lsls	r4, r2, #5
 8007c38:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007c3c:	014b      	lsls	r3, r1, #5
 8007c3e:	4619      	mov	r1, r3
 8007c40:	4622      	mov	r2, r4
 8007c42:	1b49      	subs	r1, r1, r5
 8007c44:	eb62 0206 	sbc.w	r2, r2, r6
 8007c48:	f04f 0300 	mov.w	r3, #0
 8007c4c:	f04f 0400 	mov.w	r4, #0
 8007c50:	0194      	lsls	r4, r2, #6
 8007c52:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007c56:	018b      	lsls	r3, r1, #6
 8007c58:	1a5b      	subs	r3, r3, r1
 8007c5a:	eb64 0402 	sbc.w	r4, r4, r2
 8007c5e:	f04f 0100 	mov.w	r1, #0
 8007c62:	f04f 0200 	mov.w	r2, #0
 8007c66:	00e2      	lsls	r2, r4, #3
 8007c68:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007c6c:	00d9      	lsls	r1, r3, #3
 8007c6e:	460b      	mov	r3, r1
 8007c70:	4614      	mov	r4, r2
 8007c72:	195b      	adds	r3, r3, r5
 8007c74:	eb44 0406 	adc.w	r4, r4, r6
 8007c78:	f04f 0100 	mov.w	r1, #0
 8007c7c:	f04f 0200 	mov.w	r2, #0
 8007c80:	02a2      	lsls	r2, r4, #10
 8007c82:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007c86:	0299      	lsls	r1, r3, #10
 8007c88:	460b      	mov	r3, r1
 8007c8a:	4614      	mov	r4, r2
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	4621      	mov	r1, r4
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f04f 0400 	mov.w	r4, #0
 8007c96:	461a      	mov	r2, r3
 8007c98:	4623      	mov	r3, r4
 8007c9a:	f7f9 f845 	bl	8000d28 <__aeabi_uldivmod>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	460c      	mov	r4, r1
 8007ca2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ca4:	4b0a      	ldr	r3, [pc, #40]	; (8007cd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	0c1b      	lsrs	r3, r3, #16
 8007caa:	f003 0303 	and.w	r3, r3, #3
 8007cae:	3301      	adds	r3, #1
 8007cb0:	005b      	lsls	r3, r3, #1
 8007cb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cbc:	60bb      	str	r3, [r7, #8]
      break;
 8007cbe:	e002      	b.n	8007cc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cc0:	4b04      	ldr	r3, [pc, #16]	; (8007cd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007cc2:	60bb      	str	r3, [r7, #8]
      break;
 8007cc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cc6:	68bb      	ldr	r3, [r7, #8]
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cd0:	40023800 	.word	0x40023800
 8007cd4:	00f42400 	.word	0x00f42400

08007cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cd8:	b480      	push	{r7}
 8007cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007cdc:	4b03      	ldr	r3, [pc, #12]	; (8007cec <HAL_RCC_GetHCLKFreq+0x14>)
 8007cde:	681b      	ldr	r3, [r3, #0]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr
 8007cea:	bf00      	nop
 8007cec:	20000000 	.word	0x20000000

08007cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007cf4:	f7ff fff0 	bl	8007cd8 <HAL_RCC_GetHCLKFreq>
 8007cf8:	4601      	mov	r1, r0
 8007cfa:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007cfc:	689b      	ldr	r3, [r3, #8]
 8007cfe:	0a9b      	lsrs	r3, r3, #10
 8007d00:	f003 0307 	and.w	r3, r3, #7
 8007d04:	4a03      	ldr	r2, [pc, #12]	; (8007d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d06:	5cd3      	ldrb	r3, [r2, r3]
 8007d08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	40023800 	.word	0x40023800
 8007d14:	0800e850 	.word	0x0800e850

08007d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d1c:	f7ff ffdc 	bl	8007cd8 <HAL_RCC_GetHCLKFreq>
 8007d20:	4601      	mov	r1, r0
 8007d22:	4b05      	ldr	r3, [pc, #20]	; (8007d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	0b5b      	lsrs	r3, r3, #13
 8007d28:	f003 0307 	and.w	r3, r3, #7
 8007d2c:	4a03      	ldr	r2, [pc, #12]	; (8007d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d2e:	5cd3      	ldrb	r3, [r2, r3]
 8007d30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	40023800 	.word	0x40023800
 8007d3c:	0800e850 	.word	0x0800e850

08007d40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d101      	bne.n	8007d52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e01d      	b.n	8007d8e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d106      	bne.n	8007d6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f7fc fc56 	bl	8004618 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2202      	movs	r2, #2
 8007d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	3304      	adds	r3, #4
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	4610      	mov	r0, r2
 8007d80:	f000 fd12 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3708      	adds	r7, #8
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}

08007d96 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b085      	sub	sp, #20
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f003 0307 	and.w	r3, r3, #7
 8007db0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2b06      	cmp	r3, #6
 8007db6:	d007      	beq.n	8007dc8 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f042 0201 	orr.w	r2, r2, #1
 8007dc6:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007dde:	b480      	push	{r7}
 8007de0:	b085      	sub	sp, #20
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68da      	ldr	r2, [r3, #12]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f042 0201 	orr.w	r2, r2, #1
 8007df4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f003 0307 	and.w	r3, r3, #7
 8007e00:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2b06      	cmp	r3, #6
 8007e06:	d007      	beq.n	8007e18 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f042 0201 	orr.w	r2, r2, #1
 8007e16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007e26:	b480      	push	{r7}
 8007e28:	b083      	sub	sp, #12
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68da      	ldr	r2, [r3, #12]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f022 0201 	bic.w	r2, r2, #1
 8007e3c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6a1a      	ldr	r2, [r3, #32]
 8007e44:	f241 1311 	movw	r3, #4369	; 0x1111
 8007e48:	4013      	ands	r3, r2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10f      	bne.n	8007e6e <HAL_TIM_Base_Stop_IT+0x48>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6a1a      	ldr	r2, [r3, #32]
 8007e54:	f240 4344 	movw	r3, #1092	; 0x444
 8007e58:	4013      	ands	r3, r2
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d107      	bne.n	8007e6e <HAL_TIM_Base_Stop_IT+0x48>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f022 0201 	bic.w	r2, r2, #1
 8007e6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e6e:	2300      	movs	r3, #0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	370c      	adds	r7, #12
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e01d      	b.n	8007eca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d106      	bne.n	8007ea8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f815 	bl	8007ed2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2202      	movs	r2, #2
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3304      	adds	r3, #4
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4610      	mov	r0, r2
 8007ebc:	f000 fc74 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ec8:	2300      	movs	r3, #0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}

08007ed2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b083      	sub	sp, #12
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007eda:	bf00      	nop
 8007edc:	370c      	adds	r7, #12
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
	...

08007ee8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b084      	sub	sp, #16
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f001 f868 	bl	8008fd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a15      	ldr	r2, [pc, #84]	; (8007f5c <HAL_TIM_PWM_Start+0x74>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d004      	beq.n	8007f14 <HAL_TIM_PWM_Start+0x2c>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a14      	ldr	r2, [pc, #80]	; (8007f60 <HAL_TIM_PWM_Start+0x78>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d101      	bne.n	8007f18 <HAL_TIM_PWM_Start+0x30>
 8007f14:	2301      	movs	r3, #1
 8007f16:	e000      	b.n	8007f1a <HAL_TIM_PWM_Start+0x32>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d007      	beq.n	8007f2e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f2c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	f003 0307 	and.w	r3, r3, #7
 8007f38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	2b06      	cmp	r3, #6
 8007f3e:	d007      	beq.n	8007f50 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f042 0201 	orr.w	r2, r2, #1
 8007f4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	40010000 	.word	0x40010000
 8007f60:	40010400 	.word	0x40010400

08007f64 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b082      	sub	sp, #8
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e01d      	b.n	8007fb2 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f7c:	b2db      	uxtb	r3, r3
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d106      	bne.n	8007f90 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 f815 	bl	8007fba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2202      	movs	r2, #2
 8007f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	3304      	adds	r3, #4
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	4610      	mov	r0, r2
 8007fa4:	f000 fc00 	bl	80087a8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fb0:	2300      	movs	r3, #0
}
 8007fb2:	4618      	mov	r0, r3
 8007fb4:	3708      	adds	r7, #8
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}

08007fba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b083      	sub	sp, #12
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007fc2:	bf00      	nop
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr
	...

08007fd0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	2b0c      	cmp	r3, #12
 8007fde:	d841      	bhi.n	8008064 <HAL_TIM_IC_Start_IT+0x94>
 8007fe0:	a201      	add	r2, pc, #4	; (adr r2, 8007fe8 <HAL_TIM_IC_Start_IT+0x18>)
 8007fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe6:	bf00      	nop
 8007fe8:	0800801d 	.word	0x0800801d
 8007fec:	08008065 	.word	0x08008065
 8007ff0:	08008065 	.word	0x08008065
 8007ff4:	08008065 	.word	0x08008065
 8007ff8:	0800802f 	.word	0x0800802f
 8007ffc:	08008065 	.word	0x08008065
 8008000:	08008065 	.word	0x08008065
 8008004:	08008065 	.word	0x08008065
 8008008:	08008041 	.word	0x08008041
 800800c:	08008065 	.word	0x08008065
 8008010:	08008065 	.word	0x08008065
 8008014:	08008065 	.word	0x08008065
 8008018:	08008053 	.word	0x08008053
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68da      	ldr	r2, [r3, #12]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f042 0202 	orr.w	r2, r2, #2
 800802a:	60da      	str	r2, [r3, #12]
      break;
 800802c:	e01b      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68da      	ldr	r2, [r3, #12]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f042 0204 	orr.w	r2, r2, #4
 800803c:	60da      	str	r2, [r3, #12]
      break;
 800803e:	e012      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68da      	ldr	r2, [r3, #12]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0208 	orr.w	r2, r2, #8
 800804e:	60da      	str	r2, [r3, #12]
      break;
 8008050:	e009      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68da      	ldr	r2, [r3, #12]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f042 0210 	orr.w	r2, r2, #16
 8008060:	60da      	str	r2, [r3, #12]
      break;
 8008062:	e000      	b.n	8008066 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8008064:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2201      	movs	r2, #1
 800806c:	6839      	ldr	r1, [r7, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f000 ffae 	bl	8008fd0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f003 0307 	and.w	r3, r3, #7
 800807e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b06      	cmp	r3, #6
 8008084:	d007      	beq.n	8008096 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f042 0201 	orr.w	r2, r2, #1
 8008094:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008096:	2300      	movs	r3, #0
}
 8008098:	4618      	mov	r0, r3
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}

080080a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d122      	bne.n	80080fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f003 0302 	and.w	r3, r3, #2
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d11b      	bne.n	80080fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f06f 0202 	mvn.w	r2, #2
 80080cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	699b      	ldr	r3, [r3, #24]
 80080da:	f003 0303 	and.w	r3, r3, #3
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d003      	beq.n	80080ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7fb fbae 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 80080e8:	e005      	b.n	80080f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fb3e 	bl	800876c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fb45 	bl	8008780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	f003 0304 	and.w	r3, r3, #4
 8008106:	2b04      	cmp	r3, #4
 8008108:	d122      	bne.n	8008150 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	f003 0304 	and.w	r3, r3, #4
 8008114:	2b04      	cmp	r3, #4
 8008116:	d11b      	bne.n	8008150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f06f 0204 	mvn.w	r2, #4
 8008120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2202      	movs	r2, #2
 8008126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008132:	2b00      	cmp	r3, #0
 8008134:	d003      	beq.n	800813e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f7fb fb84 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 800813c:	e005      	b.n	800814a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 fb14 	bl	800876c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fb1b 	bl	8008780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	f003 0308 	and.w	r3, r3, #8
 800815a:	2b08      	cmp	r3, #8
 800815c:	d122      	bne.n	80081a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f003 0308 	and.w	r3, r3, #8
 8008168:	2b08      	cmp	r3, #8
 800816a:	d11b      	bne.n	80081a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0208 	mvn.w	r2, #8
 8008174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2204      	movs	r2, #4
 800817a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	f003 0303 	and.w	r3, r3, #3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7fb fb5a 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 8008190:	e005      	b.n	800819e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 faea 	bl	800876c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 faf1 	bl	8008780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	f003 0310 	and.w	r3, r3, #16
 80081ae:	2b10      	cmp	r3, #16
 80081b0:	d122      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	f003 0310 	and.w	r3, r3, #16
 80081bc:	2b10      	cmp	r3, #16
 80081be:	d11b      	bne.n	80081f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f06f 0210 	mvn.w	r2, #16
 80081c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2208      	movs	r2, #8
 80081ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f7fb fb30 	bl	8003844 <HAL_TIM_IC_CaptureCallback>
 80081e4:	e005      	b.n	80081f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fac0 	bl	800876c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 fac7 	bl	8008780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	691b      	ldr	r3, [r3, #16]
 80081fe:	f003 0301 	and.w	r3, r3, #1
 8008202:	2b01      	cmp	r3, #1
 8008204:	d10e      	bne.n	8008224 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68db      	ldr	r3, [r3, #12]
 800820c:	f003 0301 	and.w	r3, r3, #1
 8008210:	2b01      	cmp	r3, #1
 8008212:	d107      	bne.n	8008224 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f06f 0201 	mvn.w	r2, #1
 800821c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f7fb fa72 	bl	8003708 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822e:	2b80      	cmp	r3, #128	; 0x80
 8008230:	d10e      	bne.n	8008250 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800823c:	2b80      	cmp	r3, #128	; 0x80
 800823e:	d107      	bne.n	8008250 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 ff6c 	bl	8009128 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	691b      	ldr	r3, [r3, #16]
 8008256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800825a:	2b40      	cmp	r3, #64	; 0x40
 800825c:	d10e      	bne.n	800827c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008268:	2b40      	cmp	r3, #64	; 0x40
 800826a:	d107      	bne.n	800827c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa8c 	bl	8008794 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	691b      	ldr	r3, [r3, #16]
 8008282:	f003 0320 	and.w	r3, r3, #32
 8008286:	2b20      	cmp	r3, #32
 8008288:	d10e      	bne.n	80082a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f003 0320 	and.w	r3, r3, #32
 8008294:	2b20      	cmp	r3, #32
 8008296:	d107      	bne.n	80082a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f06f 0220 	mvn.w	r2, #32
 80082a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 ff36 	bl	8009114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082a8:	bf00      	nop
 80082aa:	3708      	adds	r7, #8
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}

080082b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	60f8      	str	r0, [r7, #12]
 80082b8:	60b9      	str	r1, [r7, #8]
 80082ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d101      	bne.n	80082ca <HAL_TIM_IC_ConfigChannel+0x1a>
 80082c6:	2302      	movs	r3, #2
 80082c8:	e08a      	b.n	80083e0 <HAL_TIM_IC_ConfigChannel+0x130>
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2201      	movs	r2, #1
 80082ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2202      	movs	r2, #2
 80082d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d11b      	bne.n	8008318 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	6819      	ldr	r1, [r3, #0]
 80082e8:	68bb      	ldr	r3, [r7, #8]
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	68db      	ldr	r3, [r3, #12]
 80082f0:	f000 fcaa 	bl	8008c48 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	699a      	ldr	r2, [r3, #24]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 020c 	bic.w	r2, r2, #12
 8008302:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	6999      	ldr	r1, [r3, #24]
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	689a      	ldr	r2, [r3, #8]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	430a      	orrs	r2, r1
 8008314:	619a      	str	r2, [r3, #24]
 8008316:	e05a      	b.n	80083ce <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2b04      	cmp	r3, #4
 800831c:	d11c      	bne.n	8008358 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6818      	ldr	r0, [r3, #0]
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	6819      	ldr	r1, [r3, #0]
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	685a      	ldr	r2, [r3, #4]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	f000 fd2e 	bl	8008d8e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	699a      	ldr	r2, [r3, #24]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008340:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6999      	ldr	r1, [r3, #24]
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	021a      	lsls	r2, r3, #8
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	430a      	orrs	r2, r1
 8008354:	619a      	str	r2, [r3, #24]
 8008356:	e03a      	b.n	80083ce <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2b08      	cmp	r3, #8
 800835c:	d11b      	bne.n	8008396 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	6818      	ldr	r0, [r3, #0]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	6819      	ldr	r1, [r3, #0]
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	685a      	ldr	r2, [r3, #4]
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	f000 fd7b 	bl	8008e68 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	69da      	ldr	r2, [r3, #28]
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 020c 	bic.w	r2, r2, #12
 8008380:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	69d9      	ldr	r1, [r3, #28]
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	689a      	ldr	r2, [r3, #8]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	61da      	str	r2, [r3, #28]
 8008394:	e01b      	b.n	80083ce <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6818      	ldr	r0, [r3, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	6819      	ldr	r1, [r3, #0]
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	685a      	ldr	r2, [r3, #4]
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f000 fd9b 	bl	8008ee0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	69da      	ldr	r2, [r3, #28]
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80083b8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	69d9      	ldr	r1, [r3, #28]
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	021a      	lsls	r2, r3, #8
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2201      	movs	r2, #1
 80083d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083fa:	2b01      	cmp	r3, #1
 80083fc:	d101      	bne.n	8008402 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80083fe:	2302      	movs	r3, #2
 8008400:	e0b4      	b.n	800856c <HAL_TIM_PWM_ConfigChannel+0x184>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	2202      	movs	r2, #2
 800840e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2b0c      	cmp	r3, #12
 8008416:	f200 809f 	bhi.w	8008558 <HAL_TIM_PWM_ConfigChannel+0x170>
 800841a:	a201      	add	r2, pc, #4	; (adr r2, 8008420 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800841c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008420:	08008455 	.word	0x08008455
 8008424:	08008559 	.word	0x08008559
 8008428:	08008559 	.word	0x08008559
 800842c:	08008559 	.word	0x08008559
 8008430:	08008495 	.word	0x08008495
 8008434:	08008559 	.word	0x08008559
 8008438:	08008559 	.word	0x08008559
 800843c:	08008559 	.word	0x08008559
 8008440:	080084d7 	.word	0x080084d7
 8008444:	08008559 	.word	0x08008559
 8008448:	08008559 	.word	0x08008559
 800844c:	08008559 	.word	0x08008559
 8008450:	08008517 	.word	0x08008517
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	68b9      	ldr	r1, [r7, #8]
 800845a:	4618      	mov	r0, r3
 800845c:	f000 fa44 	bl	80088e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	699a      	ldr	r2, [r3, #24]
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f042 0208 	orr.w	r2, r2, #8
 800846e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	699a      	ldr	r2, [r3, #24]
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f022 0204 	bic.w	r2, r2, #4
 800847e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	6999      	ldr	r1, [r3, #24]
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	691a      	ldr	r2, [r3, #16]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	430a      	orrs	r2, r1
 8008490:	619a      	str	r2, [r3, #24]
      break;
 8008492:	e062      	b.n	800855a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68b9      	ldr	r1, [r7, #8]
 800849a:	4618      	mov	r0, r3
 800849c:	f000 fa94 	bl	80089c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	699a      	ldr	r2, [r3, #24]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	699a      	ldr	r2, [r3, #24]
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	6999      	ldr	r1, [r3, #24]
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	691b      	ldr	r3, [r3, #16]
 80084ca:	021a      	lsls	r2, r3, #8
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	430a      	orrs	r2, r1
 80084d2:	619a      	str	r2, [r3, #24]
      break;
 80084d4:	e041      	b.n	800855a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68b9      	ldr	r1, [r7, #8]
 80084dc:	4618      	mov	r0, r3
 80084de:	f000 fae9 	bl	8008ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	69da      	ldr	r2, [r3, #28]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f042 0208 	orr.w	r2, r2, #8
 80084f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	69da      	ldr	r2, [r3, #28]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f022 0204 	bic.w	r2, r2, #4
 8008500:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	69d9      	ldr	r1, [r3, #28]
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	691a      	ldr	r2, [r3, #16]
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	430a      	orrs	r2, r1
 8008512:	61da      	str	r2, [r3, #28]
      break;
 8008514:	e021      	b.n	800855a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	68b9      	ldr	r1, [r7, #8]
 800851c:	4618      	mov	r0, r3
 800851e:	f000 fb3d 	bl	8008b9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	69da      	ldr	r2, [r3, #28]
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008530:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	69da      	ldr	r2, [r3, #28]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008540:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69d9      	ldr	r1, [r3, #28]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	691b      	ldr	r3, [r3, #16]
 800854c:	021a      	lsls	r2, r3, #8
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	430a      	orrs	r2, r1
 8008554:	61da      	str	r2, [r3, #28]
      break;
 8008556:	e000      	b.n	800855a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8008558:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2201      	movs	r2, #1
 800855e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800856a:	2300      	movs	r3, #0
}
 800856c:	4618      	mov	r0, r3
 800856e:	3710      	adds	r7, #16
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b084      	sub	sp, #16
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008584:	2b01      	cmp	r3, #1
 8008586:	d101      	bne.n	800858c <HAL_TIM_ConfigClockSource+0x18>
 8008588:	2302      	movs	r3, #2
 800858a:	e0a6      	b.n	80086da <HAL_TIM_ConfigClockSource+0x166>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80085aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80085b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	2b40      	cmp	r3, #64	; 0x40
 80085c2:	d067      	beq.n	8008694 <HAL_TIM_ConfigClockSource+0x120>
 80085c4:	2b40      	cmp	r3, #64	; 0x40
 80085c6:	d80b      	bhi.n	80085e0 <HAL_TIM_ConfigClockSource+0x6c>
 80085c8:	2b10      	cmp	r3, #16
 80085ca:	d073      	beq.n	80086b4 <HAL_TIM_ConfigClockSource+0x140>
 80085cc:	2b10      	cmp	r3, #16
 80085ce:	d802      	bhi.n	80085d6 <HAL_TIM_ConfigClockSource+0x62>
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d06f      	beq.n	80086b4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80085d4:	e078      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80085d6:	2b20      	cmp	r3, #32
 80085d8:	d06c      	beq.n	80086b4 <HAL_TIM_ConfigClockSource+0x140>
 80085da:	2b30      	cmp	r3, #48	; 0x30
 80085dc:	d06a      	beq.n	80086b4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80085de:	e073      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80085e0:	2b70      	cmp	r3, #112	; 0x70
 80085e2:	d00d      	beq.n	8008600 <HAL_TIM_ConfigClockSource+0x8c>
 80085e4:	2b70      	cmp	r3, #112	; 0x70
 80085e6:	d804      	bhi.n	80085f2 <HAL_TIM_ConfigClockSource+0x7e>
 80085e8:	2b50      	cmp	r3, #80	; 0x50
 80085ea:	d033      	beq.n	8008654 <HAL_TIM_ConfigClockSource+0xe0>
 80085ec:	2b60      	cmp	r3, #96	; 0x60
 80085ee:	d041      	beq.n	8008674 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80085f0:	e06a      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80085f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085f6:	d066      	beq.n	80086c6 <HAL_TIM_ConfigClockSource+0x152>
 80085f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085fc:	d017      	beq.n	800862e <HAL_TIM_ConfigClockSource+0xba>
      break;
 80085fe:	e063      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6818      	ldr	r0, [r3, #0]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	6899      	ldr	r1, [r3, #8]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685a      	ldr	r2, [r3, #4]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	f000 fcbe 	bl	8008f90 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008622:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	68fa      	ldr	r2, [r7, #12]
 800862a:	609a      	str	r2, [r3, #8]
      break;
 800862c:	e04c      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6818      	ldr	r0, [r3, #0]
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	6899      	ldr	r1, [r3, #8]
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	685a      	ldr	r2, [r3, #4]
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	f000 fca7 	bl	8008f90 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689a      	ldr	r2, [r3, #8]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008650:	609a      	str	r2, [r3, #8]
      break;
 8008652:	e039      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6818      	ldr	r0, [r3, #0]
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	6859      	ldr	r1, [r3, #4]
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	461a      	mov	r2, r3
 8008662:	f000 fb65 	bl	8008d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2150      	movs	r1, #80	; 0x50
 800866c:	4618      	mov	r0, r3
 800866e:	f000 fc74 	bl	8008f5a <TIM_ITRx_SetConfig>
      break;
 8008672:	e029      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6818      	ldr	r0, [r3, #0]
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	6859      	ldr	r1, [r3, #4]
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	461a      	mov	r2, r3
 8008682:	f000 fbc1 	bl	8008e08 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2160      	movs	r1, #96	; 0x60
 800868c:	4618      	mov	r0, r3
 800868e:	f000 fc64 	bl	8008f5a <TIM_ITRx_SetConfig>
      break;
 8008692:	e019      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6818      	ldr	r0, [r3, #0]
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	6859      	ldr	r1, [r3, #4]
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	461a      	mov	r2, r3
 80086a2:	f000 fb45 	bl	8008d30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	2140      	movs	r1, #64	; 0x40
 80086ac:	4618      	mov	r0, r3
 80086ae:	f000 fc54 	bl	8008f5a <TIM_ITRx_SetConfig>
      break;
 80086b2:	e009      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681a      	ldr	r2, [r3, #0]
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4619      	mov	r1, r3
 80086be:	4610      	mov	r0, r2
 80086c0:	f000 fc4b 	bl	8008f5a <TIM_ITRx_SetConfig>
      break;
 80086c4:	e000      	b.n	80086c8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80086c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3710      	adds	r7, #16
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
	...

080086e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b085      	sub	sp, #20
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80086ee:	2300      	movs	r3, #0
 80086f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	2b0c      	cmp	r3, #12
 80086f6:	d831      	bhi.n	800875c <HAL_TIM_ReadCapturedValue+0x78>
 80086f8:	a201      	add	r2, pc, #4	; (adr r2, 8008700 <HAL_TIM_ReadCapturedValue+0x1c>)
 80086fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086fe:	bf00      	nop
 8008700:	08008735 	.word	0x08008735
 8008704:	0800875d 	.word	0x0800875d
 8008708:	0800875d 	.word	0x0800875d
 800870c:	0800875d 	.word	0x0800875d
 8008710:	0800873f 	.word	0x0800873f
 8008714:	0800875d 	.word	0x0800875d
 8008718:	0800875d 	.word	0x0800875d
 800871c:	0800875d 	.word	0x0800875d
 8008720:	08008749 	.word	0x08008749
 8008724:	0800875d 	.word	0x0800875d
 8008728:	0800875d 	.word	0x0800875d
 800872c:	0800875d 	.word	0x0800875d
 8008730:	08008753 	.word	0x08008753
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800873a:	60fb      	str	r3, [r7, #12]

      break;
 800873c:	e00f      	b.n	800875e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008744:	60fb      	str	r3, [r7, #12]

      break;
 8008746:	e00a      	b.n	800875e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800874e:	60fb      	str	r3, [r7, #12]

      break;
 8008750:	e005      	b.n	800875e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008758:	60fb      	str	r3, [r7, #12]

      break;
 800875a:	e000      	b.n	800875e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800875c:	bf00      	nop
  }

  return tmpreg;
 800875e:	68fb      	ldr	r3, [r7, #12]
}
 8008760:	4618      	mov	r0, r3
 8008762:	3714      	adds	r7, #20
 8008764:	46bd      	mov	sp, r7
 8008766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876a:	4770      	bx	lr

0800876c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008774:	bf00      	nop
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008780:	b480      	push	{r7}
 8008782:	b083      	sub	sp, #12
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008788:	bf00      	nop
 800878a:	370c      	adds	r7, #12
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	4a40      	ldr	r2, [pc, #256]	; (80088bc <TIM_Base_SetConfig+0x114>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d013      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087c6:	d00f      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a3d      	ldr	r2, [pc, #244]	; (80088c0 <TIM_Base_SetConfig+0x118>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d00b      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	4a3c      	ldr	r2, [pc, #240]	; (80088c4 <TIM_Base_SetConfig+0x11c>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d007      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4a3b      	ldr	r2, [pc, #236]	; (80088c8 <TIM_Base_SetConfig+0x120>)
 80087dc:	4293      	cmp	r3, r2
 80087de:	d003      	beq.n	80087e8 <TIM_Base_SetConfig+0x40>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a3a      	ldr	r2, [pc, #232]	; (80088cc <TIM_Base_SetConfig+0x124>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d108      	bne.n	80087fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	4313      	orrs	r3, r2
 80087f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a2f      	ldr	r2, [pc, #188]	; (80088bc <TIM_Base_SetConfig+0x114>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d02b      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008808:	d027      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a2c      	ldr	r2, [pc, #176]	; (80088c0 <TIM_Base_SetConfig+0x118>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d023      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a2b      	ldr	r2, [pc, #172]	; (80088c4 <TIM_Base_SetConfig+0x11c>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d01f      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a2a      	ldr	r2, [pc, #168]	; (80088c8 <TIM_Base_SetConfig+0x120>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d01b      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	4a29      	ldr	r2, [pc, #164]	; (80088cc <TIM_Base_SetConfig+0x124>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d017      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	4a28      	ldr	r2, [pc, #160]	; (80088d0 <TIM_Base_SetConfig+0x128>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d013      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4a27      	ldr	r2, [pc, #156]	; (80088d4 <TIM_Base_SetConfig+0x12c>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d00f      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	4a26      	ldr	r2, [pc, #152]	; (80088d8 <TIM_Base_SetConfig+0x130>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d00b      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a25      	ldr	r2, [pc, #148]	; (80088dc <TIM_Base_SetConfig+0x134>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d007      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a24      	ldr	r2, [pc, #144]	; (80088e0 <TIM_Base_SetConfig+0x138>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d003      	beq.n	800885a <TIM_Base_SetConfig+0xb2>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a23      	ldr	r2, [pc, #140]	; (80088e4 <TIM_Base_SetConfig+0x13c>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d108      	bne.n	800886c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	68fa      	ldr	r2, [r7, #12]
 8008868:	4313      	orrs	r3, r2
 800886a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	695b      	ldr	r3, [r3, #20]
 8008876:	4313      	orrs	r3, r2
 8008878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	68fa      	ldr	r2, [r7, #12]
 800887e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	689a      	ldr	r2, [r3, #8]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	681a      	ldr	r2, [r3, #0]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a0a      	ldr	r2, [pc, #40]	; (80088bc <TIM_Base_SetConfig+0x114>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d003      	beq.n	80088a0 <TIM_Base_SetConfig+0xf8>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a0c      	ldr	r2, [pc, #48]	; (80088cc <TIM_Base_SetConfig+0x124>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d103      	bne.n	80088a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	691a      	ldr	r2, [r3, #16]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2201      	movs	r2, #1
 80088ac:	615a      	str	r2, [r3, #20]
}
 80088ae:	bf00      	nop
 80088b0:	3714      	adds	r7, #20
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
 80088ba:	bf00      	nop
 80088bc:	40010000 	.word	0x40010000
 80088c0:	40000400 	.word	0x40000400
 80088c4:	40000800 	.word	0x40000800
 80088c8:	40000c00 	.word	0x40000c00
 80088cc:	40010400 	.word	0x40010400
 80088d0:	40014000 	.word	0x40014000
 80088d4:	40014400 	.word	0x40014400
 80088d8:	40014800 	.word	0x40014800
 80088dc:	40001800 	.word	0x40001800
 80088e0:	40001c00 	.word	0x40001c00
 80088e4:	40002000 	.word	0x40002000

080088e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b087      	sub	sp, #28
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	f023 0201 	bic.w	r2, r3, #1
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a1b      	ldr	r3, [r3, #32]
 8008902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0303 	bic.w	r3, r3, #3
 800891e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	4313      	orrs	r3, r2
 8008928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800892a:	697b      	ldr	r3, [r7, #20]
 800892c:	f023 0302 	bic.w	r3, r3, #2
 8008930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	4313      	orrs	r3, r2
 800893a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	4a20      	ldr	r2, [pc, #128]	; (80089c0 <TIM_OC1_SetConfig+0xd8>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d003      	beq.n	800894c <TIM_OC1_SetConfig+0x64>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	4a1f      	ldr	r2, [pc, #124]	; (80089c4 <TIM_OC1_SetConfig+0xdc>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d10c      	bne.n	8008966 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	f023 0308 	bic.w	r3, r3, #8
 8008952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	4313      	orrs	r3, r2
 800895c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f023 0304 	bic.w	r3, r3, #4
 8008964:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a15      	ldr	r2, [pc, #84]	; (80089c0 <TIM_OC1_SetConfig+0xd8>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d003      	beq.n	8008976 <TIM_OC1_SetConfig+0x8e>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a14      	ldr	r2, [pc, #80]	; (80089c4 <TIM_OC1_SetConfig+0xdc>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d111      	bne.n	800899a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800897c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008984:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	695b      	ldr	r3, [r3, #20]
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	4313      	orrs	r3, r2
 800898e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	699b      	ldr	r3, [r3, #24]
 8008994:	693a      	ldr	r2, [r7, #16]
 8008996:	4313      	orrs	r3, r2
 8008998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	693a      	ldr	r2, [r7, #16]
 800899e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	68fa      	ldr	r2, [r7, #12]
 80089a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	697a      	ldr	r2, [r7, #20]
 80089b2:	621a      	str	r2, [r3, #32]
}
 80089b4:	bf00      	nop
 80089b6:	371c      	adds	r7, #28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	40010000 	.word	0x40010000
 80089c4:	40010400 	.word	0x40010400

080089c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b087      	sub	sp, #28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a1b      	ldr	r3, [r3, #32]
 80089d6:	f023 0210 	bic.w	r2, r3, #16
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6a1b      	ldr	r3, [r3, #32]
 80089e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	699b      	ldr	r3, [r3, #24]
 80089ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	021b      	lsls	r3, r3, #8
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	f023 0320 	bic.w	r3, r3, #32
 8008a12:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	011b      	lsls	r3, r3, #4
 8008a1a:	697a      	ldr	r2, [r7, #20]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a22      	ldr	r2, [pc, #136]	; (8008aac <TIM_OC2_SetConfig+0xe4>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d003      	beq.n	8008a30 <TIM_OC2_SetConfig+0x68>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a21      	ldr	r2, [pc, #132]	; (8008ab0 <TIM_OC2_SetConfig+0xe8>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d10d      	bne.n	8008a4c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	011b      	lsls	r3, r3, #4
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a17      	ldr	r2, [pc, #92]	; (8008aac <TIM_OC2_SetConfig+0xe4>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d003      	beq.n	8008a5c <TIM_OC2_SetConfig+0x94>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a16      	ldr	r2, [pc, #88]	; (8008ab0 <TIM_OC2_SetConfig+0xe8>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d113      	bne.n	8008a84 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a64:	693b      	ldr	r3, [r7, #16]
 8008a66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	009b      	lsls	r3, r3, #2
 8008a72:	693a      	ldr	r2, [r7, #16]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	699b      	ldr	r3, [r3, #24]
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	693a      	ldr	r2, [r7, #16]
 8008a80:	4313      	orrs	r3, r2
 8008a82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	693a      	ldr	r2, [r7, #16]
 8008a88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	697a      	ldr	r2, [r7, #20]
 8008a9c:	621a      	str	r2, [r3, #32]
}
 8008a9e:	bf00      	nop
 8008aa0:	371c      	adds	r7, #28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	40010000 	.word	0x40010000
 8008ab0:	40010400 	.word	0x40010400

08008ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b087      	sub	sp, #28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f023 0303 	bic.w	r3, r3, #3
 8008aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	689b      	ldr	r3, [r3, #8]
 8008b02:	021b      	lsls	r3, r3, #8
 8008b04:	697a      	ldr	r2, [r7, #20]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a21      	ldr	r2, [pc, #132]	; (8008b94 <TIM_OC3_SetConfig+0xe0>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d003      	beq.n	8008b1a <TIM_OC3_SetConfig+0x66>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a20      	ldr	r2, [pc, #128]	; (8008b98 <TIM_OC3_SetConfig+0xe4>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d10d      	bne.n	8008b36 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008b20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	021b      	lsls	r3, r3, #8
 8008b28:	697a      	ldr	r2, [r7, #20]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a16      	ldr	r2, [pc, #88]	; (8008b94 <TIM_OC3_SetConfig+0xe0>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d003      	beq.n	8008b46 <TIM_OC3_SetConfig+0x92>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	4a15      	ldr	r2, [pc, #84]	; (8008b98 <TIM_OC3_SetConfig+0xe4>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d113      	bne.n	8008b6e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	011b      	lsls	r3, r3, #4
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	699b      	ldr	r3, [r3, #24]
 8008b66:	011b      	lsls	r3, r3, #4
 8008b68:	693a      	ldr	r2, [r7, #16]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	693a      	ldr	r2, [r7, #16]
 8008b72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	68fa      	ldr	r2, [r7, #12]
 8008b78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	685a      	ldr	r2, [r3, #4]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	621a      	str	r2, [r3, #32]
}
 8008b88:	bf00      	nop
 8008b8a:	371c      	adds	r7, #28
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr
 8008b94:	40010000 	.word	0x40010000
 8008b98:	40010400 	.word	0x40010400

08008b9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b087      	sub	sp, #28
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
 8008ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a1b      	ldr	r3, [r3, #32]
 8008baa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	021b      	lsls	r3, r3, #8
 8008bda:	68fa      	ldr	r2, [r7, #12]
 8008bdc:	4313      	orrs	r3, r2
 8008bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008be6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	031b      	lsls	r3, r3, #12
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	4a12      	ldr	r2, [pc, #72]	; (8008c40 <TIM_OC4_SetConfig+0xa4>)
 8008bf8:	4293      	cmp	r3, r2
 8008bfa:	d003      	beq.n	8008c04 <TIM_OC4_SetConfig+0x68>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	4a11      	ldr	r2, [pc, #68]	; (8008c44 <TIM_OC4_SetConfig+0xa8>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d109      	bne.n	8008c18 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c04:	697b      	ldr	r3, [r7, #20]
 8008c06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	019b      	lsls	r3, r3, #6
 8008c12:	697a      	ldr	r2, [r7, #20]
 8008c14:	4313      	orrs	r3, r2
 8008c16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	697a      	ldr	r2, [r7, #20]
 8008c1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	68fa      	ldr	r2, [r7, #12]
 8008c22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	685a      	ldr	r2, [r3, #4]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	621a      	str	r2, [r3, #32]
}
 8008c32:	bf00      	nop
 8008c34:	371c      	adds	r7, #28
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	40010000 	.word	0x40010000
 8008c44:	40010400 	.word	0x40010400

08008c48 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b087      	sub	sp, #28
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	f023 0201 	bic.w	r2, r3, #1
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	699b      	ldr	r3, [r3, #24]
 8008c66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	6a1b      	ldr	r3, [r3, #32]
 8008c6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	4a28      	ldr	r2, [pc, #160]	; (8008d14 <TIM_TI1_SetConfig+0xcc>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d01b      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c7c:	d017      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	4a25      	ldr	r2, [pc, #148]	; (8008d18 <TIM_TI1_SetConfig+0xd0>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d013      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	4a24      	ldr	r2, [pc, #144]	; (8008d1c <TIM_TI1_SetConfig+0xd4>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00f      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	4a23      	ldr	r2, [pc, #140]	; (8008d20 <TIM_TI1_SetConfig+0xd8>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d00b      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	4a22      	ldr	r2, [pc, #136]	; (8008d24 <TIM_TI1_SetConfig+0xdc>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d007      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4a21      	ldr	r2, [pc, #132]	; (8008d28 <TIM_TI1_SetConfig+0xe0>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d003      	beq.n	8008cae <TIM_TI1_SetConfig+0x66>
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	4a20      	ldr	r2, [pc, #128]	; (8008d2c <TIM_TI1_SetConfig+0xe4>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d101      	bne.n	8008cb2 <TIM_TI1_SetConfig+0x6a>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e000      	b.n	8008cb4 <TIM_TI1_SetConfig+0x6c>
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d008      	beq.n	8008cca <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	f023 0303 	bic.w	r3, r3, #3
 8008cbe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008cc0:	697a      	ldr	r2, [r7, #20]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	617b      	str	r3, [r7, #20]
 8008cc8:	e003      	b.n	8008cd2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f043 0301 	orr.w	r3, r3, #1
 8008cd0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008cd8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	011b      	lsls	r3, r3, #4
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	f023 030a 	bic.w	r3, r3, #10
 8008cec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	f003 030a 	and.w	r3, r3, #10
 8008cf4:	693a      	ldr	r2, [r7, #16]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	697a      	ldr	r2, [r7, #20]
 8008cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	621a      	str	r2, [r3, #32]
}
 8008d06:	bf00      	nop
 8008d08:	371c      	adds	r7, #28
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
 8008d12:	bf00      	nop
 8008d14:	40010000 	.word	0x40010000
 8008d18:	40000400 	.word	0x40000400
 8008d1c:	40000800 	.word	0x40000800
 8008d20:	40000c00 	.word	0x40000c00
 8008d24:	40010400 	.word	0x40010400
 8008d28:	40014000 	.word	0x40014000
 8008d2c:	40001800 	.word	0x40001800

08008d30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b087      	sub	sp, #28
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6a1b      	ldr	r3, [r3, #32]
 8008d46:	f023 0201 	bic.w	r2, r3, #1
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	699b      	ldr	r3, [r3, #24]
 8008d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	011b      	lsls	r3, r3, #4
 8008d60:	693a      	ldr	r2, [r7, #16]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	f023 030a 	bic.w	r3, r3, #10
 8008d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	621a      	str	r2, [r3, #32]
}
 8008d82:	bf00      	nop
 8008d84:	371c      	adds	r7, #28
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr

08008d8e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d8e:	b480      	push	{r7}
 8008d90:	b087      	sub	sp, #28
 8008d92:	af00      	add	r7, sp, #0
 8008d94:	60f8      	str	r0, [r7, #12]
 8008d96:	60b9      	str	r1, [r7, #8]
 8008d98:	607a      	str	r2, [r7, #4]
 8008d9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6a1b      	ldr	r3, [r3, #32]
 8008da0:	f023 0210 	bic.w	r2, r3, #16
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	699b      	ldr	r3, [r3, #24]
 8008dac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008dba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	021b      	lsls	r3, r3, #8
 8008dc0:	697a      	ldr	r2, [r7, #20]
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008dcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	031b      	lsls	r3, r3, #12
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	697a      	ldr	r2, [r7, #20]
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008de0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	011b      	lsls	r3, r3, #4
 8008de6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	697a      	ldr	r2, [r7, #20]
 8008df4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	621a      	str	r2, [r3, #32]
}
 8008dfc:	bf00      	nop
 8008dfe:	371c      	adds	r7, #28
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b087      	sub	sp, #28
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	60f8      	str	r0, [r7, #12]
 8008e10:	60b9      	str	r1, [r7, #8]
 8008e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	6a1b      	ldr	r3, [r3, #32]
 8008e18:	f023 0210 	bic.w	r2, r3, #16
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	031b      	lsls	r3, r3, #12
 8008e38:	697a      	ldr	r2, [r7, #20]
 8008e3a:	4313      	orrs	r3, r2
 8008e3c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e44:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	011b      	lsls	r3, r3, #4
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	697a      	ldr	r2, [r7, #20]
 8008e54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	621a      	str	r2, [r3, #32]
}
 8008e5c:	bf00      	nop
 8008e5e:	371c      	adds	r7, #28
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr

08008e68 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	60f8      	str	r0, [r7, #12]
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	607a      	str	r2, [r7, #4]
 8008e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6a1b      	ldr	r3, [r3, #32]
 8008e7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	69db      	ldr	r3, [r3, #28]
 8008e86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6a1b      	ldr	r3, [r3, #32]
 8008e8c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	f023 0303 	bic.w	r3, r3, #3
 8008e94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ea4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	011b      	lsls	r3, r3, #4
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	697a      	ldr	r2, [r7, #20]
 8008eae:	4313      	orrs	r3, r2
 8008eb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008eb8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	021b      	lsls	r3, r3, #8
 8008ebe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	697a      	ldr	r2, [r7, #20]
 8008ecc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	693a      	ldr	r2, [r7, #16]
 8008ed2:	621a      	str	r2, [r3, #32]
}
 8008ed4:	bf00      	nop
 8008ed6:	371c      	adds	r7, #28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b087      	sub	sp, #28
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	607a      	str	r2, [r7, #4]
 8008eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	69db      	ldr	r3, [r3, #28]
 8008efe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6a1b      	ldr	r3, [r3, #32]
 8008f04:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f0c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	031b      	lsls	r3, r3, #12
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	697a      	ldr	r2, [r7, #20]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008f32:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	031b      	lsls	r3, r3, #12
 8008f38:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008f3c:	693a      	ldr	r2, [r7, #16]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	693a      	ldr	r2, [r7, #16]
 8008f4c:	621a      	str	r2, [r3, #32]
}
 8008f4e:	bf00      	nop
 8008f50:	371c      	adds	r7, #28
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr

08008f5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f5a:	b480      	push	{r7}
 8008f5c:	b085      	sub	sp, #20
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	689b      	ldr	r3, [r3, #8]
 8008f68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	f043 0307 	orr.w	r3, r3, #7
 8008f7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	609a      	str	r2, [r3, #8]
}
 8008f84:	bf00      	nop
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8e:	4770      	bx	lr

08008f90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b087      	sub	sp, #28
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	60f8      	str	r0, [r7, #12]
 8008f98:	60b9      	str	r1, [r7, #8]
 8008f9a:	607a      	str	r2, [r7, #4]
 8008f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008faa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008fac:	683b      	ldr	r3, [r7, #0]
 8008fae:	021a      	lsls	r2, r3, #8
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	431a      	orrs	r2, r3
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	4313      	orrs	r3, r2
 8008fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	697a      	ldr	r2, [r7, #20]
 8008fc2:	609a      	str	r2, [r3, #8]
}
 8008fc4:	bf00      	nop
 8008fc6:	371c      	adds	r7, #28
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b087      	sub	sp, #28
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	f003 031f 	and.w	r3, r3, #31
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fe8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	6a1a      	ldr	r2, [r3, #32]
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	43db      	mvns	r3, r3
 8008ff2:	401a      	ands	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6a1a      	ldr	r2, [r3, #32]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	f003 031f 	and.w	r3, r3, #31
 8009002:	6879      	ldr	r1, [r7, #4]
 8009004:	fa01 f303 	lsl.w	r3, r1, r3
 8009008:	431a      	orrs	r2, r3
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	621a      	str	r2, [r3, #32]
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
	...

0800901c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800901c:	b480      	push	{r7}
 800901e:	b085      	sub	sp, #20
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800902c:	2b01      	cmp	r3, #1
 800902e:	d101      	bne.n	8009034 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009030:	2302      	movs	r3, #2
 8009032:	e05a      	b.n	80090ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2202      	movs	r2, #2
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	685b      	ldr	r3, [r3, #4]
 800904a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800905a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	68fa      	ldr	r2, [r7, #12]
 800906c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a21      	ldr	r2, [pc, #132]	; (80090f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d022      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009080:	d01d      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a1d      	ldr	r2, [pc, #116]	; (80090fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d018      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4a1b      	ldr	r2, [pc, #108]	; (8009100 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d013      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a1a      	ldr	r2, [pc, #104]	; (8009104 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800909c:	4293      	cmp	r3, r2
 800909e:	d00e      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a18      	ldr	r2, [pc, #96]	; (8009108 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d009      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a17      	ldr	r2, [pc, #92]	; (800910c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d004      	beq.n	80090be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a15      	ldr	r2, [pc, #84]	; (8009110 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d10c      	bne.n	80090d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	68ba      	ldr	r2, [r7, #8]
 80090cc:	4313      	orrs	r3, r2
 80090ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	68ba      	ldr	r2, [r7, #8]
 80090d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2201      	movs	r2, #1
 80090dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3714      	adds	r7, #20
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	40010000 	.word	0x40010000
 80090fc:	40000400 	.word	0x40000400
 8009100:	40000800 	.word	0x40000800
 8009104:	40000c00 	.word	0x40000c00
 8009108:	40010400 	.word	0x40010400
 800910c:	40014000 	.word	0x40014000
 8009110:	40001800 	.word	0x40001800

08009114 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009114:	b480      	push	{r7}
 8009116:	b083      	sub	sp, #12
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800911c:	bf00      	nop
 800911e:	370c      	adds	r7, #12
 8009120:	46bd      	mov	sp, r7
 8009122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009126:	4770      	bx	lr

08009128 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009130:	bf00      	nop
 8009132:	370c      	adds	r7, #12
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d101      	bne.n	800914e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e03f      	b.n	80091ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009154:	b2db      	uxtb	r3, r3
 8009156:	2b00      	cmp	r3, #0
 8009158:	d106      	bne.n	8009168 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2200      	movs	r2, #0
 800915e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f7fb fc2c 	bl	80049c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2224      	movs	r2, #36	; 0x24
 800916c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	68da      	ldr	r2, [r3, #12]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800917e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 fa5f 	bl	8009644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	691a      	ldr	r2, [r3, #16]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009194:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	695a      	ldr	r2, [r3, #20]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	68da      	ldr	r2, [r3, #12]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2220      	movs	r2, #32
 80091c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3708      	adds	r7, #8
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}

080091d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091d6:	b580      	push	{r7, lr}
 80091d8:	b088      	sub	sp, #32
 80091da:	af02      	add	r7, sp, #8
 80091dc:	60f8      	str	r0, [r7, #12]
 80091de:	60b9      	str	r1, [r7, #8]
 80091e0:	603b      	str	r3, [r7, #0]
 80091e2:	4613      	mov	r3, r2
 80091e4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80091e6:	2300      	movs	r3, #0
 80091e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80091f0:	b2db      	uxtb	r3, r3
 80091f2:	2b20      	cmp	r3, #32
 80091f4:	f040 8083 	bne.w	80092fe <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d002      	beq.n	8009204 <HAL_UART_Transmit+0x2e>
 80091fe:	88fb      	ldrh	r3, [r7, #6]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d101      	bne.n	8009208 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009204:	2301      	movs	r3, #1
 8009206:	e07b      	b.n	8009300 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800920e:	2b01      	cmp	r3, #1
 8009210:	d101      	bne.n	8009216 <HAL_UART_Transmit+0x40>
 8009212:	2302      	movs	r3, #2
 8009214:	e074      	b.n	8009300 <HAL_UART_Transmit+0x12a>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2201      	movs	r2, #1
 800921a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	2200      	movs	r2, #0
 8009222:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2221      	movs	r2, #33	; 0x21
 8009228:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800922c:	f7fb fea6 	bl	8004f7c <HAL_GetTick>
 8009230:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	88fa      	ldrh	r2, [r7, #6]
 8009236:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	88fa      	ldrh	r2, [r7, #6]
 800923c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2200      	movs	r2, #0
 8009242:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009246:	e042      	b.n	80092ce <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800924c:	b29b      	uxth	r3, r3
 800924e:	3b01      	subs	r3, #1
 8009250:	b29a      	uxth	r2, r3
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800925e:	d122      	bne.n	80092a6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	9300      	str	r3, [sp, #0]
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	2200      	movs	r2, #0
 8009268:	2180      	movs	r1, #128	; 0x80
 800926a:	68f8      	ldr	r0, [r7, #12]
 800926c:	f000 f96c 	bl	8009548 <UART_WaitOnFlagUntilTimeout>
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e042      	b.n	8009300 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	881b      	ldrh	r3, [r3, #0]
 8009282:	461a      	mov	r2, r3
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800928c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d103      	bne.n	800929e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	3302      	adds	r3, #2
 800929a:	60bb      	str	r3, [r7, #8]
 800929c:	e017      	b.n	80092ce <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	3301      	adds	r3, #1
 80092a2:	60bb      	str	r3, [r7, #8]
 80092a4:	e013      	b.n	80092ce <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	2200      	movs	r2, #0
 80092ae:	2180      	movs	r1, #128	; 0x80
 80092b0:	68f8      	ldr	r0, [r7, #12]
 80092b2:	f000 f949 	bl	8009548 <UART_WaitOnFlagUntilTimeout>
 80092b6:	4603      	mov	r3, r0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d001      	beq.n	80092c0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80092bc:	2303      	movs	r3, #3
 80092be:	e01f      	b.n	8009300 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80092c0:	68bb      	ldr	r3, [r7, #8]
 80092c2:	1c5a      	adds	r2, r3, #1
 80092c4:	60ba      	str	r2, [r7, #8]
 80092c6:	781a      	ldrb	r2, [r3, #0]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1b7      	bne.n	8009248 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	9300      	str	r3, [sp, #0]
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	2200      	movs	r2, #0
 80092e0:	2140      	movs	r1, #64	; 0x40
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f000 f930 	bl	8009548 <UART_WaitOnFlagUntilTimeout>
 80092e8:	4603      	mov	r3, r0
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d001      	beq.n	80092f2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80092ee:	2303      	movs	r3, #3
 80092f0:	e006      	b.n	8009300 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	2220      	movs	r2, #32
 80092f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80092fa:	2300      	movs	r3, #0
 80092fc:	e000      	b.n	8009300 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80092fe:	2302      	movs	r3, #2
  }
}
 8009300:	4618      	mov	r0, r3
 8009302:	3718      	adds	r7, #24
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af00      	add	r7, sp, #0
 800930e:	60f8      	str	r0, [r7, #12]
 8009310:	60b9      	str	r1, [r7, #8]
 8009312:	4613      	mov	r3, r2
 8009314:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800931c:	b2db      	uxtb	r3, r3
 800931e:	2b20      	cmp	r3, #32
 8009320:	d166      	bne.n	80093f0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d002      	beq.n	800932e <HAL_UART_Receive_DMA+0x26>
 8009328:	88fb      	ldrh	r3, [r7, #6]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800932e:	2301      	movs	r3, #1
 8009330:	e05f      	b.n	80093f2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009338:	2b01      	cmp	r3, #1
 800933a:	d101      	bne.n	8009340 <HAL_UART_Receive_DMA+0x38>
 800933c:	2302      	movs	r3, #2
 800933e:	e058      	b.n	80093f2 <HAL_UART_Receive_DMA+0xea>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009348:	68ba      	ldr	r2, [r7, #8]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	88fa      	ldrh	r2, [r7, #6]
 8009352:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	2200      	movs	r2, #0
 8009358:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2222      	movs	r2, #34	; 0x22
 800935e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009366:	4a25      	ldr	r2, [pc, #148]	; (80093fc <HAL_UART_Receive_DMA+0xf4>)
 8009368:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800936e:	4a24      	ldr	r2, [pc, #144]	; (8009400 <HAL_UART_Receive_DMA+0xf8>)
 8009370:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009376:	4a23      	ldr	r2, [pc, #140]	; (8009404 <HAL_UART_Receive_DMA+0xfc>)
 8009378:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800937e:	2200      	movs	r2, #0
 8009380:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8009382:	f107 0308 	add.w	r3, r7, #8
 8009386:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	3304      	adds	r3, #4
 8009392:	4619      	mov	r1, r3
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	681a      	ldr	r2, [r3, #0]
 8009398:	88fb      	ldrh	r3, [r7, #6]
 800939a:	f7fb ffdd 	bl	8005358 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800939e:	2300      	movs	r3, #0
 80093a0:	613b      	str	r3, [r7, #16]
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	613b      	str	r3, [r7, #16]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	613b      	str	r3, [r7, #16]
 80093b2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	68da      	ldr	r2, [r3, #12]
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093ca:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	695a      	ldr	r2, [r3, #20]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f042 0201 	orr.w	r2, r2, #1
 80093da:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	695a      	ldr	r2, [r3, #20]
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80093ea:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	e000      	b.n	80093f2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80093f0:	2302      	movs	r3, #2
  }
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3718      	adds	r7, #24
 80093f6:	46bd      	mov	sp, r7
 80093f8:	bd80      	pop	{r7, pc}
 80093fa:	bf00      	nop
 80093fc:	08009431 	.word	0x08009431
 8009400:	08009499 	.word	0x08009499
 8009404:	080094b5 	.word	0x080094b5

08009408 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009424:	bf00      	nop
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009448:	2b00      	cmp	r3, #0
 800944a:	d11e      	bne.n	800948a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2200      	movs	r2, #0
 8009450:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68da      	ldr	r2, [r3, #12]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009460:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	695a      	ldr	r2, [r3, #20]
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 0201 	bic.w	r2, r2, #1
 8009470:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	695a      	ldr	r2, [r3, #20]
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009480:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2220      	movs	r2, #32
 8009486:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f7fa f81a 	bl	80034c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009490:	bf00      	nop
 8009492:	3710      	adds	r7, #16
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f7ff ffae 	bl	8009408 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ac:	bf00      	nop
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80094bc:	2300      	movs	r3, #0
 80094be:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094c4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	695b      	ldr	r3, [r3, #20]
 80094cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094d0:	2b80      	cmp	r3, #128	; 0x80
 80094d2:	bf0c      	ite	eq
 80094d4:	2301      	moveq	r3, #1
 80094d6:	2300      	movne	r3, #0
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80094e2:	b2db      	uxtb	r3, r3
 80094e4:	2b21      	cmp	r3, #33	; 0x21
 80094e6:	d108      	bne.n	80094fa <UART_DMAError+0x46>
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d005      	beq.n	80094fa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	2200      	movs	r2, #0
 80094f2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80094f4:	68b8      	ldr	r0, [r7, #8]
 80094f6:	f000 f871 	bl	80095dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	695b      	ldr	r3, [r3, #20]
 8009500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009504:	2b40      	cmp	r3, #64	; 0x40
 8009506:	bf0c      	ite	eq
 8009508:	2301      	moveq	r3, #1
 800950a:	2300      	movne	r3, #0
 800950c:	b2db      	uxtb	r3, r3
 800950e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b22      	cmp	r3, #34	; 0x22
 800951a:	d108      	bne.n	800952e <UART_DMAError+0x7a>
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d005      	beq.n	800952e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	2200      	movs	r2, #0
 8009526:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009528:	68b8      	ldr	r0, [r7, #8]
 800952a:	f000 f86d 	bl	8009608 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009532:	f043 0210 	orr.w	r2, r3, #16
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800953a:	68b8      	ldr	r0, [r7, #8]
 800953c:	f7ff ff6e 	bl	800941c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009540:	bf00      	nop
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	60f8      	str	r0, [r7, #12]
 8009550:	60b9      	str	r1, [r7, #8]
 8009552:	603b      	str	r3, [r7, #0]
 8009554:	4613      	mov	r3, r2
 8009556:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009558:	e02c      	b.n	80095b4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009560:	d028      	beq.n	80095b4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009562:	69bb      	ldr	r3, [r7, #24]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d007      	beq.n	8009578 <UART_WaitOnFlagUntilTimeout+0x30>
 8009568:	f7fb fd08 	bl	8004f7c <HAL_GetTick>
 800956c:	4602      	mov	r2, r0
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	1ad3      	subs	r3, r2, r3
 8009572:	69ba      	ldr	r2, [r7, #24]
 8009574:	429a      	cmp	r2, r3
 8009576:	d21d      	bcs.n	80095b4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	68da      	ldr	r2, [r3, #12]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009586:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	695a      	ldr	r2, [r3, #20]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f022 0201 	bic.w	r2, r2, #1
 8009596:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2220      	movs	r2, #32
 800959c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2220      	movs	r2, #32
 80095a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80095b0:	2303      	movs	r3, #3
 80095b2:	e00f      	b.n	80095d4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	4013      	ands	r3, r2
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	bf0c      	ite	eq
 80095c4:	2301      	moveq	r3, #1
 80095c6:	2300      	movne	r3, #0
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	461a      	mov	r2, r3
 80095cc:	79fb      	ldrb	r3, [r7, #7]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d0c3      	beq.n	800955a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3710      	adds	r7, #16
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80095dc:	b480      	push	{r7}
 80095de:	b083      	sub	sp, #12
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	68da      	ldr	r2, [r3, #12]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80095f2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2220      	movs	r2, #32
 80095f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80095fc:	bf00      	nop
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800961e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	695a      	ldr	r2, [r3, #20]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0201 	bic.w	r2, r2, #1
 800962e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2220      	movs	r2, #32
 8009634:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009638:	bf00      	nop
 800963a:	370c      	adds	r7, #12
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009648:	b085      	sub	sp, #20
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	68da      	ldr	r2, [r3, #12]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	430a      	orrs	r2, r1
 8009662:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	689a      	ldr	r2, [r3, #8]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	691b      	ldr	r3, [r3, #16]
 800966c:	431a      	orrs	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	695b      	ldr	r3, [r3, #20]
 8009672:	431a      	orrs	r2, r3
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	69db      	ldr	r3, [r3, #28]
 8009678:	4313      	orrs	r3, r2
 800967a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	68db      	ldr	r3, [r3, #12]
 8009682:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009686:	f023 030c 	bic.w	r3, r3, #12
 800968a:	687a      	ldr	r2, [r7, #4]
 800968c:	6812      	ldr	r2, [r2, #0]
 800968e:	68f9      	ldr	r1, [r7, #12]
 8009690:	430b      	orrs	r3, r1
 8009692:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	699a      	ldr	r2, [r3, #24]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	430a      	orrs	r2, r1
 80096a8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	69db      	ldr	r3, [r3, #28]
 80096ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80096b2:	f040 818b 	bne.w	80099cc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4ac1      	ldr	r2, [pc, #772]	; (80099c0 <UART_SetConfig+0x37c>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d005      	beq.n	80096cc <UART_SetConfig+0x88>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4abf      	ldr	r2, [pc, #764]	; (80099c4 <UART_SetConfig+0x380>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	f040 80bd 	bne.w	8009846 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80096cc:	f7fe fb24 	bl	8007d18 <HAL_RCC_GetPCLK2Freq>
 80096d0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	461d      	mov	r5, r3
 80096d6:	f04f 0600 	mov.w	r6, #0
 80096da:	46a8      	mov	r8, r5
 80096dc:	46b1      	mov	r9, r6
 80096de:	eb18 0308 	adds.w	r3, r8, r8
 80096e2:	eb49 0409 	adc.w	r4, r9, r9
 80096e6:	4698      	mov	r8, r3
 80096e8:	46a1      	mov	r9, r4
 80096ea:	eb18 0805 	adds.w	r8, r8, r5
 80096ee:	eb49 0906 	adc.w	r9, r9, r6
 80096f2:	f04f 0100 	mov.w	r1, #0
 80096f6:	f04f 0200 	mov.w	r2, #0
 80096fa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80096fe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009702:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009706:	4688      	mov	r8, r1
 8009708:	4691      	mov	r9, r2
 800970a:	eb18 0005 	adds.w	r0, r8, r5
 800970e:	eb49 0106 	adc.w	r1, r9, r6
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	461d      	mov	r5, r3
 8009718:	f04f 0600 	mov.w	r6, #0
 800971c:	196b      	adds	r3, r5, r5
 800971e:	eb46 0406 	adc.w	r4, r6, r6
 8009722:	461a      	mov	r2, r3
 8009724:	4623      	mov	r3, r4
 8009726:	f7f7 faff 	bl	8000d28 <__aeabi_uldivmod>
 800972a:	4603      	mov	r3, r0
 800972c:	460c      	mov	r4, r1
 800972e:	461a      	mov	r2, r3
 8009730:	4ba5      	ldr	r3, [pc, #660]	; (80099c8 <UART_SetConfig+0x384>)
 8009732:	fba3 2302 	umull	r2, r3, r3, r2
 8009736:	095b      	lsrs	r3, r3, #5
 8009738:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	461d      	mov	r5, r3
 8009740:	f04f 0600 	mov.w	r6, #0
 8009744:	46a9      	mov	r9, r5
 8009746:	46b2      	mov	sl, r6
 8009748:	eb19 0309 	adds.w	r3, r9, r9
 800974c:	eb4a 040a 	adc.w	r4, sl, sl
 8009750:	4699      	mov	r9, r3
 8009752:	46a2      	mov	sl, r4
 8009754:	eb19 0905 	adds.w	r9, r9, r5
 8009758:	eb4a 0a06 	adc.w	sl, sl, r6
 800975c:	f04f 0100 	mov.w	r1, #0
 8009760:	f04f 0200 	mov.w	r2, #0
 8009764:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009768:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800976c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009770:	4689      	mov	r9, r1
 8009772:	4692      	mov	sl, r2
 8009774:	eb19 0005 	adds.w	r0, r9, r5
 8009778:	eb4a 0106 	adc.w	r1, sl, r6
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	461d      	mov	r5, r3
 8009782:	f04f 0600 	mov.w	r6, #0
 8009786:	196b      	adds	r3, r5, r5
 8009788:	eb46 0406 	adc.w	r4, r6, r6
 800978c:	461a      	mov	r2, r3
 800978e:	4623      	mov	r3, r4
 8009790:	f7f7 faca 	bl	8000d28 <__aeabi_uldivmod>
 8009794:	4603      	mov	r3, r0
 8009796:	460c      	mov	r4, r1
 8009798:	461a      	mov	r2, r3
 800979a:	4b8b      	ldr	r3, [pc, #556]	; (80099c8 <UART_SetConfig+0x384>)
 800979c:	fba3 1302 	umull	r1, r3, r3, r2
 80097a0:	095b      	lsrs	r3, r3, #5
 80097a2:	2164      	movs	r1, #100	; 0x64
 80097a4:	fb01 f303 	mul.w	r3, r1, r3
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	00db      	lsls	r3, r3, #3
 80097ac:	3332      	adds	r3, #50	; 0x32
 80097ae:	4a86      	ldr	r2, [pc, #536]	; (80099c8 <UART_SetConfig+0x384>)
 80097b0:	fba2 2303 	umull	r2, r3, r2, r3
 80097b4:	095b      	lsrs	r3, r3, #5
 80097b6:	005b      	lsls	r3, r3, #1
 80097b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80097bc:	4498      	add	r8, r3
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	461d      	mov	r5, r3
 80097c2:	f04f 0600 	mov.w	r6, #0
 80097c6:	46a9      	mov	r9, r5
 80097c8:	46b2      	mov	sl, r6
 80097ca:	eb19 0309 	adds.w	r3, r9, r9
 80097ce:	eb4a 040a 	adc.w	r4, sl, sl
 80097d2:	4699      	mov	r9, r3
 80097d4:	46a2      	mov	sl, r4
 80097d6:	eb19 0905 	adds.w	r9, r9, r5
 80097da:	eb4a 0a06 	adc.w	sl, sl, r6
 80097de:	f04f 0100 	mov.w	r1, #0
 80097e2:	f04f 0200 	mov.w	r2, #0
 80097e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80097ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80097ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097f2:	4689      	mov	r9, r1
 80097f4:	4692      	mov	sl, r2
 80097f6:	eb19 0005 	adds.w	r0, r9, r5
 80097fa:	eb4a 0106 	adc.w	r1, sl, r6
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	461d      	mov	r5, r3
 8009804:	f04f 0600 	mov.w	r6, #0
 8009808:	196b      	adds	r3, r5, r5
 800980a:	eb46 0406 	adc.w	r4, r6, r6
 800980e:	461a      	mov	r2, r3
 8009810:	4623      	mov	r3, r4
 8009812:	f7f7 fa89 	bl	8000d28 <__aeabi_uldivmod>
 8009816:	4603      	mov	r3, r0
 8009818:	460c      	mov	r4, r1
 800981a:	461a      	mov	r2, r3
 800981c:	4b6a      	ldr	r3, [pc, #424]	; (80099c8 <UART_SetConfig+0x384>)
 800981e:	fba3 1302 	umull	r1, r3, r3, r2
 8009822:	095b      	lsrs	r3, r3, #5
 8009824:	2164      	movs	r1, #100	; 0x64
 8009826:	fb01 f303 	mul.w	r3, r1, r3
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	00db      	lsls	r3, r3, #3
 800982e:	3332      	adds	r3, #50	; 0x32
 8009830:	4a65      	ldr	r2, [pc, #404]	; (80099c8 <UART_SetConfig+0x384>)
 8009832:	fba2 2303 	umull	r2, r3, r2, r3
 8009836:	095b      	lsrs	r3, r3, #5
 8009838:	f003 0207 	and.w	r2, r3, #7
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4442      	add	r2, r8
 8009842:	609a      	str	r2, [r3, #8]
 8009844:	e26f      	b.n	8009d26 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009846:	f7fe fa53 	bl	8007cf0 <HAL_RCC_GetPCLK1Freq>
 800984a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	461d      	mov	r5, r3
 8009850:	f04f 0600 	mov.w	r6, #0
 8009854:	46a8      	mov	r8, r5
 8009856:	46b1      	mov	r9, r6
 8009858:	eb18 0308 	adds.w	r3, r8, r8
 800985c:	eb49 0409 	adc.w	r4, r9, r9
 8009860:	4698      	mov	r8, r3
 8009862:	46a1      	mov	r9, r4
 8009864:	eb18 0805 	adds.w	r8, r8, r5
 8009868:	eb49 0906 	adc.w	r9, r9, r6
 800986c:	f04f 0100 	mov.w	r1, #0
 8009870:	f04f 0200 	mov.w	r2, #0
 8009874:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009878:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800987c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009880:	4688      	mov	r8, r1
 8009882:	4691      	mov	r9, r2
 8009884:	eb18 0005 	adds.w	r0, r8, r5
 8009888:	eb49 0106 	adc.w	r1, r9, r6
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	461d      	mov	r5, r3
 8009892:	f04f 0600 	mov.w	r6, #0
 8009896:	196b      	adds	r3, r5, r5
 8009898:	eb46 0406 	adc.w	r4, r6, r6
 800989c:	461a      	mov	r2, r3
 800989e:	4623      	mov	r3, r4
 80098a0:	f7f7 fa42 	bl	8000d28 <__aeabi_uldivmod>
 80098a4:	4603      	mov	r3, r0
 80098a6:	460c      	mov	r4, r1
 80098a8:	461a      	mov	r2, r3
 80098aa:	4b47      	ldr	r3, [pc, #284]	; (80099c8 <UART_SetConfig+0x384>)
 80098ac:	fba3 2302 	umull	r2, r3, r3, r2
 80098b0:	095b      	lsrs	r3, r3, #5
 80098b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	461d      	mov	r5, r3
 80098ba:	f04f 0600 	mov.w	r6, #0
 80098be:	46a9      	mov	r9, r5
 80098c0:	46b2      	mov	sl, r6
 80098c2:	eb19 0309 	adds.w	r3, r9, r9
 80098c6:	eb4a 040a 	adc.w	r4, sl, sl
 80098ca:	4699      	mov	r9, r3
 80098cc:	46a2      	mov	sl, r4
 80098ce:	eb19 0905 	adds.w	r9, r9, r5
 80098d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80098d6:	f04f 0100 	mov.w	r1, #0
 80098da:	f04f 0200 	mov.w	r2, #0
 80098de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80098e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80098e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80098ea:	4689      	mov	r9, r1
 80098ec:	4692      	mov	sl, r2
 80098ee:	eb19 0005 	adds.w	r0, r9, r5
 80098f2:	eb4a 0106 	adc.w	r1, sl, r6
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	461d      	mov	r5, r3
 80098fc:	f04f 0600 	mov.w	r6, #0
 8009900:	196b      	adds	r3, r5, r5
 8009902:	eb46 0406 	adc.w	r4, r6, r6
 8009906:	461a      	mov	r2, r3
 8009908:	4623      	mov	r3, r4
 800990a:	f7f7 fa0d 	bl	8000d28 <__aeabi_uldivmod>
 800990e:	4603      	mov	r3, r0
 8009910:	460c      	mov	r4, r1
 8009912:	461a      	mov	r2, r3
 8009914:	4b2c      	ldr	r3, [pc, #176]	; (80099c8 <UART_SetConfig+0x384>)
 8009916:	fba3 1302 	umull	r1, r3, r3, r2
 800991a:	095b      	lsrs	r3, r3, #5
 800991c:	2164      	movs	r1, #100	; 0x64
 800991e:	fb01 f303 	mul.w	r3, r1, r3
 8009922:	1ad3      	subs	r3, r2, r3
 8009924:	00db      	lsls	r3, r3, #3
 8009926:	3332      	adds	r3, #50	; 0x32
 8009928:	4a27      	ldr	r2, [pc, #156]	; (80099c8 <UART_SetConfig+0x384>)
 800992a:	fba2 2303 	umull	r2, r3, r2, r3
 800992e:	095b      	lsrs	r3, r3, #5
 8009930:	005b      	lsls	r3, r3, #1
 8009932:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009936:	4498      	add	r8, r3
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	461d      	mov	r5, r3
 800993c:	f04f 0600 	mov.w	r6, #0
 8009940:	46a9      	mov	r9, r5
 8009942:	46b2      	mov	sl, r6
 8009944:	eb19 0309 	adds.w	r3, r9, r9
 8009948:	eb4a 040a 	adc.w	r4, sl, sl
 800994c:	4699      	mov	r9, r3
 800994e:	46a2      	mov	sl, r4
 8009950:	eb19 0905 	adds.w	r9, r9, r5
 8009954:	eb4a 0a06 	adc.w	sl, sl, r6
 8009958:	f04f 0100 	mov.w	r1, #0
 800995c:	f04f 0200 	mov.w	r2, #0
 8009960:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009964:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009968:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800996c:	4689      	mov	r9, r1
 800996e:	4692      	mov	sl, r2
 8009970:	eb19 0005 	adds.w	r0, r9, r5
 8009974:	eb4a 0106 	adc.w	r1, sl, r6
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	461d      	mov	r5, r3
 800997e:	f04f 0600 	mov.w	r6, #0
 8009982:	196b      	adds	r3, r5, r5
 8009984:	eb46 0406 	adc.w	r4, r6, r6
 8009988:	461a      	mov	r2, r3
 800998a:	4623      	mov	r3, r4
 800998c:	f7f7 f9cc 	bl	8000d28 <__aeabi_uldivmod>
 8009990:	4603      	mov	r3, r0
 8009992:	460c      	mov	r4, r1
 8009994:	461a      	mov	r2, r3
 8009996:	4b0c      	ldr	r3, [pc, #48]	; (80099c8 <UART_SetConfig+0x384>)
 8009998:	fba3 1302 	umull	r1, r3, r3, r2
 800999c:	095b      	lsrs	r3, r3, #5
 800999e:	2164      	movs	r1, #100	; 0x64
 80099a0:	fb01 f303 	mul.w	r3, r1, r3
 80099a4:	1ad3      	subs	r3, r2, r3
 80099a6:	00db      	lsls	r3, r3, #3
 80099a8:	3332      	adds	r3, #50	; 0x32
 80099aa:	4a07      	ldr	r2, [pc, #28]	; (80099c8 <UART_SetConfig+0x384>)
 80099ac:	fba2 2303 	umull	r2, r3, r2, r3
 80099b0:	095b      	lsrs	r3, r3, #5
 80099b2:	f003 0207 	and.w	r2, r3, #7
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	4442      	add	r2, r8
 80099bc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80099be:	e1b2      	b.n	8009d26 <UART_SetConfig+0x6e2>
 80099c0:	40011000 	.word	0x40011000
 80099c4:	40011400 	.word	0x40011400
 80099c8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4ad7      	ldr	r2, [pc, #860]	; (8009d30 <UART_SetConfig+0x6ec>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d005      	beq.n	80099e2 <UART_SetConfig+0x39e>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	4ad6      	ldr	r2, [pc, #856]	; (8009d34 <UART_SetConfig+0x6f0>)
 80099dc:	4293      	cmp	r3, r2
 80099de:	f040 80d1 	bne.w	8009b84 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80099e2:	f7fe f999 	bl	8007d18 <HAL_RCC_GetPCLK2Freq>
 80099e6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	469a      	mov	sl, r3
 80099ec:	f04f 0b00 	mov.w	fp, #0
 80099f0:	46d0      	mov	r8, sl
 80099f2:	46d9      	mov	r9, fp
 80099f4:	eb18 0308 	adds.w	r3, r8, r8
 80099f8:	eb49 0409 	adc.w	r4, r9, r9
 80099fc:	4698      	mov	r8, r3
 80099fe:	46a1      	mov	r9, r4
 8009a00:	eb18 080a 	adds.w	r8, r8, sl
 8009a04:	eb49 090b 	adc.w	r9, r9, fp
 8009a08:	f04f 0100 	mov.w	r1, #0
 8009a0c:	f04f 0200 	mov.w	r2, #0
 8009a10:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009a14:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009a18:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009a1c:	4688      	mov	r8, r1
 8009a1e:	4691      	mov	r9, r2
 8009a20:	eb1a 0508 	adds.w	r5, sl, r8
 8009a24:	eb4b 0609 	adc.w	r6, fp, r9
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	f04f 0200 	mov.w	r2, #0
 8009a32:	f04f 0300 	mov.w	r3, #0
 8009a36:	f04f 0400 	mov.w	r4, #0
 8009a3a:	0094      	lsls	r4, r2, #2
 8009a3c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a40:	008b      	lsls	r3, r1, #2
 8009a42:	461a      	mov	r2, r3
 8009a44:	4623      	mov	r3, r4
 8009a46:	4628      	mov	r0, r5
 8009a48:	4631      	mov	r1, r6
 8009a4a:	f7f7 f96d 	bl	8000d28 <__aeabi_uldivmod>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	460c      	mov	r4, r1
 8009a52:	461a      	mov	r2, r3
 8009a54:	4bb8      	ldr	r3, [pc, #736]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009a56:	fba3 2302 	umull	r2, r3, r3, r2
 8009a5a:	095b      	lsrs	r3, r3, #5
 8009a5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	469b      	mov	fp, r3
 8009a64:	f04f 0c00 	mov.w	ip, #0
 8009a68:	46d9      	mov	r9, fp
 8009a6a:	46e2      	mov	sl, ip
 8009a6c:	eb19 0309 	adds.w	r3, r9, r9
 8009a70:	eb4a 040a 	adc.w	r4, sl, sl
 8009a74:	4699      	mov	r9, r3
 8009a76:	46a2      	mov	sl, r4
 8009a78:	eb19 090b 	adds.w	r9, r9, fp
 8009a7c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009a80:	f04f 0100 	mov.w	r1, #0
 8009a84:	f04f 0200 	mov.w	r2, #0
 8009a88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009a90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009a94:	4689      	mov	r9, r1
 8009a96:	4692      	mov	sl, r2
 8009a98:	eb1b 0509 	adds.w	r5, fp, r9
 8009a9c:	eb4c 060a 	adc.w	r6, ip, sl
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	f04f 0200 	mov.w	r2, #0
 8009aaa:	f04f 0300 	mov.w	r3, #0
 8009aae:	f04f 0400 	mov.w	r4, #0
 8009ab2:	0094      	lsls	r4, r2, #2
 8009ab4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009ab8:	008b      	lsls	r3, r1, #2
 8009aba:	461a      	mov	r2, r3
 8009abc:	4623      	mov	r3, r4
 8009abe:	4628      	mov	r0, r5
 8009ac0:	4631      	mov	r1, r6
 8009ac2:	f7f7 f931 	bl	8000d28 <__aeabi_uldivmod>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	460c      	mov	r4, r1
 8009aca:	461a      	mov	r2, r3
 8009acc:	4b9a      	ldr	r3, [pc, #616]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009ace:	fba3 1302 	umull	r1, r3, r3, r2
 8009ad2:	095b      	lsrs	r3, r3, #5
 8009ad4:	2164      	movs	r1, #100	; 0x64
 8009ad6:	fb01 f303 	mul.w	r3, r1, r3
 8009ada:	1ad3      	subs	r3, r2, r3
 8009adc:	011b      	lsls	r3, r3, #4
 8009ade:	3332      	adds	r3, #50	; 0x32
 8009ae0:	4a95      	ldr	r2, [pc, #596]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ae6:	095b      	lsrs	r3, r3, #5
 8009ae8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009aec:	4498      	add	r8, r3
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	469b      	mov	fp, r3
 8009af2:	f04f 0c00 	mov.w	ip, #0
 8009af6:	46d9      	mov	r9, fp
 8009af8:	46e2      	mov	sl, ip
 8009afa:	eb19 0309 	adds.w	r3, r9, r9
 8009afe:	eb4a 040a 	adc.w	r4, sl, sl
 8009b02:	4699      	mov	r9, r3
 8009b04:	46a2      	mov	sl, r4
 8009b06:	eb19 090b 	adds.w	r9, r9, fp
 8009b0a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009b0e:	f04f 0100 	mov.w	r1, #0
 8009b12:	f04f 0200 	mov.w	r2, #0
 8009b16:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009b1a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009b1e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009b22:	4689      	mov	r9, r1
 8009b24:	4692      	mov	sl, r2
 8009b26:	eb1b 0509 	adds.w	r5, fp, r9
 8009b2a:	eb4c 060a 	adc.w	r6, ip, sl
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	4619      	mov	r1, r3
 8009b34:	f04f 0200 	mov.w	r2, #0
 8009b38:	f04f 0300 	mov.w	r3, #0
 8009b3c:	f04f 0400 	mov.w	r4, #0
 8009b40:	0094      	lsls	r4, r2, #2
 8009b42:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009b46:	008b      	lsls	r3, r1, #2
 8009b48:	461a      	mov	r2, r3
 8009b4a:	4623      	mov	r3, r4
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	4631      	mov	r1, r6
 8009b50:	f7f7 f8ea 	bl	8000d28 <__aeabi_uldivmod>
 8009b54:	4603      	mov	r3, r0
 8009b56:	460c      	mov	r4, r1
 8009b58:	461a      	mov	r2, r3
 8009b5a:	4b77      	ldr	r3, [pc, #476]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009b5c:	fba3 1302 	umull	r1, r3, r3, r2
 8009b60:	095b      	lsrs	r3, r3, #5
 8009b62:	2164      	movs	r1, #100	; 0x64
 8009b64:	fb01 f303 	mul.w	r3, r1, r3
 8009b68:	1ad3      	subs	r3, r2, r3
 8009b6a:	011b      	lsls	r3, r3, #4
 8009b6c:	3332      	adds	r3, #50	; 0x32
 8009b6e:	4a72      	ldr	r2, [pc, #456]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009b70:	fba2 2303 	umull	r2, r3, r2, r3
 8009b74:	095b      	lsrs	r3, r3, #5
 8009b76:	f003 020f 	and.w	r2, r3, #15
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4442      	add	r2, r8
 8009b80:	609a      	str	r2, [r3, #8]
 8009b82:	e0d0      	b.n	8009d26 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b84:	f7fe f8b4 	bl	8007cf0 <HAL_RCC_GetPCLK1Freq>
 8009b88:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	469a      	mov	sl, r3
 8009b8e:	f04f 0b00 	mov.w	fp, #0
 8009b92:	46d0      	mov	r8, sl
 8009b94:	46d9      	mov	r9, fp
 8009b96:	eb18 0308 	adds.w	r3, r8, r8
 8009b9a:	eb49 0409 	adc.w	r4, r9, r9
 8009b9e:	4698      	mov	r8, r3
 8009ba0:	46a1      	mov	r9, r4
 8009ba2:	eb18 080a 	adds.w	r8, r8, sl
 8009ba6:	eb49 090b 	adc.w	r9, r9, fp
 8009baa:	f04f 0100 	mov.w	r1, #0
 8009bae:	f04f 0200 	mov.w	r2, #0
 8009bb2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009bb6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009bba:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009bbe:	4688      	mov	r8, r1
 8009bc0:	4691      	mov	r9, r2
 8009bc2:	eb1a 0508 	adds.w	r5, sl, r8
 8009bc6:	eb4b 0609 	adc.w	r6, fp, r9
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	f04f 0200 	mov.w	r2, #0
 8009bd4:	f04f 0300 	mov.w	r3, #0
 8009bd8:	f04f 0400 	mov.w	r4, #0
 8009bdc:	0094      	lsls	r4, r2, #2
 8009bde:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009be2:	008b      	lsls	r3, r1, #2
 8009be4:	461a      	mov	r2, r3
 8009be6:	4623      	mov	r3, r4
 8009be8:	4628      	mov	r0, r5
 8009bea:	4631      	mov	r1, r6
 8009bec:	f7f7 f89c 	bl	8000d28 <__aeabi_uldivmod>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	460c      	mov	r4, r1
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	4b50      	ldr	r3, [pc, #320]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009bf8:	fba3 2302 	umull	r2, r3, r3, r2
 8009bfc:	095b      	lsrs	r3, r3, #5
 8009bfe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	469b      	mov	fp, r3
 8009c06:	f04f 0c00 	mov.w	ip, #0
 8009c0a:	46d9      	mov	r9, fp
 8009c0c:	46e2      	mov	sl, ip
 8009c0e:	eb19 0309 	adds.w	r3, r9, r9
 8009c12:	eb4a 040a 	adc.w	r4, sl, sl
 8009c16:	4699      	mov	r9, r3
 8009c18:	46a2      	mov	sl, r4
 8009c1a:	eb19 090b 	adds.w	r9, r9, fp
 8009c1e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009c22:	f04f 0100 	mov.w	r1, #0
 8009c26:	f04f 0200 	mov.w	r2, #0
 8009c2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009c32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009c36:	4689      	mov	r9, r1
 8009c38:	4692      	mov	sl, r2
 8009c3a:	eb1b 0509 	adds.w	r5, fp, r9
 8009c3e:	eb4c 060a 	adc.w	r6, ip, sl
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	4619      	mov	r1, r3
 8009c48:	f04f 0200 	mov.w	r2, #0
 8009c4c:	f04f 0300 	mov.w	r3, #0
 8009c50:	f04f 0400 	mov.w	r4, #0
 8009c54:	0094      	lsls	r4, r2, #2
 8009c56:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009c5a:	008b      	lsls	r3, r1, #2
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	4623      	mov	r3, r4
 8009c60:	4628      	mov	r0, r5
 8009c62:	4631      	mov	r1, r6
 8009c64:	f7f7 f860 	bl	8000d28 <__aeabi_uldivmod>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	4b32      	ldr	r3, [pc, #200]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009c70:	fba3 1302 	umull	r1, r3, r3, r2
 8009c74:	095b      	lsrs	r3, r3, #5
 8009c76:	2164      	movs	r1, #100	; 0x64
 8009c78:	fb01 f303 	mul.w	r3, r1, r3
 8009c7c:	1ad3      	subs	r3, r2, r3
 8009c7e:	011b      	lsls	r3, r3, #4
 8009c80:	3332      	adds	r3, #50	; 0x32
 8009c82:	4a2d      	ldr	r2, [pc, #180]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009c84:	fba2 2303 	umull	r2, r3, r2, r3
 8009c88:	095b      	lsrs	r3, r3, #5
 8009c8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c8e:	4498      	add	r8, r3
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	469b      	mov	fp, r3
 8009c94:	f04f 0c00 	mov.w	ip, #0
 8009c98:	46d9      	mov	r9, fp
 8009c9a:	46e2      	mov	sl, ip
 8009c9c:	eb19 0309 	adds.w	r3, r9, r9
 8009ca0:	eb4a 040a 	adc.w	r4, sl, sl
 8009ca4:	4699      	mov	r9, r3
 8009ca6:	46a2      	mov	sl, r4
 8009ca8:	eb19 090b 	adds.w	r9, r9, fp
 8009cac:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009cb0:	f04f 0100 	mov.w	r1, #0
 8009cb4:	f04f 0200 	mov.w	r2, #0
 8009cb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cbc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009cc0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009cc4:	4689      	mov	r9, r1
 8009cc6:	4692      	mov	sl, r2
 8009cc8:	eb1b 0509 	adds.w	r5, fp, r9
 8009ccc:	eb4c 060a 	adc.w	r6, ip, sl
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	f04f 0200 	mov.w	r2, #0
 8009cda:	f04f 0300 	mov.w	r3, #0
 8009cde:	f04f 0400 	mov.w	r4, #0
 8009ce2:	0094      	lsls	r4, r2, #2
 8009ce4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009ce8:	008b      	lsls	r3, r1, #2
 8009cea:	461a      	mov	r2, r3
 8009cec:	4623      	mov	r3, r4
 8009cee:	4628      	mov	r0, r5
 8009cf0:	4631      	mov	r1, r6
 8009cf2:	f7f7 f819 	bl	8000d28 <__aeabi_uldivmod>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	4b0e      	ldr	r3, [pc, #56]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009cfe:	fba3 1302 	umull	r1, r3, r3, r2
 8009d02:	095b      	lsrs	r3, r3, #5
 8009d04:	2164      	movs	r1, #100	; 0x64
 8009d06:	fb01 f303 	mul.w	r3, r1, r3
 8009d0a:	1ad3      	subs	r3, r2, r3
 8009d0c:	011b      	lsls	r3, r3, #4
 8009d0e:	3332      	adds	r3, #50	; 0x32
 8009d10:	4a09      	ldr	r2, [pc, #36]	; (8009d38 <UART_SetConfig+0x6f4>)
 8009d12:	fba2 2303 	umull	r2, r3, r2, r3
 8009d16:	095b      	lsrs	r3, r3, #5
 8009d18:	f003 020f 	and.w	r2, r3, #15
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4442      	add	r2, r8
 8009d22:	609a      	str	r2, [r3, #8]
}
 8009d24:	e7ff      	b.n	8009d26 <UART_SetConfig+0x6e2>
 8009d26:	bf00      	nop
 8009d28:	3714      	adds	r7, #20
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d30:	40011000 	.word	0x40011000
 8009d34:	40011400 	.word	0x40011400
 8009d38:	51eb851f 	.word	0x51eb851f

08009d3c <__errno>:
 8009d3c:	4b01      	ldr	r3, [pc, #4]	; (8009d44 <__errno+0x8>)
 8009d3e:	6818      	ldr	r0, [r3, #0]
 8009d40:	4770      	bx	lr
 8009d42:	bf00      	nop
 8009d44:	2000000c 	.word	0x2000000c

08009d48 <__libc_init_array>:
 8009d48:	b570      	push	{r4, r5, r6, lr}
 8009d4a:	4e0d      	ldr	r6, [pc, #52]	; (8009d80 <__libc_init_array+0x38>)
 8009d4c:	4c0d      	ldr	r4, [pc, #52]	; (8009d84 <__libc_init_array+0x3c>)
 8009d4e:	1ba4      	subs	r4, r4, r6
 8009d50:	10a4      	asrs	r4, r4, #2
 8009d52:	2500      	movs	r5, #0
 8009d54:	42a5      	cmp	r5, r4
 8009d56:	d109      	bne.n	8009d6c <__libc_init_array+0x24>
 8009d58:	4e0b      	ldr	r6, [pc, #44]	; (8009d88 <__libc_init_array+0x40>)
 8009d5a:	4c0c      	ldr	r4, [pc, #48]	; (8009d8c <__libc_init_array+0x44>)
 8009d5c:	f004 fc8e 	bl	800e67c <_init>
 8009d60:	1ba4      	subs	r4, r4, r6
 8009d62:	10a4      	asrs	r4, r4, #2
 8009d64:	2500      	movs	r5, #0
 8009d66:	42a5      	cmp	r5, r4
 8009d68:	d105      	bne.n	8009d76 <__libc_init_array+0x2e>
 8009d6a:	bd70      	pop	{r4, r5, r6, pc}
 8009d6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d70:	4798      	blx	r3
 8009d72:	3501      	adds	r5, #1
 8009d74:	e7ee      	b.n	8009d54 <__libc_init_array+0xc>
 8009d76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009d7a:	4798      	blx	r3
 8009d7c:	3501      	adds	r5, #1
 8009d7e:	e7f2      	b.n	8009d66 <__libc_init_array+0x1e>
 8009d80:	0800ecf8 	.word	0x0800ecf8
 8009d84:	0800ecf8 	.word	0x0800ecf8
 8009d88:	0800ecf8 	.word	0x0800ecf8
 8009d8c:	0800ecfc 	.word	0x0800ecfc

08009d90 <memcpy>:
 8009d90:	b510      	push	{r4, lr}
 8009d92:	1e43      	subs	r3, r0, #1
 8009d94:	440a      	add	r2, r1
 8009d96:	4291      	cmp	r1, r2
 8009d98:	d100      	bne.n	8009d9c <memcpy+0xc>
 8009d9a:	bd10      	pop	{r4, pc}
 8009d9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009da4:	e7f7      	b.n	8009d96 <memcpy+0x6>

08009da6 <memset>:
 8009da6:	4402      	add	r2, r0
 8009da8:	4603      	mov	r3, r0
 8009daa:	4293      	cmp	r3, r2
 8009dac:	d100      	bne.n	8009db0 <memset+0xa>
 8009dae:	4770      	bx	lr
 8009db0:	f803 1b01 	strb.w	r1, [r3], #1
 8009db4:	e7f9      	b.n	8009daa <memset+0x4>

08009db6 <__cvt>:
 8009db6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009dba:	ec55 4b10 	vmov	r4, r5, d0
 8009dbe:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009dc0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009dc4:	2d00      	cmp	r5, #0
 8009dc6:	460e      	mov	r6, r1
 8009dc8:	4691      	mov	r9, r2
 8009dca:	4619      	mov	r1, r3
 8009dcc:	bfb8      	it	lt
 8009dce:	4622      	movlt	r2, r4
 8009dd0:	462b      	mov	r3, r5
 8009dd2:	f027 0720 	bic.w	r7, r7, #32
 8009dd6:	bfbb      	ittet	lt
 8009dd8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009ddc:	461d      	movlt	r5, r3
 8009dde:	2300      	movge	r3, #0
 8009de0:	232d      	movlt	r3, #45	; 0x2d
 8009de2:	bfb8      	it	lt
 8009de4:	4614      	movlt	r4, r2
 8009de6:	2f46      	cmp	r7, #70	; 0x46
 8009de8:	700b      	strb	r3, [r1, #0]
 8009dea:	d004      	beq.n	8009df6 <__cvt+0x40>
 8009dec:	2f45      	cmp	r7, #69	; 0x45
 8009dee:	d100      	bne.n	8009df2 <__cvt+0x3c>
 8009df0:	3601      	adds	r6, #1
 8009df2:	2102      	movs	r1, #2
 8009df4:	e000      	b.n	8009df8 <__cvt+0x42>
 8009df6:	2103      	movs	r1, #3
 8009df8:	ab03      	add	r3, sp, #12
 8009dfa:	9301      	str	r3, [sp, #4]
 8009dfc:	ab02      	add	r3, sp, #8
 8009dfe:	9300      	str	r3, [sp, #0]
 8009e00:	4632      	mov	r2, r6
 8009e02:	4653      	mov	r3, sl
 8009e04:	ec45 4b10 	vmov	d0, r4, r5
 8009e08:	f001 fb56 	bl	800b4b8 <_dtoa_r>
 8009e0c:	2f47      	cmp	r7, #71	; 0x47
 8009e0e:	4680      	mov	r8, r0
 8009e10:	d102      	bne.n	8009e18 <__cvt+0x62>
 8009e12:	f019 0f01 	tst.w	r9, #1
 8009e16:	d026      	beq.n	8009e66 <__cvt+0xb0>
 8009e18:	2f46      	cmp	r7, #70	; 0x46
 8009e1a:	eb08 0906 	add.w	r9, r8, r6
 8009e1e:	d111      	bne.n	8009e44 <__cvt+0x8e>
 8009e20:	f898 3000 	ldrb.w	r3, [r8]
 8009e24:	2b30      	cmp	r3, #48	; 0x30
 8009e26:	d10a      	bne.n	8009e3e <__cvt+0x88>
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	4620      	mov	r0, r4
 8009e2e:	4629      	mov	r1, r5
 8009e30:	f7f6 fe4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e34:	b918      	cbnz	r0, 8009e3e <__cvt+0x88>
 8009e36:	f1c6 0601 	rsb	r6, r6, #1
 8009e3a:	f8ca 6000 	str.w	r6, [sl]
 8009e3e:	f8da 3000 	ldr.w	r3, [sl]
 8009e42:	4499      	add	r9, r3
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	4620      	mov	r0, r4
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	f7f6 fe3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e50:	b938      	cbnz	r0, 8009e62 <__cvt+0xac>
 8009e52:	2230      	movs	r2, #48	; 0x30
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	454b      	cmp	r3, r9
 8009e58:	d205      	bcs.n	8009e66 <__cvt+0xb0>
 8009e5a:	1c59      	adds	r1, r3, #1
 8009e5c:	9103      	str	r1, [sp, #12]
 8009e5e:	701a      	strb	r2, [r3, #0]
 8009e60:	e7f8      	b.n	8009e54 <__cvt+0x9e>
 8009e62:	f8cd 900c 	str.w	r9, [sp, #12]
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e6a:	eba3 0308 	sub.w	r3, r3, r8
 8009e6e:	4640      	mov	r0, r8
 8009e70:	6013      	str	r3, [r2, #0]
 8009e72:	b004      	add	sp, #16
 8009e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009e78 <__exponent>:
 8009e78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e7a:	2900      	cmp	r1, #0
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	bfba      	itte	lt
 8009e80:	4249      	neglt	r1, r1
 8009e82:	232d      	movlt	r3, #45	; 0x2d
 8009e84:	232b      	movge	r3, #43	; 0x2b
 8009e86:	2909      	cmp	r1, #9
 8009e88:	f804 2b02 	strb.w	r2, [r4], #2
 8009e8c:	7043      	strb	r3, [r0, #1]
 8009e8e:	dd20      	ble.n	8009ed2 <__exponent+0x5a>
 8009e90:	f10d 0307 	add.w	r3, sp, #7
 8009e94:	461f      	mov	r7, r3
 8009e96:	260a      	movs	r6, #10
 8009e98:	fb91 f5f6 	sdiv	r5, r1, r6
 8009e9c:	fb06 1115 	mls	r1, r6, r5, r1
 8009ea0:	3130      	adds	r1, #48	; 0x30
 8009ea2:	2d09      	cmp	r5, #9
 8009ea4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009ea8:	f103 32ff 	add.w	r2, r3, #4294967295
 8009eac:	4629      	mov	r1, r5
 8009eae:	dc09      	bgt.n	8009ec4 <__exponent+0x4c>
 8009eb0:	3130      	adds	r1, #48	; 0x30
 8009eb2:	3b02      	subs	r3, #2
 8009eb4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009eb8:	42bb      	cmp	r3, r7
 8009eba:	4622      	mov	r2, r4
 8009ebc:	d304      	bcc.n	8009ec8 <__exponent+0x50>
 8009ebe:	1a10      	subs	r0, r2, r0
 8009ec0:	b003      	add	sp, #12
 8009ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	e7e7      	b.n	8009e98 <__exponent+0x20>
 8009ec8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ecc:	f804 2b01 	strb.w	r2, [r4], #1
 8009ed0:	e7f2      	b.n	8009eb8 <__exponent+0x40>
 8009ed2:	2330      	movs	r3, #48	; 0x30
 8009ed4:	4419      	add	r1, r3
 8009ed6:	7083      	strb	r3, [r0, #2]
 8009ed8:	1d02      	adds	r2, r0, #4
 8009eda:	70c1      	strb	r1, [r0, #3]
 8009edc:	e7ef      	b.n	8009ebe <__exponent+0x46>
	...

08009ee0 <_printf_float>:
 8009ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee4:	b08d      	sub	sp, #52	; 0x34
 8009ee6:	460c      	mov	r4, r1
 8009ee8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009eec:	4616      	mov	r6, r2
 8009eee:	461f      	mov	r7, r3
 8009ef0:	4605      	mov	r5, r0
 8009ef2:	f002 fbc1 	bl	800c678 <_localeconv_r>
 8009ef6:	6803      	ldr	r3, [r0, #0]
 8009ef8:	9304      	str	r3, [sp, #16]
 8009efa:	4618      	mov	r0, r3
 8009efc:	f7f6 f9b8 	bl	8000270 <strlen>
 8009f00:	2300      	movs	r3, #0
 8009f02:	930a      	str	r3, [sp, #40]	; 0x28
 8009f04:	f8d8 3000 	ldr.w	r3, [r8]
 8009f08:	9005      	str	r0, [sp, #20]
 8009f0a:	3307      	adds	r3, #7
 8009f0c:	f023 0307 	bic.w	r3, r3, #7
 8009f10:	f103 0208 	add.w	r2, r3, #8
 8009f14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009f18:	f8d4 b000 	ldr.w	fp, [r4]
 8009f1c:	f8c8 2000 	str.w	r2, [r8]
 8009f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f24:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009f28:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009f2c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009f30:	9307      	str	r3, [sp, #28]
 8009f32:	f8cd 8018 	str.w	r8, [sp, #24]
 8009f36:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3a:	4ba7      	ldr	r3, [pc, #668]	; (800a1d8 <_printf_float+0x2f8>)
 8009f3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f40:	f7f6 fdf4 	bl	8000b2c <__aeabi_dcmpun>
 8009f44:	bb70      	cbnz	r0, 8009fa4 <_printf_float+0xc4>
 8009f46:	f04f 32ff 	mov.w	r2, #4294967295
 8009f4a:	4ba3      	ldr	r3, [pc, #652]	; (800a1d8 <_printf_float+0x2f8>)
 8009f4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f50:	f7f6 fdce 	bl	8000af0 <__aeabi_dcmple>
 8009f54:	bb30      	cbnz	r0, 8009fa4 <_printf_float+0xc4>
 8009f56:	2200      	movs	r2, #0
 8009f58:	2300      	movs	r3, #0
 8009f5a:	4640      	mov	r0, r8
 8009f5c:	4649      	mov	r1, r9
 8009f5e:	f7f6 fdbd 	bl	8000adc <__aeabi_dcmplt>
 8009f62:	b110      	cbz	r0, 8009f6a <_printf_float+0x8a>
 8009f64:	232d      	movs	r3, #45	; 0x2d
 8009f66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f6a:	4a9c      	ldr	r2, [pc, #624]	; (800a1dc <_printf_float+0x2fc>)
 8009f6c:	4b9c      	ldr	r3, [pc, #624]	; (800a1e0 <_printf_float+0x300>)
 8009f6e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009f72:	bf8c      	ite	hi
 8009f74:	4690      	movhi	r8, r2
 8009f76:	4698      	movls	r8, r3
 8009f78:	2303      	movs	r3, #3
 8009f7a:	f02b 0204 	bic.w	r2, fp, #4
 8009f7e:	6123      	str	r3, [r4, #16]
 8009f80:	6022      	str	r2, [r4, #0]
 8009f82:	f04f 0900 	mov.w	r9, #0
 8009f86:	9700      	str	r7, [sp, #0]
 8009f88:	4633      	mov	r3, r6
 8009f8a:	aa0b      	add	r2, sp, #44	; 0x2c
 8009f8c:	4621      	mov	r1, r4
 8009f8e:	4628      	mov	r0, r5
 8009f90:	f000 f9e6 	bl	800a360 <_printf_common>
 8009f94:	3001      	adds	r0, #1
 8009f96:	f040 808d 	bne.w	800a0b4 <_printf_float+0x1d4>
 8009f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9e:	b00d      	add	sp, #52	; 0x34
 8009fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa4:	4642      	mov	r2, r8
 8009fa6:	464b      	mov	r3, r9
 8009fa8:	4640      	mov	r0, r8
 8009faa:	4649      	mov	r1, r9
 8009fac:	f7f6 fdbe 	bl	8000b2c <__aeabi_dcmpun>
 8009fb0:	b110      	cbz	r0, 8009fb8 <_printf_float+0xd8>
 8009fb2:	4a8c      	ldr	r2, [pc, #560]	; (800a1e4 <_printf_float+0x304>)
 8009fb4:	4b8c      	ldr	r3, [pc, #560]	; (800a1e8 <_printf_float+0x308>)
 8009fb6:	e7da      	b.n	8009f6e <_printf_float+0x8e>
 8009fb8:	6861      	ldr	r1, [r4, #4]
 8009fba:	1c4b      	adds	r3, r1, #1
 8009fbc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009fc0:	a80a      	add	r0, sp, #40	; 0x28
 8009fc2:	d13e      	bne.n	800a042 <_printf_float+0x162>
 8009fc4:	2306      	movs	r3, #6
 8009fc6:	6063      	str	r3, [r4, #4]
 8009fc8:	2300      	movs	r3, #0
 8009fca:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009fce:	ab09      	add	r3, sp, #36	; 0x24
 8009fd0:	9300      	str	r3, [sp, #0]
 8009fd2:	ec49 8b10 	vmov	d0, r8, r9
 8009fd6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009fda:	6022      	str	r2, [r4, #0]
 8009fdc:	f8cd a004 	str.w	sl, [sp, #4]
 8009fe0:	6861      	ldr	r1, [r4, #4]
 8009fe2:	4628      	mov	r0, r5
 8009fe4:	f7ff fee7 	bl	8009db6 <__cvt>
 8009fe8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009fec:	2b47      	cmp	r3, #71	; 0x47
 8009fee:	4680      	mov	r8, r0
 8009ff0:	d109      	bne.n	800a006 <_printf_float+0x126>
 8009ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff4:	1cd8      	adds	r0, r3, #3
 8009ff6:	db02      	blt.n	8009ffe <_printf_float+0x11e>
 8009ff8:	6862      	ldr	r2, [r4, #4]
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	dd47      	ble.n	800a08e <_printf_float+0x1ae>
 8009ffe:	f1aa 0a02 	sub.w	sl, sl, #2
 800a002:	fa5f fa8a 	uxtb.w	sl, sl
 800a006:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a00a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a00c:	d824      	bhi.n	800a058 <_printf_float+0x178>
 800a00e:	3901      	subs	r1, #1
 800a010:	4652      	mov	r2, sl
 800a012:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a016:	9109      	str	r1, [sp, #36]	; 0x24
 800a018:	f7ff ff2e 	bl	8009e78 <__exponent>
 800a01c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a01e:	1813      	adds	r3, r2, r0
 800a020:	2a01      	cmp	r2, #1
 800a022:	4681      	mov	r9, r0
 800a024:	6123      	str	r3, [r4, #16]
 800a026:	dc02      	bgt.n	800a02e <_printf_float+0x14e>
 800a028:	6822      	ldr	r2, [r4, #0]
 800a02a:	07d1      	lsls	r1, r2, #31
 800a02c:	d501      	bpl.n	800a032 <_printf_float+0x152>
 800a02e:	3301      	adds	r3, #1
 800a030:	6123      	str	r3, [r4, #16]
 800a032:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a036:	2b00      	cmp	r3, #0
 800a038:	d0a5      	beq.n	8009f86 <_printf_float+0xa6>
 800a03a:	232d      	movs	r3, #45	; 0x2d
 800a03c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a040:	e7a1      	b.n	8009f86 <_printf_float+0xa6>
 800a042:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a046:	f000 8177 	beq.w	800a338 <_printf_float+0x458>
 800a04a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a04e:	d1bb      	bne.n	8009fc8 <_printf_float+0xe8>
 800a050:	2900      	cmp	r1, #0
 800a052:	d1b9      	bne.n	8009fc8 <_printf_float+0xe8>
 800a054:	2301      	movs	r3, #1
 800a056:	e7b6      	b.n	8009fc6 <_printf_float+0xe6>
 800a058:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a05c:	d119      	bne.n	800a092 <_printf_float+0x1b2>
 800a05e:	2900      	cmp	r1, #0
 800a060:	6863      	ldr	r3, [r4, #4]
 800a062:	dd0c      	ble.n	800a07e <_printf_float+0x19e>
 800a064:	6121      	str	r1, [r4, #16]
 800a066:	b913      	cbnz	r3, 800a06e <_printf_float+0x18e>
 800a068:	6822      	ldr	r2, [r4, #0]
 800a06a:	07d2      	lsls	r2, r2, #31
 800a06c:	d502      	bpl.n	800a074 <_printf_float+0x194>
 800a06e:	3301      	adds	r3, #1
 800a070:	440b      	add	r3, r1
 800a072:	6123      	str	r3, [r4, #16]
 800a074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a076:	65a3      	str	r3, [r4, #88]	; 0x58
 800a078:	f04f 0900 	mov.w	r9, #0
 800a07c:	e7d9      	b.n	800a032 <_printf_float+0x152>
 800a07e:	b913      	cbnz	r3, 800a086 <_printf_float+0x1a6>
 800a080:	6822      	ldr	r2, [r4, #0]
 800a082:	07d0      	lsls	r0, r2, #31
 800a084:	d501      	bpl.n	800a08a <_printf_float+0x1aa>
 800a086:	3302      	adds	r3, #2
 800a088:	e7f3      	b.n	800a072 <_printf_float+0x192>
 800a08a:	2301      	movs	r3, #1
 800a08c:	e7f1      	b.n	800a072 <_printf_float+0x192>
 800a08e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a092:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a096:	4293      	cmp	r3, r2
 800a098:	db05      	blt.n	800a0a6 <_printf_float+0x1c6>
 800a09a:	6822      	ldr	r2, [r4, #0]
 800a09c:	6123      	str	r3, [r4, #16]
 800a09e:	07d1      	lsls	r1, r2, #31
 800a0a0:	d5e8      	bpl.n	800a074 <_printf_float+0x194>
 800a0a2:	3301      	adds	r3, #1
 800a0a4:	e7e5      	b.n	800a072 <_printf_float+0x192>
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	bfd4      	ite	le
 800a0aa:	f1c3 0302 	rsble	r3, r3, #2
 800a0ae:	2301      	movgt	r3, #1
 800a0b0:	4413      	add	r3, r2
 800a0b2:	e7de      	b.n	800a072 <_printf_float+0x192>
 800a0b4:	6823      	ldr	r3, [r4, #0]
 800a0b6:	055a      	lsls	r2, r3, #21
 800a0b8:	d407      	bmi.n	800a0ca <_printf_float+0x1ea>
 800a0ba:	6923      	ldr	r3, [r4, #16]
 800a0bc:	4642      	mov	r2, r8
 800a0be:	4631      	mov	r1, r6
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	47b8      	blx	r7
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	d12b      	bne.n	800a120 <_printf_float+0x240>
 800a0c8:	e767      	b.n	8009f9a <_printf_float+0xba>
 800a0ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a0ce:	f240 80dc 	bls.w	800a28a <_printf_float+0x3aa>
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a0da:	f7f6 fcf5 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d033      	beq.n	800a14a <_printf_float+0x26a>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	4a41      	ldr	r2, [pc, #260]	; (800a1ec <_printf_float+0x30c>)
 800a0e6:	4631      	mov	r1, r6
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b8      	blx	r7
 800a0ec:	3001      	adds	r0, #1
 800a0ee:	f43f af54 	beq.w	8009f9a <_printf_float+0xba>
 800a0f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a0f6:	429a      	cmp	r2, r3
 800a0f8:	db02      	blt.n	800a100 <_printf_float+0x220>
 800a0fa:	6823      	ldr	r3, [r4, #0]
 800a0fc:	07d8      	lsls	r0, r3, #31
 800a0fe:	d50f      	bpl.n	800a120 <_printf_float+0x240>
 800a100:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a104:	4631      	mov	r1, r6
 800a106:	4628      	mov	r0, r5
 800a108:	47b8      	blx	r7
 800a10a:	3001      	adds	r0, #1
 800a10c:	f43f af45 	beq.w	8009f9a <_printf_float+0xba>
 800a110:	f04f 0800 	mov.w	r8, #0
 800a114:	f104 091a 	add.w	r9, r4, #26
 800a118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a11a:	3b01      	subs	r3, #1
 800a11c:	4543      	cmp	r3, r8
 800a11e:	dc09      	bgt.n	800a134 <_printf_float+0x254>
 800a120:	6823      	ldr	r3, [r4, #0]
 800a122:	079b      	lsls	r3, r3, #30
 800a124:	f100 8103 	bmi.w	800a32e <_printf_float+0x44e>
 800a128:	68e0      	ldr	r0, [r4, #12]
 800a12a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a12c:	4298      	cmp	r0, r3
 800a12e:	bfb8      	it	lt
 800a130:	4618      	movlt	r0, r3
 800a132:	e734      	b.n	8009f9e <_printf_float+0xbe>
 800a134:	2301      	movs	r3, #1
 800a136:	464a      	mov	r2, r9
 800a138:	4631      	mov	r1, r6
 800a13a:	4628      	mov	r0, r5
 800a13c:	47b8      	blx	r7
 800a13e:	3001      	adds	r0, #1
 800a140:	f43f af2b 	beq.w	8009f9a <_printf_float+0xba>
 800a144:	f108 0801 	add.w	r8, r8, #1
 800a148:	e7e6      	b.n	800a118 <_printf_float+0x238>
 800a14a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	dc2b      	bgt.n	800a1a8 <_printf_float+0x2c8>
 800a150:	2301      	movs	r3, #1
 800a152:	4a26      	ldr	r2, [pc, #152]	; (800a1ec <_printf_float+0x30c>)
 800a154:	4631      	mov	r1, r6
 800a156:	4628      	mov	r0, r5
 800a158:	47b8      	blx	r7
 800a15a:	3001      	adds	r0, #1
 800a15c:	f43f af1d 	beq.w	8009f9a <_printf_float+0xba>
 800a160:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a162:	b923      	cbnz	r3, 800a16e <_printf_float+0x28e>
 800a164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a166:	b913      	cbnz	r3, 800a16e <_printf_float+0x28e>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	07d9      	lsls	r1, r3, #31
 800a16c:	d5d8      	bpl.n	800a120 <_printf_float+0x240>
 800a16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a172:	4631      	mov	r1, r6
 800a174:	4628      	mov	r0, r5
 800a176:	47b8      	blx	r7
 800a178:	3001      	adds	r0, #1
 800a17a:	f43f af0e 	beq.w	8009f9a <_printf_float+0xba>
 800a17e:	f04f 0900 	mov.w	r9, #0
 800a182:	f104 0a1a 	add.w	sl, r4, #26
 800a186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a188:	425b      	negs	r3, r3
 800a18a:	454b      	cmp	r3, r9
 800a18c:	dc01      	bgt.n	800a192 <_printf_float+0x2b2>
 800a18e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a190:	e794      	b.n	800a0bc <_printf_float+0x1dc>
 800a192:	2301      	movs	r3, #1
 800a194:	4652      	mov	r2, sl
 800a196:	4631      	mov	r1, r6
 800a198:	4628      	mov	r0, r5
 800a19a:	47b8      	blx	r7
 800a19c:	3001      	adds	r0, #1
 800a19e:	f43f aefc 	beq.w	8009f9a <_printf_float+0xba>
 800a1a2:	f109 0901 	add.w	r9, r9, #1
 800a1a6:	e7ee      	b.n	800a186 <_printf_float+0x2a6>
 800a1a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	bfa8      	it	ge
 800a1b0:	461a      	movge	r2, r3
 800a1b2:	2a00      	cmp	r2, #0
 800a1b4:	4691      	mov	r9, r2
 800a1b6:	dd07      	ble.n	800a1c8 <_printf_float+0x2e8>
 800a1b8:	4613      	mov	r3, r2
 800a1ba:	4631      	mov	r1, r6
 800a1bc:	4642      	mov	r2, r8
 800a1be:	4628      	mov	r0, r5
 800a1c0:	47b8      	blx	r7
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	f43f aee9 	beq.w	8009f9a <_printf_float+0xba>
 800a1c8:	f104 031a 	add.w	r3, r4, #26
 800a1cc:	f04f 0b00 	mov.w	fp, #0
 800a1d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1d4:	9306      	str	r3, [sp, #24]
 800a1d6:	e015      	b.n	800a204 <_printf_float+0x324>
 800a1d8:	7fefffff 	.word	0x7fefffff
 800a1dc:	0800e864 	.word	0x0800e864
 800a1e0:	0800e860 	.word	0x0800e860
 800a1e4:	0800e86c 	.word	0x0800e86c
 800a1e8:	0800e868 	.word	0x0800e868
 800a1ec:	0800e870 	.word	0x0800e870
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	9a06      	ldr	r2, [sp, #24]
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	47b8      	blx	r7
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	f43f aecd 	beq.w	8009f9a <_printf_float+0xba>
 800a200:	f10b 0b01 	add.w	fp, fp, #1
 800a204:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a208:	ebaa 0309 	sub.w	r3, sl, r9
 800a20c:	455b      	cmp	r3, fp
 800a20e:	dcef      	bgt.n	800a1f0 <_printf_float+0x310>
 800a210:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a214:	429a      	cmp	r2, r3
 800a216:	44d0      	add	r8, sl
 800a218:	db15      	blt.n	800a246 <_printf_float+0x366>
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	07da      	lsls	r2, r3, #31
 800a21e:	d412      	bmi.n	800a246 <_printf_float+0x366>
 800a220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a222:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a224:	eba3 020a 	sub.w	r2, r3, sl
 800a228:	eba3 0a01 	sub.w	sl, r3, r1
 800a22c:	4592      	cmp	sl, r2
 800a22e:	bfa8      	it	ge
 800a230:	4692      	movge	sl, r2
 800a232:	f1ba 0f00 	cmp.w	sl, #0
 800a236:	dc0e      	bgt.n	800a256 <_printf_float+0x376>
 800a238:	f04f 0800 	mov.w	r8, #0
 800a23c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a240:	f104 091a 	add.w	r9, r4, #26
 800a244:	e019      	b.n	800a27a <_printf_float+0x39a>
 800a246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a24a:	4631      	mov	r1, r6
 800a24c:	4628      	mov	r0, r5
 800a24e:	47b8      	blx	r7
 800a250:	3001      	adds	r0, #1
 800a252:	d1e5      	bne.n	800a220 <_printf_float+0x340>
 800a254:	e6a1      	b.n	8009f9a <_printf_float+0xba>
 800a256:	4653      	mov	r3, sl
 800a258:	4642      	mov	r2, r8
 800a25a:	4631      	mov	r1, r6
 800a25c:	4628      	mov	r0, r5
 800a25e:	47b8      	blx	r7
 800a260:	3001      	adds	r0, #1
 800a262:	d1e9      	bne.n	800a238 <_printf_float+0x358>
 800a264:	e699      	b.n	8009f9a <_printf_float+0xba>
 800a266:	2301      	movs	r3, #1
 800a268:	464a      	mov	r2, r9
 800a26a:	4631      	mov	r1, r6
 800a26c:	4628      	mov	r0, r5
 800a26e:	47b8      	blx	r7
 800a270:	3001      	adds	r0, #1
 800a272:	f43f ae92 	beq.w	8009f9a <_printf_float+0xba>
 800a276:	f108 0801 	add.w	r8, r8, #1
 800a27a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a27e:	1a9b      	subs	r3, r3, r2
 800a280:	eba3 030a 	sub.w	r3, r3, sl
 800a284:	4543      	cmp	r3, r8
 800a286:	dcee      	bgt.n	800a266 <_printf_float+0x386>
 800a288:	e74a      	b.n	800a120 <_printf_float+0x240>
 800a28a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a28c:	2a01      	cmp	r2, #1
 800a28e:	dc01      	bgt.n	800a294 <_printf_float+0x3b4>
 800a290:	07db      	lsls	r3, r3, #31
 800a292:	d53a      	bpl.n	800a30a <_printf_float+0x42a>
 800a294:	2301      	movs	r3, #1
 800a296:	4642      	mov	r2, r8
 800a298:	4631      	mov	r1, r6
 800a29a:	4628      	mov	r0, r5
 800a29c:	47b8      	blx	r7
 800a29e:	3001      	adds	r0, #1
 800a2a0:	f43f ae7b 	beq.w	8009f9a <_printf_float+0xba>
 800a2a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a2a8:	4631      	mov	r1, r6
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	47b8      	blx	r7
 800a2ae:	3001      	adds	r0, #1
 800a2b0:	f108 0801 	add.w	r8, r8, #1
 800a2b4:	f43f ae71 	beq.w	8009f9a <_printf_float+0xba>
 800a2b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f103 3aff 	add.w	sl, r3, #4294967295
 800a2c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	f7f6 fbff 	bl	8000ac8 <__aeabi_dcmpeq>
 800a2ca:	b9c8      	cbnz	r0, 800a300 <_printf_float+0x420>
 800a2cc:	4653      	mov	r3, sl
 800a2ce:	4642      	mov	r2, r8
 800a2d0:	4631      	mov	r1, r6
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	47b8      	blx	r7
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	d10e      	bne.n	800a2f8 <_printf_float+0x418>
 800a2da:	e65e      	b.n	8009f9a <_printf_float+0xba>
 800a2dc:	2301      	movs	r3, #1
 800a2de:	4652      	mov	r2, sl
 800a2e0:	4631      	mov	r1, r6
 800a2e2:	4628      	mov	r0, r5
 800a2e4:	47b8      	blx	r7
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	f43f ae57 	beq.w	8009f9a <_printf_float+0xba>
 800a2ec:	f108 0801 	add.w	r8, r8, #1
 800a2f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2f2:	3b01      	subs	r3, #1
 800a2f4:	4543      	cmp	r3, r8
 800a2f6:	dcf1      	bgt.n	800a2dc <_printf_float+0x3fc>
 800a2f8:	464b      	mov	r3, r9
 800a2fa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a2fe:	e6de      	b.n	800a0be <_printf_float+0x1de>
 800a300:	f04f 0800 	mov.w	r8, #0
 800a304:	f104 0a1a 	add.w	sl, r4, #26
 800a308:	e7f2      	b.n	800a2f0 <_printf_float+0x410>
 800a30a:	2301      	movs	r3, #1
 800a30c:	e7df      	b.n	800a2ce <_printf_float+0x3ee>
 800a30e:	2301      	movs	r3, #1
 800a310:	464a      	mov	r2, r9
 800a312:	4631      	mov	r1, r6
 800a314:	4628      	mov	r0, r5
 800a316:	47b8      	blx	r7
 800a318:	3001      	adds	r0, #1
 800a31a:	f43f ae3e 	beq.w	8009f9a <_printf_float+0xba>
 800a31e:	f108 0801 	add.w	r8, r8, #1
 800a322:	68e3      	ldr	r3, [r4, #12]
 800a324:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a326:	1a9b      	subs	r3, r3, r2
 800a328:	4543      	cmp	r3, r8
 800a32a:	dcf0      	bgt.n	800a30e <_printf_float+0x42e>
 800a32c:	e6fc      	b.n	800a128 <_printf_float+0x248>
 800a32e:	f04f 0800 	mov.w	r8, #0
 800a332:	f104 0919 	add.w	r9, r4, #25
 800a336:	e7f4      	b.n	800a322 <_printf_float+0x442>
 800a338:	2900      	cmp	r1, #0
 800a33a:	f43f ae8b 	beq.w	800a054 <_printf_float+0x174>
 800a33e:	2300      	movs	r3, #0
 800a340:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a344:	ab09      	add	r3, sp, #36	; 0x24
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	ec49 8b10 	vmov	d0, r8, r9
 800a34c:	6022      	str	r2, [r4, #0]
 800a34e:	f8cd a004 	str.w	sl, [sp, #4]
 800a352:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a356:	4628      	mov	r0, r5
 800a358:	f7ff fd2d 	bl	8009db6 <__cvt>
 800a35c:	4680      	mov	r8, r0
 800a35e:	e648      	b.n	8009ff2 <_printf_float+0x112>

0800a360 <_printf_common>:
 800a360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a364:	4691      	mov	r9, r2
 800a366:	461f      	mov	r7, r3
 800a368:	688a      	ldr	r2, [r1, #8]
 800a36a:	690b      	ldr	r3, [r1, #16]
 800a36c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a370:	4293      	cmp	r3, r2
 800a372:	bfb8      	it	lt
 800a374:	4613      	movlt	r3, r2
 800a376:	f8c9 3000 	str.w	r3, [r9]
 800a37a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a37e:	4606      	mov	r6, r0
 800a380:	460c      	mov	r4, r1
 800a382:	b112      	cbz	r2, 800a38a <_printf_common+0x2a>
 800a384:	3301      	adds	r3, #1
 800a386:	f8c9 3000 	str.w	r3, [r9]
 800a38a:	6823      	ldr	r3, [r4, #0]
 800a38c:	0699      	lsls	r1, r3, #26
 800a38e:	bf42      	ittt	mi
 800a390:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a394:	3302      	addmi	r3, #2
 800a396:	f8c9 3000 	strmi.w	r3, [r9]
 800a39a:	6825      	ldr	r5, [r4, #0]
 800a39c:	f015 0506 	ands.w	r5, r5, #6
 800a3a0:	d107      	bne.n	800a3b2 <_printf_common+0x52>
 800a3a2:	f104 0a19 	add.w	sl, r4, #25
 800a3a6:	68e3      	ldr	r3, [r4, #12]
 800a3a8:	f8d9 2000 	ldr.w	r2, [r9]
 800a3ac:	1a9b      	subs	r3, r3, r2
 800a3ae:	42ab      	cmp	r3, r5
 800a3b0:	dc28      	bgt.n	800a404 <_printf_common+0xa4>
 800a3b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a3b6:	6822      	ldr	r2, [r4, #0]
 800a3b8:	3300      	adds	r3, #0
 800a3ba:	bf18      	it	ne
 800a3bc:	2301      	movne	r3, #1
 800a3be:	0692      	lsls	r2, r2, #26
 800a3c0:	d42d      	bmi.n	800a41e <_printf_common+0xbe>
 800a3c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	47c0      	blx	r8
 800a3cc:	3001      	adds	r0, #1
 800a3ce:	d020      	beq.n	800a412 <_printf_common+0xb2>
 800a3d0:	6823      	ldr	r3, [r4, #0]
 800a3d2:	68e5      	ldr	r5, [r4, #12]
 800a3d4:	f8d9 2000 	ldr.w	r2, [r9]
 800a3d8:	f003 0306 	and.w	r3, r3, #6
 800a3dc:	2b04      	cmp	r3, #4
 800a3de:	bf08      	it	eq
 800a3e0:	1aad      	subeq	r5, r5, r2
 800a3e2:	68a3      	ldr	r3, [r4, #8]
 800a3e4:	6922      	ldr	r2, [r4, #16]
 800a3e6:	bf0c      	ite	eq
 800a3e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a3ec:	2500      	movne	r5, #0
 800a3ee:	4293      	cmp	r3, r2
 800a3f0:	bfc4      	itt	gt
 800a3f2:	1a9b      	subgt	r3, r3, r2
 800a3f4:	18ed      	addgt	r5, r5, r3
 800a3f6:	f04f 0900 	mov.w	r9, #0
 800a3fa:	341a      	adds	r4, #26
 800a3fc:	454d      	cmp	r5, r9
 800a3fe:	d11a      	bne.n	800a436 <_printf_common+0xd6>
 800a400:	2000      	movs	r0, #0
 800a402:	e008      	b.n	800a416 <_printf_common+0xb6>
 800a404:	2301      	movs	r3, #1
 800a406:	4652      	mov	r2, sl
 800a408:	4639      	mov	r1, r7
 800a40a:	4630      	mov	r0, r6
 800a40c:	47c0      	blx	r8
 800a40e:	3001      	adds	r0, #1
 800a410:	d103      	bne.n	800a41a <_printf_common+0xba>
 800a412:	f04f 30ff 	mov.w	r0, #4294967295
 800a416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a41a:	3501      	adds	r5, #1
 800a41c:	e7c3      	b.n	800a3a6 <_printf_common+0x46>
 800a41e:	18e1      	adds	r1, r4, r3
 800a420:	1c5a      	adds	r2, r3, #1
 800a422:	2030      	movs	r0, #48	; 0x30
 800a424:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a428:	4422      	add	r2, r4
 800a42a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a42e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a432:	3302      	adds	r3, #2
 800a434:	e7c5      	b.n	800a3c2 <_printf_common+0x62>
 800a436:	2301      	movs	r3, #1
 800a438:	4622      	mov	r2, r4
 800a43a:	4639      	mov	r1, r7
 800a43c:	4630      	mov	r0, r6
 800a43e:	47c0      	blx	r8
 800a440:	3001      	adds	r0, #1
 800a442:	d0e6      	beq.n	800a412 <_printf_common+0xb2>
 800a444:	f109 0901 	add.w	r9, r9, #1
 800a448:	e7d8      	b.n	800a3fc <_printf_common+0x9c>
	...

0800a44c <_printf_i>:
 800a44c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a450:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a454:	460c      	mov	r4, r1
 800a456:	7e09      	ldrb	r1, [r1, #24]
 800a458:	b085      	sub	sp, #20
 800a45a:	296e      	cmp	r1, #110	; 0x6e
 800a45c:	4617      	mov	r7, r2
 800a45e:	4606      	mov	r6, r0
 800a460:	4698      	mov	r8, r3
 800a462:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a464:	f000 80b3 	beq.w	800a5ce <_printf_i+0x182>
 800a468:	d822      	bhi.n	800a4b0 <_printf_i+0x64>
 800a46a:	2963      	cmp	r1, #99	; 0x63
 800a46c:	d036      	beq.n	800a4dc <_printf_i+0x90>
 800a46e:	d80a      	bhi.n	800a486 <_printf_i+0x3a>
 800a470:	2900      	cmp	r1, #0
 800a472:	f000 80b9 	beq.w	800a5e8 <_printf_i+0x19c>
 800a476:	2958      	cmp	r1, #88	; 0x58
 800a478:	f000 8083 	beq.w	800a582 <_printf_i+0x136>
 800a47c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a480:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a484:	e032      	b.n	800a4ec <_printf_i+0xa0>
 800a486:	2964      	cmp	r1, #100	; 0x64
 800a488:	d001      	beq.n	800a48e <_printf_i+0x42>
 800a48a:	2969      	cmp	r1, #105	; 0x69
 800a48c:	d1f6      	bne.n	800a47c <_printf_i+0x30>
 800a48e:	6820      	ldr	r0, [r4, #0]
 800a490:	6813      	ldr	r3, [r2, #0]
 800a492:	0605      	lsls	r5, r0, #24
 800a494:	f103 0104 	add.w	r1, r3, #4
 800a498:	d52a      	bpl.n	800a4f0 <_printf_i+0xa4>
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	6011      	str	r1, [r2, #0]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	da03      	bge.n	800a4aa <_printf_i+0x5e>
 800a4a2:	222d      	movs	r2, #45	; 0x2d
 800a4a4:	425b      	negs	r3, r3
 800a4a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a4aa:	486f      	ldr	r0, [pc, #444]	; (800a668 <_printf_i+0x21c>)
 800a4ac:	220a      	movs	r2, #10
 800a4ae:	e039      	b.n	800a524 <_printf_i+0xd8>
 800a4b0:	2973      	cmp	r1, #115	; 0x73
 800a4b2:	f000 809d 	beq.w	800a5f0 <_printf_i+0x1a4>
 800a4b6:	d808      	bhi.n	800a4ca <_printf_i+0x7e>
 800a4b8:	296f      	cmp	r1, #111	; 0x6f
 800a4ba:	d020      	beq.n	800a4fe <_printf_i+0xb2>
 800a4bc:	2970      	cmp	r1, #112	; 0x70
 800a4be:	d1dd      	bne.n	800a47c <_printf_i+0x30>
 800a4c0:	6823      	ldr	r3, [r4, #0]
 800a4c2:	f043 0320 	orr.w	r3, r3, #32
 800a4c6:	6023      	str	r3, [r4, #0]
 800a4c8:	e003      	b.n	800a4d2 <_printf_i+0x86>
 800a4ca:	2975      	cmp	r1, #117	; 0x75
 800a4cc:	d017      	beq.n	800a4fe <_printf_i+0xb2>
 800a4ce:	2978      	cmp	r1, #120	; 0x78
 800a4d0:	d1d4      	bne.n	800a47c <_printf_i+0x30>
 800a4d2:	2378      	movs	r3, #120	; 0x78
 800a4d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a4d8:	4864      	ldr	r0, [pc, #400]	; (800a66c <_printf_i+0x220>)
 800a4da:	e055      	b.n	800a588 <_printf_i+0x13c>
 800a4dc:	6813      	ldr	r3, [r2, #0]
 800a4de:	1d19      	adds	r1, r3, #4
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	6011      	str	r1, [r2, #0]
 800a4e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e08c      	b.n	800a60a <_printf_i+0x1be>
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	6011      	str	r1, [r2, #0]
 800a4f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a4f8:	bf18      	it	ne
 800a4fa:	b21b      	sxthne	r3, r3
 800a4fc:	e7cf      	b.n	800a49e <_printf_i+0x52>
 800a4fe:	6813      	ldr	r3, [r2, #0]
 800a500:	6825      	ldr	r5, [r4, #0]
 800a502:	1d18      	adds	r0, r3, #4
 800a504:	6010      	str	r0, [r2, #0]
 800a506:	0628      	lsls	r0, r5, #24
 800a508:	d501      	bpl.n	800a50e <_printf_i+0xc2>
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	e002      	b.n	800a514 <_printf_i+0xc8>
 800a50e:	0668      	lsls	r0, r5, #25
 800a510:	d5fb      	bpl.n	800a50a <_printf_i+0xbe>
 800a512:	881b      	ldrh	r3, [r3, #0]
 800a514:	4854      	ldr	r0, [pc, #336]	; (800a668 <_printf_i+0x21c>)
 800a516:	296f      	cmp	r1, #111	; 0x6f
 800a518:	bf14      	ite	ne
 800a51a:	220a      	movne	r2, #10
 800a51c:	2208      	moveq	r2, #8
 800a51e:	2100      	movs	r1, #0
 800a520:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a524:	6865      	ldr	r5, [r4, #4]
 800a526:	60a5      	str	r5, [r4, #8]
 800a528:	2d00      	cmp	r5, #0
 800a52a:	f2c0 8095 	blt.w	800a658 <_printf_i+0x20c>
 800a52e:	6821      	ldr	r1, [r4, #0]
 800a530:	f021 0104 	bic.w	r1, r1, #4
 800a534:	6021      	str	r1, [r4, #0]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d13d      	bne.n	800a5b6 <_printf_i+0x16a>
 800a53a:	2d00      	cmp	r5, #0
 800a53c:	f040 808e 	bne.w	800a65c <_printf_i+0x210>
 800a540:	4665      	mov	r5, ip
 800a542:	2a08      	cmp	r2, #8
 800a544:	d10b      	bne.n	800a55e <_printf_i+0x112>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	07db      	lsls	r3, r3, #31
 800a54a:	d508      	bpl.n	800a55e <_printf_i+0x112>
 800a54c:	6923      	ldr	r3, [r4, #16]
 800a54e:	6862      	ldr	r2, [r4, #4]
 800a550:	429a      	cmp	r2, r3
 800a552:	bfde      	ittt	le
 800a554:	2330      	movle	r3, #48	; 0x30
 800a556:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a55a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a55e:	ebac 0305 	sub.w	r3, ip, r5
 800a562:	6123      	str	r3, [r4, #16]
 800a564:	f8cd 8000 	str.w	r8, [sp]
 800a568:	463b      	mov	r3, r7
 800a56a:	aa03      	add	r2, sp, #12
 800a56c:	4621      	mov	r1, r4
 800a56e:	4630      	mov	r0, r6
 800a570:	f7ff fef6 	bl	800a360 <_printf_common>
 800a574:	3001      	adds	r0, #1
 800a576:	d14d      	bne.n	800a614 <_printf_i+0x1c8>
 800a578:	f04f 30ff 	mov.w	r0, #4294967295
 800a57c:	b005      	add	sp, #20
 800a57e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a582:	4839      	ldr	r0, [pc, #228]	; (800a668 <_printf_i+0x21c>)
 800a584:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a588:	6813      	ldr	r3, [r2, #0]
 800a58a:	6821      	ldr	r1, [r4, #0]
 800a58c:	1d1d      	adds	r5, r3, #4
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	6015      	str	r5, [r2, #0]
 800a592:	060a      	lsls	r2, r1, #24
 800a594:	d50b      	bpl.n	800a5ae <_printf_i+0x162>
 800a596:	07ca      	lsls	r2, r1, #31
 800a598:	bf44      	itt	mi
 800a59a:	f041 0120 	orrmi.w	r1, r1, #32
 800a59e:	6021      	strmi	r1, [r4, #0]
 800a5a0:	b91b      	cbnz	r3, 800a5aa <_printf_i+0x15e>
 800a5a2:	6822      	ldr	r2, [r4, #0]
 800a5a4:	f022 0220 	bic.w	r2, r2, #32
 800a5a8:	6022      	str	r2, [r4, #0]
 800a5aa:	2210      	movs	r2, #16
 800a5ac:	e7b7      	b.n	800a51e <_printf_i+0xd2>
 800a5ae:	064d      	lsls	r5, r1, #25
 800a5b0:	bf48      	it	mi
 800a5b2:	b29b      	uxthmi	r3, r3
 800a5b4:	e7ef      	b.n	800a596 <_printf_i+0x14a>
 800a5b6:	4665      	mov	r5, ip
 800a5b8:	fbb3 f1f2 	udiv	r1, r3, r2
 800a5bc:	fb02 3311 	mls	r3, r2, r1, r3
 800a5c0:	5cc3      	ldrb	r3, [r0, r3]
 800a5c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	2900      	cmp	r1, #0
 800a5ca:	d1f5      	bne.n	800a5b8 <_printf_i+0x16c>
 800a5cc:	e7b9      	b.n	800a542 <_printf_i+0xf6>
 800a5ce:	6813      	ldr	r3, [r2, #0]
 800a5d0:	6825      	ldr	r5, [r4, #0]
 800a5d2:	6961      	ldr	r1, [r4, #20]
 800a5d4:	1d18      	adds	r0, r3, #4
 800a5d6:	6010      	str	r0, [r2, #0]
 800a5d8:	0628      	lsls	r0, r5, #24
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	d501      	bpl.n	800a5e2 <_printf_i+0x196>
 800a5de:	6019      	str	r1, [r3, #0]
 800a5e0:	e002      	b.n	800a5e8 <_printf_i+0x19c>
 800a5e2:	066a      	lsls	r2, r5, #25
 800a5e4:	d5fb      	bpl.n	800a5de <_printf_i+0x192>
 800a5e6:	8019      	strh	r1, [r3, #0]
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	6123      	str	r3, [r4, #16]
 800a5ec:	4665      	mov	r5, ip
 800a5ee:	e7b9      	b.n	800a564 <_printf_i+0x118>
 800a5f0:	6813      	ldr	r3, [r2, #0]
 800a5f2:	1d19      	adds	r1, r3, #4
 800a5f4:	6011      	str	r1, [r2, #0]
 800a5f6:	681d      	ldr	r5, [r3, #0]
 800a5f8:	6862      	ldr	r2, [r4, #4]
 800a5fa:	2100      	movs	r1, #0
 800a5fc:	4628      	mov	r0, r5
 800a5fe:	f7f5 fde7 	bl	80001d0 <memchr>
 800a602:	b108      	cbz	r0, 800a608 <_printf_i+0x1bc>
 800a604:	1b40      	subs	r0, r0, r5
 800a606:	6060      	str	r0, [r4, #4]
 800a608:	6863      	ldr	r3, [r4, #4]
 800a60a:	6123      	str	r3, [r4, #16]
 800a60c:	2300      	movs	r3, #0
 800a60e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a612:	e7a7      	b.n	800a564 <_printf_i+0x118>
 800a614:	6923      	ldr	r3, [r4, #16]
 800a616:	462a      	mov	r2, r5
 800a618:	4639      	mov	r1, r7
 800a61a:	4630      	mov	r0, r6
 800a61c:	47c0      	blx	r8
 800a61e:	3001      	adds	r0, #1
 800a620:	d0aa      	beq.n	800a578 <_printf_i+0x12c>
 800a622:	6823      	ldr	r3, [r4, #0]
 800a624:	079b      	lsls	r3, r3, #30
 800a626:	d413      	bmi.n	800a650 <_printf_i+0x204>
 800a628:	68e0      	ldr	r0, [r4, #12]
 800a62a:	9b03      	ldr	r3, [sp, #12]
 800a62c:	4298      	cmp	r0, r3
 800a62e:	bfb8      	it	lt
 800a630:	4618      	movlt	r0, r3
 800a632:	e7a3      	b.n	800a57c <_printf_i+0x130>
 800a634:	2301      	movs	r3, #1
 800a636:	464a      	mov	r2, r9
 800a638:	4639      	mov	r1, r7
 800a63a:	4630      	mov	r0, r6
 800a63c:	47c0      	blx	r8
 800a63e:	3001      	adds	r0, #1
 800a640:	d09a      	beq.n	800a578 <_printf_i+0x12c>
 800a642:	3501      	adds	r5, #1
 800a644:	68e3      	ldr	r3, [r4, #12]
 800a646:	9a03      	ldr	r2, [sp, #12]
 800a648:	1a9b      	subs	r3, r3, r2
 800a64a:	42ab      	cmp	r3, r5
 800a64c:	dcf2      	bgt.n	800a634 <_printf_i+0x1e8>
 800a64e:	e7eb      	b.n	800a628 <_printf_i+0x1dc>
 800a650:	2500      	movs	r5, #0
 800a652:	f104 0919 	add.w	r9, r4, #25
 800a656:	e7f5      	b.n	800a644 <_printf_i+0x1f8>
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d1ac      	bne.n	800a5b6 <_printf_i+0x16a>
 800a65c:	7803      	ldrb	r3, [r0, #0]
 800a65e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a662:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a666:	e76c      	b.n	800a542 <_printf_i+0xf6>
 800a668:	0800e872 	.word	0x0800e872
 800a66c:	0800e883 	.word	0x0800e883

0800a670 <siprintf>:
 800a670:	b40e      	push	{r1, r2, r3}
 800a672:	b500      	push	{lr}
 800a674:	b09c      	sub	sp, #112	; 0x70
 800a676:	ab1d      	add	r3, sp, #116	; 0x74
 800a678:	9002      	str	r0, [sp, #8]
 800a67a:	9006      	str	r0, [sp, #24]
 800a67c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a680:	4809      	ldr	r0, [pc, #36]	; (800a6a8 <siprintf+0x38>)
 800a682:	9107      	str	r1, [sp, #28]
 800a684:	9104      	str	r1, [sp, #16]
 800a686:	4909      	ldr	r1, [pc, #36]	; (800a6ac <siprintf+0x3c>)
 800a688:	f853 2b04 	ldr.w	r2, [r3], #4
 800a68c:	9105      	str	r1, [sp, #20]
 800a68e:	6800      	ldr	r0, [r0, #0]
 800a690:	9301      	str	r3, [sp, #4]
 800a692:	a902      	add	r1, sp, #8
 800a694:	f002 fd28 	bl	800d0e8 <_svfiprintf_r>
 800a698:	9b02      	ldr	r3, [sp, #8]
 800a69a:	2200      	movs	r2, #0
 800a69c:	701a      	strb	r2, [r3, #0]
 800a69e:	b01c      	add	sp, #112	; 0x70
 800a6a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6a4:	b003      	add	sp, #12
 800a6a6:	4770      	bx	lr
 800a6a8:	2000000c 	.word	0x2000000c
 800a6ac:	ffff0208 	.word	0xffff0208

0800a6b0 <strncmp>:
 800a6b0:	b510      	push	{r4, lr}
 800a6b2:	b16a      	cbz	r2, 800a6d0 <strncmp+0x20>
 800a6b4:	3901      	subs	r1, #1
 800a6b6:	1884      	adds	r4, r0, r2
 800a6b8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a6bc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a6c0:	4293      	cmp	r3, r2
 800a6c2:	d103      	bne.n	800a6cc <strncmp+0x1c>
 800a6c4:	42a0      	cmp	r0, r4
 800a6c6:	d001      	beq.n	800a6cc <strncmp+0x1c>
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1f5      	bne.n	800a6b8 <strncmp+0x8>
 800a6cc:	1a98      	subs	r0, r3, r2
 800a6ce:	bd10      	pop	{r4, pc}
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	e7fc      	b.n	800a6ce <strncmp+0x1e>

0800a6d4 <sulp>:
 800a6d4:	b570      	push	{r4, r5, r6, lr}
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	460d      	mov	r5, r1
 800a6da:	ec45 4b10 	vmov	d0, r4, r5
 800a6de:	4616      	mov	r6, r2
 800a6e0:	f002 fabe 	bl	800cc60 <__ulp>
 800a6e4:	ec51 0b10 	vmov	r0, r1, d0
 800a6e8:	b17e      	cbz	r6, 800a70a <sulp+0x36>
 800a6ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a6ee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	dd09      	ble.n	800a70a <sulp+0x36>
 800a6f6:	051b      	lsls	r3, r3, #20
 800a6f8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a6fc:	2400      	movs	r4, #0
 800a6fe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a702:	4622      	mov	r2, r4
 800a704:	462b      	mov	r3, r5
 800a706:	f7f5 ff77 	bl	80005f8 <__aeabi_dmul>
 800a70a:	bd70      	pop	{r4, r5, r6, pc}
 800a70c:	0000      	movs	r0, r0
	...

0800a710 <_strtod_l>:
 800a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a714:	461f      	mov	r7, r3
 800a716:	b0a1      	sub	sp, #132	; 0x84
 800a718:	2300      	movs	r3, #0
 800a71a:	4681      	mov	r9, r0
 800a71c:	4638      	mov	r0, r7
 800a71e:	460e      	mov	r6, r1
 800a720:	9217      	str	r2, [sp, #92]	; 0x5c
 800a722:	931c      	str	r3, [sp, #112]	; 0x70
 800a724:	f001 ffa6 	bl	800c674 <__localeconv_l>
 800a728:	4680      	mov	r8, r0
 800a72a:	6800      	ldr	r0, [r0, #0]
 800a72c:	f7f5 fda0 	bl	8000270 <strlen>
 800a730:	f04f 0a00 	mov.w	sl, #0
 800a734:	4604      	mov	r4, r0
 800a736:	f04f 0b00 	mov.w	fp, #0
 800a73a:	961b      	str	r6, [sp, #108]	; 0x6c
 800a73c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a73e:	781a      	ldrb	r2, [r3, #0]
 800a740:	2a0d      	cmp	r2, #13
 800a742:	d832      	bhi.n	800a7aa <_strtod_l+0x9a>
 800a744:	2a09      	cmp	r2, #9
 800a746:	d236      	bcs.n	800a7b6 <_strtod_l+0xa6>
 800a748:	2a00      	cmp	r2, #0
 800a74a:	d03e      	beq.n	800a7ca <_strtod_l+0xba>
 800a74c:	2300      	movs	r3, #0
 800a74e:	930d      	str	r3, [sp, #52]	; 0x34
 800a750:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800a752:	782b      	ldrb	r3, [r5, #0]
 800a754:	2b30      	cmp	r3, #48	; 0x30
 800a756:	f040 80ac 	bne.w	800a8b2 <_strtod_l+0x1a2>
 800a75a:	786b      	ldrb	r3, [r5, #1]
 800a75c:	2b58      	cmp	r3, #88	; 0x58
 800a75e:	d001      	beq.n	800a764 <_strtod_l+0x54>
 800a760:	2b78      	cmp	r3, #120	; 0x78
 800a762:	d167      	bne.n	800a834 <_strtod_l+0x124>
 800a764:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	ab1c      	add	r3, sp, #112	; 0x70
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	9702      	str	r7, [sp, #8]
 800a76e:	ab1d      	add	r3, sp, #116	; 0x74
 800a770:	4a88      	ldr	r2, [pc, #544]	; (800a994 <_strtod_l+0x284>)
 800a772:	a91b      	add	r1, sp, #108	; 0x6c
 800a774:	4648      	mov	r0, r9
 800a776:	f001 fca6 	bl	800c0c6 <__gethex>
 800a77a:	f010 0407 	ands.w	r4, r0, #7
 800a77e:	4606      	mov	r6, r0
 800a780:	d005      	beq.n	800a78e <_strtod_l+0x7e>
 800a782:	2c06      	cmp	r4, #6
 800a784:	d12b      	bne.n	800a7de <_strtod_l+0xce>
 800a786:	3501      	adds	r5, #1
 800a788:	2300      	movs	r3, #0
 800a78a:	951b      	str	r5, [sp, #108]	; 0x6c
 800a78c:	930d      	str	r3, [sp, #52]	; 0x34
 800a78e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a790:	2b00      	cmp	r3, #0
 800a792:	f040 859a 	bne.w	800b2ca <_strtod_l+0xbba>
 800a796:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a798:	b1e3      	cbz	r3, 800a7d4 <_strtod_l+0xc4>
 800a79a:	4652      	mov	r2, sl
 800a79c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a7a0:	ec43 2b10 	vmov	d0, r2, r3
 800a7a4:	b021      	add	sp, #132	; 0x84
 800a7a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7aa:	2a2b      	cmp	r2, #43	; 0x2b
 800a7ac:	d015      	beq.n	800a7da <_strtod_l+0xca>
 800a7ae:	2a2d      	cmp	r2, #45	; 0x2d
 800a7b0:	d004      	beq.n	800a7bc <_strtod_l+0xac>
 800a7b2:	2a20      	cmp	r2, #32
 800a7b4:	d1ca      	bne.n	800a74c <_strtod_l+0x3c>
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	931b      	str	r3, [sp, #108]	; 0x6c
 800a7ba:	e7bf      	b.n	800a73c <_strtod_l+0x2c>
 800a7bc:	2201      	movs	r2, #1
 800a7be:	920d      	str	r2, [sp, #52]	; 0x34
 800a7c0:	1c5a      	adds	r2, r3, #1
 800a7c2:	921b      	str	r2, [sp, #108]	; 0x6c
 800a7c4:	785b      	ldrb	r3, [r3, #1]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1c2      	bne.n	800a750 <_strtod_l+0x40>
 800a7ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a7cc:	961b      	str	r6, [sp, #108]	; 0x6c
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	f040 8579 	bne.w	800b2c6 <_strtod_l+0xbb6>
 800a7d4:	4652      	mov	r2, sl
 800a7d6:	465b      	mov	r3, fp
 800a7d8:	e7e2      	b.n	800a7a0 <_strtod_l+0x90>
 800a7da:	2200      	movs	r2, #0
 800a7dc:	e7ef      	b.n	800a7be <_strtod_l+0xae>
 800a7de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a7e0:	b13a      	cbz	r2, 800a7f2 <_strtod_l+0xe2>
 800a7e2:	2135      	movs	r1, #53	; 0x35
 800a7e4:	a81e      	add	r0, sp, #120	; 0x78
 800a7e6:	f002 fb33 	bl	800ce50 <__copybits>
 800a7ea:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a7ec:	4648      	mov	r0, r9
 800a7ee:	f001 ff9f 	bl	800c730 <_Bfree>
 800a7f2:	3c01      	subs	r4, #1
 800a7f4:	2c04      	cmp	r4, #4
 800a7f6:	d806      	bhi.n	800a806 <_strtod_l+0xf6>
 800a7f8:	e8df f004 	tbb	[pc, r4]
 800a7fc:	1714030a 	.word	0x1714030a
 800a800:	0a          	.byte	0x0a
 800a801:	00          	.byte	0x00
 800a802:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800a806:	0730      	lsls	r0, r6, #28
 800a808:	d5c1      	bpl.n	800a78e <_strtod_l+0x7e>
 800a80a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a80e:	e7be      	b.n	800a78e <_strtod_l+0x7e>
 800a810:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800a814:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a816:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a81a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a81e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a822:	e7f0      	b.n	800a806 <_strtod_l+0xf6>
 800a824:	f8df b170 	ldr.w	fp, [pc, #368]	; 800a998 <_strtod_l+0x288>
 800a828:	e7ed      	b.n	800a806 <_strtod_l+0xf6>
 800a82a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a82e:	f04f 3aff 	mov.w	sl, #4294967295
 800a832:	e7e8      	b.n	800a806 <_strtod_l+0xf6>
 800a834:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a836:	1c5a      	adds	r2, r3, #1
 800a838:	921b      	str	r2, [sp, #108]	; 0x6c
 800a83a:	785b      	ldrb	r3, [r3, #1]
 800a83c:	2b30      	cmp	r3, #48	; 0x30
 800a83e:	d0f9      	beq.n	800a834 <_strtod_l+0x124>
 800a840:	2b00      	cmp	r3, #0
 800a842:	d0a4      	beq.n	800a78e <_strtod_l+0x7e>
 800a844:	2301      	movs	r3, #1
 800a846:	2500      	movs	r5, #0
 800a848:	9306      	str	r3, [sp, #24]
 800a84a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a84c:	9308      	str	r3, [sp, #32]
 800a84e:	9507      	str	r5, [sp, #28]
 800a850:	9505      	str	r5, [sp, #20]
 800a852:	220a      	movs	r2, #10
 800a854:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800a856:	7807      	ldrb	r7, [r0, #0]
 800a858:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800a85c:	b2d9      	uxtb	r1, r3
 800a85e:	2909      	cmp	r1, #9
 800a860:	d929      	bls.n	800a8b6 <_strtod_l+0x1a6>
 800a862:	4622      	mov	r2, r4
 800a864:	f8d8 1000 	ldr.w	r1, [r8]
 800a868:	f7ff ff22 	bl	800a6b0 <strncmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d031      	beq.n	800a8d4 <_strtod_l+0x1c4>
 800a870:	2000      	movs	r0, #0
 800a872:	9c05      	ldr	r4, [sp, #20]
 800a874:	9004      	str	r0, [sp, #16]
 800a876:	463b      	mov	r3, r7
 800a878:	4602      	mov	r2, r0
 800a87a:	2b65      	cmp	r3, #101	; 0x65
 800a87c:	d001      	beq.n	800a882 <_strtod_l+0x172>
 800a87e:	2b45      	cmp	r3, #69	; 0x45
 800a880:	d114      	bne.n	800a8ac <_strtod_l+0x19c>
 800a882:	b924      	cbnz	r4, 800a88e <_strtod_l+0x17e>
 800a884:	b910      	cbnz	r0, 800a88c <_strtod_l+0x17c>
 800a886:	9b06      	ldr	r3, [sp, #24]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d09e      	beq.n	800a7ca <_strtod_l+0xba>
 800a88c:	2400      	movs	r4, #0
 800a88e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800a890:	1c73      	adds	r3, r6, #1
 800a892:	931b      	str	r3, [sp, #108]	; 0x6c
 800a894:	7873      	ldrb	r3, [r6, #1]
 800a896:	2b2b      	cmp	r3, #43	; 0x2b
 800a898:	d078      	beq.n	800a98c <_strtod_l+0x27c>
 800a89a:	2b2d      	cmp	r3, #45	; 0x2d
 800a89c:	d070      	beq.n	800a980 <_strtod_l+0x270>
 800a89e:	f04f 0c00 	mov.w	ip, #0
 800a8a2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800a8a6:	2f09      	cmp	r7, #9
 800a8a8:	d97c      	bls.n	800a9a4 <_strtod_l+0x294>
 800a8aa:	961b      	str	r6, [sp, #108]	; 0x6c
 800a8ac:	f04f 0e00 	mov.w	lr, #0
 800a8b0:	e09a      	b.n	800a9e8 <_strtod_l+0x2d8>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e7c7      	b.n	800a846 <_strtod_l+0x136>
 800a8b6:	9905      	ldr	r1, [sp, #20]
 800a8b8:	2908      	cmp	r1, #8
 800a8ba:	bfdd      	ittte	le
 800a8bc:	9907      	ldrle	r1, [sp, #28]
 800a8be:	fb02 3301 	mlale	r3, r2, r1, r3
 800a8c2:	9307      	strle	r3, [sp, #28]
 800a8c4:	fb02 3505 	mlagt	r5, r2, r5, r3
 800a8c8:	9b05      	ldr	r3, [sp, #20]
 800a8ca:	3001      	adds	r0, #1
 800a8cc:	3301      	adds	r3, #1
 800a8ce:	9305      	str	r3, [sp, #20]
 800a8d0:	901b      	str	r0, [sp, #108]	; 0x6c
 800a8d2:	e7bf      	b.n	800a854 <_strtod_l+0x144>
 800a8d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a8d6:	191a      	adds	r2, r3, r4
 800a8d8:	921b      	str	r2, [sp, #108]	; 0x6c
 800a8da:	9a05      	ldr	r2, [sp, #20]
 800a8dc:	5d1b      	ldrb	r3, [r3, r4]
 800a8de:	2a00      	cmp	r2, #0
 800a8e0:	d037      	beq.n	800a952 <_strtod_l+0x242>
 800a8e2:	9c05      	ldr	r4, [sp, #20]
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a8ea:	2909      	cmp	r1, #9
 800a8ec:	d913      	bls.n	800a916 <_strtod_l+0x206>
 800a8ee:	2101      	movs	r1, #1
 800a8f0:	9104      	str	r1, [sp, #16]
 800a8f2:	e7c2      	b.n	800a87a <_strtod_l+0x16a>
 800a8f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	921b      	str	r2, [sp, #108]	; 0x6c
 800a8fa:	785b      	ldrb	r3, [r3, #1]
 800a8fc:	3001      	adds	r0, #1
 800a8fe:	2b30      	cmp	r3, #48	; 0x30
 800a900:	d0f8      	beq.n	800a8f4 <_strtod_l+0x1e4>
 800a902:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a906:	2a08      	cmp	r2, #8
 800a908:	f200 84e4 	bhi.w	800b2d4 <_strtod_l+0xbc4>
 800a90c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a90e:	9208      	str	r2, [sp, #32]
 800a910:	4602      	mov	r2, r0
 800a912:	2000      	movs	r0, #0
 800a914:	4604      	mov	r4, r0
 800a916:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800a91a:	f100 0101 	add.w	r1, r0, #1
 800a91e:	d012      	beq.n	800a946 <_strtod_l+0x236>
 800a920:	440a      	add	r2, r1
 800a922:	eb00 0c04 	add.w	ip, r0, r4
 800a926:	4621      	mov	r1, r4
 800a928:	270a      	movs	r7, #10
 800a92a:	458c      	cmp	ip, r1
 800a92c:	d113      	bne.n	800a956 <_strtod_l+0x246>
 800a92e:	1821      	adds	r1, r4, r0
 800a930:	2908      	cmp	r1, #8
 800a932:	f104 0401 	add.w	r4, r4, #1
 800a936:	4404      	add	r4, r0
 800a938:	dc19      	bgt.n	800a96e <_strtod_l+0x25e>
 800a93a:	9b07      	ldr	r3, [sp, #28]
 800a93c:	210a      	movs	r1, #10
 800a93e:	fb01 e303 	mla	r3, r1, r3, lr
 800a942:	9307      	str	r3, [sp, #28]
 800a944:	2100      	movs	r1, #0
 800a946:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a948:	1c58      	adds	r0, r3, #1
 800a94a:	901b      	str	r0, [sp, #108]	; 0x6c
 800a94c:	785b      	ldrb	r3, [r3, #1]
 800a94e:	4608      	mov	r0, r1
 800a950:	e7c9      	b.n	800a8e6 <_strtod_l+0x1d6>
 800a952:	9805      	ldr	r0, [sp, #20]
 800a954:	e7d3      	b.n	800a8fe <_strtod_l+0x1ee>
 800a956:	2908      	cmp	r1, #8
 800a958:	f101 0101 	add.w	r1, r1, #1
 800a95c:	dc03      	bgt.n	800a966 <_strtod_l+0x256>
 800a95e:	9b07      	ldr	r3, [sp, #28]
 800a960:	437b      	muls	r3, r7
 800a962:	9307      	str	r3, [sp, #28]
 800a964:	e7e1      	b.n	800a92a <_strtod_l+0x21a>
 800a966:	2910      	cmp	r1, #16
 800a968:	bfd8      	it	le
 800a96a:	437d      	mulle	r5, r7
 800a96c:	e7dd      	b.n	800a92a <_strtod_l+0x21a>
 800a96e:	2c10      	cmp	r4, #16
 800a970:	bfdc      	itt	le
 800a972:	210a      	movle	r1, #10
 800a974:	fb01 e505 	mlale	r5, r1, r5, lr
 800a978:	e7e4      	b.n	800a944 <_strtod_l+0x234>
 800a97a:	2301      	movs	r3, #1
 800a97c:	9304      	str	r3, [sp, #16]
 800a97e:	e781      	b.n	800a884 <_strtod_l+0x174>
 800a980:	f04f 0c01 	mov.w	ip, #1
 800a984:	1cb3      	adds	r3, r6, #2
 800a986:	931b      	str	r3, [sp, #108]	; 0x6c
 800a988:	78b3      	ldrb	r3, [r6, #2]
 800a98a:	e78a      	b.n	800a8a2 <_strtod_l+0x192>
 800a98c:	f04f 0c00 	mov.w	ip, #0
 800a990:	e7f8      	b.n	800a984 <_strtod_l+0x274>
 800a992:	bf00      	nop
 800a994:	0800e894 	.word	0x0800e894
 800a998:	7ff00000 	.word	0x7ff00000
 800a99c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a99e:	1c5f      	adds	r7, r3, #1
 800a9a0:	971b      	str	r7, [sp, #108]	; 0x6c
 800a9a2:	785b      	ldrb	r3, [r3, #1]
 800a9a4:	2b30      	cmp	r3, #48	; 0x30
 800a9a6:	d0f9      	beq.n	800a99c <_strtod_l+0x28c>
 800a9a8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800a9ac:	2f08      	cmp	r7, #8
 800a9ae:	f63f af7d 	bhi.w	800a8ac <_strtod_l+0x19c>
 800a9b2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a9b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a9b8:	930a      	str	r3, [sp, #40]	; 0x28
 800a9ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a9bc:	1c5f      	adds	r7, r3, #1
 800a9be:	971b      	str	r7, [sp, #108]	; 0x6c
 800a9c0:	785b      	ldrb	r3, [r3, #1]
 800a9c2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800a9c6:	f1b8 0f09 	cmp.w	r8, #9
 800a9ca:	d937      	bls.n	800aa3c <_strtod_l+0x32c>
 800a9cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a9ce:	1a7f      	subs	r7, r7, r1
 800a9d0:	2f08      	cmp	r7, #8
 800a9d2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a9d6:	dc37      	bgt.n	800aa48 <_strtod_l+0x338>
 800a9d8:	45be      	cmp	lr, r7
 800a9da:	bfa8      	it	ge
 800a9dc:	46be      	movge	lr, r7
 800a9de:	f1bc 0f00 	cmp.w	ip, #0
 800a9e2:	d001      	beq.n	800a9e8 <_strtod_l+0x2d8>
 800a9e4:	f1ce 0e00 	rsb	lr, lr, #0
 800a9e8:	2c00      	cmp	r4, #0
 800a9ea:	d151      	bne.n	800aa90 <_strtod_l+0x380>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	f47f aece 	bne.w	800a78e <_strtod_l+0x7e>
 800a9f2:	9a06      	ldr	r2, [sp, #24]
 800a9f4:	2a00      	cmp	r2, #0
 800a9f6:	f47f aeca 	bne.w	800a78e <_strtod_l+0x7e>
 800a9fa:	9a04      	ldr	r2, [sp, #16]
 800a9fc:	2a00      	cmp	r2, #0
 800a9fe:	f47f aee4 	bne.w	800a7ca <_strtod_l+0xba>
 800aa02:	2b4e      	cmp	r3, #78	; 0x4e
 800aa04:	d027      	beq.n	800aa56 <_strtod_l+0x346>
 800aa06:	dc21      	bgt.n	800aa4c <_strtod_l+0x33c>
 800aa08:	2b49      	cmp	r3, #73	; 0x49
 800aa0a:	f47f aede 	bne.w	800a7ca <_strtod_l+0xba>
 800aa0e:	49a0      	ldr	r1, [pc, #640]	; (800ac90 <_strtod_l+0x580>)
 800aa10:	a81b      	add	r0, sp, #108	; 0x6c
 800aa12:	f001 fd8b 	bl	800c52c <__match>
 800aa16:	2800      	cmp	r0, #0
 800aa18:	f43f aed7 	beq.w	800a7ca <_strtod_l+0xba>
 800aa1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa1e:	499d      	ldr	r1, [pc, #628]	; (800ac94 <_strtod_l+0x584>)
 800aa20:	3b01      	subs	r3, #1
 800aa22:	a81b      	add	r0, sp, #108	; 0x6c
 800aa24:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa26:	f001 fd81 	bl	800c52c <__match>
 800aa2a:	b910      	cbnz	r0, 800aa32 <_strtod_l+0x322>
 800aa2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa2e:	3301      	adds	r3, #1
 800aa30:	931b      	str	r3, [sp, #108]	; 0x6c
 800aa32:	f8df b274 	ldr.w	fp, [pc, #628]	; 800aca8 <_strtod_l+0x598>
 800aa36:	f04f 0a00 	mov.w	sl, #0
 800aa3a:	e6a8      	b.n	800a78e <_strtod_l+0x7e>
 800aa3c:	210a      	movs	r1, #10
 800aa3e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800aa42:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800aa46:	e7b8      	b.n	800a9ba <_strtod_l+0x2aa>
 800aa48:	46be      	mov	lr, r7
 800aa4a:	e7c8      	b.n	800a9de <_strtod_l+0x2ce>
 800aa4c:	2b69      	cmp	r3, #105	; 0x69
 800aa4e:	d0de      	beq.n	800aa0e <_strtod_l+0x2fe>
 800aa50:	2b6e      	cmp	r3, #110	; 0x6e
 800aa52:	f47f aeba 	bne.w	800a7ca <_strtod_l+0xba>
 800aa56:	4990      	ldr	r1, [pc, #576]	; (800ac98 <_strtod_l+0x588>)
 800aa58:	a81b      	add	r0, sp, #108	; 0x6c
 800aa5a:	f001 fd67 	bl	800c52c <__match>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	f43f aeb3 	beq.w	800a7ca <_strtod_l+0xba>
 800aa64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	2b28      	cmp	r3, #40	; 0x28
 800aa6a:	d10e      	bne.n	800aa8a <_strtod_l+0x37a>
 800aa6c:	aa1e      	add	r2, sp, #120	; 0x78
 800aa6e:	498b      	ldr	r1, [pc, #556]	; (800ac9c <_strtod_l+0x58c>)
 800aa70:	a81b      	add	r0, sp, #108	; 0x6c
 800aa72:	f001 fd6f 	bl	800c554 <__hexnan>
 800aa76:	2805      	cmp	r0, #5
 800aa78:	d107      	bne.n	800aa8a <_strtod_l+0x37a>
 800aa7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aa7c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800aa80:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800aa84:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800aa88:	e681      	b.n	800a78e <_strtod_l+0x7e>
 800aa8a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800acb0 <_strtod_l+0x5a0>
 800aa8e:	e7d2      	b.n	800aa36 <_strtod_l+0x326>
 800aa90:	ebae 0302 	sub.w	r3, lr, r2
 800aa94:	9306      	str	r3, [sp, #24]
 800aa96:	9b05      	ldr	r3, [sp, #20]
 800aa98:	9807      	ldr	r0, [sp, #28]
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	bf08      	it	eq
 800aa9e:	4623      	moveq	r3, r4
 800aaa0:	2c10      	cmp	r4, #16
 800aaa2:	9305      	str	r3, [sp, #20]
 800aaa4:	46a0      	mov	r8, r4
 800aaa6:	bfa8      	it	ge
 800aaa8:	f04f 0810 	movge.w	r8, #16
 800aaac:	f7f5 fd2a 	bl	8000504 <__aeabi_ui2d>
 800aab0:	2c09      	cmp	r4, #9
 800aab2:	4682      	mov	sl, r0
 800aab4:	468b      	mov	fp, r1
 800aab6:	dc13      	bgt.n	800aae0 <_strtod_l+0x3d0>
 800aab8:	9b06      	ldr	r3, [sp, #24]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f43f ae67 	beq.w	800a78e <_strtod_l+0x7e>
 800aac0:	9b06      	ldr	r3, [sp, #24]
 800aac2:	dd7a      	ble.n	800abba <_strtod_l+0x4aa>
 800aac4:	2b16      	cmp	r3, #22
 800aac6:	dc61      	bgt.n	800ab8c <_strtod_l+0x47c>
 800aac8:	4a75      	ldr	r2, [pc, #468]	; (800aca0 <_strtod_l+0x590>)
 800aaca:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800aace:	e9de 0100 	ldrd	r0, r1, [lr]
 800aad2:	4652      	mov	r2, sl
 800aad4:	465b      	mov	r3, fp
 800aad6:	f7f5 fd8f 	bl	80005f8 <__aeabi_dmul>
 800aada:	4682      	mov	sl, r0
 800aadc:	468b      	mov	fp, r1
 800aade:	e656      	b.n	800a78e <_strtod_l+0x7e>
 800aae0:	4b6f      	ldr	r3, [pc, #444]	; (800aca0 <_strtod_l+0x590>)
 800aae2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800aae6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800aaea:	f7f5 fd85 	bl	80005f8 <__aeabi_dmul>
 800aaee:	4606      	mov	r6, r0
 800aaf0:	4628      	mov	r0, r5
 800aaf2:	460f      	mov	r7, r1
 800aaf4:	f7f5 fd06 	bl	8000504 <__aeabi_ui2d>
 800aaf8:	4602      	mov	r2, r0
 800aafa:	460b      	mov	r3, r1
 800aafc:	4630      	mov	r0, r6
 800aafe:	4639      	mov	r1, r7
 800ab00:	f7f5 fbc4 	bl	800028c <__adddf3>
 800ab04:	2c0f      	cmp	r4, #15
 800ab06:	4682      	mov	sl, r0
 800ab08:	468b      	mov	fp, r1
 800ab0a:	ddd5      	ble.n	800aab8 <_strtod_l+0x3a8>
 800ab0c:	9b06      	ldr	r3, [sp, #24]
 800ab0e:	eba4 0808 	sub.w	r8, r4, r8
 800ab12:	4498      	add	r8, r3
 800ab14:	f1b8 0f00 	cmp.w	r8, #0
 800ab18:	f340 8096 	ble.w	800ac48 <_strtod_l+0x538>
 800ab1c:	f018 030f 	ands.w	r3, r8, #15
 800ab20:	d00a      	beq.n	800ab38 <_strtod_l+0x428>
 800ab22:	495f      	ldr	r1, [pc, #380]	; (800aca0 <_strtod_l+0x590>)
 800ab24:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ab28:	4652      	mov	r2, sl
 800ab2a:	465b      	mov	r3, fp
 800ab2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab30:	f7f5 fd62 	bl	80005f8 <__aeabi_dmul>
 800ab34:	4682      	mov	sl, r0
 800ab36:	468b      	mov	fp, r1
 800ab38:	f038 080f 	bics.w	r8, r8, #15
 800ab3c:	d073      	beq.n	800ac26 <_strtod_l+0x516>
 800ab3e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800ab42:	dd47      	ble.n	800abd4 <_strtod_l+0x4c4>
 800ab44:	2400      	movs	r4, #0
 800ab46:	46a0      	mov	r8, r4
 800ab48:	9407      	str	r4, [sp, #28]
 800ab4a:	9405      	str	r4, [sp, #20]
 800ab4c:	2322      	movs	r3, #34	; 0x22
 800ab4e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800aca8 <_strtod_l+0x598>
 800ab52:	f8c9 3000 	str.w	r3, [r9]
 800ab56:	f04f 0a00 	mov.w	sl, #0
 800ab5a:	9b07      	ldr	r3, [sp, #28]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	f43f ae16 	beq.w	800a78e <_strtod_l+0x7e>
 800ab62:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ab64:	4648      	mov	r0, r9
 800ab66:	f001 fde3 	bl	800c730 <_Bfree>
 800ab6a:	9905      	ldr	r1, [sp, #20]
 800ab6c:	4648      	mov	r0, r9
 800ab6e:	f001 fddf 	bl	800c730 <_Bfree>
 800ab72:	4641      	mov	r1, r8
 800ab74:	4648      	mov	r0, r9
 800ab76:	f001 fddb 	bl	800c730 <_Bfree>
 800ab7a:	9907      	ldr	r1, [sp, #28]
 800ab7c:	4648      	mov	r0, r9
 800ab7e:	f001 fdd7 	bl	800c730 <_Bfree>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4648      	mov	r0, r9
 800ab86:	f001 fdd3 	bl	800c730 <_Bfree>
 800ab8a:	e600      	b.n	800a78e <_strtod_l+0x7e>
 800ab8c:	9a06      	ldr	r2, [sp, #24]
 800ab8e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ab92:	4293      	cmp	r3, r2
 800ab94:	dbba      	blt.n	800ab0c <_strtod_l+0x3fc>
 800ab96:	4d42      	ldr	r5, [pc, #264]	; (800aca0 <_strtod_l+0x590>)
 800ab98:	f1c4 040f 	rsb	r4, r4, #15
 800ab9c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800aba0:	4652      	mov	r2, sl
 800aba2:	465b      	mov	r3, fp
 800aba4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aba8:	f7f5 fd26 	bl	80005f8 <__aeabi_dmul>
 800abac:	9b06      	ldr	r3, [sp, #24]
 800abae:	1b1c      	subs	r4, r3, r4
 800abb0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800abb4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abb8:	e78d      	b.n	800aad6 <_strtod_l+0x3c6>
 800abba:	f113 0f16 	cmn.w	r3, #22
 800abbe:	dba5      	blt.n	800ab0c <_strtod_l+0x3fc>
 800abc0:	4a37      	ldr	r2, [pc, #220]	; (800aca0 <_strtod_l+0x590>)
 800abc2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800abc6:	e9d2 2300 	ldrd	r2, r3, [r2]
 800abca:	4650      	mov	r0, sl
 800abcc:	4659      	mov	r1, fp
 800abce:	f7f5 fe3d 	bl	800084c <__aeabi_ddiv>
 800abd2:	e782      	b.n	800aada <_strtod_l+0x3ca>
 800abd4:	2300      	movs	r3, #0
 800abd6:	4e33      	ldr	r6, [pc, #204]	; (800aca4 <_strtod_l+0x594>)
 800abd8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800abdc:	4650      	mov	r0, sl
 800abde:	4659      	mov	r1, fp
 800abe0:	461d      	mov	r5, r3
 800abe2:	f1b8 0f01 	cmp.w	r8, #1
 800abe6:	dc21      	bgt.n	800ac2c <_strtod_l+0x51c>
 800abe8:	b10b      	cbz	r3, 800abee <_strtod_l+0x4de>
 800abea:	4682      	mov	sl, r0
 800abec:	468b      	mov	fp, r1
 800abee:	4b2d      	ldr	r3, [pc, #180]	; (800aca4 <_strtod_l+0x594>)
 800abf0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800abf4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800abf8:	4652      	mov	r2, sl
 800abfa:	465b      	mov	r3, fp
 800abfc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800ac00:	f7f5 fcfa 	bl	80005f8 <__aeabi_dmul>
 800ac04:	4b28      	ldr	r3, [pc, #160]	; (800aca8 <_strtod_l+0x598>)
 800ac06:	460a      	mov	r2, r1
 800ac08:	400b      	ands	r3, r1
 800ac0a:	4928      	ldr	r1, [pc, #160]	; (800acac <_strtod_l+0x59c>)
 800ac0c:	428b      	cmp	r3, r1
 800ac0e:	4682      	mov	sl, r0
 800ac10:	d898      	bhi.n	800ab44 <_strtod_l+0x434>
 800ac12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ac16:	428b      	cmp	r3, r1
 800ac18:	bf86      	itte	hi
 800ac1a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800acb4 <_strtod_l+0x5a4>
 800ac1e:	f04f 3aff 	movhi.w	sl, #4294967295
 800ac22:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ac26:	2300      	movs	r3, #0
 800ac28:	9304      	str	r3, [sp, #16]
 800ac2a:	e077      	b.n	800ad1c <_strtod_l+0x60c>
 800ac2c:	f018 0f01 	tst.w	r8, #1
 800ac30:	d006      	beq.n	800ac40 <_strtod_l+0x530>
 800ac32:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800ac36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3a:	f7f5 fcdd 	bl	80005f8 <__aeabi_dmul>
 800ac3e:	2301      	movs	r3, #1
 800ac40:	3501      	adds	r5, #1
 800ac42:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ac46:	e7cc      	b.n	800abe2 <_strtod_l+0x4d2>
 800ac48:	d0ed      	beq.n	800ac26 <_strtod_l+0x516>
 800ac4a:	f1c8 0800 	rsb	r8, r8, #0
 800ac4e:	f018 020f 	ands.w	r2, r8, #15
 800ac52:	d00a      	beq.n	800ac6a <_strtod_l+0x55a>
 800ac54:	4b12      	ldr	r3, [pc, #72]	; (800aca0 <_strtod_l+0x590>)
 800ac56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac5a:	4650      	mov	r0, sl
 800ac5c:	4659      	mov	r1, fp
 800ac5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac62:	f7f5 fdf3 	bl	800084c <__aeabi_ddiv>
 800ac66:	4682      	mov	sl, r0
 800ac68:	468b      	mov	fp, r1
 800ac6a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ac6e:	d0da      	beq.n	800ac26 <_strtod_l+0x516>
 800ac70:	f1b8 0f1f 	cmp.w	r8, #31
 800ac74:	dd20      	ble.n	800acb8 <_strtod_l+0x5a8>
 800ac76:	2400      	movs	r4, #0
 800ac78:	46a0      	mov	r8, r4
 800ac7a:	9407      	str	r4, [sp, #28]
 800ac7c:	9405      	str	r4, [sp, #20]
 800ac7e:	2322      	movs	r3, #34	; 0x22
 800ac80:	f04f 0a00 	mov.w	sl, #0
 800ac84:	f04f 0b00 	mov.w	fp, #0
 800ac88:	f8c9 3000 	str.w	r3, [r9]
 800ac8c:	e765      	b.n	800ab5a <_strtod_l+0x44a>
 800ac8e:	bf00      	nop
 800ac90:	0800e865 	.word	0x0800e865
 800ac94:	0800e8eb 	.word	0x0800e8eb
 800ac98:	0800e86d 	.word	0x0800e86d
 800ac9c:	0800e8a8 	.word	0x0800e8a8
 800aca0:	0800e928 	.word	0x0800e928
 800aca4:	0800e900 	.word	0x0800e900
 800aca8:	7ff00000 	.word	0x7ff00000
 800acac:	7ca00000 	.word	0x7ca00000
 800acb0:	fff80000 	.word	0xfff80000
 800acb4:	7fefffff 	.word	0x7fefffff
 800acb8:	f018 0310 	ands.w	r3, r8, #16
 800acbc:	bf18      	it	ne
 800acbe:	236a      	movne	r3, #106	; 0x6a
 800acc0:	4da0      	ldr	r5, [pc, #640]	; (800af44 <_strtod_l+0x834>)
 800acc2:	9304      	str	r3, [sp, #16]
 800acc4:	4650      	mov	r0, sl
 800acc6:	4659      	mov	r1, fp
 800acc8:	2300      	movs	r3, #0
 800acca:	f1b8 0f00 	cmp.w	r8, #0
 800acce:	f300 810a 	bgt.w	800aee6 <_strtod_l+0x7d6>
 800acd2:	b10b      	cbz	r3, 800acd8 <_strtod_l+0x5c8>
 800acd4:	4682      	mov	sl, r0
 800acd6:	468b      	mov	fp, r1
 800acd8:	9b04      	ldr	r3, [sp, #16]
 800acda:	b1bb      	cbz	r3, 800ad0c <_strtod_l+0x5fc>
 800acdc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800ace0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	4659      	mov	r1, fp
 800ace8:	dd10      	ble.n	800ad0c <_strtod_l+0x5fc>
 800acea:	2b1f      	cmp	r3, #31
 800acec:	f340 8107 	ble.w	800aefe <_strtod_l+0x7ee>
 800acf0:	2b34      	cmp	r3, #52	; 0x34
 800acf2:	bfde      	ittt	le
 800acf4:	3b20      	suble	r3, #32
 800acf6:	f04f 32ff 	movle.w	r2, #4294967295
 800acfa:	fa02 f303 	lslle.w	r3, r2, r3
 800acfe:	f04f 0a00 	mov.w	sl, #0
 800ad02:	bfcc      	ite	gt
 800ad04:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800ad08:	ea03 0b01 	andle.w	fp, r3, r1
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	2300      	movs	r3, #0
 800ad10:	4650      	mov	r0, sl
 800ad12:	4659      	mov	r1, fp
 800ad14:	f7f5 fed8 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d1ac      	bne.n	800ac76 <_strtod_l+0x566>
 800ad1c:	9b07      	ldr	r3, [sp, #28]
 800ad1e:	9300      	str	r3, [sp, #0]
 800ad20:	9a05      	ldr	r2, [sp, #20]
 800ad22:	9908      	ldr	r1, [sp, #32]
 800ad24:	4623      	mov	r3, r4
 800ad26:	4648      	mov	r0, r9
 800ad28:	f001 fd54 	bl	800c7d4 <__s2b>
 800ad2c:	9007      	str	r0, [sp, #28]
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	f43f af08 	beq.w	800ab44 <_strtod_l+0x434>
 800ad34:	9a06      	ldr	r2, [sp, #24]
 800ad36:	9b06      	ldr	r3, [sp, #24]
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	f1c3 0300 	rsb	r3, r3, #0
 800ad3e:	bfa8      	it	ge
 800ad40:	2300      	movge	r3, #0
 800ad42:	930e      	str	r3, [sp, #56]	; 0x38
 800ad44:	2400      	movs	r4, #0
 800ad46:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ad4a:	9316      	str	r3, [sp, #88]	; 0x58
 800ad4c:	46a0      	mov	r8, r4
 800ad4e:	9b07      	ldr	r3, [sp, #28]
 800ad50:	4648      	mov	r0, r9
 800ad52:	6859      	ldr	r1, [r3, #4]
 800ad54:	f001 fcb8 	bl	800c6c8 <_Balloc>
 800ad58:	9005      	str	r0, [sp, #20]
 800ad5a:	2800      	cmp	r0, #0
 800ad5c:	f43f aef6 	beq.w	800ab4c <_strtod_l+0x43c>
 800ad60:	9b07      	ldr	r3, [sp, #28]
 800ad62:	691a      	ldr	r2, [r3, #16]
 800ad64:	3202      	adds	r2, #2
 800ad66:	f103 010c 	add.w	r1, r3, #12
 800ad6a:	0092      	lsls	r2, r2, #2
 800ad6c:	300c      	adds	r0, #12
 800ad6e:	f7ff f80f 	bl	8009d90 <memcpy>
 800ad72:	aa1e      	add	r2, sp, #120	; 0x78
 800ad74:	a91d      	add	r1, sp, #116	; 0x74
 800ad76:	ec4b ab10 	vmov	d0, sl, fp
 800ad7a:	4648      	mov	r0, r9
 800ad7c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ad80:	f001 ffe4 	bl	800cd4c <__d2b>
 800ad84:	901c      	str	r0, [sp, #112]	; 0x70
 800ad86:	2800      	cmp	r0, #0
 800ad88:	f43f aee0 	beq.w	800ab4c <_strtod_l+0x43c>
 800ad8c:	2101      	movs	r1, #1
 800ad8e:	4648      	mov	r0, r9
 800ad90:	f001 fdac 	bl	800c8ec <__i2b>
 800ad94:	4680      	mov	r8, r0
 800ad96:	2800      	cmp	r0, #0
 800ad98:	f43f aed8 	beq.w	800ab4c <_strtod_l+0x43c>
 800ad9c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ad9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ada0:	2e00      	cmp	r6, #0
 800ada2:	bfab      	itete	ge
 800ada4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ada6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ada8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800adaa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800adac:	bfac      	ite	ge
 800adae:	18f7      	addge	r7, r6, r3
 800adb0:	1b9d      	sublt	r5, r3, r6
 800adb2:	9b04      	ldr	r3, [sp, #16]
 800adb4:	1af6      	subs	r6, r6, r3
 800adb6:	4416      	add	r6, r2
 800adb8:	4b63      	ldr	r3, [pc, #396]	; (800af48 <_strtod_l+0x838>)
 800adba:	3e01      	subs	r6, #1
 800adbc:	429e      	cmp	r6, r3
 800adbe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800adc2:	f280 80af 	bge.w	800af24 <_strtod_l+0x814>
 800adc6:	1b9b      	subs	r3, r3, r6
 800adc8:	2b1f      	cmp	r3, #31
 800adca:	eba2 0203 	sub.w	r2, r2, r3
 800adce:	f04f 0101 	mov.w	r1, #1
 800add2:	f300 809b 	bgt.w	800af0c <_strtod_l+0x7fc>
 800add6:	fa01 f303 	lsl.w	r3, r1, r3
 800adda:	930f      	str	r3, [sp, #60]	; 0x3c
 800addc:	2300      	movs	r3, #0
 800adde:	930a      	str	r3, [sp, #40]	; 0x28
 800ade0:	18be      	adds	r6, r7, r2
 800ade2:	9b04      	ldr	r3, [sp, #16]
 800ade4:	42b7      	cmp	r7, r6
 800ade6:	4415      	add	r5, r2
 800ade8:	441d      	add	r5, r3
 800adea:	463b      	mov	r3, r7
 800adec:	bfa8      	it	ge
 800adee:	4633      	movge	r3, r6
 800adf0:	42ab      	cmp	r3, r5
 800adf2:	bfa8      	it	ge
 800adf4:	462b      	movge	r3, r5
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	bfc2      	ittt	gt
 800adfa:	1af6      	subgt	r6, r6, r3
 800adfc:	1aed      	subgt	r5, r5, r3
 800adfe:	1aff      	subgt	r7, r7, r3
 800ae00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae02:	b1bb      	cbz	r3, 800ae34 <_strtod_l+0x724>
 800ae04:	4641      	mov	r1, r8
 800ae06:	461a      	mov	r2, r3
 800ae08:	4648      	mov	r0, r9
 800ae0a:	f001 fe0f 	bl	800ca2c <__pow5mult>
 800ae0e:	4680      	mov	r8, r0
 800ae10:	2800      	cmp	r0, #0
 800ae12:	f43f ae9b 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae16:	4601      	mov	r1, r0
 800ae18:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ae1a:	4648      	mov	r0, r9
 800ae1c:	f001 fd6f 	bl	800c8fe <__multiply>
 800ae20:	900c      	str	r0, [sp, #48]	; 0x30
 800ae22:	2800      	cmp	r0, #0
 800ae24:	f43f ae92 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae28:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ae2a:	4648      	mov	r0, r9
 800ae2c:	f001 fc80 	bl	800c730 <_Bfree>
 800ae30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae32:	931c      	str	r3, [sp, #112]	; 0x70
 800ae34:	2e00      	cmp	r6, #0
 800ae36:	dc7a      	bgt.n	800af2e <_strtod_l+0x81e>
 800ae38:	9b06      	ldr	r3, [sp, #24]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	dd08      	ble.n	800ae50 <_strtod_l+0x740>
 800ae3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ae40:	9905      	ldr	r1, [sp, #20]
 800ae42:	4648      	mov	r0, r9
 800ae44:	f001 fdf2 	bl	800ca2c <__pow5mult>
 800ae48:	9005      	str	r0, [sp, #20]
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	f43f ae7e 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae50:	2d00      	cmp	r5, #0
 800ae52:	dd08      	ble.n	800ae66 <_strtod_l+0x756>
 800ae54:	462a      	mov	r2, r5
 800ae56:	9905      	ldr	r1, [sp, #20]
 800ae58:	4648      	mov	r0, r9
 800ae5a:	f001 fe35 	bl	800cac8 <__lshift>
 800ae5e:	9005      	str	r0, [sp, #20]
 800ae60:	2800      	cmp	r0, #0
 800ae62:	f43f ae73 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae66:	2f00      	cmp	r7, #0
 800ae68:	dd08      	ble.n	800ae7c <_strtod_l+0x76c>
 800ae6a:	4641      	mov	r1, r8
 800ae6c:	463a      	mov	r2, r7
 800ae6e:	4648      	mov	r0, r9
 800ae70:	f001 fe2a 	bl	800cac8 <__lshift>
 800ae74:	4680      	mov	r8, r0
 800ae76:	2800      	cmp	r0, #0
 800ae78:	f43f ae68 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae7c:	9a05      	ldr	r2, [sp, #20]
 800ae7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ae80:	4648      	mov	r0, r9
 800ae82:	f001 fe8f 	bl	800cba4 <__mdiff>
 800ae86:	4604      	mov	r4, r0
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	f43f ae5f 	beq.w	800ab4c <_strtod_l+0x43c>
 800ae8e:	68c3      	ldr	r3, [r0, #12]
 800ae90:	930c      	str	r3, [sp, #48]	; 0x30
 800ae92:	2300      	movs	r3, #0
 800ae94:	60c3      	str	r3, [r0, #12]
 800ae96:	4641      	mov	r1, r8
 800ae98:	f001 fe6a 	bl	800cb70 <__mcmp>
 800ae9c:	2800      	cmp	r0, #0
 800ae9e:	da55      	bge.n	800af4c <_strtod_l+0x83c>
 800aea0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aea2:	b9e3      	cbnz	r3, 800aede <_strtod_l+0x7ce>
 800aea4:	f1ba 0f00 	cmp.w	sl, #0
 800aea8:	d119      	bne.n	800aede <_strtod_l+0x7ce>
 800aeaa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aeae:	b9b3      	cbnz	r3, 800aede <_strtod_l+0x7ce>
 800aeb0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aeb4:	0d1b      	lsrs	r3, r3, #20
 800aeb6:	051b      	lsls	r3, r3, #20
 800aeb8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800aebc:	d90f      	bls.n	800aede <_strtod_l+0x7ce>
 800aebe:	6963      	ldr	r3, [r4, #20]
 800aec0:	b913      	cbnz	r3, 800aec8 <_strtod_l+0x7b8>
 800aec2:	6923      	ldr	r3, [r4, #16]
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	dd0a      	ble.n	800aede <_strtod_l+0x7ce>
 800aec8:	4621      	mov	r1, r4
 800aeca:	2201      	movs	r2, #1
 800aecc:	4648      	mov	r0, r9
 800aece:	f001 fdfb 	bl	800cac8 <__lshift>
 800aed2:	4641      	mov	r1, r8
 800aed4:	4604      	mov	r4, r0
 800aed6:	f001 fe4b 	bl	800cb70 <__mcmp>
 800aeda:	2800      	cmp	r0, #0
 800aedc:	dc67      	bgt.n	800afae <_strtod_l+0x89e>
 800aede:	9b04      	ldr	r3, [sp, #16]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d171      	bne.n	800afc8 <_strtod_l+0x8b8>
 800aee4:	e63d      	b.n	800ab62 <_strtod_l+0x452>
 800aee6:	f018 0f01 	tst.w	r8, #1
 800aeea:	d004      	beq.n	800aef6 <_strtod_l+0x7e6>
 800aeec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aef0:	f7f5 fb82 	bl	80005f8 <__aeabi_dmul>
 800aef4:	2301      	movs	r3, #1
 800aef6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aefa:	3508      	adds	r5, #8
 800aefc:	e6e5      	b.n	800acca <_strtod_l+0x5ba>
 800aefe:	f04f 32ff 	mov.w	r2, #4294967295
 800af02:	fa02 f303 	lsl.w	r3, r2, r3
 800af06:	ea03 0a0a 	and.w	sl, r3, sl
 800af0a:	e6ff      	b.n	800ad0c <_strtod_l+0x5fc>
 800af0c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800af10:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800af14:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800af18:	36e2      	adds	r6, #226	; 0xe2
 800af1a:	fa01 f306 	lsl.w	r3, r1, r6
 800af1e:	930a      	str	r3, [sp, #40]	; 0x28
 800af20:	910f      	str	r1, [sp, #60]	; 0x3c
 800af22:	e75d      	b.n	800ade0 <_strtod_l+0x6d0>
 800af24:	2300      	movs	r3, #0
 800af26:	930a      	str	r3, [sp, #40]	; 0x28
 800af28:	2301      	movs	r3, #1
 800af2a:	930f      	str	r3, [sp, #60]	; 0x3c
 800af2c:	e758      	b.n	800ade0 <_strtod_l+0x6d0>
 800af2e:	4632      	mov	r2, r6
 800af30:	991c      	ldr	r1, [sp, #112]	; 0x70
 800af32:	4648      	mov	r0, r9
 800af34:	f001 fdc8 	bl	800cac8 <__lshift>
 800af38:	901c      	str	r0, [sp, #112]	; 0x70
 800af3a:	2800      	cmp	r0, #0
 800af3c:	f47f af7c 	bne.w	800ae38 <_strtod_l+0x728>
 800af40:	e604      	b.n	800ab4c <_strtod_l+0x43c>
 800af42:	bf00      	nop
 800af44:	0800e8c0 	.word	0x0800e8c0
 800af48:	fffffc02 	.word	0xfffffc02
 800af4c:	465d      	mov	r5, fp
 800af4e:	f040 8086 	bne.w	800b05e <_strtod_l+0x94e>
 800af52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af58:	b32a      	cbz	r2, 800afa6 <_strtod_l+0x896>
 800af5a:	4aaf      	ldr	r2, [pc, #700]	; (800b218 <_strtod_l+0xb08>)
 800af5c:	4293      	cmp	r3, r2
 800af5e:	d153      	bne.n	800b008 <_strtod_l+0x8f8>
 800af60:	9b04      	ldr	r3, [sp, #16]
 800af62:	4650      	mov	r0, sl
 800af64:	b1d3      	cbz	r3, 800af9c <_strtod_l+0x88c>
 800af66:	4aad      	ldr	r2, [pc, #692]	; (800b21c <_strtod_l+0xb0c>)
 800af68:	402a      	ands	r2, r5
 800af6a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800af6e:	f04f 31ff 	mov.w	r1, #4294967295
 800af72:	d816      	bhi.n	800afa2 <_strtod_l+0x892>
 800af74:	0d12      	lsrs	r2, r2, #20
 800af76:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800af7a:	fa01 f303 	lsl.w	r3, r1, r3
 800af7e:	4298      	cmp	r0, r3
 800af80:	d142      	bne.n	800b008 <_strtod_l+0x8f8>
 800af82:	4ba7      	ldr	r3, [pc, #668]	; (800b220 <_strtod_l+0xb10>)
 800af84:	429d      	cmp	r5, r3
 800af86:	d102      	bne.n	800af8e <_strtod_l+0x87e>
 800af88:	3001      	adds	r0, #1
 800af8a:	f43f addf 	beq.w	800ab4c <_strtod_l+0x43c>
 800af8e:	4ba3      	ldr	r3, [pc, #652]	; (800b21c <_strtod_l+0xb0c>)
 800af90:	402b      	ands	r3, r5
 800af92:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800af96:	f04f 0a00 	mov.w	sl, #0
 800af9a:	e7a0      	b.n	800aede <_strtod_l+0x7ce>
 800af9c:	f04f 33ff 	mov.w	r3, #4294967295
 800afa0:	e7ed      	b.n	800af7e <_strtod_l+0x86e>
 800afa2:	460b      	mov	r3, r1
 800afa4:	e7eb      	b.n	800af7e <_strtod_l+0x86e>
 800afa6:	bb7b      	cbnz	r3, 800b008 <_strtod_l+0x8f8>
 800afa8:	f1ba 0f00 	cmp.w	sl, #0
 800afac:	d12c      	bne.n	800b008 <_strtod_l+0x8f8>
 800afae:	9904      	ldr	r1, [sp, #16]
 800afb0:	4a9a      	ldr	r2, [pc, #616]	; (800b21c <_strtod_l+0xb0c>)
 800afb2:	465b      	mov	r3, fp
 800afb4:	b1f1      	cbz	r1, 800aff4 <_strtod_l+0x8e4>
 800afb6:	ea02 010b 	and.w	r1, r2, fp
 800afba:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800afbe:	dc19      	bgt.n	800aff4 <_strtod_l+0x8e4>
 800afc0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800afc4:	f77f ae5b 	ble.w	800ac7e <_strtod_l+0x56e>
 800afc8:	4a96      	ldr	r2, [pc, #600]	; (800b224 <_strtod_l+0xb14>)
 800afca:	2300      	movs	r3, #0
 800afcc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800afd0:	4650      	mov	r0, sl
 800afd2:	4659      	mov	r1, fp
 800afd4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800afd8:	f7f5 fb0e 	bl	80005f8 <__aeabi_dmul>
 800afdc:	4682      	mov	sl, r0
 800afde:	468b      	mov	fp, r1
 800afe0:	2900      	cmp	r1, #0
 800afe2:	f47f adbe 	bne.w	800ab62 <_strtod_l+0x452>
 800afe6:	2800      	cmp	r0, #0
 800afe8:	f47f adbb 	bne.w	800ab62 <_strtod_l+0x452>
 800afec:	2322      	movs	r3, #34	; 0x22
 800afee:	f8c9 3000 	str.w	r3, [r9]
 800aff2:	e5b6      	b.n	800ab62 <_strtod_l+0x452>
 800aff4:	4013      	ands	r3, r2
 800aff6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800affa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800affe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b002:	f04f 3aff 	mov.w	sl, #4294967295
 800b006:	e76a      	b.n	800aede <_strtod_l+0x7ce>
 800b008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b00a:	b193      	cbz	r3, 800b032 <_strtod_l+0x922>
 800b00c:	422b      	tst	r3, r5
 800b00e:	f43f af66 	beq.w	800aede <_strtod_l+0x7ce>
 800b012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b014:	9a04      	ldr	r2, [sp, #16]
 800b016:	4650      	mov	r0, sl
 800b018:	4659      	mov	r1, fp
 800b01a:	b173      	cbz	r3, 800b03a <_strtod_l+0x92a>
 800b01c:	f7ff fb5a 	bl	800a6d4 <sulp>
 800b020:	4602      	mov	r2, r0
 800b022:	460b      	mov	r3, r1
 800b024:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b028:	f7f5 f930 	bl	800028c <__adddf3>
 800b02c:	4682      	mov	sl, r0
 800b02e:	468b      	mov	fp, r1
 800b030:	e755      	b.n	800aede <_strtod_l+0x7ce>
 800b032:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b034:	ea13 0f0a 	tst.w	r3, sl
 800b038:	e7e9      	b.n	800b00e <_strtod_l+0x8fe>
 800b03a:	f7ff fb4b 	bl	800a6d4 <sulp>
 800b03e:	4602      	mov	r2, r0
 800b040:	460b      	mov	r3, r1
 800b042:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b046:	f7f5 f91f 	bl	8000288 <__aeabi_dsub>
 800b04a:	2200      	movs	r2, #0
 800b04c:	2300      	movs	r3, #0
 800b04e:	4682      	mov	sl, r0
 800b050:	468b      	mov	fp, r1
 800b052:	f7f5 fd39 	bl	8000ac8 <__aeabi_dcmpeq>
 800b056:	2800      	cmp	r0, #0
 800b058:	f47f ae11 	bne.w	800ac7e <_strtod_l+0x56e>
 800b05c:	e73f      	b.n	800aede <_strtod_l+0x7ce>
 800b05e:	4641      	mov	r1, r8
 800b060:	4620      	mov	r0, r4
 800b062:	f001 fec2 	bl	800cdea <__ratio>
 800b066:	ec57 6b10 	vmov	r6, r7, d0
 800b06a:	2200      	movs	r2, #0
 800b06c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b070:	ee10 0a10 	vmov	r0, s0
 800b074:	4639      	mov	r1, r7
 800b076:	f7f5 fd3b 	bl	8000af0 <__aeabi_dcmple>
 800b07a:	2800      	cmp	r0, #0
 800b07c:	d077      	beq.n	800b16e <_strtod_l+0xa5e>
 800b07e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b080:	2b00      	cmp	r3, #0
 800b082:	d04a      	beq.n	800b11a <_strtod_l+0xa0a>
 800b084:	4b68      	ldr	r3, [pc, #416]	; (800b228 <_strtod_l+0xb18>)
 800b086:	2200      	movs	r2, #0
 800b088:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b08c:	4f66      	ldr	r7, [pc, #408]	; (800b228 <_strtod_l+0xb18>)
 800b08e:	2600      	movs	r6, #0
 800b090:	4b62      	ldr	r3, [pc, #392]	; (800b21c <_strtod_l+0xb0c>)
 800b092:	402b      	ands	r3, r5
 800b094:	930f      	str	r3, [sp, #60]	; 0x3c
 800b096:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b098:	4b64      	ldr	r3, [pc, #400]	; (800b22c <_strtod_l+0xb1c>)
 800b09a:	429a      	cmp	r2, r3
 800b09c:	f040 80ce 	bne.w	800b23c <_strtod_l+0xb2c>
 800b0a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b0a8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800b0ac:	ec4b ab10 	vmov	d0, sl, fp
 800b0b0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b0b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800b0b8:	f001 fdd2 	bl	800cc60 <__ulp>
 800b0bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b0c0:	ec53 2b10 	vmov	r2, r3, d0
 800b0c4:	f7f5 fa98 	bl	80005f8 <__aeabi_dmul>
 800b0c8:	4652      	mov	r2, sl
 800b0ca:	465b      	mov	r3, fp
 800b0cc:	f7f5 f8de 	bl	800028c <__adddf3>
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	4952      	ldr	r1, [pc, #328]	; (800b21c <_strtod_l+0xb0c>)
 800b0d4:	4a56      	ldr	r2, [pc, #344]	; (800b230 <_strtod_l+0xb20>)
 800b0d6:	4019      	ands	r1, r3
 800b0d8:	4291      	cmp	r1, r2
 800b0da:	4682      	mov	sl, r0
 800b0dc:	d95b      	bls.n	800b196 <_strtod_l+0xa86>
 800b0de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d103      	bne.n	800b0f0 <_strtod_l+0x9e0>
 800b0e8:	9b08      	ldr	r3, [sp, #32]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	f43f ad2e 	beq.w	800ab4c <_strtod_l+0x43c>
 800b0f0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800b220 <_strtod_l+0xb10>
 800b0f4:	f04f 3aff 	mov.w	sl, #4294967295
 800b0f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b0fa:	4648      	mov	r0, r9
 800b0fc:	f001 fb18 	bl	800c730 <_Bfree>
 800b100:	9905      	ldr	r1, [sp, #20]
 800b102:	4648      	mov	r0, r9
 800b104:	f001 fb14 	bl	800c730 <_Bfree>
 800b108:	4641      	mov	r1, r8
 800b10a:	4648      	mov	r0, r9
 800b10c:	f001 fb10 	bl	800c730 <_Bfree>
 800b110:	4621      	mov	r1, r4
 800b112:	4648      	mov	r0, r9
 800b114:	f001 fb0c 	bl	800c730 <_Bfree>
 800b118:	e619      	b.n	800ad4e <_strtod_l+0x63e>
 800b11a:	f1ba 0f00 	cmp.w	sl, #0
 800b11e:	d11a      	bne.n	800b156 <_strtod_l+0xa46>
 800b120:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b124:	b9eb      	cbnz	r3, 800b162 <_strtod_l+0xa52>
 800b126:	2200      	movs	r2, #0
 800b128:	4b3f      	ldr	r3, [pc, #252]	; (800b228 <_strtod_l+0xb18>)
 800b12a:	4630      	mov	r0, r6
 800b12c:	4639      	mov	r1, r7
 800b12e:	f7f5 fcd5 	bl	8000adc <__aeabi_dcmplt>
 800b132:	b9c8      	cbnz	r0, 800b168 <_strtod_l+0xa58>
 800b134:	4630      	mov	r0, r6
 800b136:	4639      	mov	r1, r7
 800b138:	2200      	movs	r2, #0
 800b13a:	4b3e      	ldr	r3, [pc, #248]	; (800b234 <_strtod_l+0xb24>)
 800b13c:	f7f5 fa5c 	bl	80005f8 <__aeabi_dmul>
 800b140:	4606      	mov	r6, r0
 800b142:	460f      	mov	r7, r1
 800b144:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b148:	9618      	str	r6, [sp, #96]	; 0x60
 800b14a:	9319      	str	r3, [sp, #100]	; 0x64
 800b14c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800b150:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b154:	e79c      	b.n	800b090 <_strtod_l+0x980>
 800b156:	f1ba 0f01 	cmp.w	sl, #1
 800b15a:	d102      	bne.n	800b162 <_strtod_l+0xa52>
 800b15c:	2d00      	cmp	r5, #0
 800b15e:	f43f ad8e 	beq.w	800ac7e <_strtod_l+0x56e>
 800b162:	2200      	movs	r2, #0
 800b164:	4b34      	ldr	r3, [pc, #208]	; (800b238 <_strtod_l+0xb28>)
 800b166:	e78f      	b.n	800b088 <_strtod_l+0x978>
 800b168:	2600      	movs	r6, #0
 800b16a:	4f32      	ldr	r7, [pc, #200]	; (800b234 <_strtod_l+0xb24>)
 800b16c:	e7ea      	b.n	800b144 <_strtod_l+0xa34>
 800b16e:	4b31      	ldr	r3, [pc, #196]	; (800b234 <_strtod_l+0xb24>)
 800b170:	4630      	mov	r0, r6
 800b172:	4639      	mov	r1, r7
 800b174:	2200      	movs	r2, #0
 800b176:	f7f5 fa3f 	bl	80005f8 <__aeabi_dmul>
 800b17a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b17c:	4606      	mov	r6, r0
 800b17e:	460f      	mov	r7, r1
 800b180:	b933      	cbnz	r3, 800b190 <_strtod_l+0xa80>
 800b182:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b186:	9010      	str	r0, [sp, #64]	; 0x40
 800b188:	9311      	str	r3, [sp, #68]	; 0x44
 800b18a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b18e:	e7df      	b.n	800b150 <_strtod_l+0xa40>
 800b190:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b194:	e7f9      	b.n	800b18a <_strtod_l+0xa7a>
 800b196:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b19a:	9b04      	ldr	r3, [sp, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d1ab      	bne.n	800b0f8 <_strtod_l+0x9e8>
 800b1a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b1a4:	0d1b      	lsrs	r3, r3, #20
 800b1a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b1a8:	051b      	lsls	r3, r3, #20
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	465d      	mov	r5, fp
 800b1ae:	d1a3      	bne.n	800b0f8 <_strtod_l+0x9e8>
 800b1b0:	4639      	mov	r1, r7
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	f7f5 fcd0 	bl	8000b58 <__aeabi_d2iz>
 800b1b8:	f7f5 f9b4 	bl	8000524 <__aeabi_i2d>
 800b1bc:	460b      	mov	r3, r1
 800b1be:	4602      	mov	r2, r0
 800b1c0:	4639      	mov	r1, r7
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f7f5 f860 	bl	8000288 <__aeabi_dsub>
 800b1c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1ca:	4606      	mov	r6, r0
 800b1cc:	460f      	mov	r7, r1
 800b1ce:	b933      	cbnz	r3, 800b1de <_strtod_l+0xace>
 800b1d0:	f1ba 0f00 	cmp.w	sl, #0
 800b1d4:	d103      	bne.n	800b1de <_strtod_l+0xace>
 800b1d6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800b1da:	2d00      	cmp	r5, #0
 800b1dc:	d06d      	beq.n	800b2ba <_strtod_l+0xbaa>
 800b1de:	a30a      	add	r3, pc, #40	; (adr r3, 800b208 <_strtod_l+0xaf8>)
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	f7f5 fc78 	bl	8000adc <__aeabi_dcmplt>
 800b1ec:	2800      	cmp	r0, #0
 800b1ee:	f47f acb8 	bne.w	800ab62 <_strtod_l+0x452>
 800b1f2:	a307      	add	r3, pc, #28	; (adr r3, 800b210 <_strtod_l+0xb00>)
 800b1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f8:	4630      	mov	r0, r6
 800b1fa:	4639      	mov	r1, r7
 800b1fc:	f7f5 fc8c 	bl	8000b18 <__aeabi_dcmpgt>
 800b200:	2800      	cmp	r0, #0
 800b202:	f43f af79 	beq.w	800b0f8 <_strtod_l+0x9e8>
 800b206:	e4ac      	b.n	800ab62 <_strtod_l+0x452>
 800b208:	94a03595 	.word	0x94a03595
 800b20c:	3fdfffff 	.word	0x3fdfffff
 800b210:	35afe535 	.word	0x35afe535
 800b214:	3fe00000 	.word	0x3fe00000
 800b218:	000fffff 	.word	0x000fffff
 800b21c:	7ff00000 	.word	0x7ff00000
 800b220:	7fefffff 	.word	0x7fefffff
 800b224:	39500000 	.word	0x39500000
 800b228:	3ff00000 	.word	0x3ff00000
 800b22c:	7fe00000 	.word	0x7fe00000
 800b230:	7c9fffff 	.word	0x7c9fffff
 800b234:	3fe00000 	.word	0x3fe00000
 800b238:	bff00000 	.word	0xbff00000
 800b23c:	9b04      	ldr	r3, [sp, #16]
 800b23e:	b333      	cbz	r3, 800b28e <_strtod_l+0xb7e>
 800b240:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b242:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b246:	d822      	bhi.n	800b28e <_strtod_l+0xb7e>
 800b248:	a327      	add	r3, pc, #156	; (adr r3, 800b2e8 <_strtod_l+0xbd8>)
 800b24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24e:	4630      	mov	r0, r6
 800b250:	4639      	mov	r1, r7
 800b252:	f7f5 fc4d 	bl	8000af0 <__aeabi_dcmple>
 800b256:	b1a0      	cbz	r0, 800b282 <_strtod_l+0xb72>
 800b258:	4639      	mov	r1, r7
 800b25a:	4630      	mov	r0, r6
 800b25c:	f7f5 fca4 	bl	8000ba8 <__aeabi_d2uiz>
 800b260:	2800      	cmp	r0, #0
 800b262:	bf08      	it	eq
 800b264:	2001      	moveq	r0, #1
 800b266:	f7f5 f94d 	bl	8000504 <__aeabi_ui2d>
 800b26a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b26c:	4606      	mov	r6, r0
 800b26e:	460f      	mov	r7, r1
 800b270:	bb03      	cbnz	r3, 800b2b4 <_strtod_l+0xba4>
 800b272:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b276:	9012      	str	r0, [sp, #72]	; 0x48
 800b278:	9313      	str	r3, [sp, #76]	; 0x4c
 800b27a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b27e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800b282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b284:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b286:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b28a:	1a9b      	subs	r3, r3, r2
 800b28c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b28e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800b292:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800b296:	f001 fce3 	bl	800cc60 <__ulp>
 800b29a:	4650      	mov	r0, sl
 800b29c:	ec53 2b10 	vmov	r2, r3, d0
 800b2a0:	4659      	mov	r1, fp
 800b2a2:	f7f5 f9a9 	bl	80005f8 <__aeabi_dmul>
 800b2a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b2aa:	f7f4 ffef 	bl	800028c <__adddf3>
 800b2ae:	4682      	mov	sl, r0
 800b2b0:	468b      	mov	fp, r1
 800b2b2:	e772      	b.n	800b19a <_strtod_l+0xa8a>
 800b2b4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800b2b8:	e7df      	b.n	800b27a <_strtod_l+0xb6a>
 800b2ba:	a30d      	add	r3, pc, #52	; (adr r3, 800b2f0 <_strtod_l+0xbe0>)
 800b2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c0:	f7f5 fc0c 	bl	8000adc <__aeabi_dcmplt>
 800b2c4:	e79c      	b.n	800b200 <_strtod_l+0xaf0>
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	930d      	str	r3, [sp, #52]	; 0x34
 800b2ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b2cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2ce:	6013      	str	r3, [r2, #0]
 800b2d0:	f7ff ba61 	b.w	800a796 <_strtod_l+0x86>
 800b2d4:	2b65      	cmp	r3, #101	; 0x65
 800b2d6:	f04f 0200 	mov.w	r2, #0
 800b2da:	f43f ab4e 	beq.w	800a97a <_strtod_l+0x26a>
 800b2de:	2101      	movs	r1, #1
 800b2e0:	4614      	mov	r4, r2
 800b2e2:	9104      	str	r1, [sp, #16]
 800b2e4:	f7ff bacb 	b.w	800a87e <_strtod_l+0x16e>
 800b2e8:	ffc00000 	.word	0xffc00000
 800b2ec:	41dfffff 	.word	0x41dfffff
 800b2f0:	94a03595 	.word	0x94a03595
 800b2f4:	3fcfffff 	.word	0x3fcfffff

0800b2f8 <strtof>:
 800b2f8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 800b2fc:	4e24      	ldr	r6, [pc, #144]	; (800b390 <strtof+0x98>)
 800b2fe:	4a25      	ldr	r2, [pc, #148]	; (800b394 <strtof+0x9c>)
 800b300:	6834      	ldr	r4, [r6, #0]
 800b302:	6a23      	ldr	r3, [r4, #32]
 800b304:	ed2d 8b02 	vpush	{d8}
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bf08      	it	eq
 800b30c:	4613      	moveq	r3, r2
 800b30e:	460a      	mov	r2, r1
 800b310:	4601      	mov	r1, r0
 800b312:	4620      	mov	r0, r4
 800b314:	f7ff f9fc 	bl	800a710 <_strtod_l>
 800b318:	ec55 4b10 	vmov	r4, r5, d0
 800b31c:	ee10 2a10 	vmov	r2, s0
 800b320:	462b      	mov	r3, r5
 800b322:	ee10 0a10 	vmov	r0, s0
 800b326:	4629      	mov	r1, r5
 800b328:	f7f5 fc00 	bl	8000b2c <__aeabi_dcmpun>
 800b32c:	b130      	cbz	r0, 800b33c <strtof+0x44>
 800b32e:	ecbd 8b02 	vpop	{d8}
 800b332:	2000      	movs	r0, #0
 800b334:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 800b338:	f001 bfde 	b.w	800d2f8 <nanf>
 800b33c:	4620      	mov	r0, r4
 800b33e:	4629      	mov	r1, r5
 800b340:	f7f5 fc52 	bl	8000be8 <__aeabi_d2f>
 800b344:	ee08 0a10 	vmov	s16, r0
 800b348:	eddf 7a13 	vldr	s15, [pc, #76]	; 800b398 <strtof+0xa0>
 800b34c:	eeb0 7ac8 	vabs.f32	s14, s16
 800b350:	eeb4 7a67 	vcmp.f32	s14, s15
 800b354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b358:	dd14      	ble.n	800b384 <strtof+0x8c>
 800b35a:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 800b35e:	f04f 32ff 	mov.w	r2, #4294967295
 800b362:	4b0e      	ldr	r3, [pc, #56]	; (800b39c <strtof+0xa4>)
 800b364:	4620      	mov	r0, r4
 800b366:	4649      	mov	r1, r9
 800b368:	f7f5 fbe0 	bl	8000b2c <__aeabi_dcmpun>
 800b36c:	b938      	cbnz	r0, 800b37e <strtof+0x86>
 800b36e:	f04f 32ff 	mov.w	r2, #4294967295
 800b372:	4b0a      	ldr	r3, [pc, #40]	; (800b39c <strtof+0xa4>)
 800b374:	4620      	mov	r0, r4
 800b376:	4649      	mov	r1, r9
 800b378:	f7f5 fbba 	bl	8000af0 <__aeabi_dcmple>
 800b37c:	b110      	cbz	r0, 800b384 <strtof+0x8c>
 800b37e:	6833      	ldr	r3, [r6, #0]
 800b380:	2222      	movs	r2, #34	; 0x22
 800b382:	601a      	str	r2, [r3, #0]
 800b384:	eeb0 0a48 	vmov.f32	s0, s16
 800b388:	ecbd 8b02 	vpop	{d8}
 800b38c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b390:	2000000c 	.word	0x2000000c
 800b394:	20000070 	.word	0x20000070
 800b398:	7f7fffff 	.word	0x7f7fffff
 800b39c:	7fefffff 	.word	0x7fefffff

0800b3a0 <quorem>:
 800b3a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a4:	6903      	ldr	r3, [r0, #16]
 800b3a6:	690c      	ldr	r4, [r1, #16]
 800b3a8:	42a3      	cmp	r3, r4
 800b3aa:	4680      	mov	r8, r0
 800b3ac:	f2c0 8082 	blt.w	800b4b4 <quorem+0x114>
 800b3b0:	3c01      	subs	r4, #1
 800b3b2:	f101 0714 	add.w	r7, r1, #20
 800b3b6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b3ba:	f100 0614 	add.w	r6, r0, #20
 800b3be:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b3c2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b3c6:	eb06 030c 	add.w	r3, r6, ip
 800b3ca:	3501      	adds	r5, #1
 800b3cc:	eb07 090c 	add.w	r9, r7, ip
 800b3d0:	9301      	str	r3, [sp, #4]
 800b3d2:	fbb0 f5f5 	udiv	r5, r0, r5
 800b3d6:	b395      	cbz	r5, 800b43e <quorem+0x9e>
 800b3d8:	f04f 0a00 	mov.w	sl, #0
 800b3dc:	4638      	mov	r0, r7
 800b3de:	46b6      	mov	lr, r6
 800b3e0:	46d3      	mov	fp, sl
 800b3e2:	f850 2b04 	ldr.w	r2, [r0], #4
 800b3e6:	b293      	uxth	r3, r2
 800b3e8:	fb05 a303 	mla	r3, r5, r3, sl
 800b3ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3f0:	b29b      	uxth	r3, r3
 800b3f2:	ebab 0303 	sub.w	r3, fp, r3
 800b3f6:	0c12      	lsrs	r2, r2, #16
 800b3f8:	f8de b000 	ldr.w	fp, [lr]
 800b3fc:	fb05 a202 	mla	r2, r5, r2, sl
 800b400:	fa13 f38b 	uxtah	r3, r3, fp
 800b404:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b408:	fa1f fb82 	uxth.w	fp, r2
 800b40c:	f8de 2000 	ldr.w	r2, [lr]
 800b410:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b414:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b418:	b29b      	uxth	r3, r3
 800b41a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b41e:	4581      	cmp	r9, r0
 800b420:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b424:	f84e 3b04 	str.w	r3, [lr], #4
 800b428:	d2db      	bcs.n	800b3e2 <quorem+0x42>
 800b42a:	f856 300c 	ldr.w	r3, [r6, ip]
 800b42e:	b933      	cbnz	r3, 800b43e <quorem+0x9e>
 800b430:	9b01      	ldr	r3, [sp, #4]
 800b432:	3b04      	subs	r3, #4
 800b434:	429e      	cmp	r6, r3
 800b436:	461a      	mov	r2, r3
 800b438:	d330      	bcc.n	800b49c <quorem+0xfc>
 800b43a:	f8c8 4010 	str.w	r4, [r8, #16]
 800b43e:	4640      	mov	r0, r8
 800b440:	f001 fb96 	bl	800cb70 <__mcmp>
 800b444:	2800      	cmp	r0, #0
 800b446:	db25      	blt.n	800b494 <quorem+0xf4>
 800b448:	3501      	adds	r5, #1
 800b44a:	4630      	mov	r0, r6
 800b44c:	f04f 0c00 	mov.w	ip, #0
 800b450:	f857 2b04 	ldr.w	r2, [r7], #4
 800b454:	f8d0 e000 	ldr.w	lr, [r0]
 800b458:	b293      	uxth	r3, r2
 800b45a:	ebac 0303 	sub.w	r3, ip, r3
 800b45e:	0c12      	lsrs	r2, r2, #16
 800b460:	fa13 f38e 	uxtah	r3, r3, lr
 800b464:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b468:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b472:	45b9      	cmp	r9, r7
 800b474:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b478:	f840 3b04 	str.w	r3, [r0], #4
 800b47c:	d2e8      	bcs.n	800b450 <quorem+0xb0>
 800b47e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b482:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b486:	b92a      	cbnz	r2, 800b494 <quorem+0xf4>
 800b488:	3b04      	subs	r3, #4
 800b48a:	429e      	cmp	r6, r3
 800b48c:	461a      	mov	r2, r3
 800b48e:	d30b      	bcc.n	800b4a8 <quorem+0x108>
 800b490:	f8c8 4010 	str.w	r4, [r8, #16]
 800b494:	4628      	mov	r0, r5
 800b496:	b003      	add	sp, #12
 800b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b49c:	6812      	ldr	r2, [r2, #0]
 800b49e:	3b04      	subs	r3, #4
 800b4a0:	2a00      	cmp	r2, #0
 800b4a2:	d1ca      	bne.n	800b43a <quorem+0x9a>
 800b4a4:	3c01      	subs	r4, #1
 800b4a6:	e7c5      	b.n	800b434 <quorem+0x94>
 800b4a8:	6812      	ldr	r2, [r2, #0]
 800b4aa:	3b04      	subs	r3, #4
 800b4ac:	2a00      	cmp	r2, #0
 800b4ae:	d1ef      	bne.n	800b490 <quorem+0xf0>
 800b4b0:	3c01      	subs	r4, #1
 800b4b2:	e7ea      	b.n	800b48a <quorem+0xea>
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	e7ee      	b.n	800b496 <quorem+0xf6>

0800b4b8 <_dtoa_r>:
 800b4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4bc:	ec57 6b10 	vmov	r6, r7, d0
 800b4c0:	b097      	sub	sp, #92	; 0x5c
 800b4c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b4c4:	9106      	str	r1, [sp, #24]
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	920b      	str	r2, [sp, #44]	; 0x2c
 800b4ca:	9312      	str	r3, [sp, #72]	; 0x48
 800b4cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b4d0:	e9cd 6700 	strd	r6, r7, [sp]
 800b4d4:	b93d      	cbnz	r5, 800b4e6 <_dtoa_r+0x2e>
 800b4d6:	2010      	movs	r0, #16
 800b4d8:	f001 f8dc 	bl	800c694 <malloc>
 800b4dc:	6260      	str	r0, [r4, #36]	; 0x24
 800b4de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b4e2:	6005      	str	r5, [r0, #0]
 800b4e4:	60c5      	str	r5, [r0, #12]
 800b4e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4e8:	6819      	ldr	r1, [r3, #0]
 800b4ea:	b151      	cbz	r1, 800b502 <_dtoa_r+0x4a>
 800b4ec:	685a      	ldr	r2, [r3, #4]
 800b4ee:	604a      	str	r2, [r1, #4]
 800b4f0:	2301      	movs	r3, #1
 800b4f2:	4093      	lsls	r3, r2
 800b4f4:	608b      	str	r3, [r1, #8]
 800b4f6:	4620      	mov	r0, r4
 800b4f8:	f001 f91a 	bl	800c730 <_Bfree>
 800b4fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4fe:	2200      	movs	r2, #0
 800b500:	601a      	str	r2, [r3, #0]
 800b502:	1e3b      	subs	r3, r7, #0
 800b504:	bfbb      	ittet	lt
 800b506:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b50a:	9301      	strlt	r3, [sp, #4]
 800b50c:	2300      	movge	r3, #0
 800b50e:	2201      	movlt	r2, #1
 800b510:	bfac      	ite	ge
 800b512:	f8c8 3000 	strge.w	r3, [r8]
 800b516:	f8c8 2000 	strlt.w	r2, [r8]
 800b51a:	4baf      	ldr	r3, [pc, #700]	; (800b7d8 <_dtoa_r+0x320>)
 800b51c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b520:	ea33 0308 	bics.w	r3, r3, r8
 800b524:	d114      	bne.n	800b550 <_dtoa_r+0x98>
 800b526:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b528:	f242 730f 	movw	r3, #9999	; 0x270f
 800b52c:	6013      	str	r3, [r2, #0]
 800b52e:	9b00      	ldr	r3, [sp, #0]
 800b530:	b923      	cbnz	r3, 800b53c <_dtoa_r+0x84>
 800b532:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b536:	2800      	cmp	r0, #0
 800b538:	f000 8542 	beq.w	800bfc0 <_dtoa_r+0xb08>
 800b53c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b53e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800b7ec <_dtoa_r+0x334>
 800b542:	2b00      	cmp	r3, #0
 800b544:	f000 8544 	beq.w	800bfd0 <_dtoa_r+0xb18>
 800b548:	f10b 0303 	add.w	r3, fp, #3
 800b54c:	f000 bd3e 	b.w	800bfcc <_dtoa_r+0xb14>
 800b550:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b554:	2200      	movs	r2, #0
 800b556:	2300      	movs	r3, #0
 800b558:	4630      	mov	r0, r6
 800b55a:	4639      	mov	r1, r7
 800b55c:	f7f5 fab4 	bl	8000ac8 <__aeabi_dcmpeq>
 800b560:	4681      	mov	r9, r0
 800b562:	b168      	cbz	r0, 800b580 <_dtoa_r+0xc8>
 800b564:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b566:	2301      	movs	r3, #1
 800b568:	6013      	str	r3, [r2, #0]
 800b56a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	f000 8524 	beq.w	800bfba <_dtoa_r+0xb02>
 800b572:	4b9a      	ldr	r3, [pc, #616]	; (800b7dc <_dtoa_r+0x324>)
 800b574:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b576:	f103 3bff 	add.w	fp, r3, #4294967295
 800b57a:	6013      	str	r3, [r2, #0]
 800b57c:	f000 bd28 	b.w	800bfd0 <_dtoa_r+0xb18>
 800b580:	aa14      	add	r2, sp, #80	; 0x50
 800b582:	a915      	add	r1, sp, #84	; 0x54
 800b584:	ec47 6b10 	vmov	d0, r6, r7
 800b588:	4620      	mov	r0, r4
 800b58a:	f001 fbdf 	bl	800cd4c <__d2b>
 800b58e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b592:	9004      	str	r0, [sp, #16]
 800b594:	2d00      	cmp	r5, #0
 800b596:	d07c      	beq.n	800b692 <_dtoa_r+0x1da>
 800b598:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b59c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800b5a0:	46b2      	mov	sl, r6
 800b5a2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800b5a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b5aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4b8b      	ldr	r3, [pc, #556]	; (800b7e0 <_dtoa_r+0x328>)
 800b5b2:	4650      	mov	r0, sl
 800b5b4:	4659      	mov	r1, fp
 800b5b6:	f7f4 fe67 	bl	8000288 <__aeabi_dsub>
 800b5ba:	a381      	add	r3, pc, #516	; (adr r3, 800b7c0 <_dtoa_r+0x308>)
 800b5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c0:	f7f5 f81a 	bl	80005f8 <__aeabi_dmul>
 800b5c4:	a380      	add	r3, pc, #512	; (adr r3, 800b7c8 <_dtoa_r+0x310>)
 800b5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ca:	f7f4 fe5f 	bl	800028c <__adddf3>
 800b5ce:	4606      	mov	r6, r0
 800b5d0:	4628      	mov	r0, r5
 800b5d2:	460f      	mov	r7, r1
 800b5d4:	f7f4 ffa6 	bl	8000524 <__aeabi_i2d>
 800b5d8:	a37d      	add	r3, pc, #500	; (adr r3, 800b7d0 <_dtoa_r+0x318>)
 800b5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5de:	f7f5 f80b 	bl	80005f8 <__aeabi_dmul>
 800b5e2:	4602      	mov	r2, r0
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	4630      	mov	r0, r6
 800b5e8:	4639      	mov	r1, r7
 800b5ea:	f7f4 fe4f 	bl	800028c <__adddf3>
 800b5ee:	4606      	mov	r6, r0
 800b5f0:	460f      	mov	r7, r1
 800b5f2:	f7f5 fab1 	bl	8000b58 <__aeabi_d2iz>
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	4682      	mov	sl, r0
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	4630      	mov	r0, r6
 800b5fe:	4639      	mov	r1, r7
 800b600:	f7f5 fa6c 	bl	8000adc <__aeabi_dcmplt>
 800b604:	b148      	cbz	r0, 800b61a <_dtoa_r+0x162>
 800b606:	4650      	mov	r0, sl
 800b608:	f7f4 ff8c 	bl	8000524 <__aeabi_i2d>
 800b60c:	4632      	mov	r2, r6
 800b60e:	463b      	mov	r3, r7
 800b610:	f7f5 fa5a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b614:	b908      	cbnz	r0, 800b61a <_dtoa_r+0x162>
 800b616:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b61a:	f1ba 0f16 	cmp.w	sl, #22
 800b61e:	d859      	bhi.n	800b6d4 <_dtoa_r+0x21c>
 800b620:	4970      	ldr	r1, [pc, #448]	; (800b7e4 <_dtoa_r+0x32c>)
 800b622:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b626:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b62a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b62e:	f7f5 fa73 	bl	8000b18 <__aeabi_dcmpgt>
 800b632:	2800      	cmp	r0, #0
 800b634:	d050      	beq.n	800b6d8 <_dtoa_r+0x220>
 800b636:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b63a:	2300      	movs	r3, #0
 800b63c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b640:	1b5d      	subs	r5, r3, r5
 800b642:	f1b5 0801 	subs.w	r8, r5, #1
 800b646:	bf49      	itett	mi
 800b648:	f1c5 0301 	rsbmi	r3, r5, #1
 800b64c:	2300      	movpl	r3, #0
 800b64e:	9305      	strmi	r3, [sp, #20]
 800b650:	f04f 0800 	movmi.w	r8, #0
 800b654:	bf58      	it	pl
 800b656:	9305      	strpl	r3, [sp, #20]
 800b658:	f1ba 0f00 	cmp.w	sl, #0
 800b65c:	db3e      	blt.n	800b6dc <_dtoa_r+0x224>
 800b65e:	2300      	movs	r3, #0
 800b660:	44d0      	add	r8, sl
 800b662:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b666:	9307      	str	r3, [sp, #28]
 800b668:	9b06      	ldr	r3, [sp, #24]
 800b66a:	2b09      	cmp	r3, #9
 800b66c:	f200 8090 	bhi.w	800b790 <_dtoa_r+0x2d8>
 800b670:	2b05      	cmp	r3, #5
 800b672:	bfc4      	itt	gt
 800b674:	3b04      	subgt	r3, #4
 800b676:	9306      	strgt	r3, [sp, #24]
 800b678:	9b06      	ldr	r3, [sp, #24]
 800b67a:	f1a3 0302 	sub.w	r3, r3, #2
 800b67e:	bfcc      	ite	gt
 800b680:	2500      	movgt	r5, #0
 800b682:	2501      	movle	r5, #1
 800b684:	2b03      	cmp	r3, #3
 800b686:	f200 808f 	bhi.w	800b7a8 <_dtoa_r+0x2f0>
 800b68a:	e8df f003 	tbb	[pc, r3]
 800b68e:	7f7d      	.short	0x7f7d
 800b690:	7131      	.short	0x7131
 800b692:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800b696:	441d      	add	r5, r3
 800b698:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800b69c:	2820      	cmp	r0, #32
 800b69e:	dd13      	ble.n	800b6c8 <_dtoa_r+0x210>
 800b6a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800b6a4:	9b00      	ldr	r3, [sp, #0]
 800b6a6:	fa08 f800 	lsl.w	r8, r8, r0
 800b6aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b6ae:	fa23 f000 	lsr.w	r0, r3, r0
 800b6b2:	ea48 0000 	orr.w	r0, r8, r0
 800b6b6:	f7f4 ff25 	bl	8000504 <__aeabi_ui2d>
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	4682      	mov	sl, r0
 800b6be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800b6c2:	3d01      	subs	r5, #1
 800b6c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b6c6:	e772      	b.n	800b5ae <_dtoa_r+0xf6>
 800b6c8:	9b00      	ldr	r3, [sp, #0]
 800b6ca:	f1c0 0020 	rsb	r0, r0, #32
 800b6ce:	fa03 f000 	lsl.w	r0, r3, r0
 800b6d2:	e7f0      	b.n	800b6b6 <_dtoa_r+0x1fe>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e7b1      	b.n	800b63c <_dtoa_r+0x184>
 800b6d8:	900f      	str	r0, [sp, #60]	; 0x3c
 800b6da:	e7b0      	b.n	800b63e <_dtoa_r+0x186>
 800b6dc:	9b05      	ldr	r3, [sp, #20]
 800b6de:	eba3 030a 	sub.w	r3, r3, sl
 800b6e2:	9305      	str	r3, [sp, #20]
 800b6e4:	f1ca 0300 	rsb	r3, sl, #0
 800b6e8:	9307      	str	r3, [sp, #28]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	930e      	str	r3, [sp, #56]	; 0x38
 800b6ee:	e7bb      	b.n	800b668 <_dtoa_r+0x1b0>
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b6f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	dd59      	ble.n	800b7ae <_dtoa_r+0x2f6>
 800b6fa:	9302      	str	r3, [sp, #8]
 800b6fc:	4699      	mov	r9, r3
 800b6fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b700:	2200      	movs	r2, #0
 800b702:	6072      	str	r2, [r6, #4]
 800b704:	2204      	movs	r2, #4
 800b706:	f102 0014 	add.w	r0, r2, #20
 800b70a:	4298      	cmp	r0, r3
 800b70c:	6871      	ldr	r1, [r6, #4]
 800b70e:	d953      	bls.n	800b7b8 <_dtoa_r+0x300>
 800b710:	4620      	mov	r0, r4
 800b712:	f000 ffd9 	bl	800c6c8 <_Balloc>
 800b716:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b718:	6030      	str	r0, [r6, #0]
 800b71a:	f1b9 0f0e 	cmp.w	r9, #14
 800b71e:	f8d3 b000 	ldr.w	fp, [r3]
 800b722:	f200 80e6 	bhi.w	800b8f2 <_dtoa_r+0x43a>
 800b726:	2d00      	cmp	r5, #0
 800b728:	f000 80e3 	beq.w	800b8f2 <_dtoa_r+0x43a>
 800b72c:	ed9d 7b00 	vldr	d7, [sp]
 800b730:	f1ba 0f00 	cmp.w	sl, #0
 800b734:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800b738:	dd74      	ble.n	800b824 <_dtoa_r+0x36c>
 800b73a:	4a2a      	ldr	r2, [pc, #168]	; (800b7e4 <_dtoa_r+0x32c>)
 800b73c:	f00a 030f 	and.w	r3, sl, #15
 800b740:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b744:	ed93 7b00 	vldr	d7, [r3]
 800b748:	ea4f 162a 	mov.w	r6, sl, asr #4
 800b74c:	06f0      	lsls	r0, r6, #27
 800b74e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800b752:	d565      	bpl.n	800b820 <_dtoa_r+0x368>
 800b754:	4b24      	ldr	r3, [pc, #144]	; (800b7e8 <_dtoa_r+0x330>)
 800b756:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b75a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b75e:	f7f5 f875 	bl	800084c <__aeabi_ddiv>
 800b762:	e9cd 0100 	strd	r0, r1, [sp]
 800b766:	f006 060f 	and.w	r6, r6, #15
 800b76a:	2503      	movs	r5, #3
 800b76c:	4f1e      	ldr	r7, [pc, #120]	; (800b7e8 <_dtoa_r+0x330>)
 800b76e:	e04c      	b.n	800b80a <_dtoa_r+0x352>
 800b770:	2301      	movs	r3, #1
 800b772:	930a      	str	r3, [sp, #40]	; 0x28
 800b774:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b776:	4453      	add	r3, sl
 800b778:	f103 0901 	add.w	r9, r3, #1
 800b77c:	9302      	str	r3, [sp, #8]
 800b77e:	464b      	mov	r3, r9
 800b780:	2b01      	cmp	r3, #1
 800b782:	bfb8      	it	lt
 800b784:	2301      	movlt	r3, #1
 800b786:	e7ba      	b.n	800b6fe <_dtoa_r+0x246>
 800b788:	2300      	movs	r3, #0
 800b78a:	e7b2      	b.n	800b6f2 <_dtoa_r+0x23a>
 800b78c:	2300      	movs	r3, #0
 800b78e:	e7f0      	b.n	800b772 <_dtoa_r+0x2ba>
 800b790:	2501      	movs	r5, #1
 800b792:	2300      	movs	r3, #0
 800b794:	9306      	str	r3, [sp, #24]
 800b796:	950a      	str	r5, [sp, #40]	; 0x28
 800b798:	f04f 33ff 	mov.w	r3, #4294967295
 800b79c:	9302      	str	r3, [sp, #8]
 800b79e:	4699      	mov	r9, r3
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	2312      	movs	r3, #18
 800b7a4:	920b      	str	r2, [sp, #44]	; 0x2c
 800b7a6:	e7aa      	b.n	800b6fe <_dtoa_r+0x246>
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b7ac:	e7f4      	b.n	800b798 <_dtoa_r+0x2e0>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	9302      	str	r3, [sp, #8]
 800b7b2:	4699      	mov	r9, r3
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	e7f5      	b.n	800b7a4 <_dtoa_r+0x2ec>
 800b7b8:	3101      	adds	r1, #1
 800b7ba:	6071      	str	r1, [r6, #4]
 800b7bc:	0052      	lsls	r2, r2, #1
 800b7be:	e7a2      	b.n	800b706 <_dtoa_r+0x24e>
 800b7c0:	636f4361 	.word	0x636f4361
 800b7c4:	3fd287a7 	.word	0x3fd287a7
 800b7c8:	8b60c8b3 	.word	0x8b60c8b3
 800b7cc:	3fc68a28 	.word	0x3fc68a28
 800b7d0:	509f79fb 	.word	0x509f79fb
 800b7d4:	3fd34413 	.word	0x3fd34413
 800b7d8:	7ff00000 	.word	0x7ff00000
 800b7dc:	0800e871 	.word	0x0800e871
 800b7e0:	3ff80000 	.word	0x3ff80000
 800b7e4:	0800e928 	.word	0x0800e928
 800b7e8:	0800e900 	.word	0x0800e900
 800b7ec:	0800e8f1 	.word	0x0800e8f1
 800b7f0:	07f1      	lsls	r1, r6, #31
 800b7f2:	d508      	bpl.n	800b806 <_dtoa_r+0x34e>
 800b7f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b7f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7fc:	f7f4 fefc 	bl	80005f8 <__aeabi_dmul>
 800b800:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b804:	3501      	adds	r5, #1
 800b806:	1076      	asrs	r6, r6, #1
 800b808:	3708      	adds	r7, #8
 800b80a:	2e00      	cmp	r6, #0
 800b80c:	d1f0      	bne.n	800b7f0 <_dtoa_r+0x338>
 800b80e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b812:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b816:	f7f5 f819 	bl	800084c <__aeabi_ddiv>
 800b81a:	e9cd 0100 	strd	r0, r1, [sp]
 800b81e:	e01a      	b.n	800b856 <_dtoa_r+0x39e>
 800b820:	2502      	movs	r5, #2
 800b822:	e7a3      	b.n	800b76c <_dtoa_r+0x2b4>
 800b824:	f000 80a0 	beq.w	800b968 <_dtoa_r+0x4b0>
 800b828:	f1ca 0600 	rsb	r6, sl, #0
 800b82c:	4b9f      	ldr	r3, [pc, #636]	; (800baac <_dtoa_r+0x5f4>)
 800b82e:	4fa0      	ldr	r7, [pc, #640]	; (800bab0 <_dtoa_r+0x5f8>)
 800b830:	f006 020f 	and.w	r2, r6, #15
 800b834:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b840:	f7f4 feda 	bl	80005f8 <__aeabi_dmul>
 800b844:	e9cd 0100 	strd	r0, r1, [sp]
 800b848:	1136      	asrs	r6, r6, #4
 800b84a:	2300      	movs	r3, #0
 800b84c:	2502      	movs	r5, #2
 800b84e:	2e00      	cmp	r6, #0
 800b850:	d17f      	bne.n	800b952 <_dtoa_r+0x49a>
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1e1      	bne.n	800b81a <_dtoa_r+0x362>
 800b856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b858:	2b00      	cmp	r3, #0
 800b85a:	f000 8087 	beq.w	800b96c <_dtoa_r+0x4b4>
 800b85e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b862:	2200      	movs	r2, #0
 800b864:	4b93      	ldr	r3, [pc, #588]	; (800bab4 <_dtoa_r+0x5fc>)
 800b866:	4630      	mov	r0, r6
 800b868:	4639      	mov	r1, r7
 800b86a:	f7f5 f937 	bl	8000adc <__aeabi_dcmplt>
 800b86e:	2800      	cmp	r0, #0
 800b870:	d07c      	beq.n	800b96c <_dtoa_r+0x4b4>
 800b872:	f1b9 0f00 	cmp.w	r9, #0
 800b876:	d079      	beq.n	800b96c <_dtoa_r+0x4b4>
 800b878:	9b02      	ldr	r3, [sp, #8]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	dd35      	ble.n	800b8ea <_dtoa_r+0x432>
 800b87e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b882:	9308      	str	r3, [sp, #32]
 800b884:	4639      	mov	r1, r7
 800b886:	2200      	movs	r2, #0
 800b888:	4b8b      	ldr	r3, [pc, #556]	; (800bab8 <_dtoa_r+0x600>)
 800b88a:	4630      	mov	r0, r6
 800b88c:	f7f4 feb4 	bl	80005f8 <__aeabi_dmul>
 800b890:	e9cd 0100 	strd	r0, r1, [sp]
 800b894:	9f02      	ldr	r7, [sp, #8]
 800b896:	3501      	adds	r5, #1
 800b898:	4628      	mov	r0, r5
 800b89a:	f7f4 fe43 	bl	8000524 <__aeabi_i2d>
 800b89e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8a2:	f7f4 fea9 	bl	80005f8 <__aeabi_dmul>
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	4b84      	ldr	r3, [pc, #528]	; (800babc <_dtoa_r+0x604>)
 800b8aa:	f7f4 fcef 	bl	800028c <__adddf3>
 800b8ae:	4605      	mov	r5, r0
 800b8b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b8b4:	2f00      	cmp	r7, #0
 800b8b6:	d15d      	bne.n	800b974 <_dtoa_r+0x4bc>
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	4b81      	ldr	r3, [pc, #516]	; (800bac0 <_dtoa_r+0x608>)
 800b8bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8c0:	f7f4 fce2 	bl	8000288 <__aeabi_dsub>
 800b8c4:	462a      	mov	r2, r5
 800b8c6:	4633      	mov	r3, r6
 800b8c8:	e9cd 0100 	strd	r0, r1, [sp]
 800b8cc:	f7f5 f924 	bl	8000b18 <__aeabi_dcmpgt>
 800b8d0:	2800      	cmp	r0, #0
 800b8d2:	f040 8288 	bne.w	800bde6 <_dtoa_r+0x92e>
 800b8d6:	462a      	mov	r2, r5
 800b8d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b8dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8e0:	f7f5 f8fc 	bl	8000adc <__aeabi_dcmplt>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	f040 827c 	bne.w	800bde2 <_dtoa_r+0x92a>
 800b8ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b8ee:	e9cd 2300 	strd	r2, r3, [sp]
 800b8f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	f2c0 8150 	blt.w	800bb9a <_dtoa_r+0x6e2>
 800b8fa:	f1ba 0f0e 	cmp.w	sl, #14
 800b8fe:	f300 814c 	bgt.w	800bb9a <_dtoa_r+0x6e2>
 800b902:	4b6a      	ldr	r3, [pc, #424]	; (800baac <_dtoa_r+0x5f4>)
 800b904:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b908:	ed93 7b00 	vldr	d7, [r3]
 800b90c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b90e:	2b00      	cmp	r3, #0
 800b910:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b914:	f280 80d8 	bge.w	800bac8 <_dtoa_r+0x610>
 800b918:	f1b9 0f00 	cmp.w	r9, #0
 800b91c:	f300 80d4 	bgt.w	800bac8 <_dtoa_r+0x610>
 800b920:	f040 825e 	bne.w	800bde0 <_dtoa_r+0x928>
 800b924:	2200      	movs	r2, #0
 800b926:	4b66      	ldr	r3, [pc, #408]	; (800bac0 <_dtoa_r+0x608>)
 800b928:	ec51 0b17 	vmov	r0, r1, d7
 800b92c:	f7f4 fe64 	bl	80005f8 <__aeabi_dmul>
 800b930:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b934:	f7f5 f8e6 	bl	8000b04 <__aeabi_dcmpge>
 800b938:	464f      	mov	r7, r9
 800b93a:	464e      	mov	r6, r9
 800b93c:	2800      	cmp	r0, #0
 800b93e:	f040 8234 	bne.w	800bdaa <_dtoa_r+0x8f2>
 800b942:	2331      	movs	r3, #49	; 0x31
 800b944:	f10b 0501 	add.w	r5, fp, #1
 800b948:	f88b 3000 	strb.w	r3, [fp]
 800b94c:	f10a 0a01 	add.w	sl, sl, #1
 800b950:	e22f      	b.n	800bdb2 <_dtoa_r+0x8fa>
 800b952:	07f2      	lsls	r2, r6, #31
 800b954:	d505      	bpl.n	800b962 <_dtoa_r+0x4aa>
 800b956:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b95a:	f7f4 fe4d 	bl	80005f8 <__aeabi_dmul>
 800b95e:	3501      	adds	r5, #1
 800b960:	2301      	movs	r3, #1
 800b962:	1076      	asrs	r6, r6, #1
 800b964:	3708      	adds	r7, #8
 800b966:	e772      	b.n	800b84e <_dtoa_r+0x396>
 800b968:	2502      	movs	r5, #2
 800b96a:	e774      	b.n	800b856 <_dtoa_r+0x39e>
 800b96c:	f8cd a020 	str.w	sl, [sp, #32]
 800b970:	464f      	mov	r7, r9
 800b972:	e791      	b.n	800b898 <_dtoa_r+0x3e0>
 800b974:	4b4d      	ldr	r3, [pc, #308]	; (800baac <_dtoa_r+0x5f4>)
 800b976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b97a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800b97e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b980:	2b00      	cmp	r3, #0
 800b982:	d047      	beq.n	800ba14 <_dtoa_r+0x55c>
 800b984:	4602      	mov	r2, r0
 800b986:	460b      	mov	r3, r1
 800b988:	2000      	movs	r0, #0
 800b98a:	494e      	ldr	r1, [pc, #312]	; (800bac4 <_dtoa_r+0x60c>)
 800b98c:	f7f4 ff5e 	bl	800084c <__aeabi_ddiv>
 800b990:	462a      	mov	r2, r5
 800b992:	4633      	mov	r3, r6
 800b994:	f7f4 fc78 	bl	8000288 <__aeabi_dsub>
 800b998:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b99c:	465d      	mov	r5, fp
 800b99e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9a2:	f7f5 f8d9 	bl	8000b58 <__aeabi_d2iz>
 800b9a6:	4606      	mov	r6, r0
 800b9a8:	f7f4 fdbc 	bl	8000524 <__aeabi_i2d>
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b9b4:	f7f4 fc68 	bl	8000288 <__aeabi_dsub>
 800b9b8:	3630      	adds	r6, #48	; 0x30
 800b9ba:	f805 6b01 	strb.w	r6, [r5], #1
 800b9be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b9c2:	e9cd 0100 	strd	r0, r1, [sp]
 800b9c6:	f7f5 f889 	bl	8000adc <__aeabi_dcmplt>
 800b9ca:	2800      	cmp	r0, #0
 800b9cc:	d163      	bne.n	800ba96 <_dtoa_r+0x5de>
 800b9ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9d2:	2000      	movs	r0, #0
 800b9d4:	4937      	ldr	r1, [pc, #220]	; (800bab4 <_dtoa_r+0x5fc>)
 800b9d6:	f7f4 fc57 	bl	8000288 <__aeabi_dsub>
 800b9da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b9de:	f7f5 f87d 	bl	8000adc <__aeabi_dcmplt>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	f040 80b7 	bne.w	800bb56 <_dtoa_r+0x69e>
 800b9e8:	eba5 030b 	sub.w	r3, r5, fp
 800b9ec:	429f      	cmp	r7, r3
 800b9ee:	f77f af7c 	ble.w	800b8ea <_dtoa_r+0x432>
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	4b30      	ldr	r3, [pc, #192]	; (800bab8 <_dtoa_r+0x600>)
 800b9f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9fa:	f7f4 fdfd 	bl	80005f8 <__aeabi_dmul>
 800b9fe:	2200      	movs	r2, #0
 800ba00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ba04:	4b2c      	ldr	r3, [pc, #176]	; (800bab8 <_dtoa_r+0x600>)
 800ba06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba0a:	f7f4 fdf5 	bl	80005f8 <__aeabi_dmul>
 800ba0e:	e9cd 0100 	strd	r0, r1, [sp]
 800ba12:	e7c4      	b.n	800b99e <_dtoa_r+0x4e6>
 800ba14:	462a      	mov	r2, r5
 800ba16:	4633      	mov	r3, r6
 800ba18:	f7f4 fdee 	bl	80005f8 <__aeabi_dmul>
 800ba1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ba20:	eb0b 0507 	add.w	r5, fp, r7
 800ba24:	465e      	mov	r6, fp
 800ba26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba2a:	f7f5 f895 	bl	8000b58 <__aeabi_d2iz>
 800ba2e:	4607      	mov	r7, r0
 800ba30:	f7f4 fd78 	bl	8000524 <__aeabi_i2d>
 800ba34:	3730      	adds	r7, #48	; 0x30
 800ba36:	4602      	mov	r2, r0
 800ba38:	460b      	mov	r3, r1
 800ba3a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba3e:	f7f4 fc23 	bl	8000288 <__aeabi_dsub>
 800ba42:	f806 7b01 	strb.w	r7, [r6], #1
 800ba46:	42ae      	cmp	r6, r5
 800ba48:	e9cd 0100 	strd	r0, r1, [sp]
 800ba4c:	f04f 0200 	mov.w	r2, #0
 800ba50:	d126      	bne.n	800baa0 <_dtoa_r+0x5e8>
 800ba52:	4b1c      	ldr	r3, [pc, #112]	; (800bac4 <_dtoa_r+0x60c>)
 800ba54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ba58:	f7f4 fc18 	bl	800028c <__adddf3>
 800ba5c:	4602      	mov	r2, r0
 800ba5e:	460b      	mov	r3, r1
 800ba60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba64:	f7f5 f858 	bl	8000b18 <__aeabi_dcmpgt>
 800ba68:	2800      	cmp	r0, #0
 800ba6a:	d174      	bne.n	800bb56 <_dtoa_r+0x69e>
 800ba6c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ba70:	2000      	movs	r0, #0
 800ba72:	4914      	ldr	r1, [pc, #80]	; (800bac4 <_dtoa_r+0x60c>)
 800ba74:	f7f4 fc08 	bl	8000288 <__aeabi_dsub>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba80:	f7f5 f82c 	bl	8000adc <__aeabi_dcmplt>
 800ba84:	2800      	cmp	r0, #0
 800ba86:	f43f af30 	beq.w	800b8ea <_dtoa_r+0x432>
 800ba8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ba8e:	2b30      	cmp	r3, #48	; 0x30
 800ba90:	f105 32ff 	add.w	r2, r5, #4294967295
 800ba94:	d002      	beq.n	800ba9c <_dtoa_r+0x5e4>
 800ba96:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ba9a:	e04a      	b.n	800bb32 <_dtoa_r+0x67a>
 800ba9c:	4615      	mov	r5, r2
 800ba9e:	e7f4      	b.n	800ba8a <_dtoa_r+0x5d2>
 800baa0:	4b05      	ldr	r3, [pc, #20]	; (800bab8 <_dtoa_r+0x600>)
 800baa2:	f7f4 fda9 	bl	80005f8 <__aeabi_dmul>
 800baa6:	e9cd 0100 	strd	r0, r1, [sp]
 800baaa:	e7bc      	b.n	800ba26 <_dtoa_r+0x56e>
 800baac:	0800e928 	.word	0x0800e928
 800bab0:	0800e900 	.word	0x0800e900
 800bab4:	3ff00000 	.word	0x3ff00000
 800bab8:	40240000 	.word	0x40240000
 800babc:	401c0000 	.word	0x401c0000
 800bac0:	40140000 	.word	0x40140000
 800bac4:	3fe00000 	.word	0x3fe00000
 800bac8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bacc:	465d      	mov	r5, fp
 800bace:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bad2:	4630      	mov	r0, r6
 800bad4:	4639      	mov	r1, r7
 800bad6:	f7f4 feb9 	bl	800084c <__aeabi_ddiv>
 800bada:	f7f5 f83d 	bl	8000b58 <__aeabi_d2iz>
 800bade:	4680      	mov	r8, r0
 800bae0:	f7f4 fd20 	bl	8000524 <__aeabi_i2d>
 800bae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bae8:	f7f4 fd86 	bl	80005f8 <__aeabi_dmul>
 800baec:	4602      	mov	r2, r0
 800baee:	460b      	mov	r3, r1
 800baf0:	4630      	mov	r0, r6
 800baf2:	4639      	mov	r1, r7
 800baf4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800baf8:	f7f4 fbc6 	bl	8000288 <__aeabi_dsub>
 800bafc:	f805 6b01 	strb.w	r6, [r5], #1
 800bb00:	eba5 060b 	sub.w	r6, r5, fp
 800bb04:	45b1      	cmp	r9, r6
 800bb06:	4602      	mov	r2, r0
 800bb08:	460b      	mov	r3, r1
 800bb0a:	d139      	bne.n	800bb80 <_dtoa_r+0x6c8>
 800bb0c:	f7f4 fbbe 	bl	800028c <__adddf3>
 800bb10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb14:	4606      	mov	r6, r0
 800bb16:	460f      	mov	r7, r1
 800bb18:	f7f4 fffe 	bl	8000b18 <__aeabi_dcmpgt>
 800bb1c:	b9c8      	cbnz	r0, 800bb52 <_dtoa_r+0x69a>
 800bb1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb22:	4630      	mov	r0, r6
 800bb24:	4639      	mov	r1, r7
 800bb26:	f7f4 ffcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb2a:	b110      	cbz	r0, 800bb32 <_dtoa_r+0x67a>
 800bb2c:	f018 0f01 	tst.w	r8, #1
 800bb30:	d10f      	bne.n	800bb52 <_dtoa_r+0x69a>
 800bb32:	9904      	ldr	r1, [sp, #16]
 800bb34:	4620      	mov	r0, r4
 800bb36:	f000 fdfb 	bl	800c730 <_Bfree>
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb3e:	702b      	strb	r3, [r5, #0]
 800bb40:	f10a 0301 	add.w	r3, sl, #1
 800bb44:	6013      	str	r3, [r2, #0]
 800bb46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	f000 8241 	beq.w	800bfd0 <_dtoa_r+0xb18>
 800bb4e:	601d      	str	r5, [r3, #0]
 800bb50:	e23e      	b.n	800bfd0 <_dtoa_r+0xb18>
 800bb52:	f8cd a020 	str.w	sl, [sp, #32]
 800bb56:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bb5a:	2a39      	cmp	r2, #57	; 0x39
 800bb5c:	f105 33ff 	add.w	r3, r5, #4294967295
 800bb60:	d108      	bne.n	800bb74 <_dtoa_r+0x6bc>
 800bb62:	459b      	cmp	fp, r3
 800bb64:	d10a      	bne.n	800bb7c <_dtoa_r+0x6c4>
 800bb66:	9b08      	ldr	r3, [sp, #32]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	9308      	str	r3, [sp, #32]
 800bb6c:	2330      	movs	r3, #48	; 0x30
 800bb6e:	f88b 3000 	strb.w	r3, [fp]
 800bb72:	465b      	mov	r3, fp
 800bb74:	781a      	ldrb	r2, [r3, #0]
 800bb76:	3201      	adds	r2, #1
 800bb78:	701a      	strb	r2, [r3, #0]
 800bb7a:	e78c      	b.n	800ba96 <_dtoa_r+0x5de>
 800bb7c:	461d      	mov	r5, r3
 800bb7e:	e7ea      	b.n	800bb56 <_dtoa_r+0x69e>
 800bb80:	2200      	movs	r2, #0
 800bb82:	4b9b      	ldr	r3, [pc, #620]	; (800bdf0 <_dtoa_r+0x938>)
 800bb84:	f7f4 fd38 	bl	80005f8 <__aeabi_dmul>
 800bb88:	2200      	movs	r2, #0
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	4606      	mov	r6, r0
 800bb8e:	460f      	mov	r7, r1
 800bb90:	f7f4 ff9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb94:	2800      	cmp	r0, #0
 800bb96:	d09a      	beq.n	800bace <_dtoa_r+0x616>
 800bb98:	e7cb      	b.n	800bb32 <_dtoa_r+0x67a>
 800bb9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb9c:	2a00      	cmp	r2, #0
 800bb9e:	f000 808b 	beq.w	800bcb8 <_dtoa_r+0x800>
 800bba2:	9a06      	ldr	r2, [sp, #24]
 800bba4:	2a01      	cmp	r2, #1
 800bba6:	dc6e      	bgt.n	800bc86 <_dtoa_r+0x7ce>
 800bba8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bbaa:	2a00      	cmp	r2, #0
 800bbac:	d067      	beq.n	800bc7e <_dtoa_r+0x7c6>
 800bbae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bbb2:	9f07      	ldr	r7, [sp, #28]
 800bbb4:	9d05      	ldr	r5, [sp, #20]
 800bbb6:	9a05      	ldr	r2, [sp, #20]
 800bbb8:	2101      	movs	r1, #1
 800bbba:	441a      	add	r2, r3
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	9205      	str	r2, [sp, #20]
 800bbc0:	4498      	add	r8, r3
 800bbc2:	f000 fe93 	bl	800c8ec <__i2b>
 800bbc6:	4606      	mov	r6, r0
 800bbc8:	2d00      	cmp	r5, #0
 800bbca:	dd0c      	ble.n	800bbe6 <_dtoa_r+0x72e>
 800bbcc:	f1b8 0f00 	cmp.w	r8, #0
 800bbd0:	dd09      	ble.n	800bbe6 <_dtoa_r+0x72e>
 800bbd2:	4545      	cmp	r5, r8
 800bbd4:	9a05      	ldr	r2, [sp, #20]
 800bbd6:	462b      	mov	r3, r5
 800bbd8:	bfa8      	it	ge
 800bbda:	4643      	movge	r3, r8
 800bbdc:	1ad2      	subs	r2, r2, r3
 800bbde:	9205      	str	r2, [sp, #20]
 800bbe0:	1aed      	subs	r5, r5, r3
 800bbe2:	eba8 0803 	sub.w	r8, r8, r3
 800bbe6:	9b07      	ldr	r3, [sp, #28]
 800bbe8:	b1eb      	cbz	r3, 800bc26 <_dtoa_r+0x76e>
 800bbea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d067      	beq.n	800bcc0 <_dtoa_r+0x808>
 800bbf0:	b18f      	cbz	r7, 800bc16 <_dtoa_r+0x75e>
 800bbf2:	4631      	mov	r1, r6
 800bbf4:	463a      	mov	r2, r7
 800bbf6:	4620      	mov	r0, r4
 800bbf8:	f000 ff18 	bl	800ca2c <__pow5mult>
 800bbfc:	9a04      	ldr	r2, [sp, #16]
 800bbfe:	4601      	mov	r1, r0
 800bc00:	4606      	mov	r6, r0
 800bc02:	4620      	mov	r0, r4
 800bc04:	f000 fe7b 	bl	800c8fe <__multiply>
 800bc08:	9904      	ldr	r1, [sp, #16]
 800bc0a:	9008      	str	r0, [sp, #32]
 800bc0c:	4620      	mov	r0, r4
 800bc0e:	f000 fd8f 	bl	800c730 <_Bfree>
 800bc12:	9b08      	ldr	r3, [sp, #32]
 800bc14:	9304      	str	r3, [sp, #16]
 800bc16:	9b07      	ldr	r3, [sp, #28]
 800bc18:	1bda      	subs	r2, r3, r7
 800bc1a:	d004      	beq.n	800bc26 <_dtoa_r+0x76e>
 800bc1c:	9904      	ldr	r1, [sp, #16]
 800bc1e:	4620      	mov	r0, r4
 800bc20:	f000 ff04 	bl	800ca2c <__pow5mult>
 800bc24:	9004      	str	r0, [sp, #16]
 800bc26:	2101      	movs	r1, #1
 800bc28:	4620      	mov	r0, r4
 800bc2a:	f000 fe5f 	bl	800c8ec <__i2b>
 800bc2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc30:	4607      	mov	r7, r0
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	f000 81d0 	beq.w	800bfd8 <_dtoa_r+0xb20>
 800bc38:	461a      	mov	r2, r3
 800bc3a:	4601      	mov	r1, r0
 800bc3c:	4620      	mov	r0, r4
 800bc3e:	f000 fef5 	bl	800ca2c <__pow5mult>
 800bc42:	9b06      	ldr	r3, [sp, #24]
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	4607      	mov	r7, r0
 800bc48:	dc40      	bgt.n	800bccc <_dtoa_r+0x814>
 800bc4a:	9b00      	ldr	r3, [sp, #0]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d139      	bne.n	800bcc4 <_dtoa_r+0x80c>
 800bc50:	9b01      	ldr	r3, [sp, #4]
 800bc52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d136      	bne.n	800bcc8 <_dtoa_r+0x810>
 800bc5a:	9b01      	ldr	r3, [sp, #4]
 800bc5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bc60:	0d1b      	lsrs	r3, r3, #20
 800bc62:	051b      	lsls	r3, r3, #20
 800bc64:	b12b      	cbz	r3, 800bc72 <_dtoa_r+0x7ba>
 800bc66:	9b05      	ldr	r3, [sp, #20]
 800bc68:	3301      	adds	r3, #1
 800bc6a:	9305      	str	r3, [sp, #20]
 800bc6c:	f108 0801 	add.w	r8, r8, #1
 800bc70:	2301      	movs	r3, #1
 800bc72:	9307      	str	r3, [sp, #28]
 800bc74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d12a      	bne.n	800bcd0 <_dtoa_r+0x818>
 800bc7a:	2001      	movs	r0, #1
 800bc7c:	e030      	b.n	800bce0 <_dtoa_r+0x828>
 800bc7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc80:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bc84:	e795      	b.n	800bbb2 <_dtoa_r+0x6fa>
 800bc86:	9b07      	ldr	r3, [sp, #28]
 800bc88:	f109 37ff 	add.w	r7, r9, #4294967295
 800bc8c:	42bb      	cmp	r3, r7
 800bc8e:	bfbf      	itttt	lt
 800bc90:	9b07      	ldrlt	r3, [sp, #28]
 800bc92:	9707      	strlt	r7, [sp, #28]
 800bc94:	1afa      	sublt	r2, r7, r3
 800bc96:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800bc98:	bfbb      	ittet	lt
 800bc9a:	189b      	addlt	r3, r3, r2
 800bc9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800bc9e:	1bdf      	subge	r7, r3, r7
 800bca0:	2700      	movlt	r7, #0
 800bca2:	f1b9 0f00 	cmp.w	r9, #0
 800bca6:	bfb5      	itete	lt
 800bca8:	9b05      	ldrlt	r3, [sp, #20]
 800bcaa:	9d05      	ldrge	r5, [sp, #20]
 800bcac:	eba3 0509 	sublt.w	r5, r3, r9
 800bcb0:	464b      	movge	r3, r9
 800bcb2:	bfb8      	it	lt
 800bcb4:	2300      	movlt	r3, #0
 800bcb6:	e77e      	b.n	800bbb6 <_dtoa_r+0x6fe>
 800bcb8:	9f07      	ldr	r7, [sp, #28]
 800bcba:	9d05      	ldr	r5, [sp, #20]
 800bcbc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800bcbe:	e783      	b.n	800bbc8 <_dtoa_r+0x710>
 800bcc0:	9a07      	ldr	r2, [sp, #28]
 800bcc2:	e7ab      	b.n	800bc1c <_dtoa_r+0x764>
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	e7d4      	b.n	800bc72 <_dtoa_r+0x7ba>
 800bcc8:	9b00      	ldr	r3, [sp, #0]
 800bcca:	e7d2      	b.n	800bc72 <_dtoa_r+0x7ba>
 800bccc:	2300      	movs	r3, #0
 800bcce:	9307      	str	r3, [sp, #28]
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800bcd6:	6918      	ldr	r0, [r3, #16]
 800bcd8:	f000 fdba 	bl	800c850 <__hi0bits>
 800bcdc:	f1c0 0020 	rsb	r0, r0, #32
 800bce0:	4440      	add	r0, r8
 800bce2:	f010 001f 	ands.w	r0, r0, #31
 800bce6:	d047      	beq.n	800bd78 <_dtoa_r+0x8c0>
 800bce8:	f1c0 0320 	rsb	r3, r0, #32
 800bcec:	2b04      	cmp	r3, #4
 800bcee:	dd3b      	ble.n	800bd68 <_dtoa_r+0x8b0>
 800bcf0:	9b05      	ldr	r3, [sp, #20]
 800bcf2:	f1c0 001c 	rsb	r0, r0, #28
 800bcf6:	4403      	add	r3, r0
 800bcf8:	9305      	str	r3, [sp, #20]
 800bcfa:	4405      	add	r5, r0
 800bcfc:	4480      	add	r8, r0
 800bcfe:	9b05      	ldr	r3, [sp, #20]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	dd05      	ble.n	800bd10 <_dtoa_r+0x858>
 800bd04:	461a      	mov	r2, r3
 800bd06:	9904      	ldr	r1, [sp, #16]
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f000 fedd 	bl	800cac8 <__lshift>
 800bd0e:	9004      	str	r0, [sp, #16]
 800bd10:	f1b8 0f00 	cmp.w	r8, #0
 800bd14:	dd05      	ble.n	800bd22 <_dtoa_r+0x86a>
 800bd16:	4639      	mov	r1, r7
 800bd18:	4642      	mov	r2, r8
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f000 fed4 	bl	800cac8 <__lshift>
 800bd20:	4607      	mov	r7, r0
 800bd22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd24:	b353      	cbz	r3, 800bd7c <_dtoa_r+0x8c4>
 800bd26:	4639      	mov	r1, r7
 800bd28:	9804      	ldr	r0, [sp, #16]
 800bd2a:	f000 ff21 	bl	800cb70 <__mcmp>
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	da24      	bge.n	800bd7c <_dtoa_r+0x8c4>
 800bd32:	2300      	movs	r3, #0
 800bd34:	220a      	movs	r2, #10
 800bd36:	9904      	ldr	r1, [sp, #16]
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f000 fd10 	bl	800c75e <__multadd>
 800bd3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd40:	9004      	str	r0, [sp, #16]
 800bd42:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	f000 814d 	beq.w	800bfe6 <_dtoa_r+0xb2e>
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	4631      	mov	r1, r6
 800bd50:	220a      	movs	r2, #10
 800bd52:	4620      	mov	r0, r4
 800bd54:	f000 fd03 	bl	800c75e <__multadd>
 800bd58:	9b02      	ldr	r3, [sp, #8]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	4606      	mov	r6, r0
 800bd5e:	dc4f      	bgt.n	800be00 <_dtoa_r+0x948>
 800bd60:	9b06      	ldr	r3, [sp, #24]
 800bd62:	2b02      	cmp	r3, #2
 800bd64:	dd4c      	ble.n	800be00 <_dtoa_r+0x948>
 800bd66:	e011      	b.n	800bd8c <_dtoa_r+0x8d4>
 800bd68:	d0c9      	beq.n	800bcfe <_dtoa_r+0x846>
 800bd6a:	9a05      	ldr	r2, [sp, #20]
 800bd6c:	331c      	adds	r3, #28
 800bd6e:	441a      	add	r2, r3
 800bd70:	9205      	str	r2, [sp, #20]
 800bd72:	441d      	add	r5, r3
 800bd74:	4498      	add	r8, r3
 800bd76:	e7c2      	b.n	800bcfe <_dtoa_r+0x846>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	e7f6      	b.n	800bd6a <_dtoa_r+0x8b2>
 800bd7c:	f1b9 0f00 	cmp.w	r9, #0
 800bd80:	dc38      	bgt.n	800bdf4 <_dtoa_r+0x93c>
 800bd82:	9b06      	ldr	r3, [sp, #24]
 800bd84:	2b02      	cmp	r3, #2
 800bd86:	dd35      	ble.n	800bdf4 <_dtoa_r+0x93c>
 800bd88:	f8cd 9008 	str.w	r9, [sp, #8]
 800bd8c:	9b02      	ldr	r3, [sp, #8]
 800bd8e:	b963      	cbnz	r3, 800bdaa <_dtoa_r+0x8f2>
 800bd90:	4639      	mov	r1, r7
 800bd92:	2205      	movs	r2, #5
 800bd94:	4620      	mov	r0, r4
 800bd96:	f000 fce2 	bl	800c75e <__multadd>
 800bd9a:	4601      	mov	r1, r0
 800bd9c:	4607      	mov	r7, r0
 800bd9e:	9804      	ldr	r0, [sp, #16]
 800bda0:	f000 fee6 	bl	800cb70 <__mcmp>
 800bda4:	2800      	cmp	r0, #0
 800bda6:	f73f adcc 	bgt.w	800b942 <_dtoa_r+0x48a>
 800bdaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdac:	465d      	mov	r5, fp
 800bdae:	ea6f 0a03 	mvn.w	sl, r3
 800bdb2:	f04f 0900 	mov.w	r9, #0
 800bdb6:	4639      	mov	r1, r7
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f000 fcb9 	bl	800c730 <_Bfree>
 800bdbe:	2e00      	cmp	r6, #0
 800bdc0:	f43f aeb7 	beq.w	800bb32 <_dtoa_r+0x67a>
 800bdc4:	f1b9 0f00 	cmp.w	r9, #0
 800bdc8:	d005      	beq.n	800bdd6 <_dtoa_r+0x91e>
 800bdca:	45b1      	cmp	r9, r6
 800bdcc:	d003      	beq.n	800bdd6 <_dtoa_r+0x91e>
 800bdce:	4649      	mov	r1, r9
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f000 fcad 	bl	800c730 <_Bfree>
 800bdd6:	4631      	mov	r1, r6
 800bdd8:	4620      	mov	r0, r4
 800bdda:	f000 fca9 	bl	800c730 <_Bfree>
 800bdde:	e6a8      	b.n	800bb32 <_dtoa_r+0x67a>
 800bde0:	2700      	movs	r7, #0
 800bde2:	463e      	mov	r6, r7
 800bde4:	e7e1      	b.n	800bdaa <_dtoa_r+0x8f2>
 800bde6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bdea:	463e      	mov	r6, r7
 800bdec:	e5a9      	b.n	800b942 <_dtoa_r+0x48a>
 800bdee:	bf00      	nop
 800bdf0:	40240000 	.word	0x40240000
 800bdf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdf6:	f8cd 9008 	str.w	r9, [sp, #8]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f000 80fa 	beq.w	800bff4 <_dtoa_r+0xb3c>
 800be00:	2d00      	cmp	r5, #0
 800be02:	dd05      	ble.n	800be10 <_dtoa_r+0x958>
 800be04:	4631      	mov	r1, r6
 800be06:	462a      	mov	r2, r5
 800be08:	4620      	mov	r0, r4
 800be0a:	f000 fe5d 	bl	800cac8 <__lshift>
 800be0e:	4606      	mov	r6, r0
 800be10:	9b07      	ldr	r3, [sp, #28]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d04c      	beq.n	800beb0 <_dtoa_r+0x9f8>
 800be16:	6871      	ldr	r1, [r6, #4]
 800be18:	4620      	mov	r0, r4
 800be1a:	f000 fc55 	bl	800c6c8 <_Balloc>
 800be1e:	6932      	ldr	r2, [r6, #16]
 800be20:	3202      	adds	r2, #2
 800be22:	4605      	mov	r5, r0
 800be24:	0092      	lsls	r2, r2, #2
 800be26:	f106 010c 	add.w	r1, r6, #12
 800be2a:	300c      	adds	r0, #12
 800be2c:	f7fd ffb0 	bl	8009d90 <memcpy>
 800be30:	2201      	movs	r2, #1
 800be32:	4629      	mov	r1, r5
 800be34:	4620      	mov	r0, r4
 800be36:	f000 fe47 	bl	800cac8 <__lshift>
 800be3a:	9b00      	ldr	r3, [sp, #0]
 800be3c:	f8cd b014 	str.w	fp, [sp, #20]
 800be40:	f003 0301 	and.w	r3, r3, #1
 800be44:	46b1      	mov	r9, r6
 800be46:	9307      	str	r3, [sp, #28]
 800be48:	4606      	mov	r6, r0
 800be4a:	4639      	mov	r1, r7
 800be4c:	9804      	ldr	r0, [sp, #16]
 800be4e:	f7ff faa7 	bl	800b3a0 <quorem>
 800be52:	4649      	mov	r1, r9
 800be54:	4605      	mov	r5, r0
 800be56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800be5a:	9804      	ldr	r0, [sp, #16]
 800be5c:	f000 fe88 	bl	800cb70 <__mcmp>
 800be60:	4632      	mov	r2, r6
 800be62:	9000      	str	r0, [sp, #0]
 800be64:	4639      	mov	r1, r7
 800be66:	4620      	mov	r0, r4
 800be68:	f000 fe9c 	bl	800cba4 <__mdiff>
 800be6c:	68c3      	ldr	r3, [r0, #12]
 800be6e:	4602      	mov	r2, r0
 800be70:	bb03      	cbnz	r3, 800beb4 <_dtoa_r+0x9fc>
 800be72:	4601      	mov	r1, r0
 800be74:	9008      	str	r0, [sp, #32]
 800be76:	9804      	ldr	r0, [sp, #16]
 800be78:	f000 fe7a 	bl	800cb70 <__mcmp>
 800be7c:	9a08      	ldr	r2, [sp, #32]
 800be7e:	4603      	mov	r3, r0
 800be80:	4611      	mov	r1, r2
 800be82:	4620      	mov	r0, r4
 800be84:	9308      	str	r3, [sp, #32]
 800be86:	f000 fc53 	bl	800c730 <_Bfree>
 800be8a:	9b08      	ldr	r3, [sp, #32]
 800be8c:	b9a3      	cbnz	r3, 800beb8 <_dtoa_r+0xa00>
 800be8e:	9a06      	ldr	r2, [sp, #24]
 800be90:	b992      	cbnz	r2, 800beb8 <_dtoa_r+0xa00>
 800be92:	9a07      	ldr	r2, [sp, #28]
 800be94:	b982      	cbnz	r2, 800beb8 <_dtoa_r+0xa00>
 800be96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800be9a:	d029      	beq.n	800bef0 <_dtoa_r+0xa38>
 800be9c:	9b00      	ldr	r3, [sp, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	dd01      	ble.n	800bea6 <_dtoa_r+0x9ee>
 800bea2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800bea6:	9b05      	ldr	r3, [sp, #20]
 800bea8:	1c5d      	adds	r5, r3, #1
 800beaa:	f883 8000 	strb.w	r8, [r3]
 800beae:	e782      	b.n	800bdb6 <_dtoa_r+0x8fe>
 800beb0:	4630      	mov	r0, r6
 800beb2:	e7c2      	b.n	800be3a <_dtoa_r+0x982>
 800beb4:	2301      	movs	r3, #1
 800beb6:	e7e3      	b.n	800be80 <_dtoa_r+0x9c8>
 800beb8:	9a00      	ldr	r2, [sp, #0]
 800beba:	2a00      	cmp	r2, #0
 800bebc:	db04      	blt.n	800bec8 <_dtoa_r+0xa10>
 800bebe:	d125      	bne.n	800bf0c <_dtoa_r+0xa54>
 800bec0:	9a06      	ldr	r2, [sp, #24]
 800bec2:	bb1a      	cbnz	r2, 800bf0c <_dtoa_r+0xa54>
 800bec4:	9a07      	ldr	r2, [sp, #28]
 800bec6:	bb0a      	cbnz	r2, 800bf0c <_dtoa_r+0xa54>
 800bec8:	2b00      	cmp	r3, #0
 800beca:	ddec      	ble.n	800bea6 <_dtoa_r+0x9ee>
 800becc:	2201      	movs	r2, #1
 800bece:	9904      	ldr	r1, [sp, #16]
 800bed0:	4620      	mov	r0, r4
 800bed2:	f000 fdf9 	bl	800cac8 <__lshift>
 800bed6:	4639      	mov	r1, r7
 800bed8:	9004      	str	r0, [sp, #16]
 800beda:	f000 fe49 	bl	800cb70 <__mcmp>
 800bede:	2800      	cmp	r0, #0
 800bee0:	dc03      	bgt.n	800beea <_dtoa_r+0xa32>
 800bee2:	d1e0      	bne.n	800bea6 <_dtoa_r+0x9ee>
 800bee4:	f018 0f01 	tst.w	r8, #1
 800bee8:	d0dd      	beq.n	800bea6 <_dtoa_r+0x9ee>
 800beea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800beee:	d1d8      	bne.n	800bea2 <_dtoa_r+0x9ea>
 800bef0:	9b05      	ldr	r3, [sp, #20]
 800bef2:	9a05      	ldr	r2, [sp, #20]
 800bef4:	1c5d      	adds	r5, r3, #1
 800bef6:	2339      	movs	r3, #57	; 0x39
 800bef8:	7013      	strb	r3, [r2, #0]
 800befa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800befe:	2b39      	cmp	r3, #57	; 0x39
 800bf00:	f105 32ff 	add.w	r2, r5, #4294967295
 800bf04:	d04f      	beq.n	800bfa6 <_dtoa_r+0xaee>
 800bf06:	3301      	adds	r3, #1
 800bf08:	7013      	strb	r3, [r2, #0]
 800bf0a:	e754      	b.n	800bdb6 <_dtoa_r+0x8fe>
 800bf0c:	9a05      	ldr	r2, [sp, #20]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	f102 0501 	add.w	r5, r2, #1
 800bf14:	dd06      	ble.n	800bf24 <_dtoa_r+0xa6c>
 800bf16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800bf1a:	d0e9      	beq.n	800bef0 <_dtoa_r+0xa38>
 800bf1c:	f108 0801 	add.w	r8, r8, #1
 800bf20:	9b05      	ldr	r3, [sp, #20]
 800bf22:	e7c2      	b.n	800beaa <_dtoa_r+0x9f2>
 800bf24:	9a02      	ldr	r2, [sp, #8]
 800bf26:	f805 8c01 	strb.w	r8, [r5, #-1]
 800bf2a:	eba5 030b 	sub.w	r3, r5, fp
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	d021      	beq.n	800bf76 <_dtoa_r+0xabe>
 800bf32:	2300      	movs	r3, #0
 800bf34:	220a      	movs	r2, #10
 800bf36:	9904      	ldr	r1, [sp, #16]
 800bf38:	4620      	mov	r0, r4
 800bf3a:	f000 fc10 	bl	800c75e <__multadd>
 800bf3e:	45b1      	cmp	r9, r6
 800bf40:	9004      	str	r0, [sp, #16]
 800bf42:	f04f 0300 	mov.w	r3, #0
 800bf46:	f04f 020a 	mov.w	r2, #10
 800bf4a:	4649      	mov	r1, r9
 800bf4c:	4620      	mov	r0, r4
 800bf4e:	d105      	bne.n	800bf5c <_dtoa_r+0xaa4>
 800bf50:	f000 fc05 	bl	800c75e <__multadd>
 800bf54:	4681      	mov	r9, r0
 800bf56:	4606      	mov	r6, r0
 800bf58:	9505      	str	r5, [sp, #20]
 800bf5a:	e776      	b.n	800be4a <_dtoa_r+0x992>
 800bf5c:	f000 fbff 	bl	800c75e <__multadd>
 800bf60:	4631      	mov	r1, r6
 800bf62:	4681      	mov	r9, r0
 800bf64:	2300      	movs	r3, #0
 800bf66:	220a      	movs	r2, #10
 800bf68:	4620      	mov	r0, r4
 800bf6a:	f000 fbf8 	bl	800c75e <__multadd>
 800bf6e:	4606      	mov	r6, r0
 800bf70:	e7f2      	b.n	800bf58 <_dtoa_r+0xaa0>
 800bf72:	f04f 0900 	mov.w	r9, #0
 800bf76:	2201      	movs	r2, #1
 800bf78:	9904      	ldr	r1, [sp, #16]
 800bf7a:	4620      	mov	r0, r4
 800bf7c:	f000 fda4 	bl	800cac8 <__lshift>
 800bf80:	4639      	mov	r1, r7
 800bf82:	9004      	str	r0, [sp, #16]
 800bf84:	f000 fdf4 	bl	800cb70 <__mcmp>
 800bf88:	2800      	cmp	r0, #0
 800bf8a:	dcb6      	bgt.n	800befa <_dtoa_r+0xa42>
 800bf8c:	d102      	bne.n	800bf94 <_dtoa_r+0xadc>
 800bf8e:	f018 0f01 	tst.w	r8, #1
 800bf92:	d1b2      	bne.n	800befa <_dtoa_r+0xa42>
 800bf94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bf98:	2b30      	cmp	r3, #48	; 0x30
 800bf9a:	f105 32ff 	add.w	r2, r5, #4294967295
 800bf9e:	f47f af0a 	bne.w	800bdb6 <_dtoa_r+0x8fe>
 800bfa2:	4615      	mov	r5, r2
 800bfa4:	e7f6      	b.n	800bf94 <_dtoa_r+0xadc>
 800bfa6:	4593      	cmp	fp, r2
 800bfa8:	d105      	bne.n	800bfb6 <_dtoa_r+0xafe>
 800bfaa:	2331      	movs	r3, #49	; 0x31
 800bfac:	f10a 0a01 	add.w	sl, sl, #1
 800bfb0:	f88b 3000 	strb.w	r3, [fp]
 800bfb4:	e6ff      	b.n	800bdb6 <_dtoa_r+0x8fe>
 800bfb6:	4615      	mov	r5, r2
 800bfb8:	e79f      	b.n	800befa <_dtoa_r+0xa42>
 800bfba:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c020 <_dtoa_r+0xb68>
 800bfbe:	e007      	b.n	800bfd0 <_dtoa_r+0xb18>
 800bfc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bfc2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c024 <_dtoa_r+0xb6c>
 800bfc6:	b11b      	cbz	r3, 800bfd0 <_dtoa_r+0xb18>
 800bfc8:	f10b 0308 	add.w	r3, fp, #8
 800bfcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bfce:	6013      	str	r3, [r2, #0]
 800bfd0:	4658      	mov	r0, fp
 800bfd2:	b017      	add	sp, #92	; 0x5c
 800bfd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd8:	9b06      	ldr	r3, [sp, #24]
 800bfda:	2b01      	cmp	r3, #1
 800bfdc:	f77f ae35 	ble.w	800bc4a <_dtoa_r+0x792>
 800bfe0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bfe2:	9307      	str	r3, [sp, #28]
 800bfe4:	e649      	b.n	800bc7a <_dtoa_r+0x7c2>
 800bfe6:	9b02      	ldr	r3, [sp, #8]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	dc03      	bgt.n	800bff4 <_dtoa_r+0xb3c>
 800bfec:	9b06      	ldr	r3, [sp, #24]
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	f73f aecc 	bgt.w	800bd8c <_dtoa_r+0x8d4>
 800bff4:	465d      	mov	r5, fp
 800bff6:	4639      	mov	r1, r7
 800bff8:	9804      	ldr	r0, [sp, #16]
 800bffa:	f7ff f9d1 	bl	800b3a0 <quorem>
 800bffe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c002:	f805 8b01 	strb.w	r8, [r5], #1
 800c006:	9a02      	ldr	r2, [sp, #8]
 800c008:	eba5 030b 	sub.w	r3, r5, fp
 800c00c:	429a      	cmp	r2, r3
 800c00e:	ddb0      	ble.n	800bf72 <_dtoa_r+0xaba>
 800c010:	2300      	movs	r3, #0
 800c012:	220a      	movs	r2, #10
 800c014:	9904      	ldr	r1, [sp, #16]
 800c016:	4620      	mov	r0, r4
 800c018:	f000 fba1 	bl	800c75e <__multadd>
 800c01c:	9004      	str	r0, [sp, #16]
 800c01e:	e7ea      	b.n	800bff6 <_dtoa_r+0xb3e>
 800c020:	0800e870 	.word	0x0800e870
 800c024:	0800e8e8 	.word	0x0800e8e8

0800c028 <rshift>:
 800c028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c02a:	6906      	ldr	r6, [r0, #16]
 800c02c:	114b      	asrs	r3, r1, #5
 800c02e:	429e      	cmp	r6, r3
 800c030:	f100 0414 	add.w	r4, r0, #20
 800c034:	dd30      	ble.n	800c098 <rshift+0x70>
 800c036:	f011 011f 	ands.w	r1, r1, #31
 800c03a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800c03e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800c042:	d108      	bne.n	800c056 <rshift+0x2e>
 800c044:	4621      	mov	r1, r4
 800c046:	42b2      	cmp	r2, r6
 800c048:	460b      	mov	r3, r1
 800c04a:	d211      	bcs.n	800c070 <rshift+0x48>
 800c04c:	f852 3b04 	ldr.w	r3, [r2], #4
 800c050:	f841 3b04 	str.w	r3, [r1], #4
 800c054:	e7f7      	b.n	800c046 <rshift+0x1e>
 800c056:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800c05a:	f1c1 0c20 	rsb	ip, r1, #32
 800c05e:	40cd      	lsrs	r5, r1
 800c060:	3204      	adds	r2, #4
 800c062:	4623      	mov	r3, r4
 800c064:	42b2      	cmp	r2, r6
 800c066:	4617      	mov	r7, r2
 800c068:	d30c      	bcc.n	800c084 <rshift+0x5c>
 800c06a:	601d      	str	r5, [r3, #0]
 800c06c:	b105      	cbz	r5, 800c070 <rshift+0x48>
 800c06e:	3304      	adds	r3, #4
 800c070:	1b1a      	subs	r2, r3, r4
 800c072:	42a3      	cmp	r3, r4
 800c074:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c078:	bf08      	it	eq
 800c07a:	2300      	moveq	r3, #0
 800c07c:	6102      	str	r2, [r0, #16]
 800c07e:	bf08      	it	eq
 800c080:	6143      	streq	r3, [r0, #20]
 800c082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c084:	683f      	ldr	r7, [r7, #0]
 800c086:	fa07 f70c 	lsl.w	r7, r7, ip
 800c08a:	433d      	orrs	r5, r7
 800c08c:	f843 5b04 	str.w	r5, [r3], #4
 800c090:	f852 5b04 	ldr.w	r5, [r2], #4
 800c094:	40cd      	lsrs	r5, r1
 800c096:	e7e5      	b.n	800c064 <rshift+0x3c>
 800c098:	4623      	mov	r3, r4
 800c09a:	e7e9      	b.n	800c070 <rshift+0x48>

0800c09c <__hexdig_fun>:
 800c09c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c0a0:	2b09      	cmp	r3, #9
 800c0a2:	d802      	bhi.n	800c0aa <__hexdig_fun+0xe>
 800c0a4:	3820      	subs	r0, #32
 800c0a6:	b2c0      	uxtb	r0, r0
 800c0a8:	4770      	bx	lr
 800c0aa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c0ae:	2b05      	cmp	r3, #5
 800c0b0:	d801      	bhi.n	800c0b6 <__hexdig_fun+0x1a>
 800c0b2:	3847      	subs	r0, #71	; 0x47
 800c0b4:	e7f7      	b.n	800c0a6 <__hexdig_fun+0xa>
 800c0b6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c0ba:	2b05      	cmp	r3, #5
 800c0bc:	d801      	bhi.n	800c0c2 <__hexdig_fun+0x26>
 800c0be:	3827      	subs	r0, #39	; 0x27
 800c0c0:	e7f1      	b.n	800c0a6 <__hexdig_fun+0xa>
 800c0c2:	2000      	movs	r0, #0
 800c0c4:	4770      	bx	lr

0800c0c6 <__gethex>:
 800c0c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ca:	b08b      	sub	sp, #44	; 0x2c
 800c0cc:	468a      	mov	sl, r1
 800c0ce:	9002      	str	r0, [sp, #8]
 800c0d0:	9816      	ldr	r0, [sp, #88]	; 0x58
 800c0d2:	9306      	str	r3, [sp, #24]
 800c0d4:	4690      	mov	r8, r2
 800c0d6:	f000 facd 	bl	800c674 <__localeconv_l>
 800c0da:	6803      	ldr	r3, [r0, #0]
 800c0dc:	9303      	str	r3, [sp, #12]
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f7f4 f8c6 	bl	8000270 <strlen>
 800c0e4:	9b03      	ldr	r3, [sp, #12]
 800c0e6:	9001      	str	r0, [sp, #4]
 800c0e8:	4403      	add	r3, r0
 800c0ea:	f04f 0b00 	mov.w	fp, #0
 800c0ee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c0f2:	9307      	str	r3, [sp, #28]
 800c0f4:	f8da 3000 	ldr.w	r3, [sl]
 800c0f8:	3302      	adds	r3, #2
 800c0fa:	461f      	mov	r7, r3
 800c0fc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c100:	2830      	cmp	r0, #48	; 0x30
 800c102:	d06c      	beq.n	800c1de <__gethex+0x118>
 800c104:	f7ff ffca 	bl	800c09c <__hexdig_fun>
 800c108:	4604      	mov	r4, r0
 800c10a:	2800      	cmp	r0, #0
 800c10c:	d16a      	bne.n	800c1e4 <__gethex+0x11e>
 800c10e:	9a01      	ldr	r2, [sp, #4]
 800c110:	9903      	ldr	r1, [sp, #12]
 800c112:	4638      	mov	r0, r7
 800c114:	f7fe facc 	bl	800a6b0 <strncmp>
 800c118:	2800      	cmp	r0, #0
 800c11a:	d166      	bne.n	800c1ea <__gethex+0x124>
 800c11c:	9b01      	ldr	r3, [sp, #4]
 800c11e:	5cf8      	ldrb	r0, [r7, r3]
 800c120:	18fe      	adds	r6, r7, r3
 800c122:	f7ff ffbb 	bl	800c09c <__hexdig_fun>
 800c126:	2800      	cmp	r0, #0
 800c128:	d062      	beq.n	800c1f0 <__gethex+0x12a>
 800c12a:	4633      	mov	r3, r6
 800c12c:	7818      	ldrb	r0, [r3, #0]
 800c12e:	2830      	cmp	r0, #48	; 0x30
 800c130:	461f      	mov	r7, r3
 800c132:	f103 0301 	add.w	r3, r3, #1
 800c136:	d0f9      	beq.n	800c12c <__gethex+0x66>
 800c138:	f7ff ffb0 	bl	800c09c <__hexdig_fun>
 800c13c:	fab0 f580 	clz	r5, r0
 800c140:	096d      	lsrs	r5, r5, #5
 800c142:	4634      	mov	r4, r6
 800c144:	f04f 0b01 	mov.w	fp, #1
 800c148:	463a      	mov	r2, r7
 800c14a:	4616      	mov	r6, r2
 800c14c:	3201      	adds	r2, #1
 800c14e:	7830      	ldrb	r0, [r6, #0]
 800c150:	f7ff ffa4 	bl	800c09c <__hexdig_fun>
 800c154:	2800      	cmp	r0, #0
 800c156:	d1f8      	bne.n	800c14a <__gethex+0x84>
 800c158:	9a01      	ldr	r2, [sp, #4]
 800c15a:	9903      	ldr	r1, [sp, #12]
 800c15c:	4630      	mov	r0, r6
 800c15e:	f7fe faa7 	bl	800a6b0 <strncmp>
 800c162:	b950      	cbnz	r0, 800c17a <__gethex+0xb4>
 800c164:	b954      	cbnz	r4, 800c17c <__gethex+0xb6>
 800c166:	9b01      	ldr	r3, [sp, #4]
 800c168:	18f4      	adds	r4, r6, r3
 800c16a:	4622      	mov	r2, r4
 800c16c:	4616      	mov	r6, r2
 800c16e:	3201      	adds	r2, #1
 800c170:	7830      	ldrb	r0, [r6, #0]
 800c172:	f7ff ff93 	bl	800c09c <__hexdig_fun>
 800c176:	2800      	cmp	r0, #0
 800c178:	d1f8      	bne.n	800c16c <__gethex+0xa6>
 800c17a:	b10c      	cbz	r4, 800c180 <__gethex+0xba>
 800c17c:	1ba4      	subs	r4, r4, r6
 800c17e:	00a4      	lsls	r4, r4, #2
 800c180:	7833      	ldrb	r3, [r6, #0]
 800c182:	2b50      	cmp	r3, #80	; 0x50
 800c184:	d001      	beq.n	800c18a <__gethex+0xc4>
 800c186:	2b70      	cmp	r3, #112	; 0x70
 800c188:	d140      	bne.n	800c20c <__gethex+0x146>
 800c18a:	7873      	ldrb	r3, [r6, #1]
 800c18c:	2b2b      	cmp	r3, #43	; 0x2b
 800c18e:	d031      	beq.n	800c1f4 <__gethex+0x12e>
 800c190:	2b2d      	cmp	r3, #45	; 0x2d
 800c192:	d033      	beq.n	800c1fc <__gethex+0x136>
 800c194:	1c71      	adds	r1, r6, #1
 800c196:	f04f 0900 	mov.w	r9, #0
 800c19a:	7808      	ldrb	r0, [r1, #0]
 800c19c:	f7ff ff7e 	bl	800c09c <__hexdig_fun>
 800c1a0:	1e43      	subs	r3, r0, #1
 800c1a2:	b2db      	uxtb	r3, r3
 800c1a4:	2b18      	cmp	r3, #24
 800c1a6:	d831      	bhi.n	800c20c <__gethex+0x146>
 800c1a8:	f1a0 0210 	sub.w	r2, r0, #16
 800c1ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c1b0:	f7ff ff74 	bl	800c09c <__hexdig_fun>
 800c1b4:	1e43      	subs	r3, r0, #1
 800c1b6:	b2db      	uxtb	r3, r3
 800c1b8:	2b18      	cmp	r3, #24
 800c1ba:	d922      	bls.n	800c202 <__gethex+0x13c>
 800c1bc:	f1b9 0f00 	cmp.w	r9, #0
 800c1c0:	d000      	beq.n	800c1c4 <__gethex+0xfe>
 800c1c2:	4252      	negs	r2, r2
 800c1c4:	4414      	add	r4, r2
 800c1c6:	f8ca 1000 	str.w	r1, [sl]
 800c1ca:	b30d      	cbz	r5, 800c210 <__gethex+0x14a>
 800c1cc:	f1bb 0f00 	cmp.w	fp, #0
 800c1d0:	bf0c      	ite	eq
 800c1d2:	2706      	moveq	r7, #6
 800c1d4:	2700      	movne	r7, #0
 800c1d6:	4638      	mov	r0, r7
 800c1d8:	b00b      	add	sp, #44	; 0x2c
 800c1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1de:	f10b 0b01 	add.w	fp, fp, #1
 800c1e2:	e78a      	b.n	800c0fa <__gethex+0x34>
 800c1e4:	2500      	movs	r5, #0
 800c1e6:	462c      	mov	r4, r5
 800c1e8:	e7ae      	b.n	800c148 <__gethex+0x82>
 800c1ea:	463e      	mov	r6, r7
 800c1ec:	2501      	movs	r5, #1
 800c1ee:	e7c7      	b.n	800c180 <__gethex+0xba>
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	e7fb      	b.n	800c1ec <__gethex+0x126>
 800c1f4:	f04f 0900 	mov.w	r9, #0
 800c1f8:	1cb1      	adds	r1, r6, #2
 800c1fa:	e7ce      	b.n	800c19a <__gethex+0xd4>
 800c1fc:	f04f 0901 	mov.w	r9, #1
 800c200:	e7fa      	b.n	800c1f8 <__gethex+0x132>
 800c202:	230a      	movs	r3, #10
 800c204:	fb03 0202 	mla	r2, r3, r2, r0
 800c208:	3a10      	subs	r2, #16
 800c20a:	e7cf      	b.n	800c1ac <__gethex+0xe6>
 800c20c:	4631      	mov	r1, r6
 800c20e:	e7da      	b.n	800c1c6 <__gethex+0x100>
 800c210:	1bf3      	subs	r3, r6, r7
 800c212:	3b01      	subs	r3, #1
 800c214:	4629      	mov	r1, r5
 800c216:	2b07      	cmp	r3, #7
 800c218:	dc49      	bgt.n	800c2ae <__gethex+0x1e8>
 800c21a:	9802      	ldr	r0, [sp, #8]
 800c21c:	f000 fa54 	bl	800c6c8 <_Balloc>
 800c220:	9b01      	ldr	r3, [sp, #4]
 800c222:	f100 0914 	add.w	r9, r0, #20
 800c226:	f04f 0b00 	mov.w	fp, #0
 800c22a:	f1c3 0301 	rsb	r3, r3, #1
 800c22e:	4605      	mov	r5, r0
 800c230:	f8cd 9010 	str.w	r9, [sp, #16]
 800c234:	46da      	mov	sl, fp
 800c236:	9308      	str	r3, [sp, #32]
 800c238:	42b7      	cmp	r7, r6
 800c23a:	d33b      	bcc.n	800c2b4 <__gethex+0x1ee>
 800c23c:	9804      	ldr	r0, [sp, #16]
 800c23e:	f840 ab04 	str.w	sl, [r0], #4
 800c242:	eba0 0009 	sub.w	r0, r0, r9
 800c246:	1080      	asrs	r0, r0, #2
 800c248:	6128      	str	r0, [r5, #16]
 800c24a:	0147      	lsls	r7, r0, #5
 800c24c:	4650      	mov	r0, sl
 800c24e:	f000 faff 	bl	800c850 <__hi0bits>
 800c252:	f8d8 6000 	ldr.w	r6, [r8]
 800c256:	1a3f      	subs	r7, r7, r0
 800c258:	42b7      	cmp	r7, r6
 800c25a:	dd64      	ble.n	800c326 <__gethex+0x260>
 800c25c:	1bbf      	subs	r7, r7, r6
 800c25e:	4639      	mov	r1, r7
 800c260:	4628      	mov	r0, r5
 800c262:	f000 fe0f 	bl	800ce84 <__any_on>
 800c266:	4682      	mov	sl, r0
 800c268:	b178      	cbz	r0, 800c28a <__gethex+0x1c4>
 800c26a:	1e7b      	subs	r3, r7, #1
 800c26c:	1159      	asrs	r1, r3, #5
 800c26e:	f003 021f 	and.w	r2, r3, #31
 800c272:	f04f 0a01 	mov.w	sl, #1
 800c276:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c27a:	fa0a f202 	lsl.w	r2, sl, r2
 800c27e:	420a      	tst	r2, r1
 800c280:	d003      	beq.n	800c28a <__gethex+0x1c4>
 800c282:	4553      	cmp	r3, sl
 800c284:	dc46      	bgt.n	800c314 <__gethex+0x24e>
 800c286:	f04f 0a02 	mov.w	sl, #2
 800c28a:	4639      	mov	r1, r7
 800c28c:	4628      	mov	r0, r5
 800c28e:	f7ff fecb 	bl	800c028 <rshift>
 800c292:	443c      	add	r4, r7
 800c294:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c298:	42a3      	cmp	r3, r4
 800c29a:	da52      	bge.n	800c342 <__gethex+0x27c>
 800c29c:	4629      	mov	r1, r5
 800c29e:	9802      	ldr	r0, [sp, #8]
 800c2a0:	f000 fa46 	bl	800c730 <_Bfree>
 800c2a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	6013      	str	r3, [r2, #0]
 800c2aa:	27a3      	movs	r7, #163	; 0xa3
 800c2ac:	e793      	b.n	800c1d6 <__gethex+0x110>
 800c2ae:	3101      	adds	r1, #1
 800c2b0:	105b      	asrs	r3, r3, #1
 800c2b2:	e7b0      	b.n	800c216 <__gethex+0x150>
 800c2b4:	1e73      	subs	r3, r6, #1
 800c2b6:	9305      	str	r3, [sp, #20]
 800c2b8:	9a07      	ldr	r2, [sp, #28]
 800c2ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c2be:	4293      	cmp	r3, r2
 800c2c0:	d018      	beq.n	800c2f4 <__gethex+0x22e>
 800c2c2:	f1bb 0f20 	cmp.w	fp, #32
 800c2c6:	d107      	bne.n	800c2d8 <__gethex+0x212>
 800c2c8:	9b04      	ldr	r3, [sp, #16]
 800c2ca:	f8c3 a000 	str.w	sl, [r3]
 800c2ce:	3304      	adds	r3, #4
 800c2d0:	f04f 0a00 	mov.w	sl, #0
 800c2d4:	9304      	str	r3, [sp, #16]
 800c2d6:	46d3      	mov	fp, sl
 800c2d8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c2dc:	f7ff fede 	bl	800c09c <__hexdig_fun>
 800c2e0:	f000 000f 	and.w	r0, r0, #15
 800c2e4:	fa00 f00b 	lsl.w	r0, r0, fp
 800c2e8:	ea4a 0a00 	orr.w	sl, sl, r0
 800c2ec:	f10b 0b04 	add.w	fp, fp, #4
 800c2f0:	9b05      	ldr	r3, [sp, #20]
 800c2f2:	e00d      	b.n	800c310 <__gethex+0x24a>
 800c2f4:	9b05      	ldr	r3, [sp, #20]
 800c2f6:	9a08      	ldr	r2, [sp, #32]
 800c2f8:	4413      	add	r3, r2
 800c2fa:	42bb      	cmp	r3, r7
 800c2fc:	d3e1      	bcc.n	800c2c2 <__gethex+0x1fc>
 800c2fe:	4618      	mov	r0, r3
 800c300:	9a01      	ldr	r2, [sp, #4]
 800c302:	9903      	ldr	r1, [sp, #12]
 800c304:	9309      	str	r3, [sp, #36]	; 0x24
 800c306:	f7fe f9d3 	bl	800a6b0 <strncmp>
 800c30a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c30c:	2800      	cmp	r0, #0
 800c30e:	d1d8      	bne.n	800c2c2 <__gethex+0x1fc>
 800c310:	461e      	mov	r6, r3
 800c312:	e791      	b.n	800c238 <__gethex+0x172>
 800c314:	1eb9      	subs	r1, r7, #2
 800c316:	4628      	mov	r0, r5
 800c318:	f000 fdb4 	bl	800ce84 <__any_on>
 800c31c:	2800      	cmp	r0, #0
 800c31e:	d0b2      	beq.n	800c286 <__gethex+0x1c0>
 800c320:	f04f 0a03 	mov.w	sl, #3
 800c324:	e7b1      	b.n	800c28a <__gethex+0x1c4>
 800c326:	da09      	bge.n	800c33c <__gethex+0x276>
 800c328:	1bf7      	subs	r7, r6, r7
 800c32a:	4629      	mov	r1, r5
 800c32c:	463a      	mov	r2, r7
 800c32e:	9802      	ldr	r0, [sp, #8]
 800c330:	f000 fbca 	bl	800cac8 <__lshift>
 800c334:	1be4      	subs	r4, r4, r7
 800c336:	4605      	mov	r5, r0
 800c338:	f100 0914 	add.w	r9, r0, #20
 800c33c:	f04f 0a00 	mov.w	sl, #0
 800c340:	e7a8      	b.n	800c294 <__gethex+0x1ce>
 800c342:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c346:	42a0      	cmp	r0, r4
 800c348:	dd6a      	ble.n	800c420 <__gethex+0x35a>
 800c34a:	1b04      	subs	r4, r0, r4
 800c34c:	42a6      	cmp	r6, r4
 800c34e:	dc2e      	bgt.n	800c3ae <__gethex+0x2e8>
 800c350:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c354:	2b02      	cmp	r3, #2
 800c356:	d022      	beq.n	800c39e <__gethex+0x2d8>
 800c358:	2b03      	cmp	r3, #3
 800c35a:	d024      	beq.n	800c3a6 <__gethex+0x2e0>
 800c35c:	2b01      	cmp	r3, #1
 800c35e:	d115      	bne.n	800c38c <__gethex+0x2c6>
 800c360:	42a6      	cmp	r6, r4
 800c362:	d113      	bne.n	800c38c <__gethex+0x2c6>
 800c364:	2e01      	cmp	r6, #1
 800c366:	dc0b      	bgt.n	800c380 <__gethex+0x2ba>
 800c368:	9a06      	ldr	r2, [sp, #24]
 800c36a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c36e:	6013      	str	r3, [r2, #0]
 800c370:	2301      	movs	r3, #1
 800c372:	612b      	str	r3, [r5, #16]
 800c374:	f8c9 3000 	str.w	r3, [r9]
 800c378:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c37a:	2762      	movs	r7, #98	; 0x62
 800c37c:	601d      	str	r5, [r3, #0]
 800c37e:	e72a      	b.n	800c1d6 <__gethex+0x110>
 800c380:	1e71      	subs	r1, r6, #1
 800c382:	4628      	mov	r0, r5
 800c384:	f000 fd7e 	bl	800ce84 <__any_on>
 800c388:	2800      	cmp	r0, #0
 800c38a:	d1ed      	bne.n	800c368 <__gethex+0x2a2>
 800c38c:	4629      	mov	r1, r5
 800c38e:	9802      	ldr	r0, [sp, #8]
 800c390:	f000 f9ce 	bl	800c730 <_Bfree>
 800c394:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c396:	2300      	movs	r3, #0
 800c398:	6013      	str	r3, [r2, #0]
 800c39a:	2750      	movs	r7, #80	; 0x50
 800c39c:	e71b      	b.n	800c1d6 <__gethex+0x110>
 800c39e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d0e1      	beq.n	800c368 <__gethex+0x2a2>
 800c3a4:	e7f2      	b.n	800c38c <__gethex+0x2c6>
 800c3a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d1dd      	bne.n	800c368 <__gethex+0x2a2>
 800c3ac:	e7ee      	b.n	800c38c <__gethex+0x2c6>
 800c3ae:	1e67      	subs	r7, r4, #1
 800c3b0:	f1ba 0f00 	cmp.w	sl, #0
 800c3b4:	d131      	bne.n	800c41a <__gethex+0x354>
 800c3b6:	b127      	cbz	r7, 800c3c2 <__gethex+0x2fc>
 800c3b8:	4639      	mov	r1, r7
 800c3ba:	4628      	mov	r0, r5
 800c3bc:	f000 fd62 	bl	800ce84 <__any_on>
 800c3c0:	4682      	mov	sl, r0
 800c3c2:	117a      	asrs	r2, r7, #5
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	f007 071f 	and.w	r7, r7, #31
 800c3ca:	fa03 f707 	lsl.w	r7, r3, r7
 800c3ce:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800c3d2:	4621      	mov	r1, r4
 800c3d4:	421f      	tst	r7, r3
 800c3d6:	4628      	mov	r0, r5
 800c3d8:	bf18      	it	ne
 800c3da:	f04a 0a02 	orrne.w	sl, sl, #2
 800c3de:	1b36      	subs	r6, r6, r4
 800c3e0:	f7ff fe22 	bl	800c028 <rshift>
 800c3e4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800c3e8:	2702      	movs	r7, #2
 800c3ea:	f1ba 0f00 	cmp.w	sl, #0
 800c3ee:	d048      	beq.n	800c482 <__gethex+0x3bc>
 800c3f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d015      	beq.n	800c424 <__gethex+0x35e>
 800c3f8:	2b03      	cmp	r3, #3
 800c3fa:	d017      	beq.n	800c42c <__gethex+0x366>
 800c3fc:	2b01      	cmp	r3, #1
 800c3fe:	d109      	bne.n	800c414 <__gethex+0x34e>
 800c400:	f01a 0f02 	tst.w	sl, #2
 800c404:	d006      	beq.n	800c414 <__gethex+0x34e>
 800c406:	f8d9 3000 	ldr.w	r3, [r9]
 800c40a:	ea4a 0a03 	orr.w	sl, sl, r3
 800c40e:	f01a 0f01 	tst.w	sl, #1
 800c412:	d10e      	bne.n	800c432 <__gethex+0x36c>
 800c414:	f047 0710 	orr.w	r7, r7, #16
 800c418:	e033      	b.n	800c482 <__gethex+0x3bc>
 800c41a:	f04f 0a01 	mov.w	sl, #1
 800c41e:	e7d0      	b.n	800c3c2 <__gethex+0x2fc>
 800c420:	2701      	movs	r7, #1
 800c422:	e7e2      	b.n	800c3ea <__gethex+0x324>
 800c424:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c426:	f1c3 0301 	rsb	r3, r3, #1
 800c42a:	9315      	str	r3, [sp, #84]	; 0x54
 800c42c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d0f0      	beq.n	800c414 <__gethex+0x34e>
 800c432:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800c436:	f105 0314 	add.w	r3, r5, #20
 800c43a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800c43e:	eb03 010a 	add.w	r1, r3, sl
 800c442:	f04f 0c00 	mov.w	ip, #0
 800c446:	4618      	mov	r0, r3
 800c448:	f853 2b04 	ldr.w	r2, [r3], #4
 800c44c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c450:	d01c      	beq.n	800c48c <__gethex+0x3c6>
 800c452:	3201      	adds	r2, #1
 800c454:	6002      	str	r2, [r0, #0]
 800c456:	2f02      	cmp	r7, #2
 800c458:	f105 0314 	add.w	r3, r5, #20
 800c45c:	d138      	bne.n	800c4d0 <__gethex+0x40a>
 800c45e:	f8d8 2000 	ldr.w	r2, [r8]
 800c462:	3a01      	subs	r2, #1
 800c464:	42b2      	cmp	r2, r6
 800c466:	d10a      	bne.n	800c47e <__gethex+0x3b8>
 800c468:	1171      	asrs	r1, r6, #5
 800c46a:	2201      	movs	r2, #1
 800c46c:	f006 061f 	and.w	r6, r6, #31
 800c470:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c474:	fa02 f606 	lsl.w	r6, r2, r6
 800c478:	421e      	tst	r6, r3
 800c47a:	bf18      	it	ne
 800c47c:	4617      	movne	r7, r2
 800c47e:	f047 0720 	orr.w	r7, r7, #32
 800c482:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c484:	601d      	str	r5, [r3, #0]
 800c486:	9b06      	ldr	r3, [sp, #24]
 800c488:	601c      	str	r4, [r3, #0]
 800c48a:	e6a4      	b.n	800c1d6 <__gethex+0x110>
 800c48c:	4299      	cmp	r1, r3
 800c48e:	f843 cc04 	str.w	ip, [r3, #-4]
 800c492:	d8d8      	bhi.n	800c446 <__gethex+0x380>
 800c494:	68ab      	ldr	r3, [r5, #8]
 800c496:	4599      	cmp	r9, r3
 800c498:	db12      	blt.n	800c4c0 <__gethex+0x3fa>
 800c49a:	6869      	ldr	r1, [r5, #4]
 800c49c:	9802      	ldr	r0, [sp, #8]
 800c49e:	3101      	adds	r1, #1
 800c4a0:	f000 f912 	bl	800c6c8 <_Balloc>
 800c4a4:	692a      	ldr	r2, [r5, #16]
 800c4a6:	3202      	adds	r2, #2
 800c4a8:	f105 010c 	add.w	r1, r5, #12
 800c4ac:	4683      	mov	fp, r0
 800c4ae:	0092      	lsls	r2, r2, #2
 800c4b0:	300c      	adds	r0, #12
 800c4b2:	f7fd fc6d 	bl	8009d90 <memcpy>
 800c4b6:	4629      	mov	r1, r5
 800c4b8:	9802      	ldr	r0, [sp, #8]
 800c4ba:	f000 f939 	bl	800c730 <_Bfree>
 800c4be:	465d      	mov	r5, fp
 800c4c0:	692b      	ldr	r3, [r5, #16]
 800c4c2:	1c5a      	adds	r2, r3, #1
 800c4c4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c4c8:	612a      	str	r2, [r5, #16]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	615a      	str	r2, [r3, #20]
 800c4ce:	e7c2      	b.n	800c456 <__gethex+0x390>
 800c4d0:	692a      	ldr	r2, [r5, #16]
 800c4d2:	454a      	cmp	r2, r9
 800c4d4:	dd0b      	ble.n	800c4ee <__gethex+0x428>
 800c4d6:	2101      	movs	r1, #1
 800c4d8:	4628      	mov	r0, r5
 800c4da:	f7ff fda5 	bl	800c028 <rshift>
 800c4de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c4e2:	3401      	adds	r4, #1
 800c4e4:	42a3      	cmp	r3, r4
 800c4e6:	f6ff aed9 	blt.w	800c29c <__gethex+0x1d6>
 800c4ea:	2701      	movs	r7, #1
 800c4ec:	e7c7      	b.n	800c47e <__gethex+0x3b8>
 800c4ee:	f016 061f 	ands.w	r6, r6, #31
 800c4f2:	d0fa      	beq.n	800c4ea <__gethex+0x424>
 800c4f4:	449a      	add	sl, r3
 800c4f6:	f1c6 0620 	rsb	r6, r6, #32
 800c4fa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c4fe:	f000 f9a7 	bl	800c850 <__hi0bits>
 800c502:	42b0      	cmp	r0, r6
 800c504:	dbe7      	blt.n	800c4d6 <__gethex+0x410>
 800c506:	e7f0      	b.n	800c4ea <__gethex+0x424>

0800c508 <L_shift>:
 800c508:	f1c2 0208 	rsb	r2, r2, #8
 800c50c:	0092      	lsls	r2, r2, #2
 800c50e:	b570      	push	{r4, r5, r6, lr}
 800c510:	f1c2 0620 	rsb	r6, r2, #32
 800c514:	6843      	ldr	r3, [r0, #4]
 800c516:	6804      	ldr	r4, [r0, #0]
 800c518:	fa03 f506 	lsl.w	r5, r3, r6
 800c51c:	432c      	orrs	r4, r5
 800c51e:	40d3      	lsrs	r3, r2
 800c520:	6004      	str	r4, [r0, #0]
 800c522:	f840 3f04 	str.w	r3, [r0, #4]!
 800c526:	4288      	cmp	r0, r1
 800c528:	d3f4      	bcc.n	800c514 <L_shift+0xc>
 800c52a:	bd70      	pop	{r4, r5, r6, pc}

0800c52c <__match>:
 800c52c:	b530      	push	{r4, r5, lr}
 800c52e:	6803      	ldr	r3, [r0, #0]
 800c530:	3301      	adds	r3, #1
 800c532:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c536:	b914      	cbnz	r4, 800c53e <__match+0x12>
 800c538:	6003      	str	r3, [r0, #0]
 800c53a:	2001      	movs	r0, #1
 800c53c:	bd30      	pop	{r4, r5, pc}
 800c53e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c542:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c546:	2d19      	cmp	r5, #25
 800c548:	bf98      	it	ls
 800c54a:	3220      	addls	r2, #32
 800c54c:	42a2      	cmp	r2, r4
 800c54e:	d0f0      	beq.n	800c532 <__match+0x6>
 800c550:	2000      	movs	r0, #0
 800c552:	e7f3      	b.n	800c53c <__match+0x10>

0800c554 <__hexnan>:
 800c554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c558:	680b      	ldr	r3, [r1, #0]
 800c55a:	6801      	ldr	r1, [r0, #0]
 800c55c:	115f      	asrs	r7, r3, #5
 800c55e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800c562:	f013 031f 	ands.w	r3, r3, #31
 800c566:	b087      	sub	sp, #28
 800c568:	bf18      	it	ne
 800c56a:	3704      	addne	r7, #4
 800c56c:	2500      	movs	r5, #0
 800c56e:	1f3e      	subs	r6, r7, #4
 800c570:	4682      	mov	sl, r0
 800c572:	4690      	mov	r8, r2
 800c574:	9301      	str	r3, [sp, #4]
 800c576:	f847 5c04 	str.w	r5, [r7, #-4]
 800c57a:	46b1      	mov	r9, r6
 800c57c:	4634      	mov	r4, r6
 800c57e:	9502      	str	r5, [sp, #8]
 800c580:	46ab      	mov	fp, r5
 800c582:	784a      	ldrb	r2, [r1, #1]
 800c584:	1c4b      	adds	r3, r1, #1
 800c586:	9303      	str	r3, [sp, #12]
 800c588:	b342      	cbz	r2, 800c5dc <__hexnan+0x88>
 800c58a:	4610      	mov	r0, r2
 800c58c:	9105      	str	r1, [sp, #20]
 800c58e:	9204      	str	r2, [sp, #16]
 800c590:	f7ff fd84 	bl	800c09c <__hexdig_fun>
 800c594:	2800      	cmp	r0, #0
 800c596:	d143      	bne.n	800c620 <__hexnan+0xcc>
 800c598:	9a04      	ldr	r2, [sp, #16]
 800c59a:	9905      	ldr	r1, [sp, #20]
 800c59c:	2a20      	cmp	r2, #32
 800c59e:	d818      	bhi.n	800c5d2 <__hexnan+0x7e>
 800c5a0:	9b02      	ldr	r3, [sp, #8]
 800c5a2:	459b      	cmp	fp, r3
 800c5a4:	dd13      	ble.n	800c5ce <__hexnan+0x7a>
 800c5a6:	454c      	cmp	r4, r9
 800c5a8:	d206      	bcs.n	800c5b8 <__hexnan+0x64>
 800c5aa:	2d07      	cmp	r5, #7
 800c5ac:	dc04      	bgt.n	800c5b8 <__hexnan+0x64>
 800c5ae:	462a      	mov	r2, r5
 800c5b0:	4649      	mov	r1, r9
 800c5b2:	4620      	mov	r0, r4
 800c5b4:	f7ff ffa8 	bl	800c508 <L_shift>
 800c5b8:	4544      	cmp	r4, r8
 800c5ba:	d944      	bls.n	800c646 <__hexnan+0xf2>
 800c5bc:	2300      	movs	r3, #0
 800c5be:	f1a4 0904 	sub.w	r9, r4, #4
 800c5c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800c5c6:	f8cd b008 	str.w	fp, [sp, #8]
 800c5ca:	464c      	mov	r4, r9
 800c5cc:	461d      	mov	r5, r3
 800c5ce:	9903      	ldr	r1, [sp, #12]
 800c5d0:	e7d7      	b.n	800c582 <__hexnan+0x2e>
 800c5d2:	2a29      	cmp	r2, #41	; 0x29
 800c5d4:	d14a      	bne.n	800c66c <__hexnan+0x118>
 800c5d6:	3102      	adds	r1, #2
 800c5d8:	f8ca 1000 	str.w	r1, [sl]
 800c5dc:	f1bb 0f00 	cmp.w	fp, #0
 800c5e0:	d044      	beq.n	800c66c <__hexnan+0x118>
 800c5e2:	454c      	cmp	r4, r9
 800c5e4:	d206      	bcs.n	800c5f4 <__hexnan+0xa0>
 800c5e6:	2d07      	cmp	r5, #7
 800c5e8:	dc04      	bgt.n	800c5f4 <__hexnan+0xa0>
 800c5ea:	462a      	mov	r2, r5
 800c5ec:	4649      	mov	r1, r9
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	f7ff ff8a 	bl	800c508 <L_shift>
 800c5f4:	4544      	cmp	r4, r8
 800c5f6:	d928      	bls.n	800c64a <__hexnan+0xf6>
 800c5f8:	4643      	mov	r3, r8
 800c5fa:	f854 2b04 	ldr.w	r2, [r4], #4
 800c5fe:	f843 2b04 	str.w	r2, [r3], #4
 800c602:	42a6      	cmp	r6, r4
 800c604:	d2f9      	bcs.n	800c5fa <__hexnan+0xa6>
 800c606:	2200      	movs	r2, #0
 800c608:	f843 2b04 	str.w	r2, [r3], #4
 800c60c:	429e      	cmp	r6, r3
 800c60e:	d2fb      	bcs.n	800c608 <__hexnan+0xb4>
 800c610:	6833      	ldr	r3, [r6, #0]
 800c612:	b91b      	cbnz	r3, 800c61c <__hexnan+0xc8>
 800c614:	4546      	cmp	r6, r8
 800c616:	d127      	bne.n	800c668 <__hexnan+0x114>
 800c618:	2301      	movs	r3, #1
 800c61a:	6033      	str	r3, [r6, #0]
 800c61c:	2005      	movs	r0, #5
 800c61e:	e026      	b.n	800c66e <__hexnan+0x11a>
 800c620:	3501      	adds	r5, #1
 800c622:	2d08      	cmp	r5, #8
 800c624:	f10b 0b01 	add.w	fp, fp, #1
 800c628:	dd06      	ble.n	800c638 <__hexnan+0xe4>
 800c62a:	4544      	cmp	r4, r8
 800c62c:	d9cf      	bls.n	800c5ce <__hexnan+0x7a>
 800c62e:	2300      	movs	r3, #0
 800c630:	f844 3c04 	str.w	r3, [r4, #-4]
 800c634:	2501      	movs	r5, #1
 800c636:	3c04      	subs	r4, #4
 800c638:	6822      	ldr	r2, [r4, #0]
 800c63a:	f000 000f 	and.w	r0, r0, #15
 800c63e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c642:	6020      	str	r0, [r4, #0]
 800c644:	e7c3      	b.n	800c5ce <__hexnan+0x7a>
 800c646:	2508      	movs	r5, #8
 800c648:	e7c1      	b.n	800c5ce <__hexnan+0x7a>
 800c64a:	9b01      	ldr	r3, [sp, #4]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d0df      	beq.n	800c610 <__hexnan+0xbc>
 800c650:	f04f 32ff 	mov.w	r2, #4294967295
 800c654:	f1c3 0320 	rsb	r3, r3, #32
 800c658:	fa22 f303 	lsr.w	r3, r2, r3
 800c65c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800c660:	401a      	ands	r2, r3
 800c662:	f847 2c04 	str.w	r2, [r7, #-4]
 800c666:	e7d3      	b.n	800c610 <__hexnan+0xbc>
 800c668:	3e04      	subs	r6, #4
 800c66a:	e7d1      	b.n	800c610 <__hexnan+0xbc>
 800c66c:	2004      	movs	r0, #4
 800c66e:	b007      	add	sp, #28
 800c670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c674 <__localeconv_l>:
 800c674:	30f0      	adds	r0, #240	; 0xf0
 800c676:	4770      	bx	lr

0800c678 <_localeconv_r>:
 800c678:	4b04      	ldr	r3, [pc, #16]	; (800c68c <_localeconv_r+0x14>)
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	6a18      	ldr	r0, [r3, #32]
 800c67e:	4b04      	ldr	r3, [pc, #16]	; (800c690 <_localeconv_r+0x18>)
 800c680:	2800      	cmp	r0, #0
 800c682:	bf08      	it	eq
 800c684:	4618      	moveq	r0, r3
 800c686:	30f0      	adds	r0, #240	; 0xf0
 800c688:	4770      	bx	lr
 800c68a:	bf00      	nop
 800c68c:	2000000c 	.word	0x2000000c
 800c690:	20000070 	.word	0x20000070

0800c694 <malloc>:
 800c694:	4b02      	ldr	r3, [pc, #8]	; (800c6a0 <malloc+0xc>)
 800c696:	4601      	mov	r1, r0
 800c698:	6818      	ldr	r0, [r3, #0]
 800c69a:	f000 bc71 	b.w	800cf80 <_malloc_r>
 800c69e:	bf00      	nop
 800c6a0:	2000000c 	.word	0x2000000c

0800c6a4 <__ascii_mbtowc>:
 800c6a4:	b082      	sub	sp, #8
 800c6a6:	b901      	cbnz	r1, 800c6aa <__ascii_mbtowc+0x6>
 800c6a8:	a901      	add	r1, sp, #4
 800c6aa:	b142      	cbz	r2, 800c6be <__ascii_mbtowc+0x1a>
 800c6ac:	b14b      	cbz	r3, 800c6c2 <__ascii_mbtowc+0x1e>
 800c6ae:	7813      	ldrb	r3, [r2, #0]
 800c6b0:	600b      	str	r3, [r1, #0]
 800c6b2:	7812      	ldrb	r2, [r2, #0]
 800c6b4:	1c10      	adds	r0, r2, #0
 800c6b6:	bf18      	it	ne
 800c6b8:	2001      	movne	r0, #1
 800c6ba:	b002      	add	sp, #8
 800c6bc:	4770      	bx	lr
 800c6be:	4610      	mov	r0, r2
 800c6c0:	e7fb      	b.n	800c6ba <__ascii_mbtowc+0x16>
 800c6c2:	f06f 0001 	mvn.w	r0, #1
 800c6c6:	e7f8      	b.n	800c6ba <__ascii_mbtowc+0x16>

0800c6c8 <_Balloc>:
 800c6c8:	b570      	push	{r4, r5, r6, lr}
 800c6ca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c6cc:	4604      	mov	r4, r0
 800c6ce:	460e      	mov	r6, r1
 800c6d0:	b93d      	cbnz	r5, 800c6e2 <_Balloc+0x1a>
 800c6d2:	2010      	movs	r0, #16
 800c6d4:	f7ff ffde 	bl	800c694 <malloc>
 800c6d8:	6260      	str	r0, [r4, #36]	; 0x24
 800c6da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c6de:	6005      	str	r5, [r0, #0]
 800c6e0:	60c5      	str	r5, [r0, #12]
 800c6e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6e4:	68eb      	ldr	r3, [r5, #12]
 800c6e6:	b183      	cbz	r3, 800c70a <_Balloc+0x42>
 800c6e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6ea:	68db      	ldr	r3, [r3, #12]
 800c6ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c6f0:	b9b8      	cbnz	r0, 800c722 <_Balloc+0x5a>
 800c6f2:	2101      	movs	r1, #1
 800c6f4:	fa01 f506 	lsl.w	r5, r1, r6
 800c6f8:	1d6a      	adds	r2, r5, #5
 800c6fa:	0092      	lsls	r2, r2, #2
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	f000 fbe2 	bl	800cec6 <_calloc_r>
 800c702:	b160      	cbz	r0, 800c71e <_Balloc+0x56>
 800c704:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c708:	e00e      	b.n	800c728 <_Balloc+0x60>
 800c70a:	2221      	movs	r2, #33	; 0x21
 800c70c:	2104      	movs	r1, #4
 800c70e:	4620      	mov	r0, r4
 800c710:	f000 fbd9 	bl	800cec6 <_calloc_r>
 800c714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c716:	60e8      	str	r0, [r5, #12]
 800c718:	68db      	ldr	r3, [r3, #12]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d1e4      	bne.n	800c6e8 <_Balloc+0x20>
 800c71e:	2000      	movs	r0, #0
 800c720:	bd70      	pop	{r4, r5, r6, pc}
 800c722:	6802      	ldr	r2, [r0, #0]
 800c724:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c728:	2300      	movs	r3, #0
 800c72a:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c72e:	e7f7      	b.n	800c720 <_Balloc+0x58>

0800c730 <_Bfree>:
 800c730:	b570      	push	{r4, r5, r6, lr}
 800c732:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c734:	4606      	mov	r6, r0
 800c736:	460d      	mov	r5, r1
 800c738:	b93c      	cbnz	r4, 800c74a <_Bfree+0x1a>
 800c73a:	2010      	movs	r0, #16
 800c73c:	f7ff ffaa 	bl	800c694 <malloc>
 800c740:	6270      	str	r0, [r6, #36]	; 0x24
 800c742:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c746:	6004      	str	r4, [r0, #0]
 800c748:	60c4      	str	r4, [r0, #12]
 800c74a:	b13d      	cbz	r5, 800c75c <_Bfree+0x2c>
 800c74c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c74e:	686a      	ldr	r2, [r5, #4]
 800c750:	68db      	ldr	r3, [r3, #12]
 800c752:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c756:	6029      	str	r1, [r5, #0]
 800c758:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c75c:	bd70      	pop	{r4, r5, r6, pc}

0800c75e <__multadd>:
 800c75e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c762:	690d      	ldr	r5, [r1, #16]
 800c764:	461f      	mov	r7, r3
 800c766:	4606      	mov	r6, r0
 800c768:	460c      	mov	r4, r1
 800c76a:	f101 0c14 	add.w	ip, r1, #20
 800c76e:	2300      	movs	r3, #0
 800c770:	f8dc 0000 	ldr.w	r0, [ip]
 800c774:	b281      	uxth	r1, r0
 800c776:	fb02 7101 	mla	r1, r2, r1, r7
 800c77a:	0c0f      	lsrs	r7, r1, #16
 800c77c:	0c00      	lsrs	r0, r0, #16
 800c77e:	fb02 7000 	mla	r0, r2, r0, r7
 800c782:	b289      	uxth	r1, r1
 800c784:	3301      	adds	r3, #1
 800c786:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c78a:	429d      	cmp	r5, r3
 800c78c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c790:	f84c 1b04 	str.w	r1, [ip], #4
 800c794:	dcec      	bgt.n	800c770 <__multadd+0x12>
 800c796:	b1d7      	cbz	r7, 800c7ce <__multadd+0x70>
 800c798:	68a3      	ldr	r3, [r4, #8]
 800c79a:	42ab      	cmp	r3, r5
 800c79c:	dc12      	bgt.n	800c7c4 <__multadd+0x66>
 800c79e:	6861      	ldr	r1, [r4, #4]
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	3101      	adds	r1, #1
 800c7a4:	f7ff ff90 	bl	800c6c8 <_Balloc>
 800c7a8:	6922      	ldr	r2, [r4, #16]
 800c7aa:	3202      	adds	r2, #2
 800c7ac:	f104 010c 	add.w	r1, r4, #12
 800c7b0:	4680      	mov	r8, r0
 800c7b2:	0092      	lsls	r2, r2, #2
 800c7b4:	300c      	adds	r0, #12
 800c7b6:	f7fd faeb 	bl	8009d90 <memcpy>
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	4630      	mov	r0, r6
 800c7be:	f7ff ffb7 	bl	800c730 <_Bfree>
 800c7c2:	4644      	mov	r4, r8
 800c7c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c7c8:	3501      	adds	r5, #1
 800c7ca:	615f      	str	r7, [r3, #20]
 800c7cc:	6125      	str	r5, [r4, #16]
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c7d4 <__s2b>:
 800c7d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7d8:	460c      	mov	r4, r1
 800c7da:	4615      	mov	r5, r2
 800c7dc:	461f      	mov	r7, r3
 800c7de:	2209      	movs	r2, #9
 800c7e0:	3308      	adds	r3, #8
 800c7e2:	4606      	mov	r6, r0
 800c7e4:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7e8:	2100      	movs	r1, #0
 800c7ea:	2201      	movs	r2, #1
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	db20      	blt.n	800c832 <__s2b+0x5e>
 800c7f0:	4630      	mov	r0, r6
 800c7f2:	f7ff ff69 	bl	800c6c8 <_Balloc>
 800c7f6:	9b08      	ldr	r3, [sp, #32]
 800c7f8:	6143      	str	r3, [r0, #20]
 800c7fa:	2d09      	cmp	r5, #9
 800c7fc:	f04f 0301 	mov.w	r3, #1
 800c800:	6103      	str	r3, [r0, #16]
 800c802:	dd19      	ble.n	800c838 <__s2b+0x64>
 800c804:	f104 0809 	add.w	r8, r4, #9
 800c808:	46c1      	mov	r9, r8
 800c80a:	442c      	add	r4, r5
 800c80c:	f819 3b01 	ldrb.w	r3, [r9], #1
 800c810:	4601      	mov	r1, r0
 800c812:	3b30      	subs	r3, #48	; 0x30
 800c814:	220a      	movs	r2, #10
 800c816:	4630      	mov	r0, r6
 800c818:	f7ff ffa1 	bl	800c75e <__multadd>
 800c81c:	45a1      	cmp	r9, r4
 800c81e:	d1f5      	bne.n	800c80c <__s2b+0x38>
 800c820:	eb08 0405 	add.w	r4, r8, r5
 800c824:	3c08      	subs	r4, #8
 800c826:	1b2d      	subs	r5, r5, r4
 800c828:	1963      	adds	r3, r4, r5
 800c82a:	42bb      	cmp	r3, r7
 800c82c:	db07      	blt.n	800c83e <__s2b+0x6a>
 800c82e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c832:	0052      	lsls	r2, r2, #1
 800c834:	3101      	adds	r1, #1
 800c836:	e7d9      	b.n	800c7ec <__s2b+0x18>
 800c838:	340a      	adds	r4, #10
 800c83a:	2509      	movs	r5, #9
 800c83c:	e7f3      	b.n	800c826 <__s2b+0x52>
 800c83e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c842:	4601      	mov	r1, r0
 800c844:	3b30      	subs	r3, #48	; 0x30
 800c846:	220a      	movs	r2, #10
 800c848:	4630      	mov	r0, r6
 800c84a:	f7ff ff88 	bl	800c75e <__multadd>
 800c84e:	e7eb      	b.n	800c828 <__s2b+0x54>

0800c850 <__hi0bits>:
 800c850:	0c02      	lsrs	r2, r0, #16
 800c852:	0412      	lsls	r2, r2, #16
 800c854:	4603      	mov	r3, r0
 800c856:	b9b2      	cbnz	r2, 800c886 <__hi0bits+0x36>
 800c858:	0403      	lsls	r3, r0, #16
 800c85a:	2010      	movs	r0, #16
 800c85c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c860:	bf04      	itt	eq
 800c862:	021b      	lsleq	r3, r3, #8
 800c864:	3008      	addeq	r0, #8
 800c866:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c86a:	bf04      	itt	eq
 800c86c:	011b      	lsleq	r3, r3, #4
 800c86e:	3004      	addeq	r0, #4
 800c870:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c874:	bf04      	itt	eq
 800c876:	009b      	lsleq	r3, r3, #2
 800c878:	3002      	addeq	r0, #2
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	db06      	blt.n	800c88c <__hi0bits+0x3c>
 800c87e:	005b      	lsls	r3, r3, #1
 800c880:	d503      	bpl.n	800c88a <__hi0bits+0x3a>
 800c882:	3001      	adds	r0, #1
 800c884:	4770      	bx	lr
 800c886:	2000      	movs	r0, #0
 800c888:	e7e8      	b.n	800c85c <__hi0bits+0xc>
 800c88a:	2020      	movs	r0, #32
 800c88c:	4770      	bx	lr

0800c88e <__lo0bits>:
 800c88e:	6803      	ldr	r3, [r0, #0]
 800c890:	f013 0207 	ands.w	r2, r3, #7
 800c894:	4601      	mov	r1, r0
 800c896:	d00b      	beq.n	800c8b0 <__lo0bits+0x22>
 800c898:	07da      	lsls	r2, r3, #31
 800c89a:	d423      	bmi.n	800c8e4 <__lo0bits+0x56>
 800c89c:	0798      	lsls	r0, r3, #30
 800c89e:	bf49      	itett	mi
 800c8a0:	085b      	lsrmi	r3, r3, #1
 800c8a2:	089b      	lsrpl	r3, r3, #2
 800c8a4:	2001      	movmi	r0, #1
 800c8a6:	600b      	strmi	r3, [r1, #0]
 800c8a8:	bf5c      	itt	pl
 800c8aa:	600b      	strpl	r3, [r1, #0]
 800c8ac:	2002      	movpl	r0, #2
 800c8ae:	4770      	bx	lr
 800c8b0:	b298      	uxth	r0, r3
 800c8b2:	b9a8      	cbnz	r0, 800c8e0 <__lo0bits+0x52>
 800c8b4:	0c1b      	lsrs	r3, r3, #16
 800c8b6:	2010      	movs	r0, #16
 800c8b8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c8bc:	bf04      	itt	eq
 800c8be:	0a1b      	lsreq	r3, r3, #8
 800c8c0:	3008      	addeq	r0, #8
 800c8c2:	071a      	lsls	r2, r3, #28
 800c8c4:	bf04      	itt	eq
 800c8c6:	091b      	lsreq	r3, r3, #4
 800c8c8:	3004      	addeq	r0, #4
 800c8ca:	079a      	lsls	r2, r3, #30
 800c8cc:	bf04      	itt	eq
 800c8ce:	089b      	lsreq	r3, r3, #2
 800c8d0:	3002      	addeq	r0, #2
 800c8d2:	07da      	lsls	r2, r3, #31
 800c8d4:	d402      	bmi.n	800c8dc <__lo0bits+0x4e>
 800c8d6:	085b      	lsrs	r3, r3, #1
 800c8d8:	d006      	beq.n	800c8e8 <__lo0bits+0x5a>
 800c8da:	3001      	adds	r0, #1
 800c8dc:	600b      	str	r3, [r1, #0]
 800c8de:	4770      	bx	lr
 800c8e0:	4610      	mov	r0, r2
 800c8e2:	e7e9      	b.n	800c8b8 <__lo0bits+0x2a>
 800c8e4:	2000      	movs	r0, #0
 800c8e6:	4770      	bx	lr
 800c8e8:	2020      	movs	r0, #32
 800c8ea:	4770      	bx	lr

0800c8ec <__i2b>:
 800c8ec:	b510      	push	{r4, lr}
 800c8ee:	460c      	mov	r4, r1
 800c8f0:	2101      	movs	r1, #1
 800c8f2:	f7ff fee9 	bl	800c6c8 <_Balloc>
 800c8f6:	2201      	movs	r2, #1
 800c8f8:	6144      	str	r4, [r0, #20]
 800c8fa:	6102      	str	r2, [r0, #16]
 800c8fc:	bd10      	pop	{r4, pc}

0800c8fe <__multiply>:
 800c8fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c902:	4614      	mov	r4, r2
 800c904:	690a      	ldr	r2, [r1, #16]
 800c906:	6923      	ldr	r3, [r4, #16]
 800c908:	429a      	cmp	r2, r3
 800c90a:	bfb8      	it	lt
 800c90c:	460b      	movlt	r3, r1
 800c90e:	4688      	mov	r8, r1
 800c910:	bfbc      	itt	lt
 800c912:	46a0      	movlt	r8, r4
 800c914:	461c      	movlt	r4, r3
 800c916:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c91a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c91e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c922:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c926:	eb07 0609 	add.w	r6, r7, r9
 800c92a:	42b3      	cmp	r3, r6
 800c92c:	bfb8      	it	lt
 800c92e:	3101      	addlt	r1, #1
 800c930:	f7ff feca 	bl	800c6c8 <_Balloc>
 800c934:	f100 0514 	add.w	r5, r0, #20
 800c938:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c93c:	462b      	mov	r3, r5
 800c93e:	2200      	movs	r2, #0
 800c940:	4573      	cmp	r3, lr
 800c942:	d316      	bcc.n	800c972 <__multiply+0x74>
 800c944:	f104 0214 	add.w	r2, r4, #20
 800c948:	f108 0114 	add.w	r1, r8, #20
 800c94c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c950:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c954:	9300      	str	r3, [sp, #0]
 800c956:	9b00      	ldr	r3, [sp, #0]
 800c958:	9201      	str	r2, [sp, #4]
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d80c      	bhi.n	800c978 <__multiply+0x7a>
 800c95e:	2e00      	cmp	r6, #0
 800c960:	dd03      	ble.n	800c96a <__multiply+0x6c>
 800c962:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c966:	2b00      	cmp	r3, #0
 800c968:	d05d      	beq.n	800ca26 <__multiply+0x128>
 800c96a:	6106      	str	r6, [r0, #16]
 800c96c:	b003      	add	sp, #12
 800c96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c972:	f843 2b04 	str.w	r2, [r3], #4
 800c976:	e7e3      	b.n	800c940 <__multiply+0x42>
 800c978:	f8b2 b000 	ldrh.w	fp, [r2]
 800c97c:	f1bb 0f00 	cmp.w	fp, #0
 800c980:	d023      	beq.n	800c9ca <__multiply+0xcc>
 800c982:	4689      	mov	r9, r1
 800c984:	46ac      	mov	ip, r5
 800c986:	f04f 0800 	mov.w	r8, #0
 800c98a:	f859 4b04 	ldr.w	r4, [r9], #4
 800c98e:	f8dc a000 	ldr.w	sl, [ip]
 800c992:	b2a3      	uxth	r3, r4
 800c994:	fa1f fa8a 	uxth.w	sl, sl
 800c998:	fb0b a303 	mla	r3, fp, r3, sl
 800c99c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c9a0:	f8dc 4000 	ldr.w	r4, [ip]
 800c9a4:	4443      	add	r3, r8
 800c9a6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c9aa:	fb0b 840a 	mla	r4, fp, sl, r8
 800c9ae:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c9b2:	46e2      	mov	sl, ip
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c9ba:	454f      	cmp	r7, r9
 800c9bc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800c9c0:	f84a 3b04 	str.w	r3, [sl], #4
 800c9c4:	d82b      	bhi.n	800ca1e <__multiply+0x120>
 800c9c6:	f8cc 8004 	str.w	r8, [ip, #4]
 800c9ca:	9b01      	ldr	r3, [sp, #4]
 800c9cc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800c9d0:	3204      	adds	r2, #4
 800c9d2:	f1ba 0f00 	cmp.w	sl, #0
 800c9d6:	d020      	beq.n	800ca1a <__multiply+0x11c>
 800c9d8:	682b      	ldr	r3, [r5, #0]
 800c9da:	4689      	mov	r9, r1
 800c9dc:	46a8      	mov	r8, r5
 800c9de:	f04f 0b00 	mov.w	fp, #0
 800c9e2:	f8b9 c000 	ldrh.w	ip, [r9]
 800c9e6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800c9ea:	fb0a 440c 	mla	r4, sl, ip, r4
 800c9ee:	445c      	add	r4, fp
 800c9f0:	46c4      	mov	ip, r8
 800c9f2:	b29b      	uxth	r3, r3
 800c9f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c9f8:	f84c 3b04 	str.w	r3, [ip], #4
 800c9fc:	f859 3b04 	ldr.w	r3, [r9], #4
 800ca00:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ca04:	0c1b      	lsrs	r3, r3, #16
 800ca06:	fb0a b303 	mla	r3, sl, r3, fp
 800ca0a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ca0e:	454f      	cmp	r7, r9
 800ca10:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ca14:	d805      	bhi.n	800ca22 <__multiply+0x124>
 800ca16:	f8c8 3004 	str.w	r3, [r8, #4]
 800ca1a:	3504      	adds	r5, #4
 800ca1c:	e79b      	b.n	800c956 <__multiply+0x58>
 800ca1e:	46d4      	mov	ip, sl
 800ca20:	e7b3      	b.n	800c98a <__multiply+0x8c>
 800ca22:	46e0      	mov	r8, ip
 800ca24:	e7dd      	b.n	800c9e2 <__multiply+0xe4>
 800ca26:	3e01      	subs	r6, #1
 800ca28:	e799      	b.n	800c95e <__multiply+0x60>
	...

0800ca2c <__pow5mult>:
 800ca2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca30:	4615      	mov	r5, r2
 800ca32:	f012 0203 	ands.w	r2, r2, #3
 800ca36:	4606      	mov	r6, r0
 800ca38:	460f      	mov	r7, r1
 800ca3a:	d007      	beq.n	800ca4c <__pow5mult+0x20>
 800ca3c:	3a01      	subs	r2, #1
 800ca3e:	4c21      	ldr	r4, [pc, #132]	; (800cac4 <__pow5mult+0x98>)
 800ca40:	2300      	movs	r3, #0
 800ca42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca46:	f7ff fe8a 	bl	800c75e <__multadd>
 800ca4a:	4607      	mov	r7, r0
 800ca4c:	10ad      	asrs	r5, r5, #2
 800ca4e:	d035      	beq.n	800cabc <__pow5mult+0x90>
 800ca50:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca52:	b93c      	cbnz	r4, 800ca64 <__pow5mult+0x38>
 800ca54:	2010      	movs	r0, #16
 800ca56:	f7ff fe1d 	bl	800c694 <malloc>
 800ca5a:	6270      	str	r0, [r6, #36]	; 0x24
 800ca5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca60:	6004      	str	r4, [r0, #0]
 800ca62:	60c4      	str	r4, [r0, #12]
 800ca64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ca68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca6c:	b94c      	cbnz	r4, 800ca82 <__pow5mult+0x56>
 800ca6e:	f240 2171 	movw	r1, #625	; 0x271
 800ca72:	4630      	mov	r0, r6
 800ca74:	f7ff ff3a 	bl	800c8ec <__i2b>
 800ca78:	2300      	movs	r3, #0
 800ca7a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca7e:	4604      	mov	r4, r0
 800ca80:	6003      	str	r3, [r0, #0]
 800ca82:	f04f 0800 	mov.w	r8, #0
 800ca86:	07eb      	lsls	r3, r5, #31
 800ca88:	d50a      	bpl.n	800caa0 <__pow5mult+0x74>
 800ca8a:	4639      	mov	r1, r7
 800ca8c:	4622      	mov	r2, r4
 800ca8e:	4630      	mov	r0, r6
 800ca90:	f7ff ff35 	bl	800c8fe <__multiply>
 800ca94:	4639      	mov	r1, r7
 800ca96:	4681      	mov	r9, r0
 800ca98:	4630      	mov	r0, r6
 800ca9a:	f7ff fe49 	bl	800c730 <_Bfree>
 800ca9e:	464f      	mov	r7, r9
 800caa0:	106d      	asrs	r5, r5, #1
 800caa2:	d00b      	beq.n	800cabc <__pow5mult+0x90>
 800caa4:	6820      	ldr	r0, [r4, #0]
 800caa6:	b938      	cbnz	r0, 800cab8 <__pow5mult+0x8c>
 800caa8:	4622      	mov	r2, r4
 800caaa:	4621      	mov	r1, r4
 800caac:	4630      	mov	r0, r6
 800caae:	f7ff ff26 	bl	800c8fe <__multiply>
 800cab2:	6020      	str	r0, [r4, #0]
 800cab4:	f8c0 8000 	str.w	r8, [r0]
 800cab8:	4604      	mov	r4, r0
 800caba:	e7e4      	b.n	800ca86 <__pow5mult+0x5a>
 800cabc:	4638      	mov	r0, r7
 800cabe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cac2:	bf00      	nop
 800cac4:	0800e9f0 	.word	0x0800e9f0

0800cac8 <__lshift>:
 800cac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cacc:	460c      	mov	r4, r1
 800cace:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cad2:	6923      	ldr	r3, [r4, #16]
 800cad4:	6849      	ldr	r1, [r1, #4]
 800cad6:	eb0a 0903 	add.w	r9, sl, r3
 800cada:	68a3      	ldr	r3, [r4, #8]
 800cadc:	4607      	mov	r7, r0
 800cade:	4616      	mov	r6, r2
 800cae0:	f109 0501 	add.w	r5, r9, #1
 800cae4:	42ab      	cmp	r3, r5
 800cae6:	db32      	blt.n	800cb4e <__lshift+0x86>
 800cae8:	4638      	mov	r0, r7
 800caea:	f7ff fded 	bl	800c6c8 <_Balloc>
 800caee:	2300      	movs	r3, #0
 800caf0:	4680      	mov	r8, r0
 800caf2:	f100 0114 	add.w	r1, r0, #20
 800caf6:	461a      	mov	r2, r3
 800caf8:	4553      	cmp	r3, sl
 800cafa:	db2b      	blt.n	800cb54 <__lshift+0x8c>
 800cafc:	6920      	ldr	r0, [r4, #16]
 800cafe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb02:	f104 0314 	add.w	r3, r4, #20
 800cb06:	f016 021f 	ands.w	r2, r6, #31
 800cb0a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb0e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb12:	d025      	beq.n	800cb60 <__lshift+0x98>
 800cb14:	f1c2 0e20 	rsb	lr, r2, #32
 800cb18:	2000      	movs	r0, #0
 800cb1a:	681e      	ldr	r6, [r3, #0]
 800cb1c:	468a      	mov	sl, r1
 800cb1e:	4096      	lsls	r6, r2
 800cb20:	4330      	orrs	r0, r6
 800cb22:	f84a 0b04 	str.w	r0, [sl], #4
 800cb26:	f853 0b04 	ldr.w	r0, [r3], #4
 800cb2a:	459c      	cmp	ip, r3
 800cb2c:	fa20 f00e 	lsr.w	r0, r0, lr
 800cb30:	d814      	bhi.n	800cb5c <__lshift+0x94>
 800cb32:	6048      	str	r0, [r1, #4]
 800cb34:	b108      	cbz	r0, 800cb3a <__lshift+0x72>
 800cb36:	f109 0502 	add.w	r5, r9, #2
 800cb3a:	3d01      	subs	r5, #1
 800cb3c:	4638      	mov	r0, r7
 800cb3e:	f8c8 5010 	str.w	r5, [r8, #16]
 800cb42:	4621      	mov	r1, r4
 800cb44:	f7ff fdf4 	bl	800c730 <_Bfree>
 800cb48:	4640      	mov	r0, r8
 800cb4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb4e:	3101      	adds	r1, #1
 800cb50:	005b      	lsls	r3, r3, #1
 800cb52:	e7c7      	b.n	800cae4 <__lshift+0x1c>
 800cb54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cb58:	3301      	adds	r3, #1
 800cb5a:	e7cd      	b.n	800caf8 <__lshift+0x30>
 800cb5c:	4651      	mov	r1, sl
 800cb5e:	e7dc      	b.n	800cb1a <__lshift+0x52>
 800cb60:	3904      	subs	r1, #4
 800cb62:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb66:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb6a:	459c      	cmp	ip, r3
 800cb6c:	d8f9      	bhi.n	800cb62 <__lshift+0x9a>
 800cb6e:	e7e4      	b.n	800cb3a <__lshift+0x72>

0800cb70 <__mcmp>:
 800cb70:	6903      	ldr	r3, [r0, #16]
 800cb72:	690a      	ldr	r2, [r1, #16]
 800cb74:	1a9b      	subs	r3, r3, r2
 800cb76:	b530      	push	{r4, r5, lr}
 800cb78:	d10c      	bne.n	800cb94 <__mcmp+0x24>
 800cb7a:	0092      	lsls	r2, r2, #2
 800cb7c:	3014      	adds	r0, #20
 800cb7e:	3114      	adds	r1, #20
 800cb80:	1884      	adds	r4, r0, r2
 800cb82:	4411      	add	r1, r2
 800cb84:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb88:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb8c:	4295      	cmp	r5, r2
 800cb8e:	d003      	beq.n	800cb98 <__mcmp+0x28>
 800cb90:	d305      	bcc.n	800cb9e <__mcmp+0x2e>
 800cb92:	2301      	movs	r3, #1
 800cb94:	4618      	mov	r0, r3
 800cb96:	bd30      	pop	{r4, r5, pc}
 800cb98:	42a0      	cmp	r0, r4
 800cb9a:	d3f3      	bcc.n	800cb84 <__mcmp+0x14>
 800cb9c:	e7fa      	b.n	800cb94 <__mcmp+0x24>
 800cb9e:	f04f 33ff 	mov.w	r3, #4294967295
 800cba2:	e7f7      	b.n	800cb94 <__mcmp+0x24>

0800cba4 <__mdiff>:
 800cba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cba8:	460d      	mov	r5, r1
 800cbaa:	4607      	mov	r7, r0
 800cbac:	4611      	mov	r1, r2
 800cbae:	4628      	mov	r0, r5
 800cbb0:	4614      	mov	r4, r2
 800cbb2:	f7ff ffdd 	bl	800cb70 <__mcmp>
 800cbb6:	1e06      	subs	r6, r0, #0
 800cbb8:	d108      	bne.n	800cbcc <__mdiff+0x28>
 800cbba:	4631      	mov	r1, r6
 800cbbc:	4638      	mov	r0, r7
 800cbbe:	f7ff fd83 	bl	800c6c8 <_Balloc>
 800cbc2:	2301      	movs	r3, #1
 800cbc4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cbc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbcc:	bfa4      	itt	ge
 800cbce:	4623      	movge	r3, r4
 800cbd0:	462c      	movge	r4, r5
 800cbd2:	4638      	mov	r0, r7
 800cbd4:	6861      	ldr	r1, [r4, #4]
 800cbd6:	bfa6      	itte	ge
 800cbd8:	461d      	movge	r5, r3
 800cbda:	2600      	movge	r6, #0
 800cbdc:	2601      	movlt	r6, #1
 800cbde:	f7ff fd73 	bl	800c6c8 <_Balloc>
 800cbe2:	692b      	ldr	r3, [r5, #16]
 800cbe4:	60c6      	str	r6, [r0, #12]
 800cbe6:	6926      	ldr	r6, [r4, #16]
 800cbe8:	f105 0914 	add.w	r9, r5, #20
 800cbec:	f104 0214 	add.w	r2, r4, #20
 800cbf0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cbf4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cbf8:	f100 0514 	add.w	r5, r0, #20
 800cbfc:	f04f 0e00 	mov.w	lr, #0
 800cc00:	f852 ab04 	ldr.w	sl, [r2], #4
 800cc04:	f859 4b04 	ldr.w	r4, [r9], #4
 800cc08:	fa1e f18a 	uxtah	r1, lr, sl
 800cc0c:	b2a3      	uxth	r3, r4
 800cc0e:	1ac9      	subs	r1, r1, r3
 800cc10:	0c23      	lsrs	r3, r4, #16
 800cc12:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cc16:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cc1a:	b289      	uxth	r1, r1
 800cc1c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cc20:	45c8      	cmp	r8, r9
 800cc22:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cc26:	4694      	mov	ip, r2
 800cc28:	f845 3b04 	str.w	r3, [r5], #4
 800cc2c:	d8e8      	bhi.n	800cc00 <__mdiff+0x5c>
 800cc2e:	45bc      	cmp	ip, r7
 800cc30:	d304      	bcc.n	800cc3c <__mdiff+0x98>
 800cc32:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cc36:	b183      	cbz	r3, 800cc5a <__mdiff+0xb6>
 800cc38:	6106      	str	r6, [r0, #16]
 800cc3a:	e7c5      	b.n	800cbc8 <__mdiff+0x24>
 800cc3c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cc40:	fa1e f381 	uxtah	r3, lr, r1
 800cc44:	141a      	asrs	r2, r3, #16
 800cc46:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cc4a:	b29b      	uxth	r3, r3
 800cc4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc50:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800cc54:	f845 3b04 	str.w	r3, [r5], #4
 800cc58:	e7e9      	b.n	800cc2e <__mdiff+0x8a>
 800cc5a:	3e01      	subs	r6, #1
 800cc5c:	e7e9      	b.n	800cc32 <__mdiff+0x8e>
	...

0800cc60 <__ulp>:
 800cc60:	4b12      	ldr	r3, [pc, #72]	; (800ccac <__ulp+0x4c>)
 800cc62:	ee10 2a90 	vmov	r2, s1
 800cc66:	401a      	ands	r2, r3
 800cc68:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	dd04      	ble.n	800cc7a <__ulp+0x1a>
 800cc70:	2000      	movs	r0, #0
 800cc72:	4619      	mov	r1, r3
 800cc74:	ec41 0b10 	vmov	d0, r0, r1
 800cc78:	4770      	bx	lr
 800cc7a:	425b      	negs	r3, r3
 800cc7c:	151b      	asrs	r3, r3, #20
 800cc7e:	2b13      	cmp	r3, #19
 800cc80:	f04f 0000 	mov.w	r0, #0
 800cc84:	f04f 0100 	mov.w	r1, #0
 800cc88:	dc04      	bgt.n	800cc94 <__ulp+0x34>
 800cc8a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800cc8e:	fa42 f103 	asr.w	r1, r2, r3
 800cc92:	e7ef      	b.n	800cc74 <__ulp+0x14>
 800cc94:	3b14      	subs	r3, #20
 800cc96:	2b1e      	cmp	r3, #30
 800cc98:	f04f 0201 	mov.w	r2, #1
 800cc9c:	bfda      	itte	le
 800cc9e:	f1c3 031f 	rsble	r3, r3, #31
 800cca2:	fa02 f303 	lslle.w	r3, r2, r3
 800cca6:	4613      	movgt	r3, r2
 800cca8:	4618      	mov	r0, r3
 800ccaa:	e7e3      	b.n	800cc74 <__ulp+0x14>
 800ccac:	7ff00000 	.word	0x7ff00000

0800ccb0 <__b2d>:
 800ccb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb2:	6905      	ldr	r5, [r0, #16]
 800ccb4:	f100 0714 	add.w	r7, r0, #20
 800ccb8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ccbc:	1f2e      	subs	r6, r5, #4
 800ccbe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	f7ff fdc4 	bl	800c850 <__hi0bits>
 800ccc8:	f1c0 0320 	rsb	r3, r0, #32
 800cccc:	280a      	cmp	r0, #10
 800ccce:	600b      	str	r3, [r1, #0]
 800ccd0:	f8df c074 	ldr.w	ip, [pc, #116]	; 800cd48 <__b2d+0x98>
 800ccd4:	dc14      	bgt.n	800cd00 <__b2d+0x50>
 800ccd6:	f1c0 0e0b 	rsb	lr, r0, #11
 800ccda:	fa24 f10e 	lsr.w	r1, r4, lr
 800ccde:	42b7      	cmp	r7, r6
 800cce0:	ea41 030c 	orr.w	r3, r1, ip
 800cce4:	bf34      	ite	cc
 800cce6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ccea:	2100      	movcs	r1, #0
 800ccec:	3015      	adds	r0, #21
 800ccee:	fa04 f000 	lsl.w	r0, r4, r0
 800ccf2:	fa21 f10e 	lsr.w	r1, r1, lr
 800ccf6:	ea40 0201 	orr.w	r2, r0, r1
 800ccfa:	ec43 2b10 	vmov	d0, r2, r3
 800ccfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd00:	42b7      	cmp	r7, r6
 800cd02:	bf3a      	itte	cc
 800cd04:	f1a5 0608 	subcc.w	r6, r5, #8
 800cd08:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cd0c:	2100      	movcs	r1, #0
 800cd0e:	380b      	subs	r0, #11
 800cd10:	d015      	beq.n	800cd3e <__b2d+0x8e>
 800cd12:	4084      	lsls	r4, r0
 800cd14:	f1c0 0520 	rsb	r5, r0, #32
 800cd18:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800cd1c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800cd20:	42be      	cmp	r6, r7
 800cd22:	fa21 fc05 	lsr.w	ip, r1, r5
 800cd26:	ea44 030c 	orr.w	r3, r4, ip
 800cd2a:	bf8c      	ite	hi
 800cd2c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cd30:	2400      	movls	r4, #0
 800cd32:	fa01 f000 	lsl.w	r0, r1, r0
 800cd36:	40ec      	lsrs	r4, r5
 800cd38:	ea40 0204 	orr.w	r2, r0, r4
 800cd3c:	e7dd      	b.n	800ccfa <__b2d+0x4a>
 800cd3e:	ea44 030c 	orr.w	r3, r4, ip
 800cd42:	460a      	mov	r2, r1
 800cd44:	e7d9      	b.n	800ccfa <__b2d+0x4a>
 800cd46:	bf00      	nop
 800cd48:	3ff00000 	.word	0x3ff00000

0800cd4c <__d2b>:
 800cd4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd50:	460e      	mov	r6, r1
 800cd52:	2101      	movs	r1, #1
 800cd54:	ec59 8b10 	vmov	r8, r9, d0
 800cd58:	4615      	mov	r5, r2
 800cd5a:	f7ff fcb5 	bl	800c6c8 <_Balloc>
 800cd5e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cd62:	4607      	mov	r7, r0
 800cd64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd68:	bb34      	cbnz	r4, 800cdb8 <__d2b+0x6c>
 800cd6a:	9301      	str	r3, [sp, #4]
 800cd6c:	f1b8 0300 	subs.w	r3, r8, #0
 800cd70:	d027      	beq.n	800cdc2 <__d2b+0x76>
 800cd72:	a802      	add	r0, sp, #8
 800cd74:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cd78:	f7ff fd89 	bl	800c88e <__lo0bits>
 800cd7c:	9900      	ldr	r1, [sp, #0]
 800cd7e:	b1f0      	cbz	r0, 800cdbe <__d2b+0x72>
 800cd80:	9a01      	ldr	r2, [sp, #4]
 800cd82:	f1c0 0320 	rsb	r3, r0, #32
 800cd86:	fa02 f303 	lsl.w	r3, r2, r3
 800cd8a:	430b      	orrs	r3, r1
 800cd8c:	40c2      	lsrs	r2, r0
 800cd8e:	617b      	str	r3, [r7, #20]
 800cd90:	9201      	str	r2, [sp, #4]
 800cd92:	9b01      	ldr	r3, [sp, #4]
 800cd94:	61bb      	str	r3, [r7, #24]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	bf14      	ite	ne
 800cd9a:	2102      	movne	r1, #2
 800cd9c:	2101      	moveq	r1, #1
 800cd9e:	6139      	str	r1, [r7, #16]
 800cda0:	b1c4      	cbz	r4, 800cdd4 <__d2b+0x88>
 800cda2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cda6:	4404      	add	r4, r0
 800cda8:	6034      	str	r4, [r6, #0]
 800cdaa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cdae:	6028      	str	r0, [r5, #0]
 800cdb0:	4638      	mov	r0, r7
 800cdb2:	b003      	add	sp, #12
 800cdb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdb8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cdbc:	e7d5      	b.n	800cd6a <__d2b+0x1e>
 800cdbe:	6179      	str	r1, [r7, #20]
 800cdc0:	e7e7      	b.n	800cd92 <__d2b+0x46>
 800cdc2:	a801      	add	r0, sp, #4
 800cdc4:	f7ff fd63 	bl	800c88e <__lo0bits>
 800cdc8:	9b01      	ldr	r3, [sp, #4]
 800cdca:	617b      	str	r3, [r7, #20]
 800cdcc:	2101      	movs	r1, #1
 800cdce:	6139      	str	r1, [r7, #16]
 800cdd0:	3020      	adds	r0, #32
 800cdd2:	e7e5      	b.n	800cda0 <__d2b+0x54>
 800cdd4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cdd8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cddc:	6030      	str	r0, [r6, #0]
 800cdde:	6918      	ldr	r0, [r3, #16]
 800cde0:	f7ff fd36 	bl	800c850 <__hi0bits>
 800cde4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cde8:	e7e1      	b.n	800cdae <__d2b+0x62>

0800cdea <__ratio>:
 800cdea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdee:	4688      	mov	r8, r1
 800cdf0:	4669      	mov	r1, sp
 800cdf2:	4681      	mov	r9, r0
 800cdf4:	f7ff ff5c 	bl	800ccb0 <__b2d>
 800cdf8:	a901      	add	r1, sp, #4
 800cdfa:	4640      	mov	r0, r8
 800cdfc:	ec57 6b10 	vmov	r6, r7, d0
 800ce00:	f7ff ff56 	bl	800ccb0 <__b2d>
 800ce04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ce08:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ce0c:	eba3 0c02 	sub.w	ip, r3, r2
 800ce10:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce14:	1a9b      	subs	r3, r3, r2
 800ce16:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce1a:	ec5b ab10 	vmov	sl, fp, d0
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	bfce      	itee	gt
 800ce22:	463a      	movgt	r2, r7
 800ce24:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce28:	465a      	movle	r2, fp
 800ce2a:	4659      	mov	r1, fp
 800ce2c:	463d      	mov	r5, r7
 800ce2e:	bfd4      	ite	le
 800ce30:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800ce34:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800ce38:	4630      	mov	r0, r6
 800ce3a:	ee10 2a10 	vmov	r2, s0
 800ce3e:	460b      	mov	r3, r1
 800ce40:	4629      	mov	r1, r5
 800ce42:	f7f3 fd03 	bl	800084c <__aeabi_ddiv>
 800ce46:	ec41 0b10 	vmov	d0, r0, r1
 800ce4a:	b003      	add	sp, #12
 800ce4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce50 <__copybits>:
 800ce50:	3901      	subs	r1, #1
 800ce52:	b510      	push	{r4, lr}
 800ce54:	1149      	asrs	r1, r1, #5
 800ce56:	6914      	ldr	r4, [r2, #16]
 800ce58:	3101      	adds	r1, #1
 800ce5a:	f102 0314 	add.w	r3, r2, #20
 800ce5e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce62:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ce66:	42a3      	cmp	r3, r4
 800ce68:	4602      	mov	r2, r0
 800ce6a:	d303      	bcc.n	800ce74 <__copybits+0x24>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	428a      	cmp	r2, r1
 800ce70:	d305      	bcc.n	800ce7e <__copybits+0x2e>
 800ce72:	bd10      	pop	{r4, pc}
 800ce74:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce78:	f840 2b04 	str.w	r2, [r0], #4
 800ce7c:	e7f3      	b.n	800ce66 <__copybits+0x16>
 800ce7e:	f842 3b04 	str.w	r3, [r2], #4
 800ce82:	e7f4      	b.n	800ce6e <__copybits+0x1e>

0800ce84 <__any_on>:
 800ce84:	f100 0214 	add.w	r2, r0, #20
 800ce88:	6900      	ldr	r0, [r0, #16]
 800ce8a:	114b      	asrs	r3, r1, #5
 800ce8c:	4298      	cmp	r0, r3
 800ce8e:	b510      	push	{r4, lr}
 800ce90:	db11      	blt.n	800ceb6 <__any_on+0x32>
 800ce92:	dd0a      	ble.n	800ceaa <__any_on+0x26>
 800ce94:	f011 011f 	ands.w	r1, r1, #31
 800ce98:	d007      	beq.n	800ceaa <__any_on+0x26>
 800ce9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ce9e:	fa24 f001 	lsr.w	r0, r4, r1
 800cea2:	fa00 f101 	lsl.w	r1, r0, r1
 800cea6:	428c      	cmp	r4, r1
 800cea8:	d10b      	bne.n	800cec2 <__any_on+0x3e>
 800ceaa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d803      	bhi.n	800ceba <__any_on+0x36>
 800ceb2:	2000      	movs	r0, #0
 800ceb4:	bd10      	pop	{r4, pc}
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	e7f7      	b.n	800ceaa <__any_on+0x26>
 800ceba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cebe:	2900      	cmp	r1, #0
 800cec0:	d0f5      	beq.n	800ceae <__any_on+0x2a>
 800cec2:	2001      	movs	r0, #1
 800cec4:	e7f6      	b.n	800ceb4 <__any_on+0x30>

0800cec6 <_calloc_r>:
 800cec6:	b538      	push	{r3, r4, r5, lr}
 800cec8:	fb02 f401 	mul.w	r4, r2, r1
 800cecc:	4621      	mov	r1, r4
 800cece:	f000 f857 	bl	800cf80 <_malloc_r>
 800ced2:	4605      	mov	r5, r0
 800ced4:	b118      	cbz	r0, 800cede <_calloc_r+0x18>
 800ced6:	4622      	mov	r2, r4
 800ced8:	2100      	movs	r1, #0
 800ceda:	f7fc ff64 	bl	8009da6 <memset>
 800cede:	4628      	mov	r0, r5
 800cee0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800cee4 <_free_r>:
 800cee4:	b538      	push	{r3, r4, r5, lr}
 800cee6:	4605      	mov	r5, r0
 800cee8:	2900      	cmp	r1, #0
 800ceea:	d045      	beq.n	800cf78 <_free_r+0x94>
 800ceec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cef0:	1f0c      	subs	r4, r1, #4
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	bfb8      	it	lt
 800cef6:	18e4      	addlt	r4, r4, r3
 800cef8:	f000 fa2a 	bl	800d350 <__malloc_lock>
 800cefc:	4a1f      	ldr	r2, [pc, #124]	; (800cf7c <_free_r+0x98>)
 800cefe:	6813      	ldr	r3, [r2, #0]
 800cf00:	4610      	mov	r0, r2
 800cf02:	b933      	cbnz	r3, 800cf12 <_free_r+0x2e>
 800cf04:	6063      	str	r3, [r4, #4]
 800cf06:	6014      	str	r4, [r2, #0]
 800cf08:	4628      	mov	r0, r5
 800cf0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf0e:	f000 ba20 	b.w	800d352 <__malloc_unlock>
 800cf12:	42a3      	cmp	r3, r4
 800cf14:	d90c      	bls.n	800cf30 <_free_r+0x4c>
 800cf16:	6821      	ldr	r1, [r4, #0]
 800cf18:	1862      	adds	r2, r4, r1
 800cf1a:	4293      	cmp	r3, r2
 800cf1c:	bf04      	itt	eq
 800cf1e:	681a      	ldreq	r2, [r3, #0]
 800cf20:	685b      	ldreq	r3, [r3, #4]
 800cf22:	6063      	str	r3, [r4, #4]
 800cf24:	bf04      	itt	eq
 800cf26:	1852      	addeq	r2, r2, r1
 800cf28:	6022      	streq	r2, [r4, #0]
 800cf2a:	6004      	str	r4, [r0, #0]
 800cf2c:	e7ec      	b.n	800cf08 <_free_r+0x24>
 800cf2e:	4613      	mov	r3, r2
 800cf30:	685a      	ldr	r2, [r3, #4]
 800cf32:	b10a      	cbz	r2, 800cf38 <_free_r+0x54>
 800cf34:	42a2      	cmp	r2, r4
 800cf36:	d9fa      	bls.n	800cf2e <_free_r+0x4a>
 800cf38:	6819      	ldr	r1, [r3, #0]
 800cf3a:	1858      	adds	r0, r3, r1
 800cf3c:	42a0      	cmp	r0, r4
 800cf3e:	d10b      	bne.n	800cf58 <_free_r+0x74>
 800cf40:	6820      	ldr	r0, [r4, #0]
 800cf42:	4401      	add	r1, r0
 800cf44:	1858      	adds	r0, r3, r1
 800cf46:	4282      	cmp	r2, r0
 800cf48:	6019      	str	r1, [r3, #0]
 800cf4a:	d1dd      	bne.n	800cf08 <_free_r+0x24>
 800cf4c:	6810      	ldr	r0, [r2, #0]
 800cf4e:	6852      	ldr	r2, [r2, #4]
 800cf50:	605a      	str	r2, [r3, #4]
 800cf52:	4401      	add	r1, r0
 800cf54:	6019      	str	r1, [r3, #0]
 800cf56:	e7d7      	b.n	800cf08 <_free_r+0x24>
 800cf58:	d902      	bls.n	800cf60 <_free_r+0x7c>
 800cf5a:	230c      	movs	r3, #12
 800cf5c:	602b      	str	r3, [r5, #0]
 800cf5e:	e7d3      	b.n	800cf08 <_free_r+0x24>
 800cf60:	6820      	ldr	r0, [r4, #0]
 800cf62:	1821      	adds	r1, r4, r0
 800cf64:	428a      	cmp	r2, r1
 800cf66:	bf04      	itt	eq
 800cf68:	6811      	ldreq	r1, [r2, #0]
 800cf6a:	6852      	ldreq	r2, [r2, #4]
 800cf6c:	6062      	str	r2, [r4, #4]
 800cf6e:	bf04      	itt	eq
 800cf70:	1809      	addeq	r1, r1, r0
 800cf72:	6021      	streq	r1, [r4, #0]
 800cf74:	605c      	str	r4, [r3, #4]
 800cf76:	e7c7      	b.n	800cf08 <_free_r+0x24>
 800cf78:	bd38      	pop	{r3, r4, r5, pc}
 800cf7a:	bf00      	nop
 800cf7c:	20000220 	.word	0x20000220

0800cf80 <_malloc_r>:
 800cf80:	b570      	push	{r4, r5, r6, lr}
 800cf82:	1ccd      	adds	r5, r1, #3
 800cf84:	f025 0503 	bic.w	r5, r5, #3
 800cf88:	3508      	adds	r5, #8
 800cf8a:	2d0c      	cmp	r5, #12
 800cf8c:	bf38      	it	cc
 800cf8e:	250c      	movcc	r5, #12
 800cf90:	2d00      	cmp	r5, #0
 800cf92:	4606      	mov	r6, r0
 800cf94:	db01      	blt.n	800cf9a <_malloc_r+0x1a>
 800cf96:	42a9      	cmp	r1, r5
 800cf98:	d903      	bls.n	800cfa2 <_malloc_r+0x22>
 800cf9a:	230c      	movs	r3, #12
 800cf9c:	6033      	str	r3, [r6, #0]
 800cf9e:	2000      	movs	r0, #0
 800cfa0:	bd70      	pop	{r4, r5, r6, pc}
 800cfa2:	f000 f9d5 	bl	800d350 <__malloc_lock>
 800cfa6:	4a21      	ldr	r2, [pc, #132]	; (800d02c <_malloc_r+0xac>)
 800cfa8:	6814      	ldr	r4, [r2, #0]
 800cfaa:	4621      	mov	r1, r4
 800cfac:	b991      	cbnz	r1, 800cfd4 <_malloc_r+0x54>
 800cfae:	4c20      	ldr	r4, [pc, #128]	; (800d030 <_malloc_r+0xb0>)
 800cfb0:	6823      	ldr	r3, [r4, #0]
 800cfb2:	b91b      	cbnz	r3, 800cfbc <_malloc_r+0x3c>
 800cfb4:	4630      	mov	r0, r6
 800cfb6:	f000 f98f 	bl	800d2d8 <_sbrk_r>
 800cfba:	6020      	str	r0, [r4, #0]
 800cfbc:	4629      	mov	r1, r5
 800cfbe:	4630      	mov	r0, r6
 800cfc0:	f000 f98a 	bl	800d2d8 <_sbrk_r>
 800cfc4:	1c43      	adds	r3, r0, #1
 800cfc6:	d124      	bne.n	800d012 <_malloc_r+0x92>
 800cfc8:	230c      	movs	r3, #12
 800cfca:	6033      	str	r3, [r6, #0]
 800cfcc:	4630      	mov	r0, r6
 800cfce:	f000 f9c0 	bl	800d352 <__malloc_unlock>
 800cfd2:	e7e4      	b.n	800cf9e <_malloc_r+0x1e>
 800cfd4:	680b      	ldr	r3, [r1, #0]
 800cfd6:	1b5b      	subs	r3, r3, r5
 800cfd8:	d418      	bmi.n	800d00c <_malloc_r+0x8c>
 800cfda:	2b0b      	cmp	r3, #11
 800cfdc:	d90f      	bls.n	800cffe <_malloc_r+0x7e>
 800cfde:	600b      	str	r3, [r1, #0]
 800cfe0:	50cd      	str	r5, [r1, r3]
 800cfe2:	18cc      	adds	r4, r1, r3
 800cfe4:	4630      	mov	r0, r6
 800cfe6:	f000 f9b4 	bl	800d352 <__malloc_unlock>
 800cfea:	f104 000b 	add.w	r0, r4, #11
 800cfee:	1d23      	adds	r3, r4, #4
 800cff0:	f020 0007 	bic.w	r0, r0, #7
 800cff4:	1ac3      	subs	r3, r0, r3
 800cff6:	d0d3      	beq.n	800cfa0 <_malloc_r+0x20>
 800cff8:	425a      	negs	r2, r3
 800cffa:	50e2      	str	r2, [r4, r3]
 800cffc:	e7d0      	b.n	800cfa0 <_malloc_r+0x20>
 800cffe:	428c      	cmp	r4, r1
 800d000:	684b      	ldr	r3, [r1, #4]
 800d002:	bf16      	itet	ne
 800d004:	6063      	strne	r3, [r4, #4]
 800d006:	6013      	streq	r3, [r2, #0]
 800d008:	460c      	movne	r4, r1
 800d00a:	e7eb      	b.n	800cfe4 <_malloc_r+0x64>
 800d00c:	460c      	mov	r4, r1
 800d00e:	6849      	ldr	r1, [r1, #4]
 800d010:	e7cc      	b.n	800cfac <_malloc_r+0x2c>
 800d012:	1cc4      	adds	r4, r0, #3
 800d014:	f024 0403 	bic.w	r4, r4, #3
 800d018:	42a0      	cmp	r0, r4
 800d01a:	d005      	beq.n	800d028 <_malloc_r+0xa8>
 800d01c:	1a21      	subs	r1, r4, r0
 800d01e:	4630      	mov	r0, r6
 800d020:	f000 f95a 	bl	800d2d8 <_sbrk_r>
 800d024:	3001      	adds	r0, #1
 800d026:	d0cf      	beq.n	800cfc8 <_malloc_r+0x48>
 800d028:	6025      	str	r5, [r4, #0]
 800d02a:	e7db      	b.n	800cfe4 <_malloc_r+0x64>
 800d02c:	20000220 	.word	0x20000220
 800d030:	20000224 	.word	0x20000224

0800d034 <__ssputs_r>:
 800d034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d038:	688e      	ldr	r6, [r1, #8]
 800d03a:	429e      	cmp	r6, r3
 800d03c:	4682      	mov	sl, r0
 800d03e:	460c      	mov	r4, r1
 800d040:	4690      	mov	r8, r2
 800d042:	4699      	mov	r9, r3
 800d044:	d837      	bhi.n	800d0b6 <__ssputs_r+0x82>
 800d046:	898a      	ldrh	r2, [r1, #12]
 800d048:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d04c:	d031      	beq.n	800d0b2 <__ssputs_r+0x7e>
 800d04e:	6825      	ldr	r5, [r4, #0]
 800d050:	6909      	ldr	r1, [r1, #16]
 800d052:	1a6f      	subs	r7, r5, r1
 800d054:	6965      	ldr	r5, [r4, #20]
 800d056:	2302      	movs	r3, #2
 800d058:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d05c:	fb95 f5f3 	sdiv	r5, r5, r3
 800d060:	f109 0301 	add.w	r3, r9, #1
 800d064:	443b      	add	r3, r7
 800d066:	429d      	cmp	r5, r3
 800d068:	bf38      	it	cc
 800d06a:	461d      	movcc	r5, r3
 800d06c:	0553      	lsls	r3, r2, #21
 800d06e:	d530      	bpl.n	800d0d2 <__ssputs_r+0x9e>
 800d070:	4629      	mov	r1, r5
 800d072:	f7ff ff85 	bl	800cf80 <_malloc_r>
 800d076:	4606      	mov	r6, r0
 800d078:	b950      	cbnz	r0, 800d090 <__ssputs_r+0x5c>
 800d07a:	230c      	movs	r3, #12
 800d07c:	f8ca 3000 	str.w	r3, [sl]
 800d080:	89a3      	ldrh	r3, [r4, #12]
 800d082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d086:	81a3      	strh	r3, [r4, #12]
 800d088:	f04f 30ff 	mov.w	r0, #4294967295
 800d08c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d090:	463a      	mov	r2, r7
 800d092:	6921      	ldr	r1, [r4, #16]
 800d094:	f7fc fe7c 	bl	8009d90 <memcpy>
 800d098:	89a3      	ldrh	r3, [r4, #12]
 800d09a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d09e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0a2:	81a3      	strh	r3, [r4, #12]
 800d0a4:	6126      	str	r6, [r4, #16]
 800d0a6:	6165      	str	r5, [r4, #20]
 800d0a8:	443e      	add	r6, r7
 800d0aa:	1bed      	subs	r5, r5, r7
 800d0ac:	6026      	str	r6, [r4, #0]
 800d0ae:	60a5      	str	r5, [r4, #8]
 800d0b0:	464e      	mov	r6, r9
 800d0b2:	454e      	cmp	r6, r9
 800d0b4:	d900      	bls.n	800d0b8 <__ssputs_r+0x84>
 800d0b6:	464e      	mov	r6, r9
 800d0b8:	4632      	mov	r2, r6
 800d0ba:	4641      	mov	r1, r8
 800d0bc:	6820      	ldr	r0, [r4, #0]
 800d0be:	f000 f92e 	bl	800d31e <memmove>
 800d0c2:	68a3      	ldr	r3, [r4, #8]
 800d0c4:	1b9b      	subs	r3, r3, r6
 800d0c6:	60a3      	str	r3, [r4, #8]
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	441e      	add	r6, r3
 800d0cc:	6026      	str	r6, [r4, #0]
 800d0ce:	2000      	movs	r0, #0
 800d0d0:	e7dc      	b.n	800d08c <__ssputs_r+0x58>
 800d0d2:	462a      	mov	r2, r5
 800d0d4:	f000 f93e 	bl	800d354 <_realloc_r>
 800d0d8:	4606      	mov	r6, r0
 800d0da:	2800      	cmp	r0, #0
 800d0dc:	d1e2      	bne.n	800d0a4 <__ssputs_r+0x70>
 800d0de:	6921      	ldr	r1, [r4, #16]
 800d0e0:	4650      	mov	r0, sl
 800d0e2:	f7ff feff 	bl	800cee4 <_free_r>
 800d0e6:	e7c8      	b.n	800d07a <__ssputs_r+0x46>

0800d0e8 <_svfiprintf_r>:
 800d0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ec:	461d      	mov	r5, r3
 800d0ee:	898b      	ldrh	r3, [r1, #12]
 800d0f0:	061f      	lsls	r7, r3, #24
 800d0f2:	b09d      	sub	sp, #116	; 0x74
 800d0f4:	4680      	mov	r8, r0
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	4616      	mov	r6, r2
 800d0fa:	d50f      	bpl.n	800d11c <_svfiprintf_r+0x34>
 800d0fc:	690b      	ldr	r3, [r1, #16]
 800d0fe:	b96b      	cbnz	r3, 800d11c <_svfiprintf_r+0x34>
 800d100:	2140      	movs	r1, #64	; 0x40
 800d102:	f7ff ff3d 	bl	800cf80 <_malloc_r>
 800d106:	6020      	str	r0, [r4, #0]
 800d108:	6120      	str	r0, [r4, #16]
 800d10a:	b928      	cbnz	r0, 800d118 <_svfiprintf_r+0x30>
 800d10c:	230c      	movs	r3, #12
 800d10e:	f8c8 3000 	str.w	r3, [r8]
 800d112:	f04f 30ff 	mov.w	r0, #4294967295
 800d116:	e0c8      	b.n	800d2aa <_svfiprintf_r+0x1c2>
 800d118:	2340      	movs	r3, #64	; 0x40
 800d11a:	6163      	str	r3, [r4, #20]
 800d11c:	2300      	movs	r3, #0
 800d11e:	9309      	str	r3, [sp, #36]	; 0x24
 800d120:	2320      	movs	r3, #32
 800d122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d126:	2330      	movs	r3, #48	; 0x30
 800d128:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d12c:	9503      	str	r5, [sp, #12]
 800d12e:	f04f 0b01 	mov.w	fp, #1
 800d132:	4637      	mov	r7, r6
 800d134:	463d      	mov	r5, r7
 800d136:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d13a:	b10b      	cbz	r3, 800d140 <_svfiprintf_r+0x58>
 800d13c:	2b25      	cmp	r3, #37	; 0x25
 800d13e:	d13e      	bne.n	800d1be <_svfiprintf_r+0xd6>
 800d140:	ebb7 0a06 	subs.w	sl, r7, r6
 800d144:	d00b      	beq.n	800d15e <_svfiprintf_r+0x76>
 800d146:	4653      	mov	r3, sl
 800d148:	4632      	mov	r2, r6
 800d14a:	4621      	mov	r1, r4
 800d14c:	4640      	mov	r0, r8
 800d14e:	f7ff ff71 	bl	800d034 <__ssputs_r>
 800d152:	3001      	adds	r0, #1
 800d154:	f000 80a4 	beq.w	800d2a0 <_svfiprintf_r+0x1b8>
 800d158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d15a:	4453      	add	r3, sl
 800d15c:	9309      	str	r3, [sp, #36]	; 0x24
 800d15e:	783b      	ldrb	r3, [r7, #0]
 800d160:	2b00      	cmp	r3, #0
 800d162:	f000 809d 	beq.w	800d2a0 <_svfiprintf_r+0x1b8>
 800d166:	2300      	movs	r3, #0
 800d168:	f04f 32ff 	mov.w	r2, #4294967295
 800d16c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d170:	9304      	str	r3, [sp, #16]
 800d172:	9307      	str	r3, [sp, #28]
 800d174:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d178:	931a      	str	r3, [sp, #104]	; 0x68
 800d17a:	462f      	mov	r7, r5
 800d17c:	2205      	movs	r2, #5
 800d17e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800d182:	4850      	ldr	r0, [pc, #320]	; (800d2c4 <_svfiprintf_r+0x1dc>)
 800d184:	f7f3 f824 	bl	80001d0 <memchr>
 800d188:	9b04      	ldr	r3, [sp, #16]
 800d18a:	b9d0      	cbnz	r0, 800d1c2 <_svfiprintf_r+0xda>
 800d18c:	06d9      	lsls	r1, r3, #27
 800d18e:	bf44      	itt	mi
 800d190:	2220      	movmi	r2, #32
 800d192:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d196:	071a      	lsls	r2, r3, #28
 800d198:	bf44      	itt	mi
 800d19a:	222b      	movmi	r2, #43	; 0x2b
 800d19c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d1a0:	782a      	ldrb	r2, [r5, #0]
 800d1a2:	2a2a      	cmp	r2, #42	; 0x2a
 800d1a4:	d015      	beq.n	800d1d2 <_svfiprintf_r+0xea>
 800d1a6:	9a07      	ldr	r2, [sp, #28]
 800d1a8:	462f      	mov	r7, r5
 800d1aa:	2000      	movs	r0, #0
 800d1ac:	250a      	movs	r5, #10
 800d1ae:	4639      	mov	r1, r7
 800d1b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1b4:	3b30      	subs	r3, #48	; 0x30
 800d1b6:	2b09      	cmp	r3, #9
 800d1b8:	d94d      	bls.n	800d256 <_svfiprintf_r+0x16e>
 800d1ba:	b1b8      	cbz	r0, 800d1ec <_svfiprintf_r+0x104>
 800d1bc:	e00f      	b.n	800d1de <_svfiprintf_r+0xf6>
 800d1be:	462f      	mov	r7, r5
 800d1c0:	e7b8      	b.n	800d134 <_svfiprintf_r+0x4c>
 800d1c2:	4a40      	ldr	r2, [pc, #256]	; (800d2c4 <_svfiprintf_r+0x1dc>)
 800d1c4:	1a80      	subs	r0, r0, r2
 800d1c6:	fa0b f000 	lsl.w	r0, fp, r0
 800d1ca:	4318      	orrs	r0, r3
 800d1cc:	9004      	str	r0, [sp, #16]
 800d1ce:	463d      	mov	r5, r7
 800d1d0:	e7d3      	b.n	800d17a <_svfiprintf_r+0x92>
 800d1d2:	9a03      	ldr	r2, [sp, #12]
 800d1d4:	1d11      	adds	r1, r2, #4
 800d1d6:	6812      	ldr	r2, [r2, #0]
 800d1d8:	9103      	str	r1, [sp, #12]
 800d1da:	2a00      	cmp	r2, #0
 800d1dc:	db01      	blt.n	800d1e2 <_svfiprintf_r+0xfa>
 800d1de:	9207      	str	r2, [sp, #28]
 800d1e0:	e004      	b.n	800d1ec <_svfiprintf_r+0x104>
 800d1e2:	4252      	negs	r2, r2
 800d1e4:	f043 0302 	orr.w	r3, r3, #2
 800d1e8:	9207      	str	r2, [sp, #28]
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	783b      	ldrb	r3, [r7, #0]
 800d1ee:	2b2e      	cmp	r3, #46	; 0x2e
 800d1f0:	d10c      	bne.n	800d20c <_svfiprintf_r+0x124>
 800d1f2:	787b      	ldrb	r3, [r7, #1]
 800d1f4:	2b2a      	cmp	r3, #42	; 0x2a
 800d1f6:	d133      	bne.n	800d260 <_svfiprintf_r+0x178>
 800d1f8:	9b03      	ldr	r3, [sp, #12]
 800d1fa:	1d1a      	adds	r2, r3, #4
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	9203      	str	r2, [sp, #12]
 800d200:	2b00      	cmp	r3, #0
 800d202:	bfb8      	it	lt
 800d204:	f04f 33ff 	movlt.w	r3, #4294967295
 800d208:	3702      	adds	r7, #2
 800d20a:	9305      	str	r3, [sp, #20]
 800d20c:	4d2e      	ldr	r5, [pc, #184]	; (800d2c8 <_svfiprintf_r+0x1e0>)
 800d20e:	7839      	ldrb	r1, [r7, #0]
 800d210:	2203      	movs	r2, #3
 800d212:	4628      	mov	r0, r5
 800d214:	f7f2 ffdc 	bl	80001d0 <memchr>
 800d218:	b138      	cbz	r0, 800d22a <_svfiprintf_r+0x142>
 800d21a:	2340      	movs	r3, #64	; 0x40
 800d21c:	1b40      	subs	r0, r0, r5
 800d21e:	fa03 f000 	lsl.w	r0, r3, r0
 800d222:	9b04      	ldr	r3, [sp, #16]
 800d224:	4303      	orrs	r3, r0
 800d226:	3701      	adds	r7, #1
 800d228:	9304      	str	r3, [sp, #16]
 800d22a:	7839      	ldrb	r1, [r7, #0]
 800d22c:	4827      	ldr	r0, [pc, #156]	; (800d2cc <_svfiprintf_r+0x1e4>)
 800d22e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d232:	2206      	movs	r2, #6
 800d234:	1c7e      	adds	r6, r7, #1
 800d236:	f7f2 ffcb 	bl	80001d0 <memchr>
 800d23a:	2800      	cmp	r0, #0
 800d23c:	d038      	beq.n	800d2b0 <_svfiprintf_r+0x1c8>
 800d23e:	4b24      	ldr	r3, [pc, #144]	; (800d2d0 <_svfiprintf_r+0x1e8>)
 800d240:	bb13      	cbnz	r3, 800d288 <_svfiprintf_r+0x1a0>
 800d242:	9b03      	ldr	r3, [sp, #12]
 800d244:	3307      	adds	r3, #7
 800d246:	f023 0307 	bic.w	r3, r3, #7
 800d24a:	3308      	adds	r3, #8
 800d24c:	9303      	str	r3, [sp, #12]
 800d24e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d250:	444b      	add	r3, r9
 800d252:	9309      	str	r3, [sp, #36]	; 0x24
 800d254:	e76d      	b.n	800d132 <_svfiprintf_r+0x4a>
 800d256:	fb05 3202 	mla	r2, r5, r2, r3
 800d25a:	2001      	movs	r0, #1
 800d25c:	460f      	mov	r7, r1
 800d25e:	e7a6      	b.n	800d1ae <_svfiprintf_r+0xc6>
 800d260:	2300      	movs	r3, #0
 800d262:	3701      	adds	r7, #1
 800d264:	9305      	str	r3, [sp, #20]
 800d266:	4619      	mov	r1, r3
 800d268:	250a      	movs	r5, #10
 800d26a:	4638      	mov	r0, r7
 800d26c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d270:	3a30      	subs	r2, #48	; 0x30
 800d272:	2a09      	cmp	r2, #9
 800d274:	d903      	bls.n	800d27e <_svfiprintf_r+0x196>
 800d276:	2b00      	cmp	r3, #0
 800d278:	d0c8      	beq.n	800d20c <_svfiprintf_r+0x124>
 800d27a:	9105      	str	r1, [sp, #20]
 800d27c:	e7c6      	b.n	800d20c <_svfiprintf_r+0x124>
 800d27e:	fb05 2101 	mla	r1, r5, r1, r2
 800d282:	2301      	movs	r3, #1
 800d284:	4607      	mov	r7, r0
 800d286:	e7f0      	b.n	800d26a <_svfiprintf_r+0x182>
 800d288:	ab03      	add	r3, sp, #12
 800d28a:	9300      	str	r3, [sp, #0]
 800d28c:	4622      	mov	r2, r4
 800d28e:	4b11      	ldr	r3, [pc, #68]	; (800d2d4 <_svfiprintf_r+0x1ec>)
 800d290:	a904      	add	r1, sp, #16
 800d292:	4640      	mov	r0, r8
 800d294:	f7fc fe24 	bl	8009ee0 <_printf_float>
 800d298:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d29c:	4681      	mov	r9, r0
 800d29e:	d1d6      	bne.n	800d24e <_svfiprintf_r+0x166>
 800d2a0:	89a3      	ldrh	r3, [r4, #12]
 800d2a2:	065b      	lsls	r3, r3, #25
 800d2a4:	f53f af35 	bmi.w	800d112 <_svfiprintf_r+0x2a>
 800d2a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2aa:	b01d      	add	sp, #116	; 0x74
 800d2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2b0:	ab03      	add	r3, sp, #12
 800d2b2:	9300      	str	r3, [sp, #0]
 800d2b4:	4622      	mov	r2, r4
 800d2b6:	4b07      	ldr	r3, [pc, #28]	; (800d2d4 <_svfiprintf_r+0x1ec>)
 800d2b8:	a904      	add	r1, sp, #16
 800d2ba:	4640      	mov	r0, r8
 800d2bc:	f7fd f8c6 	bl	800a44c <_printf_i>
 800d2c0:	e7ea      	b.n	800d298 <_svfiprintf_r+0x1b0>
 800d2c2:	bf00      	nop
 800d2c4:	0800e9fc 	.word	0x0800e9fc
 800d2c8:	0800ea02 	.word	0x0800ea02
 800d2cc:	0800ea06 	.word	0x0800ea06
 800d2d0:	08009ee1 	.word	0x08009ee1
 800d2d4:	0800d035 	.word	0x0800d035

0800d2d8 <_sbrk_r>:
 800d2d8:	b538      	push	{r3, r4, r5, lr}
 800d2da:	4c06      	ldr	r4, [pc, #24]	; (800d2f4 <_sbrk_r+0x1c>)
 800d2dc:	2300      	movs	r3, #0
 800d2de:	4605      	mov	r5, r0
 800d2e0:	4608      	mov	r0, r1
 800d2e2:	6023      	str	r3, [r4, #0]
 800d2e4:	f7f7 fd78 	bl	8004dd8 <_sbrk>
 800d2e8:	1c43      	adds	r3, r0, #1
 800d2ea:	d102      	bne.n	800d2f2 <_sbrk_r+0x1a>
 800d2ec:	6823      	ldr	r3, [r4, #0]
 800d2ee:	b103      	cbz	r3, 800d2f2 <_sbrk_r+0x1a>
 800d2f0:	602b      	str	r3, [r5, #0]
 800d2f2:	bd38      	pop	{r3, r4, r5, pc}
 800d2f4:	20000db0 	.word	0x20000db0

0800d2f8 <nanf>:
 800d2f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800d300 <nanf+0x8>
 800d2fc:	4770      	bx	lr
 800d2fe:	bf00      	nop
 800d300:	7fc00000 	.word	0x7fc00000

0800d304 <__ascii_wctomb>:
 800d304:	b149      	cbz	r1, 800d31a <__ascii_wctomb+0x16>
 800d306:	2aff      	cmp	r2, #255	; 0xff
 800d308:	bf85      	ittet	hi
 800d30a:	238a      	movhi	r3, #138	; 0x8a
 800d30c:	6003      	strhi	r3, [r0, #0]
 800d30e:	700a      	strbls	r2, [r1, #0]
 800d310:	f04f 30ff 	movhi.w	r0, #4294967295
 800d314:	bf98      	it	ls
 800d316:	2001      	movls	r0, #1
 800d318:	4770      	bx	lr
 800d31a:	4608      	mov	r0, r1
 800d31c:	4770      	bx	lr

0800d31e <memmove>:
 800d31e:	4288      	cmp	r0, r1
 800d320:	b510      	push	{r4, lr}
 800d322:	eb01 0302 	add.w	r3, r1, r2
 800d326:	d807      	bhi.n	800d338 <memmove+0x1a>
 800d328:	1e42      	subs	r2, r0, #1
 800d32a:	4299      	cmp	r1, r3
 800d32c:	d00a      	beq.n	800d344 <memmove+0x26>
 800d32e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d332:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d336:	e7f8      	b.n	800d32a <memmove+0xc>
 800d338:	4283      	cmp	r3, r0
 800d33a:	d9f5      	bls.n	800d328 <memmove+0xa>
 800d33c:	1881      	adds	r1, r0, r2
 800d33e:	1ad2      	subs	r2, r2, r3
 800d340:	42d3      	cmn	r3, r2
 800d342:	d100      	bne.n	800d346 <memmove+0x28>
 800d344:	bd10      	pop	{r4, pc}
 800d346:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d34a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d34e:	e7f7      	b.n	800d340 <memmove+0x22>

0800d350 <__malloc_lock>:
 800d350:	4770      	bx	lr

0800d352 <__malloc_unlock>:
 800d352:	4770      	bx	lr

0800d354 <_realloc_r>:
 800d354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d356:	4607      	mov	r7, r0
 800d358:	4614      	mov	r4, r2
 800d35a:	460e      	mov	r6, r1
 800d35c:	b921      	cbnz	r1, 800d368 <_realloc_r+0x14>
 800d35e:	4611      	mov	r1, r2
 800d360:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d364:	f7ff be0c 	b.w	800cf80 <_malloc_r>
 800d368:	b922      	cbnz	r2, 800d374 <_realloc_r+0x20>
 800d36a:	f7ff fdbb 	bl	800cee4 <_free_r>
 800d36e:	4625      	mov	r5, r4
 800d370:	4628      	mov	r0, r5
 800d372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d374:	f000 f814 	bl	800d3a0 <_malloc_usable_size_r>
 800d378:	42a0      	cmp	r0, r4
 800d37a:	d20f      	bcs.n	800d39c <_realloc_r+0x48>
 800d37c:	4621      	mov	r1, r4
 800d37e:	4638      	mov	r0, r7
 800d380:	f7ff fdfe 	bl	800cf80 <_malloc_r>
 800d384:	4605      	mov	r5, r0
 800d386:	2800      	cmp	r0, #0
 800d388:	d0f2      	beq.n	800d370 <_realloc_r+0x1c>
 800d38a:	4631      	mov	r1, r6
 800d38c:	4622      	mov	r2, r4
 800d38e:	f7fc fcff 	bl	8009d90 <memcpy>
 800d392:	4631      	mov	r1, r6
 800d394:	4638      	mov	r0, r7
 800d396:	f7ff fda5 	bl	800cee4 <_free_r>
 800d39a:	e7e9      	b.n	800d370 <_realloc_r+0x1c>
 800d39c:	4635      	mov	r5, r6
 800d39e:	e7e7      	b.n	800d370 <_realloc_r+0x1c>

0800d3a0 <_malloc_usable_size_r>:
 800d3a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3a4:	1f18      	subs	r0, r3, #4
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	bfbc      	itt	lt
 800d3aa:	580b      	ldrlt	r3, [r1, r0]
 800d3ac:	18c0      	addlt	r0, r0, r3
 800d3ae:	4770      	bx	lr

0800d3b0 <cos>:
 800d3b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3b2:	ec51 0b10 	vmov	r0, r1, d0
 800d3b6:	4a1e      	ldr	r2, [pc, #120]	; (800d430 <cos+0x80>)
 800d3b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d3bc:	4293      	cmp	r3, r2
 800d3be:	dc06      	bgt.n	800d3ce <cos+0x1e>
 800d3c0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800d428 <cos+0x78>
 800d3c4:	f000 fb80 	bl	800dac8 <__kernel_cos>
 800d3c8:	ec51 0b10 	vmov	r0, r1, d0
 800d3cc:	e007      	b.n	800d3de <cos+0x2e>
 800d3ce:	4a19      	ldr	r2, [pc, #100]	; (800d434 <cos+0x84>)
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	dd09      	ble.n	800d3e8 <cos+0x38>
 800d3d4:	ee10 2a10 	vmov	r2, s0
 800d3d8:	460b      	mov	r3, r1
 800d3da:	f7f2 ff55 	bl	8000288 <__aeabi_dsub>
 800d3de:	ec41 0b10 	vmov	d0, r0, r1
 800d3e2:	b005      	add	sp, #20
 800d3e4:	f85d fb04 	ldr.w	pc, [sp], #4
 800d3e8:	4668      	mov	r0, sp
 800d3ea:	f000 f8c9 	bl	800d580 <__ieee754_rem_pio2>
 800d3ee:	f000 0003 	and.w	r0, r0, #3
 800d3f2:	2801      	cmp	r0, #1
 800d3f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3f8:	ed9d 0b00 	vldr	d0, [sp]
 800d3fc:	d007      	beq.n	800d40e <cos+0x5e>
 800d3fe:	2802      	cmp	r0, #2
 800d400:	d00e      	beq.n	800d420 <cos+0x70>
 800d402:	2800      	cmp	r0, #0
 800d404:	d0de      	beq.n	800d3c4 <cos+0x14>
 800d406:	2001      	movs	r0, #1
 800d408:	f000 ff66 	bl	800e2d8 <__kernel_sin>
 800d40c:	e7dc      	b.n	800d3c8 <cos+0x18>
 800d40e:	f000 ff63 	bl	800e2d8 <__kernel_sin>
 800d412:	ec53 2b10 	vmov	r2, r3, d0
 800d416:	ee10 0a10 	vmov	r0, s0
 800d41a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d41e:	e7de      	b.n	800d3de <cos+0x2e>
 800d420:	f000 fb52 	bl	800dac8 <__kernel_cos>
 800d424:	e7f5      	b.n	800d412 <cos+0x62>
 800d426:	bf00      	nop
	...
 800d430:	3fe921fb 	.word	0x3fe921fb
 800d434:	7fefffff 	.word	0x7fefffff

0800d438 <sin>:
 800d438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d43a:	ec51 0b10 	vmov	r0, r1, d0
 800d43e:	4a20      	ldr	r2, [pc, #128]	; (800d4c0 <sin+0x88>)
 800d440:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d444:	4293      	cmp	r3, r2
 800d446:	dc07      	bgt.n	800d458 <sin+0x20>
 800d448:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800d4b8 <sin+0x80>
 800d44c:	2000      	movs	r0, #0
 800d44e:	f000 ff43 	bl	800e2d8 <__kernel_sin>
 800d452:	ec51 0b10 	vmov	r0, r1, d0
 800d456:	e007      	b.n	800d468 <sin+0x30>
 800d458:	4a1a      	ldr	r2, [pc, #104]	; (800d4c4 <sin+0x8c>)
 800d45a:	4293      	cmp	r3, r2
 800d45c:	dd09      	ble.n	800d472 <sin+0x3a>
 800d45e:	ee10 2a10 	vmov	r2, s0
 800d462:	460b      	mov	r3, r1
 800d464:	f7f2 ff10 	bl	8000288 <__aeabi_dsub>
 800d468:	ec41 0b10 	vmov	d0, r0, r1
 800d46c:	b005      	add	sp, #20
 800d46e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d472:	4668      	mov	r0, sp
 800d474:	f000 f884 	bl	800d580 <__ieee754_rem_pio2>
 800d478:	f000 0003 	and.w	r0, r0, #3
 800d47c:	2801      	cmp	r0, #1
 800d47e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d482:	ed9d 0b00 	vldr	d0, [sp]
 800d486:	d004      	beq.n	800d492 <sin+0x5a>
 800d488:	2802      	cmp	r0, #2
 800d48a:	d005      	beq.n	800d498 <sin+0x60>
 800d48c:	b970      	cbnz	r0, 800d4ac <sin+0x74>
 800d48e:	2001      	movs	r0, #1
 800d490:	e7dd      	b.n	800d44e <sin+0x16>
 800d492:	f000 fb19 	bl	800dac8 <__kernel_cos>
 800d496:	e7dc      	b.n	800d452 <sin+0x1a>
 800d498:	2001      	movs	r0, #1
 800d49a:	f000 ff1d 	bl	800e2d8 <__kernel_sin>
 800d49e:	ec53 2b10 	vmov	r2, r3, d0
 800d4a2:	ee10 0a10 	vmov	r0, s0
 800d4a6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d4aa:	e7dd      	b.n	800d468 <sin+0x30>
 800d4ac:	f000 fb0c 	bl	800dac8 <__kernel_cos>
 800d4b0:	e7f5      	b.n	800d49e <sin+0x66>
 800d4b2:	bf00      	nop
 800d4b4:	f3af 8000 	nop.w
	...
 800d4c0:	3fe921fb 	.word	0x3fe921fb
 800d4c4:	7fefffff 	.word	0x7fefffff

0800d4c8 <sqrt>:
 800d4c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4cc:	ed2d 8b02 	vpush	{d8}
 800d4d0:	b08b      	sub	sp, #44	; 0x2c
 800d4d2:	ec55 4b10 	vmov	r4, r5, d0
 800d4d6:	f000 fa45 	bl	800d964 <__ieee754_sqrt>
 800d4da:	4b26      	ldr	r3, [pc, #152]	; (800d574 <sqrt+0xac>)
 800d4dc:	eeb0 8a40 	vmov.f32	s16, s0
 800d4e0:	eef0 8a60 	vmov.f32	s17, s1
 800d4e4:	f993 6000 	ldrsb.w	r6, [r3]
 800d4e8:	1c73      	adds	r3, r6, #1
 800d4ea:	d02a      	beq.n	800d542 <sqrt+0x7a>
 800d4ec:	4622      	mov	r2, r4
 800d4ee:	462b      	mov	r3, r5
 800d4f0:	4620      	mov	r0, r4
 800d4f2:	4629      	mov	r1, r5
 800d4f4:	f7f3 fb1a 	bl	8000b2c <__aeabi_dcmpun>
 800d4f8:	4607      	mov	r7, r0
 800d4fa:	bb10      	cbnz	r0, 800d542 <sqrt+0x7a>
 800d4fc:	f04f 0800 	mov.w	r8, #0
 800d500:	f04f 0900 	mov.w	r9, #0
 800d504:	4642      	mov	r2, r8
 800d506:	464b      	mov	r3, r9
 800d508:	4620      	mov	r0, r4
 800d50a:	4629      	mov	r1, r5
 800d50c:	f7f3 fae6 	bl	8000adc <__aeabi_dcmplt>
 800d510:	b1b8      	cbz	r0, 800d542 <sqrt+0x7a>
 800d512:	2301      	movs	r3, #1
 800d514:	9300      	str	r3, [sp, #0]
 800d516:	4b18      	ldr	r3, [pc, #96]	; (800d578 <sqrt+0xb0>)
 800d518:	9301      	str	r3, [sp, #4]
 800d51a:	9708      	str	r7, [sp, #32]
 800d51c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d520:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d524:	b9b6      	cbnz	r6, 800d554 <sqrt+0x8c>
 800d526:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800d52a:	4668      	mov	r0, sp
 800d52c:	f001 f81c 	bl	800e568 <matherr>
 800d530:	b1d0      	cbz	r0, 800d568 <sqrt+0xa0>
 800d532:	9b08      	ldr	r3, [sp, #32]
 800d534:	b11b      	cbz	r3, 800d53e <sqrt+0x76>
 800d536:	f7fc fc01 	bl	8009d3c <__errno>
 800d53a:	9b08      	ldr	r3, [sp, #32]
 800d53c:	6003      	str	r3, [r0, #0]
 800d53e:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d542:	eeb0 0a48 	vmov.f32	s0, s16
 800d546:	eef0 0a68 	vmov.f32	s1, s17
 800d54a:	b00b      	add	sp, #44	; 0x2c
 800d54c:	ecbd 8b02 	vpop	{d8}
 800d550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d554:	4642      	mov	r2, r8
 800d556:	464b      	mov	r3, r9
 800d558:	4640      	mov	r0, r8
 800d55a:	4649      	mov	r1, r9
 800d55c:	f7f3 f976 	bl	800084c <__aeabi_ddiv>
 800d560:	2e02      	cmp	r6, #2
 800d562:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d566:	d1e0      	bne.n	800d52a <sqrt+0x62>
 800d568:	f7fc fbe8 	bl	8009d3c <__errno>
 800d56c:	2321      	movs	r3, #33	; 0x21
 800d56e:	6003      	str	r3, [r0, #0]
 800d570:	e7df      	b.n	800d532 <sqrt+0x6a>
 800d572:	bf00      	nop
 800d574:	200001dc 	.word	0x200001dc
 800d578:	0800eb0e 	.word	0x0800eb0e
 800d57c:	00000000 	.word	0x00000000

0800d580 <__ieee754_rem_pio2>:
 800d580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d584:	ec57 6b10 	vmov	r6, r7, d0
 800d588:	4bc3      	ldr	r3, [pc, #780]	; (800d898 <__ieee754_rem_pio2+0x318>)
 800d58a:	b08d      	sub	sp, #52	; 0x34
 800d58c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800d590:	4598      	cmp	r8, r3
 800d592:	4604      	mov	r4, r0
 800d594:	9704      	str	r7, [sp, #16]
 800d596:	dc07      	bgt.n	800d5a8 <__ieee754_rem_pio2+0x28>
 800d598:	2200      	movs	r2, #0
 800d59a:	2300      	movs	r3, #0
 800d59c:	ed84 0b00 	vstr	d0, [r4]
 800d5a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d5a4:	2500      	movs	r5, #0
 800d5a6:	e027      	b.n	800d5f8 <__ieee754_rem_pio2+0x78>
 800d5a8:	4bbc      	ldr	r3, [pc, #752]	; (800d89c <__ieee754_rem_pio2+0x31c>)
 800d5aa:	4598      	cmp	r8, r3
 800d5ac:	dc75      	bgt.n	800d69a <__ieee754_rem_pio2+0x11a>
 800d5ae:	9b04      	ldr	r3, [sp, #16]
 800d5b0:	4dbb      	ldr	r5, [pc, #748]	; (800d8a0 <__ieee754_rem_pio2+0x320>)
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	ee10 0a10 	vmov	r0, s0
 800d5b8:	a3a9      	add	r3, pc, #676	; (adr r3, 800d860 <__ieee754_rem_pio2+0x2e0>)
 800d5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5be:	4639      	mov	r1, r7
 800d5c0:	dd36      	ble.n	800d630 <__ieee754_rem_pio2+0xb0>
 800d5c2:	f7f2 fe61 	bl	8000288 <__aeabi_dsub>
 800d5c6:	45a8      	cmp	r8, r5
 800d5c8:	4606      	mov	r6, r0
 800d5ca:	460f      	mov	r7, r1
 800d5cc:	d018      	beq.n	800d600 <__ieee754_rem_pio2+0x80>
 800d5ce:	a3a6      	add	r3, pc, #664	; (adr r3, 800d868 <__ieee754_rem_pio2+0x2e8>)
 800d5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5d4:	f7f2 fe58 	bl	8000288 <__aeabi_dsub>
 800d5d8:	4602      	mov	r2, r0
 800d5da:	460b      	mov	r3, r1
 800d5dc:	e9c4 2300 	strd	r2, r3, [r4]
 800d5e0:	4630      	mov	r0, r6
 800d5e2:	4639      	mov	r1, r7
 800d5e4:	f7f2 fe50 	bl	8000288 <__aeabi_dsub>
 800d5e8:	a39f      	add	r3, pc, #636	; (adr r3, 800d868 <__ieee754_rem_pio2+0x2e8>)
 800d5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ee:	f7f2 fe4b 	bl	8000288 <__aeabi_dsub>
 800d5f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d5f6:	2501      	movs	r5, #1
 800d5f8:	4628      	mov	r0, r5
 800d5fa:	b00d      	add	sp, #52	; 0x34
 800d5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d600:	a39b      	add	r3, pc, #620	; (adr r3, 800d870 <__ieee754_rem_pio2+0x2f0>)
 800d602:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d606:	f7f2 fe3f 	bl	8000288 <__aeabi_dsub>
 800d60a:	a39b      	add	r3, pc, #620	; (adr r3, 800d878 <__ieee754_rem_pio2+0x2f8>)
 800d60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d610:	4606      	mov	r6, r0
 800d612:	460f      	mov	r7, r1
 800d614:	f7f2 fe38 	bl	8000288 <__aeabi_dsub>
 800d618:	4602      	mov	r2, r0
 800d61a:	460b      	mov	r3, r1
 800d61c:	e9c4 2300 	strd	r2, r3, [r4]
 800d620:	4630      	mov	r0, r6
 800d622:	4639      	mov	r1, r7
 800d624:	f7f2 fe30 	bl	8000288 <__aeabi_dsub>
 800d628:	a393      	add	r3, pc, #588	; (adr r3, 800d878 <__ieee754_rem_pio2+0x2f8>)
 800d62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62e:	e7de      	b.n	800d5ee <__ieee754_rem_pio2+0x6e>
 800d630:	f7f2 fe2c 	bl	800028c <__adddf3>
 800d634:	45a8      	cmp	r8, r5
 800d636:	4606      	mov	r6, r0
 800d638:	460f      	mov	r7, r1
 800d63a:	d016      	beq.n	800d66a <__ieee754_rem_pio2+0xea>
 800d63c:	a38a      	add	r3, pc, #552	; (adr r3, 800d868 <__ieee754_rem_pio2+0x2e8>)
 800d63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d642:	f7f2 fe23 	bl	800028c <__adddf3>
 800d646:	4602      	mov	r2, r0
 800d648:	460b      	mov	r3, r1
 800d64a:	e9c4 2300 	strd	r2, r3, [r4]
 800d64e:	4630      	mov	r0, r6
 800d650:	4639      	mov	r1, r7
 800d652:	f7f2 fe19 	bl	8000288 <__aeabi_dsub>
 800d656:	a384      	add	r3, pc, #528	; (adr r3, 800d868 <__ieee754_rem_pio2+0x2e8>)
 800d658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d65c:	f7f2 fe16 	bl	800028c <__adddf3>
 800d660:	f04f 35ff 	mov.w	r5, #4294967295
 800d664:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d668:	e7c6      	b.n	800d5f8 <__ieee754_rem_pio2+0x78>
 800d66a:	a381      	add	r3, pc, #516	; (adr r3, 800d870 <__ieee754_rem_pio2+0x2f0>)
 800d66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d670:	f7f2 fe0c 	bl	800028c <__adddf3>
 800d674:	a380      	add	r3, pc, #512	; (adr r3, 800d878 <__ieee754_rem_pio2+0x2f8>)
 800d676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d67a:	4606      	mov	r6, r0
 800d67c:	460f      	mov	r7, r1
 800d67e:	f7f2 fe05 	bl	800028c <__adddf3>
 800d682:	4602      	mov	r2, r0
 800d684:	460b      	mov	r3, r1
 800d686:	e9c4 2300 	strd	r2, r3, [r4]
 800d68a:	4630      	mov	r0, r6
 800d68c:	4639      	mov	r1, r7
 800d68e:	f7f2 fdfb 	bl	8000288 <__aeabi_dsub>
 800d692:	a379      	add	r3, pc, #484	; (adr r3, 800d878 <__ieee754_rem_pio2+0x2f8>)
 800d694:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d698:	e7e0      	b.n	800d65c <__ieee754_rem_pio2+0xdc>
 800d69a:	4b82      	ldr	r3, [pc, #520]	; (800d8a4 <__ieee754_rem_pio2+0x324>)
 800d69c:	4598      	cmp	r8, r3
 800d69e:	f300 80d0 	bgt.w	800d842 <__ieee754_rem_pio2+0x2c2>
 800d6a2:	f000 fed3 	bl	800e44c <fabs>
 800d6a6:	ec57 6b10 	vmov	r6, r7, d0
 800d6aa:	ee10 0a10 	vmov	r0, s0
 800d6ae:	a374      	add	r3, pc, #464	; (adr r3, 800d880 <__ieee754_rem_pio2+0x300>)
 800d6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b4:	4639      	mov	r1, r7
 800d6b6:	f7f2 ff9f 	bl	80005f8 <__aeabi_dmul>
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	4b7a      	ldr	r3, [pc, #488]	; (800d8a8 <__ieee754_rem_pio2+0x328>)
 800d6be:	f7f2 fde5 	bl	800028c <__adddf3>
 800d6c2:	f7f3 fa49 	bl	8000b58 <__aeabi_d2iz>
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	f7f2 ff2c 	bl	8000524 <__aeabi_i2d>
 800d6cc:	a364      	add	r3, pc, #400	; (adr r3, 800d860 <__ieee754_rem_pio2+0x2e0>)
 800d6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d6d6:	f7f2 ff8f 	bl	80005f8 <__aeabi_dmul>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	460b      	mov	r3, r1
 800d6de:	4630      	mov	r0, r6
 800d6e0:	4639      	mov	r1, r7
 800d6e2:	f7f2 fdd1 	bl	8000288 <__aeabi_dsub>
 800d6e6:	a360      	add	r3, pc, #384	; (adr r3, 800d868 <__ieee754_rem_pio2+0x2e8>)
 800d6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ec:	4682      	mov	sl, r0
 800d6ee:	468b      	mov	fp, r1
 800d6f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6f4:	f7f2 ff80 	bl	80005f8 <__aeabi_dmul>
 800d6f8:	2d1f      	cmp	r5, #31
 800d6fa:	4606      	mov	r6, r0
 800d6fc:	460f      	mov	r7, r1
 800d6fe:	dc0c      	bgt.n	800d71a <__ieee754_rem_pio2+0x19a>
 800d700:	1e6a      	subs	r2, r5, #1
 800d702:	4b6a      	ldr	r3, [pc, #424]	; (800d8ac <__ieee754_rem_pio2+0x32c>)
 800d704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d708:	4543      	cmp	r3, r8
 800d70a:	d006      	beq.n	800d71a <__ieee754_rem_pio2+0x19a>
 800d70c:	4632      	mov	r2, r6
 800d70e:	463b      	mov	r3, r7
 800d710:	4650      	mov	r0, sl
 800d712:	4659      	mov	r1, fp
 800d714:	f7f2 fdb8 	bl	8000288 <__aeabi_dsub>
 800d718:	e00e      	b.n	800d738 <__ieee754_rem_pio2+0x1b8>
 800d71a:	4632      	mov	r2, r6
 800d71c:	463b      	mov	r3, r7
 800d71e:	4650      	mov	r0, sl
 800d720:	4659      	mov	r1, fp
 800d722:	f7f2 fdb1 	bl	8000288 <__aeabi_dsub>
 800d726:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d72a:	9305      	str	r3, [sp, #20]
 800d72c:	9a05      	ldr	r2, [sp, #20]
 800d72e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d732:	1ad3      	subs	r3, r2, r3
 800d734:	2b10      	cmp	r3, #16
 800d736:	dc02      	bgt.n	800d73e <__ieee754_rem_pio2+0x1be>
 800d738:	e9c4 0100 	strd	r0, r1, [r4]
 800d73c:	e039      	b.n	800d7b2 <__ieee754_rem_pio2+0x232>
 800d73e:	a34c      	add	r3, pc, #304	; (adr r3, 800d870 <__ieee754_rem_pio2+0x2f0>)
 800d740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d744:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d748:	f7f2 ff56 	bl	80005f8 <__aeabi_dmul>
 800d74c:	4606      	mov	r6, r0
 800d74e:	460f      	mov	r7, r1
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4650      	mov	r0, sl
 800d756:	4659      	mov	r1, fp
 800d758:	f7f2 fd96 	bl	8000288 <__aeabi_dsub>
 800d75c:	4602      	mov	r2, r0
 800d75e:	460b      	mov	r3, r1
 800d760:	4680      	mov	r8, r0
 800d762:	4689      	mov	r9, r1
 800d764:	4650      	mov	r0, sl
 800d766:	4659      	mov	r1, fp
 800d768:	f7f2 fd8e 	bl	8000288 <__aeabi_dsub>
 800d76c:	4632      	mov	r2, r6
 800d76e:	463b      	mov	r3, r7
 800d770:	f7f2 fd8a 	bl	8000288 <__aeabi_dsub>
 800d774:	a340      	add	r3, pc, #256	; (adr r3, 800d878 <__ieee754_rem_pio2+0x2f8>)
 800d776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77a:	4606      	mov	r6, r0
 800d77c:	460f      	mov	r7, r1
 800d77e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d782:	f7f2 ff39 	bl	80005f8 <__aeabi_dmul>
 800d786:	4632      	mov	r2, r6
 800d788:	463b      	mov	r3, r7
 800d78a:	f7f2 fd7d 	bl	8000288 <__aeabi_dsub>
 800d78e:	4602      	mov	r2, r0
 800d790:	460b      	mov	r3, r1
 800d792:	4606      	mov	r6, r0
 800d794:	460f      	mov	r7, r1
 800d796:	4640      	mov	r0, r8
 800d798:	4649      	mov	r1, r9
 800d79a:	f7f2 fd75 	bl	8000288 <__aeabi_dsub>
 800d79e:	9a05      	ldr	r2, [sp, #20]
 800d7a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d7a4:	1ad3      	subs	r3, r2, r3
 800d7a6:	2b31      	cmp	r3, #49	; 0x31
 800d7a8:	dc20      	bgt.n	800d7ec <__ieee754_rem_pio2+0x26c>
 800d7aa:	e9c4 0100 	strd	r0, r1, [r4]
 800d7ae:	46c2      	mov	sl, r8
 800d7b0:	46cb      	mov	fp, r9
 800d7b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d7b6:	4650      	mov	r0, sl
 800d7b8:	4642      	mov	r2, r8
 800d7ba:	464b      	mov	r3, r9
 800d7bc:	4659      	mov	r1, fp
 800d7be:	f7f2 fd63 	bl	8000288 <__aeabi_dsub>
 800d7c2:	463b      	mov	r3, r7
 800d7c4:	4632      	mov	r2, r6
 800d7c6:	f7f2 fd5f 	bl	8000288 <__aeabi_dsub>
 800d7ca:	9b04      	ldr	r3, [sp, #16]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d7d2:	f6bf af11 	bge.w	800d5f8 <__ieee754_rem_pio2+0x78>
 800d7d6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d7da:	6063      	str	r3, [r4, #4]
 800d7dc:	f8c4 8000 	str.w	r8, [r4]
 800d7e0:	60a0      	str	r0, [r4, #8]
 800d7e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7e6:	60e3      	str	r3, [r4, #12]
 800d7e8:	426d      	negs	r5, r5
 800d7ea:	e705      	b.n	800d5f8 <__ieee754_rem_pio2+0x78>
 800d7ec:	a326      	add	r3, pc, #152	; (adr r3, 800d888 <__ieee754_rem_pio2+0x308>)
 800d7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7f6:	f7f2 feff 	bl	80005f8 <__aeabi_dmul>
 800d7fa:	4606      	mov	r6, r0
 800d7fc:	460f      	mov	r7, r1
 800d7fe:	4602      	mov	r2, r0
 800d800:	460b      	mov	r3, r1
 800d802:	4640      	mov	r0, r8
 800d804:	4649      	mov	r1, r9
 800d806:	f7f2 fd3f 	bl	8000288 <__aeabi_dsub>
 800d80a:	4602      	mov	r2, r0
 800d80c:	460b      	mov	r3, r1
 800d80e:	4682      	mov	sl, r0
 800d810:	468b      	mov	fp, r1
 800d812:	4640      	mov	r0, r8
 800d814:	4649      	mov	r1, r9
 800d816:	f7f2 fd37 	bl	8000288 <__aeabi_dsub>
 800d81a:	4632      	mov	r2, r6
 800d81c:	463b      	mov	r3, r7
 800d81e:	f7f2 fd33 	bl	8000288 <__aeabi_dsub>
 800d822:	a31b      	add	r3, pc, #108	; (adr r3, 800d890 <__ieee754_rem_pio2+0x310>)
 800d824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d828:	4606      	mov	r6, r0
 800d82a:	460f      	mov	r7, r1
 800d82c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d830:	f7f2 fee2 	bl	80005f8 <__aeabi_dmul>
 800d834:	4632      	mov	r2, r6
 800d836:	463b      	mov	r3, r7
 800d838:	f7f2 fd26 	bl	8000288 <__aeabi_dsub>
 800d83c:	4606      	mov	r6, r0
 800d83e:	460f      	mov	r7, r1
 800d840:	e764      	b.n	800d70c <__ieee754_rem_pio2+0x18c>
 800d842:	4b1b      	ldr	r3, [pc, #108]	; (800d8b0 <__ieee754_rem_pio2+0x330>)
 800d844:	4598      	cmp	r8, r3
 800d846:	dd35      	ble.n	800d8b4 <__ieee754_rem_pio2+0x334>
 800d848:	ee10 2a10 	vmov	r2, s0
 800d84c:	463b      	mov	r3, r7
 800d84e:	4630      	mov	r0, r6
 800d850:	4639      	mov	r1, r7
 800d852:	f7f2 fd19 	bl	8000288 <__aeabi_dsub>
 800d856:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d85a:	e9c4 0100 	strd	r0, r1, [r4]
 800d85e:	e6a1      	b.n	800d5a4 <__ieee754_rem_pio2+0x24>
 800d860:	54400000 	.word	0x54400000
 800d864:	3ff921fb 	.word	0x3ff921fb
 800d868:	1a626331 	.word	0x1a626331
 800d86c:	3dd0b461 	.word	0x3dd0b461
 800d870:	1a600000 	.word	0x1a600000
 800d874:	3dd0b461 	.word	0x3dd0b461
 800d878:	2e037073 	.word	0x2e037073
 800d87c:	3ba3198a 	.word	0x3ba3198a
 800d880:	6dc9c883 	.word	0x6dc9c883
 800d884:	3fe45f30 	.word	0x3fe45f30
 800d888:	2e000000 	.word	0x2e000000
 800d88c:	3ba3198a 	.word	0x3ba3198a
 800d890:	252049c1 	.word	0x252049c1
 800d894:	397b839a 	.word	0x397b839a
 800d898:	3fe921fb 	.word	0x3fe921fb
 800d89c:	4002d97b 	.word	0x4002d97b
 800d8a0:	3ff921fb 	.word	0x3ff921fb
 800d8a4:	413921fb 	.word	0x413921fb
 800d8a8:	3fe00000 	.word	0x3fe00000
 800d8ac:	0800eb14 	.word	0x0800eb14
 800d8b0:	7fefffff 	.word	0x7fefffff
 800d8b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d8b8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800d8bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	460f      	mov	r7, r1
 800d8c4:	f7f3 f948 	bl	8000b58 <__aeabi_d2iz>
 800d8c8:	f7f2 fe2c 	bl	8000524 <__aeabi_i2d>
 800d8cc:	4602      	mov	r2, r0
 800d8ce:	460b      	mov	r3, r1
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d8d8:	f7f2 fcd6 	bl	8000288 <__aeabi_dsub>
 800d8dc:	2200      	movs	r2, #0
 800d8de:	4b1f      	ldr	r3, [pc, #124]	; (800d95c <__ieee754_rem_pio2+0x3dc>)
 800d8e0:	f7f2 fe8a 	bl	80005f8 <__aeabi_dmul>
 800d8e4:	460f      	mov	r7, r1
 800d8e6:	4606      	mov	r6, r0
 800d8e8:	f7f3 f936 	bl	8000b58 <__aeabi_d2iz>
 800d8ec:	f7f2 fe1a 	bl	8000524 <__aeabi_i2d>
 800d8f0:	4602      	mov	r2, r0
 800d8f2:	460b      	mov	r3, r1
 800d8f4:	4630      	mov	r0, r6
 800d8f6:	4639      	mov	r1, r7
 800d8f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d8fc:	f7f2 fcc4 	bl	8000288 <__aeabi_dsub>
 800d900:	2200      	movs	r2, #0
 800d902:	4b16      	ldr	r3, [pc, #88]	; (800d95c <__ieee754_rem_pio2+0x3dc>)
 800d904:	f7f2 fe78 	bl	80005f8 <__aeabi_dmul>
 800d908:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800d90c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800d910:	f04f 0803 	mov.w	r8, #3
 800d914:	2600      	movs	r6, #0
 800d916:	2700      	movs	r7, #0
 800d918:	4632      	mov	r2, r6
 800d91a:	463b      	mov	r3, r7
 800d91c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d920:	f108 3aff 	add.w	sl, r8, #4294967295
 800d924:	f7f3 f8d0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d928:	b9b0      	cbnz	r0, 800d958 <__ieee754_rem_pio2+0x3d8>
 800d92a:	4b0d      	ldr	r3, [pc, #52]	; (800d960 <__ieee754_rem_pio2+0x3e0>)
 800d92c:	9301      	str	r3, [sp, #4]
 800d92e:	2302      	movs	r3, #2
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	462a      	mov	r2, r5
 800d934:	4643      	mov	r3, r8
 800d936:	4621      	mov	r1, r4
 800d938:	a806      	add	r0, sp, #24
 800d93a:	f000 f98d 	bl	800dc58 <__kernel_rem_pio2>
 800d93e:	9b04      	ldr	r3, [sp, #16]
 800d940:	2b00      	cmp	r3, #0
 800d942:	4605      	mov	r5, r0
 800d944:	f6bf ae58 	bge.w	800d5f8 <__ieee754_rem_pio2+0x78>
 800d948:	6863      	ldr	r3, [r4, #4]
 800d94a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d94e:	6063      	str	r3, [r4, #4]
 800d950:	68e3      	ldr	r3, [r4, #12]
 800d952:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d956:	e746      	b.n	800d7e6 <__ieee754_rem_pio2+0x266>
 800d958:	46d0      	mov	r8, sl
 800d95a:	e7dd      	b.n	800d918 <__ieee754_rem_pio2+0x398>
 800d95c:	41700000 	.word	0x41700000
 800d960:	0800eb94 	.word	0x0800eb94

0800d964 <__ieee754_sqrt>:
 800d964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d968:	4955      	ldr	r1, [pc, #340]	; (800dac0 <__ieee754_sqrt+0x15c>)
 800d96a:	ec55 4b10 	vmov	r4, r5, d0
 800d96e:	43a9      	bics	r1, r5
 800d970:	462b      	mov	r3, r5
 800d972:	462a      	mov	r2, r5
 800d974:	d112      	bne.n	800d99c <__ieee754_sqrt+0x38>
 800d976:	ee10 2a10 	vmov	r2, s0
 800d97a:	ee10 0a10 	vmov	r0, s0
 800d97e:	4629      	mov	r1, r5
 800d980:	f7f2 fe3a 	bl	80005f8 <__aeabi_dmul>
 800d984:	4602      	mov	r2, r0
 800d986:	460b      	mov	r3, r1
 800d988:	4620      	mov	r0, r4
 800d98a:	4629      	mov	r1, r5
 800d98c:	f7f2 fc7e 	bl	800028c <__adddf3>
 800d990:	4604      	mov	r4, r0
 800d992:	460d      	mov	r5, r1
 800d994:	ec45 4b10 	vmov	d0, r4, r5
 800d998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d99c:	2d00      	cmp	r5, #0
 800d99e:	ee10 0a10 	vmov	r0, s0
 800d9a2:	4621      	mov	r1, r4
 800d9a4:	dc0f      	bgt.n	800d9c6 <__ieee754_sqrt+0x62>
 800d9a6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d9aa:	4330      	orrs	r0, r6
 800d9ac:	d0f2      	beq.n	800d994 <__ieee754_sqrt+0x30>
 800d9ae:	b155      	cbz	r5, 800d9c6 <__ieee754_sqrt+0x62>
 800d9b0:	ee10 2a10 	vmov	r2, s0
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	4629      	mov	r1, r5
 800d9b8:	f7f2 fc66 	bl	8000288 <__aeabi_dsub>
 800d9bc:	4602      	mov	r2, r0
 800d9be:	460b      	mov	r3, r1
 800d9c0:	f7f2 ff44 	bl	800084c <__aeabi_ddiv>
 800d9c4:	e7e4      	b.n	800d990 <__ieee754_sqrt+0x2c>
 800d9c6:	151b      	asrs	r3, r3, #20
 800d9c8:	d073      	beq.n	800dab2 <__ieee754_sqrt+0x14e>
 800d9ca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d9ce:	07dd      	lsls	r5, r3, #31
 800d9d0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d9d4:	bf48      	it	mi
 800d9d6:	0fc8      	lsrmi	r0, r1, #31
 800d9d8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800d9dc:	bf44      	itt	mi
 800d9de:	0049      	lslmi	r1, r1, #1
 800d9e0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800d9e4:	2500      	movs	r5, #0
 800d9e6:	1058      	asrs	r0, r3, #1
 800d9e8:	0fcb      	lsrs	r3, r1, #31
 800d9ea:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800d9ee:	0049      	lsls	r1, r1, #1
 800d9f0:	2316      	movs	r3, #22
 800d9f2:	462c      	mov	r4, r5
 800d9f4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800d9f8:	19a7      	adds	r7, r4, r6
 800d9fa:	4297      	cmp	r7, r2
 800d9fc:	bfde      	ittt	le
 800d9fe:	19bc      	addle	r4, r7, r6
 800da00:	1bd2      	suble	r2, r2, r7
 800da02:	19ad      	addle	r5, r5, r6
 800da04:	0fcf      	lsrs	r7, r1, #31
 800da06:	3b01      	subs	r3, #1
 800da08:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800da0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800da10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800da14:	d1f0      	bne.n	800d9f8 <__ieee754_sqrt+0x94>
 800da16:	f04f 0c20 	mov.w	ip, #32
 800da1a:	469e      	mov	lr, r3
 800da1c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800da20:	42a2      	cmp	r2, r4
 800da22:	eb06 070e 	add.w	r7, r6, lr
 800da26:	dc02      	bgt.n	800da2e <__ieee754_sqrt+0xca>
 800da28:	d112      	bne.n	800da50 <__ieee754_sqrt+0xec>
 800da2a:	428f      	cmp	r7, r1
 800da2c:	d810      	bhi.n	800da50 <__ieee754_sqrt+0xec>
 800da2e:	2f00      	cmp	r7, #0
 800da30:	eb07 0e06 	add.w	lr, r7, r6
 800da34:	da42      	bge.n	800dabc <__ieee754_sqrt+0x158>
 800da36:	f1be 0f00 	cmp.w	lr, #0
 800da3a:	db3f      	blt.n	800dabc <__ieee754_sqrt+0x158>
 800da3c:	f104 0801 	add.w	r8, r4, #1
 800da40:	1b12      	subs	r2, r2, r4
 800da42:	428f      	cmp	r7, r1
 800da44:	bf88      	it	hi
 800da46:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800da4a:	1bc9      	subs	r1, r1, r7
 800da4c:	4433      	add	r3, r6
 800da4e:	4644      	mov	r4, r8
 800da50:	0052      	lsls	r2, r2, #1
 800da52:	f1bc 0c01 	subs.w	ip, ip, #1
 800da56:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800da5a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800da5e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800da62:	d1dd      	bne.n	800da20 <__ieee754_sqrt+0xbc>
 800da64:	430a      	orrs	r2, r1
 800da66:	d006      	beq.n	800da76 <__ieee754_sqrt+0x112>
 800da68:	1c5c      	adds	r4, r3, #1
 800da6a:	bf13      	iteet	ne
 800da6c:	3301      	addne	r3, #1
 800da6e:	3501      	addeq	r5, #1
 800da70:	4663      	moveq	r3, ip
 800da72:	f023 0301 	bicne.w	r3, r3, #1
 800da76:	106a      	asrs	r2, r5, #1
 800da78:	085b      	lsrs	r3, r3, #1
 800da7a:	07e9      	lsls	r1, r5, #31
 800da7c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800da80:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800da84:	bf48      	it	mi
 800da86:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800da8a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800da8e:	461c      	mov	r4, r3
 800da90:	e780      	b.n	800d994 <__ieee754_sqrt+0x30>
 800da92:	0aca      	lsrs	r2, r1, #11
 800da94:	3815      	subs	r0, #21
 800da96:	0549      	lsls	r1, r1, #21
 800da98:	2a00      	cmp	r2, #0
 800da9a:	d0fa      	beq.n	800da92 <__ieee754_sqrt+0x12e>
 800da9c:	02d6      	lsls	r6, r2, #11
 800da9e:	d50a      	bpl.n	800dab6 <__ieee754_sqrt+0x152>
 800daa0:	f1c3 0420 	rsb	r4, r3, #32
 800daa4:	fa21 f404 	lsr.w	r4, r1, r4
 800daa8:	1e5d      	subs	r5, r3, #1
 800daaa:	4099      	lsls	r1, r3
 800daac:	4322      	orrs	r2, r4
 800daae:	1b43      	subs	r3, r0, r5
 800dab0:	e78b      	b.n	800d9ca <__ieee754_sqrt+0x66>
 800dab2:	4618      	mov	r0, r3
 800dab4:	e7f0      	b.n	800da98 <__ieee754_sqrt+0x134>
 800dab6:	0052      	lsls	r2, r2, #1
 800dab8:	3301      	adds	r3, #1
 800daba:	e7ef      	b.n	800da9c <__ieee754_sqrt+0x138>
 800dabc:	46a0      	mov	r8, r4
 800dabe:	e7bf      	b.n	800da40 <__ieee754_sqrt+0xdc>
 800dac0:	7ff00000 	.word	0x7ff00000
 800dac4:	00000000 	.word	0x00000000

0800dac8 <__kernel_cos>:
 800dac8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dacc:	ec59 8b10 	vmov	r8, r9, d0
 800dad0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800dad4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800dad8:	ed2d 8b02 	vpush	{d8}
 800dadc:	eeb0 8a41 	vmov.f32	s16, s2
 800dae0:	eef0 8a61 	vmov.f32	s17, s3
 800dae4:	da07      	bge.n	800daf6 <__kernel_cos+0x2e>
 800dae6:	ee10 0a10 	vmov	r0, s0
 800daea:	4649      	mov	r1, r9
 800daec:	f7f3 f834 	bl	8000b58 <__aeabi_d2iz>
 800daf0:	2800      	cmp	r0, #0
 800daf2:	f000 8089 	beq.w	800dc08 <__kernel_cos+0x140>
 800daf6:	4642      	mov	r2, r8
 800daf8:	464b      	mov	r3, r9
 800dafa:	4640      	mov	r0, r8
 800dafc:	4649      	mov	r1, r9
 800dafe:	f7f2 fd7b 	bl	80005f8 <__aeabi_dmul>
 800db02:	2200      	movs	r2, #0
 800db04:	4b4e      	ldr	r3, [pc, #312]	; (800dc40 <__kernel_cos+0x178>)
 800db06:	4604      	mov	r4, r0
 800db08:	460d      	mov	r5, r1
 800db0a:	f7f2 fd75 	bl	80005f8 <__aeabi_dmul>
 800db0e:	a340      	add	r3, pc, #256	; (adr r3, 800dc10 <__kernel_cos+0x148>)
 800db10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db14:	4682      	mov	sl, r0
 800db16:	468b      	mov	fp, r1
 800db18:	4620      	mov	r0, r4
 800db1a:	4629      	mov	r1, r5
 800db1c:	f7f2 fd6c 	bl	80005f8 <__aeabi_dmul>
 800db20:	a33d      	add	r3, pc, #244	; (adr r3, 800dc18 <__kernel_cos+0x150>)
 800db22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db26:	f7f2 fbb1 	bl	800028c <__adddf3>
 800db2a:	4622      	mov	r2, r4
 800db2c:	462b      	mov	r3, r5
 800db2e:	f7f2 fd63 	bl	80005f8 <__aeabi_dmul>
 800db32:	a33b      	add	r3, pc, #236	; (adr r3, 800dc20 <__kernel_cos+0x158>)
 800db34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db38:	f7f2 fba6 	bl	8000288 <__aeabi_dsub>
 800db3c:	4622      	mov	r2, r4
 800db3e:	462b      	mov	r3, r5
 800db40:	f7f2 fd5a 	bl	80005f8 <__aeabi_dmul>
 800db44:	a338      	add	r3, pc, #224	; (adr r3, 800dc28 <__kernel_cos+0x160>)
 800db46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db4a:	f7f2 fb9f 	bl	800028c <__adddf3>
 800db4e:	4622      	mov	r2, r4
 800db50:	462b      	mov	r3, r5
 800db52:	f7f2 fd51 	bl	80005f8 <__aeabi_dmul>
 800db56:	a336      	add	r3, pc, #216	; (adr r3, 800dc30 <__kernel_cos+0x168>)
 800db58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db5c:	f7f2 fb94 	bl	8000288 <__aeabi_dsub>
 800db60:	4622      	mov	r2, r4
 800db62:	462b      	mov	r3, r5
 800db64:	f7f2 fd48 	bl	80005f8 <__aeabi_dmul>
 800db68:	a333      	add	r3, pc, #204	; (adr r3, 800dc38 <__kernel_cos+0x170>)
 800db6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db6e:	f7f2 fb8d 	bl	800028c <__adddf3>
 800db72:	4622      	mov	r2, r4
 800db74:	462b      	mov	r3, r5
 800db76:	f7f2 fd3f 	bl	80005f8 <__aeabi_dmul>
 800db7a:	4622      	mov	r2, r4
 800db7c:	462b      	mov	r3, r5
 800db7e:	f7f2 fd3b 	bl	80005f8 <__aeabi_dmul>
 800db82:	ec53 2b18 	vmov	r2, r3, d8
 800db86:	4604      	mov	r4, r0
 800db88:	460d      	mov	r5, r1
 800db8a:	4640      	mov	r0, r8
 800db8c:	4649      	mov	r1, r9
 800db8e:	f7f2 fd33 	bl	80005f8 <__aeabi_dmul>
 800db92:	460b      	mov	r3, r1
 800db94:	4602      	mov	r2, r0
 800db96:	4629      	mov	r1, r5
 800db98:	4620      	mov	r0, r4
 800db9a:	f7f2 fb75 	bl	8000288 <__aeabi_dsub>
 800db9e:	4b29      	ldr	r3, [pc, #164]	; (800dc44 <__kernel_cos+0x17c>)
 800dba0:	429e      	cmp	r6, r3
 800dba2:	4680      	mov	r8, r0
 800dba4:	4689      	mov	r9, r1
 800dba6:	dc11      	bgt.n	800dbcc <__kernel_cos+0x104>
 800dba8:	4602      	mov	r2, r0
 800dbaa:	460b      	mov	r3, r1
 800dbac:	4650      	mov	r0, sl
 800dbae:	4659      	mov	r1, fp
 800dbb0:	f7f2 fb6a 	bl	8000288 <__aeabi_dsub>
 800dbb4:	460b      	mov	r3, r1
 800dbb6:	4924      	ldr	r1, [pc, #144]	; (800dc48 <__kernel_cos+0x180>)
 800dbb8:	4602      	mov	r2, r0
 800dbba:	2000      	movs	r0, #0
 800dbbc:	f7f2 fb64 	bl	8000288 <__aeabi_dsub>
 800dbc0:	ecbd 8b02 	vpop	{d8}
 800dbc4:	ec41 0b10 	vmov	d0, r0, r1
 800dbc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbcc:	4b1f      	ldr	r3, [pc, #124]	; (800dc4c <__kernel_cos+0x184>)
 800dbce:	491e      	ldr	r1, [pc, #120]	; (800dc48 <__kernel_cos+0x180>)
 800dbd0:	429e      	cmp	r6, r3
 800dbd2:	bfcc      	ite	gt
 800dbd4:	4d1e      	ldrgt	r5, [pc, #120]	; (800dc50 <__kernel_cos+0x188>)
 800dbd6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800dbda:	2400      	movs	r4, #0
 800dbdc:	4622      	mov	r2, r4
 800dbde:	462b      	mov	r3, r5
 800dbe0:	2000      	movs	r0, #0
 800dbe2:	f7f2 fb51 	bl	8000288 <__aeabi_dsub>
 800dbe6:	4622      	mov	r2, r4
 800dbe8:	4606      	mov	r6, r0
 800dbea:	460f      	mov	r7, r1
 800dbec:	462b      	mov	r3, r5
 800dbee:	4650      	mov	r0, sl
 800dbf0:	4659      	mov	r1, fp
 800dbf2:	f7f2 fb49 	bl	8000288 <__aeabi_dsub>
 800dbf6:	4642      	mov	r2, r8
 800dbf8:	464b      	mov	r3, r9
 800dbfa:	f7f2 fb45 	bl	8000288 <__aeabi_dsub>
 800dbfe:	4602      	mov	r2, r0
 800dc00:	460b      	mov	r3, r1
 800dc02:	4630      	mov	r0, r6
 800dc04:	4639      	mov	r1, r7
 800dc06:	e7d9      	b.n	800dbbc <__kernel_cos+0xf4>
 800dc08:	2000      	movs	r0, #0
 800dc0a:	490f      	ldr	r1, [pc, #60]	; (800dc48 <__kernel_cos+0x180>)
 800dc0c:	e7d8      	b.n	800dbc0 <__kernel_cos+0xf8>
 800dc0e:	bf00      	nop
 800dc10:	be8838d4 	.word	0xbe8838d4
 800dc14:	bda8fae9 	.word	0xbda8fae9
 800dc18:	bdb4b1c4 	.word	0xbdb4b1c4
 800dc1c:	3e21ee9e 	.word	0x3e21ee9e
 800dc20:	809c52ad 	.word	0x809c52ad
 800dc24:	3e927e4f 	.word	0x3e927e4f
 800dc28:	19cb1590 	.word	0x19cb1590
 800dc2c:	3efa01a0 	.word	0x3efa01a0
 800dc30:	16c15177 	.word	0x16c15177
 800dc34:	3f56c16c 	.word	0x3f56c16c
 800dc38:	5555554c 	.word	0x5555554c
 800dc3c:	3fa55555 	.word	0x3fa55555
 800dc40:	3fe00000 	.word	0x3fe00000
 800dc44:	3fd33332 	.word	0x3fd33332
 800dc48:	3ff00000 	.word	0x3ff00000
 800dc4c:	3fe90000 	.word	0x3fe90000
 800dc50:	3fd20000 	.word	0x3fd20000
 800dc54:	00000000 	.word	0x00000000

0800dc58 <__kernel_rem_pio2>:
 800dc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc5c:	ed2d 8b02 	vpush	{d8}
 800dc60:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800dc64:	1ed4      	subs	r4, r2, #3
 800dc66:	9308      	str	r3, [sp, #32]
 800dc68:	9101      	str	r1, [sp, #4]
 800dc6a:	4bc5      	ldr	r3, [pc, #788]	; (800df80 <__kernel_rem_pio2+0x328>)
 800dc6c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800dc6e:	9009      	str	r0, [sp, #36]	; 0x24
 800dc70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc74:	9304      	str	r3, [sp, #16]
 800dc76:	9b08      	ldr	r3, [sp, #32]
 800dc78:	3b01      	subs	r3, #1
 800dc7a:	9307      	str	r3, [sp, #28]
 800dc7c:	2318      	movs	r3, #24
 800dc7e:	fb94 f4f3 	sdiv	r4, r4, r3
 800dc82:	f06f 0317 	mvn.w	r3, #23
 800dc86:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800dc8a:	fb04 3303 	mla	r3, r4, r3, r3
 800dc8e:	eb03 0a02 	add.w	sl, r3, r2
 800dc92:	9b04      	ldr	r3, [sp, #16]
 800dc94:	9a07      	ldr	r2, [sp, #28]
 800dc96:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800df70 <__kernel_rem_pio2+0x318>
 800dc9a:	eb03 0802 	add.w	r8, r3, r2
 800dc9e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800dca0:	1aa7      	subs	r7, r4, r2
 800dca2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800dca6:	ae22      	add	r6, sp, #136	; 0x88
 800dca8:	2500      	movs	r5, #0
 800dcaa:	4545      	cmp	r5, r8
 800dcac:	dd13      	ble.n	800dcd6 <__kernel_rem_pio2+0x7e>
 800dcae:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800df70 <__kernel_rem_pio2+0x318>
 800dcb2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800dcb6:	2600      	movs	r6, #0
 800dcb8:	9b04      	ldr	r3, [sp, #16]
 800dcba:	429e      	cmp	r6, r3
 800dcbc:	dc32      	bgt.n	800dd24 <__kernel_rem_pio2+0xcc>
 800dcbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcc0:	9302      	str	r3, [sp, #8]
 800dcc2:	9b08      	ldr	r3, [sp, #32]
 800dcc4:	199d      	adds	r5, r3, r6
 800dcc6:	ab22      	add	r3, sp, #136	; 0x88
 800dcc8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800dccc:	9306      	str	r3, [sp, #24]
 800dcce:	ec59 8b18 	vmov	r8, r9, d8
 800dcd2:	2700      	movs	r7, #0
 800dcd4:	e01f      	b.n	800dd16 <__kernel_rem_pio2+0xbe>
 800dcd6:	42ef      	cmn	r7, r5
 800dcd8:	d407      	bmi.n	800dcea <__kernel_rem_pio2+0x92>
 800dcda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800dcde:	f7f2 fc21 	bl	8000524 <__aeabi_i2d>
 800dce2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dce6:	3501      	adds	r5, #1
 800dce8:	e7df      	b.n	800dcaa <__kernel_rem_pio2+0x52>
 800dcea:	ec51 0b18 	vmov	r0, r1, d8
 800dcee:	e7f8      	b.n	800dce2 <__kernel_rem_pio2+0x8a>
 800dcf0:	9906      	ldr	r1, [sp, #24]
 800dcf2:	9d02      	ldr	r5, [sp, #8]
 800dcf4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800dcf8:	9106      	str	r1, [sp, #24]
 800dcfa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800dcfe:	9502      	str	r5, [sp, #8]
 800dd00:	f7f2 fc7a 	bl	80005f8 <__aeabi_dmul>
 800dd04:	4602      	mov	r2, r0
 800dd06:	460b      	mov	r3, r1
 800dd08:	4640      	mov	r0, r8
 800dd0a:	4649      	mov	r1, r9
 800dd0c:	f7f2 fabe 	bl	800028c <__adddf3>
 800dd10:	3701      	adds	r7, #1
 800dd12:	4680      	mov	r8, r0
 800dd14:	4689      	mov	r9, r1
 800dd16:	9b07      	ldr	r3, [sp, #28]
 800dd18:	429f      	cmp	r7, r3
 800dd1a:	dde9      	ble.n	800dcf0 <__kernel_rem_pio2+0x98>
 800dd1c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800dd20:	3601      	adds	r6, #1
 800dd22:	e7c9      	b.n	800dcb8 <__kernel_rem_pio2+0x60>
 800dd24:	9b04      	ldr	r3, [sp, #16]
 800dd26:	aa0e      	add	r2, sp, #56	; 0x38
 800dd28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd2c:	930c      	str	r3, [sp, #48]	; 0x30
 800dd2e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800dd30:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dd34:	9c04      	ldr	r4, [sp, #16]
 800dd36:	930b      	str	r3, [sp, #44]	; 0x2c
 800dd38:	ab9a      	add	r3, sp, #616	; 0x268
 800dd3a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800dd3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dd42:	f10b 3bff 	add.w	fp, fp, #4294967295
 800dd46:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800dd4a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800dd4e:	ab9a      	add	r3, sp, #616	; 0x268
 800dd50:	445b      	add	r3, fp
 800dd52:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800dd56:	2500      	movs	r5, #0
 800dd58:	1b63      	subs	r3, r4, r5
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	dc78      	bgt.n	800de50 <__kernel_rem_pio2+0x1f8>
 800dd5e:	4650      	mov	r0, sl
 800dd60:	ec49 8b10 	vmov	d0, r8, r9
 800dd64:	f000 fc04 	bl	800e570 <scalbn>
 800dd68:	ec57 6b10 	vmov	r6, r7, d0
 800dd6c:	2200      	movs	r2, #0
 800dd6e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800dd72:	ee10 0a10 	vmov	r0, s0
 800dd76:	4639      	mov	r1, r7
 800dd78:	f7f2 fc3e 	bl	80005f8 <__aeabi_dmul>
 800dd7c:	ec41 0b10 	vmov	d0, r0, r1
 800dd80:	f000 fb6e 	bl	800e460 <floor>
 800dd84:	2200      	movs	r2, #0
 800dd86:	ec51 0b10 	vmov	r0, r1, d0
 800dd8a:	4b7e      	ldr	r3, [pc, #504]	; (800df84 <__kernel_rem_pio2+0x32c>)
 800dd8c:	f7f2 fc34 	bl	80005f8 <__aeabi_dmul>
 800dd90:	4602      	mov	r2, r0
 800dd92:	460b      	mov	r3, r1
 800dd94:	4630      	mov	r0, r6
 800dd96:	4639      	mov	r1, r7
 800dd98:	f7f2 fa76 	bl	8000288 <__aeabi_dsub>
 800dd9c:	460f      	mov	r7, r1
 800dd9e:	4606      	mov	r6, r0
 800dda0:	f7f2 feda 	bl	8000b58 <__aeabi_d2iz>
 800dda4:	9006      	str	r0, [sp, #24]
 800dda6:	f7f2 fbbd 	bl	8000524 <__aeabi_i2d>
 800ddaa:	4602      	mov	r2, r0
 800ddac:	460b      	mov	r3, r1
 800ddae:	4630      	mov	r0, r6
 800ddb0:	4639      	mov	r1, r7
 800ddb2:	f7f2 fa69 	bl	8000288 <__aeabi_dsub>
 800ddb6:	f1ba 0f00 	cmp.w	sl, #0
 800ddba:	4606      	mov	r6, r0
 800ddbc:	460f      	mov	r7, r1
 800ddbe:	dd6c      	ble.n	800de9a <__kernel_rem_pio2+0x242>
 800ddc0:	1e62      	subs	r2, r4, #1
 800ddc2:	ab0e      	add	r3, sp, #56	; 0x38
 800ddc4:	f1ca 0118 	rsb	r1, sl, #24
 800ddc8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ddcc:	9d06      	ldr	r5, [sp, #24]
 800ddce:	fa40 f301 	asr.w	r3, r0, r1
 800ddd2:	441d      	add	r5, r3
 800ddd4:	408b      	lsls	r3, r1
 800ddd6:	1ac0      	subs	r0, r0, r3
 800ddd8:	ab0e      	add	r3, sp, #56	; 0x38
 800ddda:	9506      	str	r5, [sp, #24]
 800dddc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800dde0:	f1ca 0317 	rsb	r3, sl, #23
 800dde4:	fa40 f303 	asr.w	r3, r0, r3
 800dde8:	9302      	str	r3, [sp, #8]
 800ddea:	9b02      	ldr	r3, [sp, #8]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	dd62      	ble.n	800deb6 <__kernel_rem_pio2+0x25e>
 800ddf0:	9b06      	ldr	r3, [sp, #24]
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	3301      	adds	r3, #1
 800ddf6:	9306      	str	r3, [sp, #24]
 800ddf8:	4615      	mov	r5, r2
 800ddfa:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ddfe:	4294      	cmp	r4, r2
 800de00:	f300 8095 	bgt.w	800df2e <__kernel_rem_pio2+0x2d6>
 800de04:	f1ba 0f00 	cmp.w	sl, #0
 800de08:	dd07      	ble.n	800de1a <__kernel_rem_pio2+0x1c2>
 800de0a:	f1ba 0f01 	cmp.w	sl, #1
 800de0e:	f000 80a2 	beq.w	800df56 <__kernel_rem_pio2+0x2fe>
 800de12:	f1ba 0f02 	cmp.w	sl, #2
 800de16:	f000 80c1 	beq.w	800df9c <__kernel_rem_pio2+0x344>
 800de1a:	9b02      	ldr	r3, [sp, #8]
 800de1c:	2b02      	cmp	r3, #2
 800de1e:	d14a      	bne.n	800deb6 <__kernel_rem_pio2+0x25e>
 800de20:	4632      	mov	r2, r6
 800de22:	463b      	mov	r3, r7
 800de24:	2000      	movs	r0, #0
 800de26:	4958      	ldr	r1, [pc, #352]	; (800df88 <__kernel_rem_pio2+0x330>)
 800de28:	f7f2 fa2e 	bl	8000288 <__aeabi_dsub>
 800de2c:	4606      	mov	r6, r0
 800de2e:	460f      	mov	r7, r1
 800de30:	2d00      	cmp	r5, #0
 800de32:	d040      	beq.n	800deb6 <__kernel_rem_pio2+0x25e>
 800de34:	4650      	mov	r0, sl
 800de36:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800df78 <__kernel_rem_pio2+0x320>
 800de3a:	f000 fb99 	bl	800e570 <scalbn>
 800de3e:	4630      	mov	r0, r6
 800de40:	4639      	mov	r1, r7
 800de42:	ec53 2b10 	vmov	r2, r3, d0
 800de46:	f7f2 fa1f 	bl	8000288 <__aeabi_dsub>
 800de4a:	4606      	mov	r6, r0
 800de4c:	460f      	mov	r7, r1
 800de4e:	e032      	b.n	800deb6 <__kernel_rem_pio2+0x25e>
 800de50:	2200      	movs	r2, #0
 800de52:	4b4e      	ldr	r3, [pc, #312]	; (800df8c <__kernel_rem_pio2+0x334>)
 800de54:	4640      	mov	r0, r8
 800de56:	4649      	mov	r1, r9
 800de58:	f7f2 fbce 	bl	80005f8 <__aeabi_dmul>
 800de5c:	f7f2 fe7c 	bl	8000b58 <__aeabi_d2iz>
 800de60:	f7f2 fb60 	bl	8000524 <__aeabi_i2d>
 800de64:	2200      	movs	r2, #0
 800de66:	4b4a      	ldr	r3, [pc, #296]	; (800df90 <__kernel_rem_pio2+0x338>)
 800de68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de6c:	f7f2 fbc4 	bl	80005f8 <__aeabi_dmul>
 800de70:	4602      	mov	r2, r0
 800de72:	460b      	mov	r3, r1
 800de74:	4640      	mov	r0, r8
 800de76:	4649      	mov	r1, r9
 800de78:	f7f2 fa06 	bl	8000288 <__aeabi_dsub>
 800de7c:	f7f2 fe6c 	bl	8000b58 <__aeabi_d2iz>
 800de80:	ab0e      	add	r3, sp, #56	; 0x38
 800de82:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800de86:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800de8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de8e:	f7f2 f9fd 	bl	800028c <__adddf3>
 800de92:	3501      	adds	r5, #1
 800de94:	4680      	mov	r8, r0
 800de96:	4689      	mov	r9, r1
 800de98:	e75e      	b.n	800dd58 <__kernel_rem_pio2+0x100>
 800de9a:	d105      	bne.n	800dea8 <__kernel_rem_pio2+0x250>
 800de9c:	1e63      	subs	r3, r4, #1
 800de9e:	aa0e      	add	r2, sp, #56	; 0x38
 800dea0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800dea4:	15c3      	asrs	r3, r0, #23
 800dea6:	e79f      	b.n	800dde8 <__kernel_rem_pio2+0x190>
 800dea8:	2200      	movs	r2, #0
 800deaa:	4b3a      	ldr	r3, [pc, #232]	; (800df94 <__kernel_rem_pio2+0x33c>)
 800deac:	f7f2 fe2a 	bl	8000b04 <__aeabi_dcmpge>
 800deb0:	2800      	cmp	r0, #0
 800deb2:	d139      	bne.n	800df28 <__kernel_rem_pio2+0x2d0>
 800deb4:	9002      	str	r0, [sp, #8]
 800deb6:	2200      	movs	r2, #0
 800deb8:	2300      	movs	r3, #0
 800deba:	4630      	mov	r0, r6
 800debc:	4639      	mov	r1, r7
 800debe:	f7f2 fe03 	bl	8000ac8 <__aeabi_dcmpeq>
 800dec2:	2800      	cmp	r0, #0
 800dec4:	f000 80c7 	beq.w	800e056 <__kernel_rem_pio2+0x3fe>
 800dec8:	1e65      	subs	r5, r4, #1
 800deca:	462b      	mov	r3, r5
 800decc:	2200      	movs	r2, #0
 800dece:	9904      	ldr	r1, [sp, #16]
 800ded0:	428b      	cmp	r3, r1
 800ded2:	da6a      	bge.n	800dfaa <__kernel_rem_pio2+0x352>
 800ded4:	2a00      	cmp	r2, #0
 800ded6:	f000 8088 	beq.w	800dfea <__kernel_rem_pio2+0x392>
 800deda:	ab0e      	add	r3, sp, #56	; 0x38
 800dedc:	f1aa 0a18 	sub.w	sl, sl, #24
 800dee0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	f000 80b4 	beq.w	800e052 <__kernel_rem_pio2+0x3fa>
 800deea:	4650      	mov	r0, sl
 800deec:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800df78 <__kernel_rem_pio2+0x320>
 800def0:	f000 fb3e 	bl	800e570 <scalbn>
 800def4:	00ec      	lsls	r4, r5, #3
 800def6:	ab72      	add	r3, sp, #456	; 0x1c8
 800def8:	191e      	adds	r6, r3, r4
 800defa:	ec59 8b10 	vmov	r8, r9, d0
 800defe:	f106 0a08 	add.w	sl, r6, #8
 800df02:	462f      	mov	r7, r5
 800df04:	2f00      	cmp	r7, #0
 800df06:	f280 80df 	bge.w	800e0c8 <__kernel_rem_pio2+0x470>
 800df0a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800df70 <__kernel_rem_pio2+0x318>
 800df0e:	f04f 0a00 	mov.w	sl, #0
 800df12:	eba5 030a 	sub.w	r3, r5, sl
 800df16:	2b00      	cmp	r3, #0
 800df18:	f2c0 810a 	blt.w	800e130 <__kernel_rem_pio2+0x4d8>
 800df1c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800df98 <__kernel_rem_pio2+0x340>
 800df20:	ec59 8b18 	vmov	r8, r9, d8
 800df24:	2700      	movs	r7, #0
 800df26:	e0f5      	b.n	800e114 <__kernel_rem_pio2+0x4bc>
 800df28:	2302      	movs	r3, #2
 800df2a:	9302      	str	r3, [sp, #8]
 800df2c:	e760      	b.n	800ddf0 <__kernel_rem_pio2+0x198>
 800df2e:	ab0e      	add	r3, sp, #56	; 0x38
 800df30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df34:	b94d      	cbnz	r5, 800df4a <__kernel_rem_pio2+0x2f2>
 800df36:	b12b      	cbz	r3, 800df44 <__kernel_rem_pio2+0x2ec>
 800df38:	a80e      	add	r0, sp, #56	; 0x38
 800df3a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800df3e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800df42:	2301      	movs	r3, #1
 800df44:	3201      	adds	r2, #1
 800df46:	461d      	mov	r5, r3
 800df48:	e759      	b.n	800ddfe <__kernel_rem_pio2+0x1a6>
 800df4a:	a80e      	add	r0, sp, #56	; 0x38
 800df4c:	1acb      	subs	r3, r1, r3
 800df4e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800df52:	462b      	mov	r3, r5
 800df54:	e7f6      	b.n	800df44 <__kernel_rem_pio2+0x2ec>
 800df56:	1e62      	subs	r2, r4, #1
 800df58:	ab0e      	add	r3, sp, #56	; 0x38
 800df5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df5e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800df62:	a90e      	add	r1, sp, #56	; 0x38
 800df64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800df68:	e757      	b.n	800de1a <__kernel_rem_pio2+0x1c2>
 800df6a:	bf00      	nop
 800df6c:	f3af 8000 	nop.w
	...
 800df7c:	3ff00000 	.word	0x3ff00000
 800df80:	0800ece0 	.word	0x0800ece0
 800df84:	40200000 	.word	0x40200000
 800df88:	3ff00000 	.word	0x3ff00000
 800df8c:	3e700000 	.word	0x3e700000
 800df90:	41700000 	.word	0x41700000
 800df94:	3fe00000 	.word	0x3fe00000
 800df98:	0800eca0 	.word	0x0800eca0
 800df9c:	1e62      	subs	r2, r4, #1
 800df9e:	ab0e      	add	r3, sp, #56	; 0x38
 800dfa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfa4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800dfa8:	e7db      	b.n	800df62 <__kernel_rem_pio2+0x30a>
 800dfaa:	a90e      	add	r1, sp, #56	; 0x38
 800dfac:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800dfb0:	3b01      	subs	r3, #1
 800dfb2:	430a      	orrs	r2, r1
 800dfb4:	e78b      	b.n	800dece <__kernel_rem_pio2+0x276>
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800dfbc:	2900      	cmp	r1, #0
 800dfbe:	d0fa      	beq.n	800dfb6 <__kernel_rem_pio2+0x35e>
 800dfc0:	9a08      	ldr	r2, [sp, #32]
 800dfc2:	4422      	add	r2, r4
 800dfc4:	00d2      	lsls	r2, r2, #3
 800dfc6:	a922      	add	r1, sp, #136	; 0x88
 800dfc8:	18e3      	adds	r3, r4, r3
 800dfca:	9206      	str	r2, [sp, #24]
 800dfcc:	440a      	add	r2, r1
 800dfce:	9302      	str	r3, [sp, #8]
 800dfd0:	f10b 0108 	add.w	r1, fp, #8
 800dfd4:	f102 0308 	add.w	r3, r2, #8
 800dfd8:	1c66      	adds	r6, r4, #1
 800dfda:	910a      	str	r1, [sp, #40]	; 0x28
 800dfdc:	2500      	movs	r5, #0
 800dfde:	930d      	str	r3, [sp, #52]	; 0x34
 800dfe0:	9b02      	ldr	r3, [sp, #8]
 800dfe2:	42b3      	cmp	r3, r6
 800dfe4:	da04      	bge.n	800dff0 <__kernel_rem_pio2+0x398>
 800dfe6:	461c      	mov	r4, r3
 800dfe8:	e6a6      	b.n	800dd38 <__kernel_rem_pio2+0xe0>
 800dfea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dfec:	2301      	movs	r3, #1
 800dfee:	e7e3      	b.n	800dfb8 <__kernel_rem_pio2+0x360>
 800dff0:	9b06      	ldr	r3, [sp, #24]
 800dff2:	18ef      	adds	r7, r5, r3
 800dff4:	ab22      	add	r3, sp, #136	; 0x88
 800dff6:	441f      	add	r7, r3
 800dff8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dffa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800dffe:	f7f2 fa91 	bl	8000524 <__aeabi_i2d>
 800e002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e004:	461c      	mov	r4, r3
 800e006:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e008:	e9c7 0100 	strd	r0, r1, [r7]
 800e00c:	eb03 0b05 	add.w	fp, r3, r5
 800e010:	2700      	movs	r7, #0
 800e012:	f04f 0800 	mov.w	r8, #0
 800e016:	f04f 0900 	mov.w	r9, #0
 800e01a:	9b07      	ldr	r3, [sp, #28]
 800e01c:	429f      	cmp	r7, r3
 800e01e:	dd08      	ble.n	800e032 <__kernel_rem_pio2+0x3da>
 800e020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e022:	aa72      	add	r2, sp, #456	; 0x1c8
 800e024:	18eb      	adds	r3, r5, r3
 800e026:	4413      	add	r3, r2
 800e028:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800e02c:	3601      	adds	r6, #1
 800e02e:	3508      	adds	r5, #8
 800e030:	e7d6      	b.n	800dfe0 <__kernel_rem_pio2+0x388>
 800e032:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e036:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e03a:	f7f2 fadd 	bl	80005f8 <__aeabi_dmul>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	4640      	mov	r0, r8
 800e044:	4649      	mov	r1, r9
 800e046:	f7f2 f921 	bl	800028c <__adddf3>
 800e04a:	3701      	adds	r7, #1
 800e04c:	4680      	mov	r8, r0
 800e04e:	4689      	mov	r9, r1
 800e050:	e7e3      	b.n	800e01a <__kernel_rem_pio2+0x3c2>
 800e052:	3d01      	subs	r5, #1
 800e054:	e741      	b.n	800deda <__kernel_rem_pio2+0x282>
 800e056:	f1ca 0000 	rsb	r0, sl, #0
 800e05a:	ec47 6b10 	vmov	d0, r6, r7
 800e05e:	f000 fa87 	bl	800e570 <scalbn>
 800e062:	ec57 6b10 	vmov	r6, r7, d0
 800e066:	2200      	movs	r2, #0
 800e068:	4b99      	ldr	r3, [pc, #612]	; (800e2d0 <__kernel_rem_pio2+0x678>)
 800e06a:	ee10 0a10 	vmov	r0, s0
 800e06e:	4639      	mov	r1, r7
 800e070:	f7f2 fd48 	bl	8000b04 <__aeabi_dcmpge>
 800e074:	b1f8      	cbz	r0, 800e0b6 <__kernel_rem_pio2+0x45e>
 800e076:	2200      	movs	r2, #0
 800e078:	4b96      	ldr	r3, [pc, #600]	; (800e2d4 <__kernel_rem_pio2+0x67c>)
 800e07a:	4630      	mov	r0, r6
 800e07c:	4639      	mov	r1, r7
 800e07e:	f7f2 fabb 	bl	80005f8 <__aeabi_dmul>
 800e082:	f7f2 fd69 	bl	8000b58 <__aeabi_d2iz>
 800e086:	4680      	mov	r8, r0
 800e088:	f7f2 fa4c 	bl	8000524 <__aeabi_i2d>
 800e08c:	2200      	movs	r2, #0
 800e08e:	4b90      	ldr	r3, [pc, #576]	; (800e2d0 <__kernel_rem_pio2+0x678>)
 800e090:	f7f2 fab2 	bl	80005f8 <__aeabi_dmul>
 800e094:	460b      	mov	r3, r1
 800e096:	4602      	mov	r2, r0
 800e098:	4639      	mov	r1, r7
 800e09a:	4630      	mov	r0, r6
 800e09c:	f7f2 f8f4 	bl	8000288 <__aeabi_dsub>
 800e0a0:	f7f2 fd5a 	bl	8000b58 <__aeabi_d2iz>
 800e0a4:	1c65      	adds	r5, r4, #1
 800e0a6:	ab0e      	add	r3, sp, #56	; 0x38
 800e0a8:	f10a 0a18 	add.w	sl, sl, #24
 800e0ac:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e0b0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800e0b4:	e719      	b.n	800deea <__kernel_rem_pio2+0x292>
 800e0b6:	4630      	mov	r0, r6
 800e0b8:	4639      	mov	r1, r7
 800e0ba:	f7f2 fd4d 	bl	8000b58 <__aeabi_d2iz>
 800e0be:	ab0e      	add	r3, sp, #56	; 0x38
 800e0c0:	4625      	mov	r5, r4
 800e0c2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e0c6:	e710      	b.n	800deea <__kernel_rem_pio2+0x292>
 800e0c8:	ab0e      	add	r3, sp, #56	; 0x38
 800e0ca:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800e0ce:	f7f2 fa29 	bl	8000524 <__aeabi_i2d>
 800e0d2:	4642      	mov	r2, r8
 800e0d4:	464b      	mov	r3, r9
 800e0d6:	f7f2 fa8f 	bl	80005f8 <__aeabi_dmul>
 800e0da:	2200      	movs	r2, #0
 800e0dc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800e0e0:	4b7c      	ldr	r3, [pc, #496]	; (800e2d4 <__kernel_rem_pio2+0x67c>)
 800e0e2:	4640      	mov	r0, r8
 800e0e4:	4649      	mov	r1, r9
 800e0e6:	f7f2 fa87 	bl	80005f8 <__aeabi_dmul>
 800e0ea:	3f01      	subs	r7, #1
 800e0ec:	4680      	mov	r8, r0
 800e0ee:	4689      	mov	r9, r1
 800e0f0:	e708      	b.n	800df04 <__kernel_rem_pio2+0x2ac>
 800e0f2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800e0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0fa:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800e0fe:	f7f2 fa7b 	bl	80005f8 <__aeabi_dmul>
 800e102:	4602      	mov	r2, r0
 800e104:	460b      	mov	r3, r1
 800e106:	4640      	mov	r0, r8
 800e108:	4649      	mov	r1, r9
 800e10a:	f7f2 f8bf 	bl	800028c <__adddf3>
 800e10e:	3701      	adds	r7, #1
 800e110:	4680      	mov	r8, r0
 800e112:	4689      	mov	r9, r1
 800e114:	9b04      	ldr	r3, [sp, #16]
 800e116:	429f      	cmp	r7, r3
 800e118:	dc01      	bgt.n	800e11e <__kernel_rem_pio2+0x4c6>
 800e11a:	45ba      	cmp	sl, r7
 800e11c:	dae9      	bge.n	800e0f2 <__kernel_rem_pio2+0x49a>
 800e11e:	ab4a      	add	r3, sp, #296	; 0x128
 800e120:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e124:	e9c3 8900 	strd	r8, r9, [r3]
 800e128:	f10a 0a01 	add.w	sl, sl, #1
 800e12c:	3e08      	subs	r6, #8
 800e12e:	e6f0      	b.n	800df12 <__kernel_rem_pio2+0x2ba>
 800e130:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800e132:	2b03      	cmp	r3, #3
 800e134:	d85b      	bhi.n	800e1ee <__kernel_rem_pio2+0x596>
 800e136:	e8df f003 	tbb	[pc, r3]
 800e13a:	264a      	.short	0x264a
 800e13c:	0226      	.short	0x0226
 800e13e:	ab9a      	add	r3, sp, #616	; 0x268
 800e140:	441c      	add	r4, r3
 800e142:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800e146:	46a2      	mov	sl, r4
 800e148:	46ab      	mov	fp, r5
 800e14a:	f1bb 0f00 	cmp.w	fp, #0
 800e14e:	dc6c      	bgt.n	800e22a <__kernel_rem_pio2+0x5d2>
 800e150:	46a2      	mov	sl, r4
 800e152:	46ab      	mov	fp, r5
 800e154:	f1bb 0f01 	cmp.w	fp, #1
 800e158:	f300 8086 	bgt.w	800e268 <__kernel_rem_pio2+0x610>
 800e15c:	2000      	movs	r0, #0
 800e15e:	2100      	movs	r1, #0
 800e160:	2d01      	cmp	r5, #1
 800e162:	f300 80a0 	bgt.w	800e2a6 <__kernel_rem_pio2+0x64e>
 800e166:	9b02      	ldr	r3, [sp, #8]
 800e168:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800e16c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800e170:	2b00      	cmp	r3, #0
 800e172:	f040 809e 	bne.w	800e2b2 <__kernel_rem_pio2+0x65a>
 800e176:	9b01      	ldr	r3, [sp, #4]
 800e178:	e9c3 7800 	strd	r7, r8, [r3]
 800e17c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800e180:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e184:	e033      	b.n	800e1ee <__kernel_rem_pio2+0x596>
 800e186:	3408      	adds	r4, #8
 800e188:	ab4a      	add	r3, sp, #296	; 0x128
 800e18a:	441c      	add	r4, r3
 800e18c:	462e      	mov	r6, r5
 800e18e:	2000      	movs	r0, #0
 800e190:	2100      	movs	r1, #0
 800e192:	2e00      	cmp	r6, #0
 800e194:	da3a      	bge.n	800e20c <__kernel_rem_pio2+0x5b4>
 800e196:	9b02      	ldr	r3, [sp, #8]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d03d      	beq.n	800e218 <__kernel_rem_pio2+0x5c0>
 800e19c:	4602      	mov	r2, r0
 800e19e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e1a2:	9c01      	ldr	r4, [sp, #4]
 800e1a4:	e9c4 2300 	strd	r2, r3, [r4]
 800e1a8:	4602      	mov	r2, r0
 800e1aa:	460b      	mov	r3, r1
 800e1ac:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800e1b0:	f7f2 f86a 	bl	8000288 <__aeabi_dsub>
 800e1b4:	ae4c      	add	r6, sp, #304	; 0x130
 800e1b6:	2401      	movs	r4, #1
 800e1b8:	42a5      	cmp	r5, r4
 800e1ba:	da30      	bge.n	800e21e <__kernel_rem_pio2+0x5c6>
 800e1bc:	9b02      	ldr	r3, [sp, #8]
 800e1be:	b113      	cbz	r3, 800e1c6 <__kernel_rem_pio2+0x56e>
 800e1c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e1c4:	4619      	mov	r1, r3
 800e1c6:	9b01      	ldr	r3, [sp, #4]
 800e1c8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e1cc:	e00f      	b.n	800e1ee <__kernel_rem_pio2+0x596>
 800e1ce:	ab9a      	add	r3, sp, #616	; 0x268
 800e1d0:	441c      	add	r4, r3
 800e1d2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800e1d6:	2000      	movs	r0, #0
 800e1d8:	2100      	movs	r1, #0
 800e1da:	2d00      	cmp	r5, #0
 800e1dc:	da10      	bge.n	800e200 <__kernel_rem_pio2+0x5a8>
 800e1de:	9b02      	ldr	r3, [sp, #8]
 800e1e0:	b113      	cbz	r3, 800e1e8 <__kernel_rem_pio2+0x590>
 800e1e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e1e6:	4619      	mov	r1, r3
 800e1e8:	9b01      	ldr	r3, [sp, #4]
 800e1ea:	e9c3 0100 	strd	r0, r1, [r3]
 800e1ee:	9b06      	ldr	r3, [sp, #24]
 800e1f0:	f003 0007 	and.w	r0, r3, #7
 800e1f4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800e1f8:	ecbd 8b02 	vpop	{d8}
 800e1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e200:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e204:	f7f2 f842 	bl	800028c <__adddf3>
 800e208:	3d01      	subs	r5, #1
 800e20a:	e7e6      	b.n	800e1da <__kernel_rem_pio2+0x582>
 800e20c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e210:	f7f2 f83c 	bl	800028c <__adddf3>
 800e214:	3e01      	subs	r6, #1
 800e216:	e7bc      	b.n	800e192 <__kernel_rem_pio2+0x53a>
 800e218:	4602      	mov	r2, r0
 800e21a:	460b      	mov	r3, r1
 800e21c:	e7c1      	b.n	800e1a2 <__kernel_rem_pio2+0x54a>
 800e21e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e222:	f7f2 f833 	bl	800028c <__adddf3>
 800e226:	3401      	adds	r4, #1
 800e228:	e7c6      	b.n	800e1b8 <__kernel_rem_pio2+0x560>
 800e22a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800e22e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800e232:	4640      	mov	r0, r8
 800e234:	ec53 2b17 	vmov	r2, r3, d7
 800e238:	4649      	mov	r1, r9
 800e23a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e23e:	f7f2 f825 	bl	800028c <__adddf3>
 800e242:	4602      	mov	r2, r0
 800e244:	460b      	mov	r3, r1
 800e246:	4606      	mov	r6, r0
 800e248:	460f      	mov	r7, r1
 800e24a:	4640      	mov	r0, r8
 800e24c:	4649      	mov	r1, r9
 800e24e:	f7f2 f81b 	bl	8000288 <__aeabi_dsub>
 800e252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e256:	f7f2 f819 	bl	800028c <__adddf3>
 800e25a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e25e:	e9ca 0100 	strd	r0, r1, [sl]
 800e262:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800e266:	e770      	b.n	800e14a <__kernel_rem_pio2+0x4f2>
 800e268:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800e26c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800e270:	4630      	mov	r0, r6
 800e272:	ec53 2b17 	vmov	r2, r3, d7
 800e276:	4639      	mov	r1, r7
 800e278:	ed8d 7b04 	vstr	d7, [sp, #16]
 800e27c:	f7f2 f806 	bl	800028c <__adddf3>
 800e280:	4602      	mov	r2, r0
 800e282:	460b      	mov	r3, r1
 800e284:	4680      	mov	r8, r0
 800e286:	4689      	mov	r9, r1
 800e288:	4630      	mov	r0, r6
 800e28a:	4639      	mov	r1, r7
 800e28c:	f7f1 fffc 	bl	8000288 <__aeabi_dsub>
 800e290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e294:	f7f1 fffa 	bl	800028c <__adddf3>
 800e298:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e29c:	e9ca 0100 	strd	r0, r1, [sl]
 800e2a0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800e2a4:	e756      	b.n	800e154 <__kernel_rem_pio2+0x4fc>
 800e2a6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e2aa:	f7f1 ffef 	bl	800028c <__adddf3>
 800e2ae:	3d01      	subs	r5, #1
 800e2b0:	e756      	b.n	800e160 <__kernel_rem_pio2+0x508>
 800e2b2:	9b01      	ldr	r3, [sp, #4]
 800e2b4:	9a01      	ldr	r2, [sp, #4]
 800e2b6:	601f      	str	r7, [r3, #0]
 800e2b8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800e2bc:	605c      	str	r4, [r3, #4]
 800e2be:	609d      	str	r5, [r3, #8]
 800e2c0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e2c4:	60d3      	str	r3, [r2, #12]
 800e2c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e2ca:	6110      	str	r0, [r2, #16]
 800e2cc:	6153      	str	r3, [r2, #20]
 800e2ce:	e78e      	b.n	800e1ee <__kernel_rem_pio2+0x596>
 800e2d0:	41700000 	.word	0x41700000
 800e2d4:	3e700000 	.word	0x3e700000

0800e2d8 <__kernel_sin>:
 800e2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2dc:	ec55 4b10 	vmov	r4, r5, d0
 800e2e0:	b085      	sub	sp, #20
 800e2e2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e2e6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e2ea:	ed8d 1b00 	vstr	d1, [sp]
 800e2ee:	9002      	str	r0, [sp, #8]
 800e2f0:	da06      	bge.n	800e300 <__kernel_sin+0x28>
 800e2f2:	ee10 0a10 	vmov	r0, s0
 800e2f6:	4629      	mov	r1, r5
 800e2f8:	f7f2 fc2e 	bl	8000b58 <__aeabi_d2iz>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d051      	beq.n	800e3a4 <__kernel_sin+0xcc>
 800e300:	4622      	mov	r2, r4
 800e302:	462b      	mov	r3, r5
 800e304:	4620      	mov	r0, r4
 800e306:	4629      	mov	r1, r5
 800e308:	f7f2 f976 	bl	80005f8 <__aeabi_dmul>
 800e30c:	4682      	mov	sl, r0
 800e30e:	468b      	mov	fp, r1
 800e310:	4602      	mov	r2, r0
 800e312:	460b      	mov	r3, r1
 800e314:	4620      	mov	r0, r4
 800e316:	4629      	mov	r1, r5
 800e318:	f7f2 f96e 	bl	80005f8 <__aeabi_dmul>
 800e31c:	a341      	add	r3, pc, #260	; (adr r3, 800e424 <__kernel_sin+0x14c>)
 800e31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e322:	4680      	mov	r8, r0
 800e324:	4689      	mov	r9, r1
 800e326:	4650      	mov	r0, sl
 800e328:	4659      	mov	r1, fp
 800e32a:	f7f2 f965 	bl	80005f8 <__aeabi_dmul>
 800e32e:	a33f      	add	r3, pc, #252	; (adr r3, 800e42c <__kernel_sin+0x154>)
 800e330:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e334:	f7f1 ffa8 	bl	8000288 <__aeabi_dsub>
 800e338:	4652      	mov	r2, sl
 800e33a:	465b      	mov	r3, fp
 800e33c:	f7f2 f95c 	bl	80005f8 <__aeabi_dmul>
 800e340:	a33c      	add	r3, pc, #240	; (adr r3, 800e434 <__kernel_sin+0x15c>)
 800e342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e346:	f7f1 ffa1 	bl	800028c <__adddf3>
 800e34a:	4652      	mov	r2, sl
 800e34c:	465b      	mov	r3, fp
 800e34e:	f7f2 f953 	bl	80005f8 <__aeabi_dmul>
 800e352:	a33a      	add	r3, pc, #232	; (adr r3, 800e43c <__kernel_sin+0x164>)
 800e354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e358:	f7f1 ff96 	bl	8000288 <__aeabi_dsub>
 800e35c:	4652      	mov	r2, sl
 800e35e:	465b      	mov	r3, fp
 800e360:	f7f2 f94a 	bl	80005f8 <__aeabi_dmul>
 800e364:	a337      	add	r3, pc, #220	; (adr r3, 800e444 <__kernel_sin+0x16c>)
 800e366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e36a:	f7f1 ff8f 	bl	800028c <__adddf3>
 800e36e:	9b02      	ldr	r3, [sp, #8]
 800e370:	4606      	mov	r6, r0
 800e372:	460f      	mov	r7, r1
 800e374:	b9db      	cbnz	r3, 800e3ae <__kernel_sin+0xd6>
 800e376:	4602      	mov	r2, r0
 800e378:	460b      	mov	r3, r1
 800e37a:	4650      	mov	r0, sl
 800e37c:	4659      	mov	r1, fp
 800e37e:	f7f2 f93b 	bl	80005f8 <__aeabi_dmul>
 800e382:	a325      	add	r3, pc, #148	; (adr r3, 800e418 <__kernel_sin+0x140>)
 800e384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e388:	f7f1 ff7e 	bl	8000288 <__aeabi_dsub>
 800e38c:	4642      	mov	r2, r8
 800e38e:	464b      	mov	r3, r9
 800e390:	f7f2 f932 	bl	80005f8 <__aeabi_dmul>
 800e394:	4602      	mov	r2, r0
 800e396:	460b      	mov	r3, r1
 800e398:	4620      	mov	r0, r4
 800e39a:	4629      	mov	r1, r5
 800e39c:	f7f1 ff76 	bl	800028c <__adddf3>
 800e3a0:	4604      	mov	r4, r0
 800e3a2:	460d      	mov	r5, r1
 800e3a4:	ec45 4b10 	vmov	d0, r4, r5
 800e3a8:	b005      	add	sp, #20
 800e3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	4b1b      	ldr	r3, [pc, #108]	; (800e420 <__kernel_sin+0x148>)
 800e3b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3b6:	f7f2 f91f 	bl	80005f8 <__aeabi_dmul>
 800e3ba:	4632      	mov	r2, r6
 800e3bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3c0:	463b      	mov	r3, r7
 800e3c2:	4640      	mov	r0, r8
 800e3c4:	4649      	mov	r1, r9
 800e3c6:	f7f2 f917 	bl	80005f8 <__aeabi_dmul>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3d2:	f7f1 ff59 	bl	8000288 <__aeabi_dsub>
 800e3d6:	4652      	mov	r2, sl
 800e3d8:	465b      	mov	r3, fp
 800e3da:	f7f2 f90d 	bl	80005f8 <__aeabi_dmul>
 800e3de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3e2:	f7f1 ff51 	bl	8000288 <__aeabi_dsub>
 800e3e6:	a30c      	add	r3, pc, #48	; (adr r3, 800e418 <__kernel_sin+0x140>)
 800e3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ec:	4606      	mov	r6, r0
 800e3ee:	460f      	mov	r7, r1
 800e3f0:	4640      	mov	r0, r8
 800e3f2:	4649      	mov	r1, r9
 800e3f4:	f7f2 f900 	bl	80005f8 <__aeabi_dmul>
 800e3f8:	4602      	mov	r2, r0
 800e3fa:	460b      	mov	r3, r1
 800e3fc:	4630      	mov	r0, r6
 800e3fe:	4639      	mov	r1, r7
 800e400:	f7f1 ff44 	bl	800028c <__adddf3>
 800e404:	4602      	mov	r2, r0
 800e406:	460b      	mov	r3, r1
 800e408:	4620      	mov	r0, r4
 800e40a:	4629      	mov	r1, r5
 800e40c:	f7f1 ff3c 	bl	8000288 <__aeabi_dsub>
 800e410:	e7c6      	b.n	800e3a0 <__kernel_sin+0xc8>
 800e412:	bf00      	nop
 800e414:	f3af 8000 	nop.w
 800e418:	55555549 	.word	0x55555549
 800e41c:	3fc55555 	.word	0x3fc55555
 800e420:	3fe00000 	.word	0x3fe00000
 800e424:	5acfd57c 	.word	0x5acfd57c
 800e428:	3de5d93a 	.word	0x3de5d93a
 800e42c:	8a2b9ceb 	.word	0x8a2b9ceb
 800e430:	3e5ae5e6 	.word	0x3e5ae5e6
 800e434:	57b1fe7d 	.word	0x57b1fe7d
 800e438:	3ec71de3 	.word	0x3ec71de3
 800e43c:	19c161d5 	.word	0x19c161d5
 800e440:	3f2a01a0 	.word	0x3f2a01a0
 800e444:	1110f8a6 	.word	0x1110f8a6
 800e448:	3f811111 	.word	0x3f811111

0800e44c <fabs>:
 800e44c:	ec51 0b10 	vmov	r0, r1, d0
 800e450:	ee10 2a10 	vmov	r2, s0
 800e454:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e458:	ec43 2b10 	vmov	d0, r2, r3
 800e45c:	4770      	bx	lr
	...

0800e460 <floor>:
 800e460:	ec51 0b10 	vmov	r0, r1, d0
 800e464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e468:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e46c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e470:	2e13      	cmp	r6, #19
 800e472:	460c      	mov	r4, r1
 800e474:	ee10 5a10 	vmov	r5, s0
 800e478:	4680      	mov	r8, r0
 800e47a:	dc34      	bgt.n	800e4e6 <floor+0x86>
 800e47c:	2e00      	cmp	r6, #0
 800e47e:	da16      	bge.n	800e4ae <floor+0x4e>
 800e480:	a335      	add	r3, pc, #212	; (adr r3, 800e558 <floor+0xf8>)
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f7f1 ff01 	bl	800028c <__adddf3>
 800e48a:	2200      	movs	r2, #0
 800e48c:	2300      	movs	r3, #0
 800e48e:	f7f2 fb43 	bl	8000b18 <__aeabi_dcmpgt>
 800e492:	b148      	cbz	r0, 800e4a8 <floor+0x48>
 800e494:	2c00      	cmp	r4, #0
 800e496:	da59      	bge.n	800e54c <floor+0xec>
 800e498:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e49c:	4a30      	ldr	r2, [pc, #192]	; (800e560 <floor+0x100>)
 800e49e:	432b      	orrs	r3, r5
 800e4a0:	2500      	movs	r5, #0
 800e4a2:	42ab      	cmp	r3, r5
 800e4a4:	bf18      	it	ne
 800e4a6:	4614      	movne	r4, r2
 800e4a8:	4621      	mov	r1, r4
 800e4aa:	4628      	mov	r0, r5
 800e4ac:	e025      	b.n	800e4fa <floor+0x9a>
 800e4ae:	4f2d      	ldr	r7, [pc, #180]	; (800e564 <floor+0x104>)
 800e4b0:	4137      	asrs	r7, r6
 800e4b2:	ea01 0307 	and.w	r3, r1, r7
 800e4b6:	4303      	orrs	r3, r0
 800e4b8:	d01f      	beq.n	800e4fa <floor+0x9a>
 800e4ba:	a327      	add	r3, pc, #156	; (adr r3, 800e558 <floor+0xf8>)
 800e4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c0:	f7f1 fee4 	bl	800028c <__adddf3>
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	f7f2 fb26 	bl	8000b18 <__aeabi_dcmpgt>
 800e4cc:	2800      	cmp	r0, #0
 800e4ce:	d0eb      	beq.n	800e4a8 <floor+0x48>
 800e4d0:	2c00      	cmp	r4, #0
 800e4d2:	bfbe      	ittt	lt
 800e4d4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e4d8:	fa43 f606 	asrlt.w	r6, r3, r6
 800e4dc:	19a4      	addlt	r4, r4, r6
 800e4de:	ea24 0407 	bic.w	r4, r4, r7
 800e4e2:	2500      	movs	r5, #0
 800e4e4:	e7e0      	b.n	800e4a8 <floor+0x48>
 800e4e6:	2e33      	cmp	r6, #51	; 0x33
 800e4e8:	dd0b      	ble.n	800e502 <floor+0xa2>
 800e4ea:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e4ee:	d104      	bne.n	800e4fa <floor+0x9a>
 800e4f0:	ee10 2a10 	vmov	r2, s0
 800e4f4:	460b      	mov	r3, r1
 800e4f6:	f7f1 fec9 	bl	800028c <__adddf3>
 800e4fa:	ec41 0b10 	vmov	d0, r0, r1
 800e4fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e502:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e506:	f04f 33ff 	mov.w	r3, #4294967295
 800e50a:	fa23 f707 	lsr.w	r7, r3, r7
 800e50e:	4207      	tst	r7, r0
 800e510:	d0f3      	beq.n	800e4fa <floor+0x9a>
 800e512:	a311      	add	r3, pc, #68	; (adr r3, 800e558 <floor+0xf8>)
 800e514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e518:	f7f1 feb8 	bl	800028c <__adddf3>
 800e51c:	2200      	movs	r2, #0
 800e51e:	2300      	movs	r3, #0
 800e520:	f7f2 fafa 	bl	8000b18 <__aeabi_dcmpgt>
 800e524:	2800      	cmp	r0, #0
 800e526:	d0bf      	beq.n	800e4a8 <floor+0x48>
 800e528:	2c00      	cmp	r4, #0
 800e52a:	da02      	bge.n	800e532 <floor+0xd2>
 800e52c:	2e14      	cmp	r6, #20
 800e52e:	d103      	bne.n	800e538 <floor+0xd8>
 800e530:	3401      	adds	r4, #1
 800e532:	ea25 0507 	bic.w	r5, r5, r7
 800e536:	e7b7      	b.n	800e4a8 <floor+0x48>
 800e538:	2301      	movs	r3, #1
 800e53a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e53e:	fa03 f606 	lsl.w	r6, r3, r6
 800e542:	4435      	add	r5, r6
 800e544:	4545      	cmp	r5, r8
 800e546:	bf38      	it	cc
 800e548:	18e4      	addcc	r4, r4, r3
 800e54a:	e7f2      	b.n	800e532 <floor+0xd2>
 800e54c:	2500      	movs	r5, #0
 800e54e:	462c      	mov	r4, r5
 800e550:	e7aa      	b.n	800e4a8 <floor+0x48>
 800e552:	bf00      	nop
 800e554:	f3af 8000 	nop.w
 800e558:	8800759c 	.word	0x8800759c
 800e55c:	7e37e43c 	.word	0x7e37e43c
 800e560:	bff00000 	.word	0xbff00000
 800e564:	000fffff 	.word	0x000fffff

0800e568 <matherr>:
 800e568:	2000      	movs	r0, #0
 800e56a:	4770      	bx	lr
 800e56c:	0000      	movs	r0, r0
	...

0800e570 <scalbn>:
 800e570:	b570      	push	{r4, r5, r6, lr}
 800e572:	ec55 4b10 	vmov	r4, r5, d0
 800e576:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e57a:	4606      	mov	r6, r0
 800e57c:	462b      	mov	r3, r5
 800e57e:	b9aa      	cbnz	r2, 800e5ac <scalbn+0x3c>
 800e580:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e584:	4323      	orrs	r3, r4
 800e586:	d03b      	beq.n	800e600 <scalbn+0x90>
 800e588:	4b31      	ldr	r3, [pc, #196]	; (800e650 <scalbn+0xe0>)
 800e58a:	4629      	mov	r1, r5
 800e58c:	2200      	movs	r2, #0
 800e58e:	ee10 0a10 	vmov	r0, s0
 800e592:	f7f2 f831 	bl	80005f8 <__aeabi_dmul>
 800e596:	4b2f      	ldr	r3, [pc, #188]	; (800e654 <scalbn+0xe4>)
 800e598:	429e      	cmp	r6, r3
 800e59a:	4604      	mov	r4, r0
 800e59c:	460d      	mov	r5, r1
 800e59e:	da12      	bge.n	800e5c6 <scalbn+0x56>
 800e5a0:	a327      	add	r3, pc, #156	; (adr r3, 800e640 <scalbn+0xd0>)
 800e5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a6:	f7f2 f827 	bl	80005f8 <__aeabi_dmul>
 800e5aa:	e009      	b.n	800e5c0 <scalbn+0x50>
 800e5ac:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e5b0:	428a      	cmp	r2, r1
 800e5b2:	d10c      	bne.n	800e5ce <scalbn+0x5e>
 800e5b4:	ee10 2a10 	vmov	r2, s0
 800e5b8:	4620      	mov	r0, r4
 800e5ba:	4629      	mov	r1, r5
 800e5bc:	f7f1 fe66 	bl	800028c <__adddf3>
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	460d      	mov	r5, r1
 800e5c4:	e01c      	b.n	800e600 <scalbn+0x90>
 800e5c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e5ca:	460b      	mov	r3, r1
 800e5cc:	3a36      	subs	r2, #54	; 0x36
 800e5ce:	4432      	add	r2, r6
 800e5d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e5d4:	428a      	cmp	r2, r1
 800e5d6:	dd0b      	ble.n	800e5f0 <scalbn+0x80>
 800e5d8:	ec45 4b11 	vmov	d1, r4, r5
 800e5dc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800e648 <scalbn+0xd8>
 800e5e0:	f000 f83c 	bl	800e65c <copysign>
 800e5e4:	a318      	add	r3, pc, #96	; (adr r3, 800e648 <scalbn+0xd8>)
 800e5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ea:	ec51 0b10 	vmov	r0, r1, d0
 800e5ee:	e7da      	b.n	800e5a6 <scalbn+0x36>
 800e5f0:	2a00      	cmp	r2, #0
 800e5f2:	dd08      	ble.n	800e606 <scalbn+0x96>
 800e5f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e5f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e5fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e600:	ec45 4b10 	vmov	d0, r4, r5
 800e604:	bd70      	pop	{r4, r5, r6, pc}
 800e606:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e60a:	da0d      	bge.n	800e628 <scalbn+0xb8>
 800e60c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e610:	429e      	cmp	r6, r3
 800e612:	ec45 4b11 	vmov	d1, r4, r5
 800e616:	dce1      	bgt.n	800e5dc <scalbn+0x6c>
 800e618:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800e640 <scalbn+0xd0>
 800e61c:	f000 f81e 	bl	800e65c <copysign>
 800e620:	a307      	add	r3, pc, #28	; (adr r3, 800e640 <scalbn+0xd0>)
 800e622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e626:	e7e0      	b.n	800e5ea <scalbn+0x7a>
 800e628:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e62c:	3236      	adds	r2, #54	; 0x36
 800e62e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e632:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e636:	4620      	mov	r0, r4
 800e638:	4629      	mov	r1, r5
 800e63a:	2200      	movs	r2, #0
 800e63c:	4b06      	ldr	r3, [pc, #24]	; (800e658 <scalbn+0xe8>)
 800e63e:	e7b2      	b.n	800e5a6 <scalbn+0x36>
 800e640:	c2f8f359 	.word	0xc2f8f359
 800e644:	01a56e1f 	.word	0x01a56e1f
 800e648:	8800759c 	.word	0x8800759c
 800e64c:	7e37e43c 	.word	0x7e37e43c
 800e650:	43500000 	.word	0x43500000
 800e654:	ffff3cb0 	.word	0xffff3cb0
 800e658:	3c900000 	.word	0x3c900000

0800e65c <copysign>:
 800e65c:	ec51 0b10 	vmov	r0, r1, d0
 800e660:	ee11 0a90 	vmov	r0, s3
 800e664:	ee10 2a10 	vmov	r2, s0
 800e668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e66c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800e670:	ea41 0300 	orr.w	r3, r1, r0
 800e674:	ec43 2b10 	vmov	d0, r2, r3
 800e678:	4770      	bx	lr
	...

0800e67c <_init>:
 800e67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e67e:	bf00      	nop
 800e680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e682:	bc08      	pop	{r3}
 800e684:	469e      	mov	lr, r3
 800e686:	4770      	bx	lr

0800e688 <_fini>:
 800e688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e68a:	bf00      	nop
 800e68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e68e:	bc08      	pop	{r3}
 800e690:	469e      	mov	lr, r3
 800e692:	4770      	bx	lr
