
*** Running vivado
    with args -log kolejka_axis_data_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kolejka_axis_data_fifo_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source kolejka_axis_data_fifo_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 351.488 ; gain = 96.449
INFO: [Synth 8-638] synthesizing module 'kolejka_axis_data_fifo_0_0' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_axis_data_fifo_0_0_1/synth/kolejka_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (4#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_15_axis_data_fifo' (31#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ipshared/f1e5/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'kolejka_axis_data_fifo_0_0' (32#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_axis_data_fifo_0_0_1/synth/kolejka_axis_data_fifo_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 571.445 ; gain = 316.406
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:47 . Memory (MB): peak = 571.445 ; gain = 316.406
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 683.512 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:04 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:47 ; elapsed = 00:02:05 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:06 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:18 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:18 . Memory (MB): peak = 683.512 ; gain = 428.473
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:18 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    16|
|4     |LUT3     |     7|
|5     |LUT4     |    30|
|6     |LUT5     |     6|
|7     |LUT6     |     7|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |SRL16E   |     1|
|11    |FDRE     |    85|
|12    |FDSE     |    12|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:19 . Memory (MB): peak = 689.215 ; gain = 434.176
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:21 . Memory (MB): peak = 694.641 ; gain = 448.996
