{
  "module_name": "goya_blocks.h",
  "hash_id": "83d7f35890b02facdc4e732a4b5d48ad16eb69efaaaf147d01df530fa26af5d3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/goya_blocks.h",
  "human_readable_source": " \n\n \n\n#ifndef GOYA_BLOCKS_H_\n#define GOYA_BLOCKS_H_\n\n#define mmPCI_NRTR_BASE                            0x7FFC000000ull\n#define PCI_NRTR_MAX_OFFSET                        0x608\n#define PCI_NRTR_SECTION                           0x4000\n#define mmPCI_RD_REGULATOR_BASE                    0x7FFC004000ull\n#define PCI_RD_REGULATOR_MAX_OFFSET                0x74\n#define PCI_RD_REGULATOR_SECTION                   0x1000\n#define mmPCI_WR_REGULATOR_BASE                    0x7FFC005000ull\n#define PCI_WR_REGULATOR_MAX_OFFSET                0x74\n#define PCI_WR_REGULATOR_SECTION                   0x3B000\n#define mmMME1_RTR_BASE                            0x7FFC040000ull\n#define MME1_RTR_MAX_OFFSET                        0x608\n#define MME1_RTR_SECTION                           0x4000\n#define mmMME1_RD_REGULATOR_BASE                   0x7FFC044000ull\n#define MME1_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME1_RD_REGULATOR_SECTION                  0x1000\n#define mmMME1_WR_REGULATOR_BASE                   0x7FFC045000ull\n#define MME1_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME1_WR_REGULATOR_SECTION                  0x3B000\n#define mmMME2_RTR_BASE                            0x7FFC080000ull\n#define MME2_RTR_MAX_OFFSET                        0x608\n#define MME2_RTR_SECTION                           0x4000\n#define mmMME2_RD_REGULATOR_BASE                   0x7FFC084000ull\n#define MME2_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME2_RD_REGULATOR_SECTION                  0x1000\n#define mmMME2_WR_REGULATOR_BASE                   0x7FFC085000ull\n#define MME2_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME2_WR_REGULATOR_SECTION                  0x3B000\n#define mmMME3_RTR_BASE                            0x7FFC0C0000ull\n#define MME3_RTR_MAX_OFFSET                        0x608\n#define MME3_RTR_SECTION                           0x4000\n#define mmMME3_RD_REGULATOR_BASE                   0x7FFC0C4000ull\n#define MME3_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME3_RD_REGULATOR_SECTION                  0x1000\n#define mmMME3_WR_REGULATOR_BASE                   0x7FFC0C5000ull\n#define MME3_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME3_WR_REGULATOR_SECTION                  0xB000\n#define mmMME_BASE                                 0x7FFC0D0000ull\n#define MME_MAX_OFFSET                             0xBB0\n#define MME_SECTION                                0x8000\n#define mmMME_QM_BASE                              0x7FFC0D8000ull\n#define MME_QM_MAX_OFFSET                          0x310\n#define MME_QM_SECTION                             0x1000\n#define mmMME_CMDQ_BASE                            0x7FFC0D9000ull\n#define MME_CMDQ_MAX_OFFSET                        0x310\n#define MME_CMDQ_SECTION                           0x1000\n#define mmACC_MS_ECC_MEM_0_BASE                    0x7FFC0DA000ull\n#define ACC_MS_ECC_MEM_0_MAX_OFFSET                0x0\n#define ACC_MS_ECC_MEM_0_SECTION                   0x1000\n#define mmACC_MS_ECC_MEM_1_BASE                    0x7FFC0DB000ull\n#define ACC_MS_ECC_MEM_1_MAX_OFFSET                0x0\n#define ACC_MS_ECC_MEM_1_SECTION                   0x1000\n#define mmACC_MS_ECC_MEM_2_BASE                    0x7FFC0DC000ull\n#define ACC_MS_ECC_MEM_2_MAX_OFFSET                0x0\n#define ACC_MS_ECC_MEM_2_SECTION                   0x1000\n#define mmACC_MS_ECC_MEM_3_BASE                    0x7FFC0DD000ull\n#define ACC_MS_ECC_MEM_3_MAX_OFFSET                0x0\n#define ACC_MS_ECC_MEM_3_SECTION                   0x1000\n#define mmSBA_ECC_MEM_BASE                         0x7FFC0DE000ull\n#define SBA_ECC_MEM_MAX_OFFSET                     0x0\n#define SBA_ECC_MEM_SECTION                        0x1000\n#define mmSBB_ECC_MEM_BASE                         0x7FFC0DF000ull\n#define SBB_ECC_MEM_MAX_OFFSET                     0x0\n#define SBB_ECC_MEM_SECTION                        0x21000\n#define mmMME4_RTR_BASE                            0x7FFC100000ull\n#define MME4_RTR_MAX_OFFSET                        0x608\n#define MME4_RTR_SECTION                           0x4000\n#define mmMME4_RD_REGULATOR_BASE                   0x7FFC104000ull\n#define MME4_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME4_RD_REGULATOR_SECTION                  0x1000\n#define mmMME4_WR_REGULATOR_BASE                   0x7FFC105000ull\n#define MME4_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME4_WR_REGULATOR_SECTION                  0xB000\n#define mmSYNC_MNGR_BASE                           0x7FFC110000ull\n#define SYNC_MNGR_MAX_OFFSET                       0x4400\n#define SYNC_MNGR_SECTION                          0x30000\n#define mmMME5_RTR_BASE                            0x7FFC140000ull\n#define MME5_RTR_MAX_OFFSET                        0x608\n#define MME5_RTR_SECTION                           0x4000\n#define mmMME5_RD_REGULATOR_BASE                   0x7FFC144000ull\n#define MME5_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME5_RD_REGULATOR_SECTION                  0x1000\n#define mmMME5_WR_REGULATOR_BASE                   0x7FFC145000ull\n#define MME5_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME5_WR_REGULATOR_SECTION                  0x3B000\n#define mmMME6_RTR_BASE                            0x7FFC180000ull\n#define MME6_RTR_MAX_OFFSET                        0x608\n#define MME6_RTR_SECTION                           0x4000\n#define mmMME6_RD_REGULATOR_BASE                   0x7FFC184000ull\n#define MME6_RD_REGULATOR_MAX_OFFSET               0x74\n#define MME6_RD_REGULATOR_SECTION                  0x1000\n#define mmMME6_WR_REGULATOR_BASE                   0x7FFC185000ull\n#define MME6_WR_REGULATOR_MAX_OFFSET               0x74\n#define MME6_WR_REGULATOR_SECTION                  0x3B000\n#define mmDMA_NRTR_BASE                            0x7FFC1C0000ull\n#define DMA_NRTR_MAX_OFFSET                        0x608\n#define DMA_NRTR_SECTION                           0x4000\n#define mmDMA_RD_REGULATOR_BASE                    0x7FFC1C4000ull\n#define DMA_RD_REGULATOR_MAX_OFFSET                0x74\n#define DMA_RD_REGULATOR_SECTION                   0x1000\n#define mmDMA_WR_REGULATOR_BASE                    0x7FFC1C5000ull\n#define DMA_WR_REGULATOR_MAX_OFFSET                0x74\n#define DMA_WR_REGULATOR_SECTION                   0x3B000\n#define mmSRAM_Y0_X0_BANK_BASE                     0x7FFC200000ull\n#define SRAM_Y0_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y0_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y0_X0_RTR_BASE                      0x7FFC201000ull\n#define SRAM_Y0_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y0_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y0_X1_BANK_BASE                     0x7FFC204000ull\n#define SRAM_Y0_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y0_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y0_X1_RTR_BASE                      0x7FFC205000ull\n#define SRAM_Y0_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y0_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y0_X2_BANK_BASE                     0x7FFC208000ull\n#define SRAM_Y0_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y0_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y0_X2_RTR_BASE                      0x7FFC209000ull\n#define SRAM_Y0_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y0_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y0_X3_BANK_BASE                     0x7FFC20C000ull\n#define SRAM_Y0_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y0_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y0_X3_RTR_BASE                      0x7FFC20D000ull\n#define SRAM_Y0_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y0_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y0_X4_BANK_BASE                     0x7FFC210000ull\n#define SRAM_Y0_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y0_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y0_X4_RTR_BASE                      0x7FFC211000ull\n#define SRAM_Y0_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y0_X4_RTR_SECTION                     0xF000\n#define mmSRAM_Y1_X0_BANK_BASE                     0x7FFC220000ull\n#define SRAM_Y1_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y1_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y1_X0_RTR_BASE                      0x7FFC221000ull\n#define SRAM_Y1_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y1_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y1_X1_BANK_BASE                     0x7FFC224000ull\n#define SRAM_Y1_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y1_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y1_X1_RTR_BASE                      0x7FFC225000ull\n#define SRAM_Y1_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y1_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y1_X2_BANK_BASE                     0x7FFC228000ull\n#define SRAM_Y1_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y1_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y1_X2_RTR_BASE                      0x7FFC229000ull\n#define SRAM_Y1_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y1_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y1_X3_BANK_BASE                     0x7FFC22C000ull\n#define SRAM_Y1_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y1_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y1_X3_RTR_BASE                      0x7FFC22D000ull\n#define SRAM_Y1_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y1_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y1_X4_BANK_BASE                     0x7FFC230000ull\n#define SRAM_Y1_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y1_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y1_X4_RTR_BASE                      0x7FFC231000ull\n#define SRAM_Y1_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y1_X4_RTR_SECTION                     0xF000\n#define mmSRAM_Y2_X0_BANK_BASE                     0x7FFC240000ull\n#define SRAM_Y2_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y2_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y2_X0_RTR_BASE                      0x7FFC241000ull\n#define SRAM_Y2_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y2_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y2_X1_BANK_BASE                     0x7FFC244000ull\n#define SRAM_Y2_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y2_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y2_X1_RTR_BASE                      0x7FFC245000ull\n#define SRAM_Y2_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y2_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y2_X2_BANK_BASE                     0x7FFC248000ull\n#define SRAM_Y2_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y2_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y2_X2_RTR_BASE                      0x7FFC249000ull\n#define SRAM_Y2_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y2_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y2_X3_BANK_BASE                     0x7FFC24C000ull\n#define SRAM_Y2_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y2_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y2_X3_RTR_BASE                      0x7FFC24D000ull\n#define SRAM_Y2_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y2_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y2_X4_BANK_BASE                     0x7FFC250000ull\n#define SRAM_Y2_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y2_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y2_X4_RTR_BASE                      0x7FFC251000ull\n#define SRAM_Y2_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y2_X4_RTR_SECTION                     0xF000\n#define mmSRAM_Y3_X0_BANK_BASE                     0x7FFC260000ull\n#define SRAM_Y3_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y3_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y3_X0_RTR_BASE                      0x7FFC261000ull\n#define SRAM_Y3_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y3_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y3_X1_BANK_BASE                     0x7FFC264000ull\n#define SRAM_Y3_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y3_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y3_X1_RTR_BASE                      0x7FFC265000ull\n#define SRAM_Y3_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y3_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y3_X2_BANK_BASE                     0x7FFC268000ull\n#define SRAM_Y3_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y3_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y3_X2_RTR_BASE                      0x7FFC269000ull\n#define SRAM_Y3_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y3_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y3_X3_BANK_BASE                     0x7FFC26C000ull\n#define SRAM_Y3_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y3_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y3_X3_RTR_BASE                      0x7FFC26D000ull\n#define SRAM_Y3_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y3_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y3_X4_BANK_BASE                     0x7FFC270000ull\n#define SRAM_Y3_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y3_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y3_X4_RTR_BASE                      0x7FFC271000ull\n#define SRAM_Y3_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y3_X4_RTR_SECTION                     0xF000\n#define mmSRAM_Y4_X0_BANK_BASE                     0x7FFC280000ull\n#define SRAM_Y4_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y4_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y4_X0_RTR_BASE                      0x7FFC281000ull\n#define SRAM_Y4_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y4_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y4_X1_BANK_BASE                     0x7FFC284000ull\n#define SRAM_Y4_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y4_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y4_X1_RTR_BASE                      0x7FFC285000ull\n#define SRAM_Y4_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y4_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y4_X2_BANK_BASE                     0x7FFC288000ull\n#define SRAM_Y4_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y4_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y4_X2_RTR_BASE                      0x7FFC289000ull\n#define SRAM_Y4_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y4_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y4_X3_BANK_BASE                     0x7FFC28C000ull\n#define SRAM_Y4_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y4_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y4_X3_RTR_BASE                      0x7FFC28D000ull\n#define SRAM_Y4_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y4_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y4_X4_BANK_BASE                     0x7FFC290000ull\n#define SRAM_Y4_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y4_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y4_X4_RTR_BASE                      0x7FFC291000ull\n#define SRAM_Y4_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y4_X4_RTR_SECTION                     0xF000\n#define mmSRAM_Y5_X0_BANK_BASE                     0x7FFC2A0000ull\n#define SRAM_Y5_X0_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y5_X0_BANK_SECTION                    0x1000\n#define mmSRAM_Y5_X0_RTR_BASE                      0x7FFC2A1000ull\n#define SRAM_Y5_X0_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y5_X0_RTR_SECTION                     0x3000\n#define mmSRAM_Y5_X1_BANK_BASE                     0x7FFC2A4000ull\n#define SRAM_Y5_X1_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y5_X1_BANK_SECTION                    0x1000\n#define mmSRAM_Y5_X1_RTR_BASE                      0x7FFC2A5000ull\n#define SRAM_Y5_X1_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y5_X1_RTR_SECTION                     0x3000\n#define mmSRAM_Y5_X2_BANK_BASE                     0x7FFC2A8000ull\n#define SRAM_Y5_X2_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y5_X2_BANK_SECTION                    0x1000\n#define mmSRAM_Y5_X2_RTR_BASE                      0x7FFC2A9000ull\n#define SRAM_Y5_X2_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y5_X2_RTR_SECTION                     0x3000\n#define mmSRAM_Y5_X3_BANK_BASE                     0x7FFC2AC000ull\n#define SRAM_Y5_X3_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y5_X3_BANK_SECTION                    0x1000\n#define mmSRAM_Y5_X3_RTR_BASE                      0x7FFC2AD000ull\n#define SRAM_Y5_X3_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y5_X3_RTR_SECTION                     0x3000\n#define mmSRAM_Y5_X4_BANK_BASE                     0x7FFC2B0000ull\n#define SRAM_Y5_X4_BANK_MAX_OFFSET                 0x4\n#define SRAM_Y5_X4_BANK_SECTION                    0x1000\n#define mmSRAM_Y5_X4_RTR_BASE                      0x7FFC2B1000ull\n#define SRAM_Y5_X4_RTR_MAX_OFFSET                  0x334\n#define SRAM_Y5_X4_RTR_SECTION                     0x14F000\n#define mmDMA_QM_0_BASE                            0x7FFC400000ull\n#define DMA_QM_0_MAX_OFFSET                        0x310\n#define DMA_QM_0_SECTION                           0x1000\n#define mmDMA_CH_0_BASE                            0x7FFC401000ull\n#define DMA_CH_0_MAX_OFFSET                        0x200\n#define DMA_CH_0_SECTION                           0x7000\n#define mmDMA_QM_1_BASE                            0x7FFC408000ull\n#define DMA_QM_1_MAX_OFFSET                        0x310\n#define DMA_QM_1_SECTION                           0x1000\n#define mmDMA_CH_1_BASE                            0x7FFC409000ull\n#define DMA_CH_1_MAX_OFFSET                        0x200\n#define DMA_CH_1_SECTION                           0x7000\n#define mmDMA_QM_2_BASE                            0x7FFC410000ull\n#define DMA_QM_2_MAX_OFFSET                        0x310\n#define DMA_QM_2_SECTION                           0x1000\n#define mmDMA_CH_2_BASE                            0x7FFC411000ull\n#define DMA_CH_2_MAX_OFFSET                        0x200\n#define DMA_CH_2_SECTION                           0x7000\n#define mmDMA_QM_3_BASE                            0x7FFC418000ull\n#define DMA_QM_3_MAX_OFFSET                        0x310\n#define DMA_QM_3_SECTION                           0x1000\n#define mmDMA_CH_3_BASE                            0x7FFC419000ull\n#define DMA_CH_3_MAX_OFFSET                        0x200\n#define DMA_CH_3_SECTION                           0x7000\n#define mmDMA_QM_4_BASE                            0x7FFC420000ull\n#define DMA_QM_4_MAX_OFFSET                        0x310\n#define DMA_QM_4_SECTION                           0x1000\n#define mmDMA_CH_4_BASE                            0x7FFC421000ull\n#define DMA_CH_4_MAX_OFFSET                        0x200\n#define DMA_CH_4_SECTION                           0x20000\n#define mmCPU_CA53_CFG_BASE                        0x7FFC441000ull\n#define CPU_CA53_CFG_MAX_OFFSET                    0x218\n#define CPU_CA53_CFG_SECTION                       0x1000\n#define mmCPU_IF_BASE                              0x7FFC442000ull\n#define CPU_IF_MAX_OFFSET                          0x134\n#define CPU_IF_SECTION                             0x2000\n#define mmCPU_TIMESTAMP_BASE                       0x7FFC444000ull\n#define CPU_TIMESTAMP_MAX_OFFSET                   0x1000\n#define CPU_TIMESTAMP_SECTION                      0x3C000\n#define mmMMU_BASE                                 0x7FFC480000ull\n#define MMU_MAX_OFFSET                             0x44\n#define MMU_SECTION                                0x10000\n#define mmSTLB_BASE                                0x7FFC490000ull\n#define STLB_MAX_OFFSET                            0x50\n#define STLB_SECTION                               0x10000\n#define mmNORTH_THERMAL_SENSOR_BASE                0x7FFC4A0000ull\n#define NORTH_THERMAL_SENSOR_MAX_OFFSET            0xE64\n#define NORTH_THERMAL_SENSOR_SECTION               0x1000\n#define mmMC_PLL_BASE                              0x7FFC4A1000ull\n#define MC_PLL_MAX_OFFSET                          0x444\n#define MC_PLL_SECTION                             0x1000\n#define mmCPU_PLL_BASE                             0x7FFC4A2000ull\n#define CPU_PLL_MAX_OFFSET                         0x444\n#define CPU_PLL_SECTION                            0x1000\n#define mmIC_PLL_BASE                              0x7FFC4A3000ull\n#define IC_PLL_MAX_OFFSET                          0x444\n#define IC_PLL_SECTION                             0x1000\n#define mmDMA_PROCESS_MON_BASE                     0x7FFC4A4000ull\n#define DMA_PROCESS_MON_MAX_OFFSET                 0x4\n#define DMA_PROCESS_MON_SECTION                    0xC000\n#define mmDMA_MACRO_BASE                           0x7FFC4B0000ull\n#define DMA_MACRO_MAX_OFFSET                       0x15C\n#define DMA_MACRO_SECTION                          0x150000\n#define mmDDR_PHY_CH0_BASE                         0x7FFC600000ull\n#define DDR_PHY_CH0_MAX_OFFSET                     0x0\n#define DDR_PHY_CH0_SECTION                        0x40000\n#define mmDDR_MC_CH0_BASE                          0x7FFC640000ull\n#define DDR_MC_CH0_MAX_OFFSET                      0xF34\n#define DDR_MC_CH0_SECTION                         0x8000\n#define mmDDR_MISC_CH0_BASE                        0x7FFC648000ull\n#define DDR_MISC_CH0_MAX_OFFSET                    0x204\n#define DDR_MISC_CH0_SECTION                       0xB8000\n#define mmDDR_PHY_CH1_BASE                         0x7FFC700000ull\n#define DDR_PHY_CH1_MAX_OFFSET                     0x0\n#define DDR_PHY_CH1_SECTION                        0x40000\n#define mmDDR_MC_CH1_BASE                          0x7FFC740000ull\n#define DDR_MC_CH1_MAX_OFFSET                      0xF34\n#define DDR_MC_CH1_SECTION                         0x8000\n#define mmDDR_MISC_CH1_BASE                        0x7FFC748000ull\n#define DDR_MISC_CH1_MAX_OFFSET                    0x204\n#define DDR_MISC_CH1_SECTION                       0xB8000\n#define mmGIC_BASE                                 0x7FFC800000ull\n#define GIC_MAX_OFFSET                             0x10000\n#define GIC_SECTION                                0x401000\n#define mmPCIE_WRAP_BASE                           0x7FFCC01000ull\n#define PCIE_WRAP_MAX_OFFSET                       0xDF4\n#define PCIE_WRAP_SECTION                          0x1000\n#define mmPCIE_DBI_BASE                            0x7FFCC02000ull\n#define PCIE_DBI_MAX_OFFSET                        0xC04\n#define PCIE_DBI_SECTION                           0x2000\n#define mmPCIE_CORE_BASE                           0x7FFCC04000ull\n#define PCIE_CORE_MAX_OFFSET                       0x9B8\n#define PCIE_CORE_SECTION                          0x1000\n#define mmPCIE_DB_CFG_BASE                         0x7FFCC05000ull\n#define PCIE_DB_CFG_MAX_OFFSET                     0xE34\n#define PCIE_DB_CFG_SECTION                        0x1000\n#define mmPCIE_DB_CMD_BASE                         0x7FFCC06000ull\n#define PCIE_DB_CMD_MAX_OFFSET                     0x810\n#define PCIE_DB_CMD_SECTION                        0x1000\n#define mmPCIE_AUX_BASE                            0x7FFCC07000ull\n#define PCIE_AUX_MAX_OFFSET                        0x9BC\n#define PCIE_AUX_SECTION                           0x1000\n#define mmPCIE_DB_RSV_BASE                         0x7FFCC08000ull\n#define PCIE_DB_RSV_MAX_OFFSET                     0x800\n#define PCIE_DB_RSV_SECTION                        0x8000\n#define mmPCIE_PHY_BASE                            0x7FFCC10000ull\n#define PCIE_PHY_MAX_OFFSET                        0x924\n#define PCIE_PHY_SECTION                           0x30000\n#define mmPSOC_I2C_M0_BASE                         0x7FFCC40000ull\n#define PSOC_I2C_M0_MAX_OFFSET                     0x100\n#define PSOC_I2C_M0_SECTION                        0x1000\n#define mmPSOC_I2C_M1_BASE                         0x7FFCC41000ull\n#define PSOC_I2C_M1_MAX_OFFSET                     0x100\n#define PSOC_I2C_M1_SECTION                        0x1000\n#define mmPSOC_I2C_S_BASE                          0x7FFCC42000ull\n#define PSOC_I2C_S_MAX_OFFSET                      0x100\n#define PSOC_I2C_S_SECTION                         0x1000\n#define mmPSOC_SPI_BASE                            0x7FFCC43000ull\n#define PSOC_SPI_MAX_OFFSET                        0x100\n#define PSOC_SPI_SECTION                           0x1000\n#define mmPSOC_EMMC_BASE                           0x7FFCC44000ull\n#define PSOC_EMMC_MAX_OFFSET                       0xF70\n#define PSOC_EMMC_SECTION                          0x1000\n#define mmPSOC_UART_0_BASE                         0x7FFCC45000ull\n#define PSOC_UART_0_MAX_OFFSET                     0x1000\n#define PSOC_UART_0_SECTION                        0x1000\n#define mmPSOC_UART_1_BASE                         0x7FFCC46000ull\n#define PSOC_UART_1_MAX_OFFSET                     0x1000\n#define PSOC_UART_1_SECTION                        0x1000\n#define mmPSOC_TIMER_BASE                          0x7FFCC47000ull\n#define PSOC_TIMER_MAX_OFFSET                      0x1000\n#define PSOC_TIMER_SECTION                         0x1000\n#define mmPSOC_WDOG_BASE                           0x7FFCC48000ull\n#define PSOC_WDOG_MAX_OFFSET                       0x1000\n#define PSOC_WDOG_SECTION                          0x1000\n#define mmPSOC_TIMESTAMP_BASE                      0x7FFCC49000ull\n#define PSOC_TIMESTAMP_MAX_OFFSET                  0x1000\n#define PSOC_TIMESTAMP_SECTION                     0x1000\n#define mmPSOC_EFUSE_BASE                          0x7FFCC4A000ull\n#define PSOC_EFUSE_MAX_OFFSET                      0x10C\n#define PSOC_EFUSE_SECTION                         0x1000\n#define mmPSOC_GLOBAL_CONF_BASE                    0x7FFCC4B000ull\n#define PSOC_GLOBAL_CONF_MAX_OFFSET                0xA48\n#define PSOC_GLOBAL_CONF_SECTION                   0x1000\n#define mmPSOC_GPIO0_BASE                          0x7FFCC4C000ull\n#define PSOC_GPIO0_MAX_OFFSET                      0x1000\n#define PSOC_GPIO0_SECTION                         0x1000\n#define mmPSOC_GPIO1_BASE                          0x7FFCC4D000ull\n#define PSOC_GPIO1_MAX_OFFSET                      0x1000\n#define PSOC_GPIO1_SECTION                         0x1000\n#define mmPSOC_BTL_BASE                            0x7FFCC4E000ull\n#define PSOC_BTL_MAX_OFFSET                        0x124\n#define PSOC_BTL_SECTION                           0x1000\n#define mmPSOC_CS_TRACE_BASE                       0x7FFCC4F000ull\n#define PSOC_CS_TRACE_MAX_OFFSET                   0x0\n#define PSOC_CS_TRACE_SECTION                      0x1000\n#define mmPSOC_GPIO2_BASE                          0x7FFCC50000ull\n#define PSOC_GPIO2_MAX_OFFSET                      0x1000\n#define PSOC_GPIO2_SECTION                         0x1000\n#define mmPSOC_GPIO3_BASE                          0x7FFCC51000ull\n#define PSOC_GPIO3_MAX_OFFSET                      0x1000\n#define PSOC_GPIO3_SECTION                         0x1000\n#define mmPSOC_GPIO4_BASE                          0x7FFCC52000ull\n#define PSOC_GPIO4_MAX_OFFSET                      0x1000\n#define PSOC_GPIO4_SECTION                         0x1000\n#define mmPSOC_DFT_EFUSE_BASE                      0x7FFCC53000ull\n#define PSOC_DFT_EFUSE_MAX_OFFSET                  0x10C\n#define PSOC_DFT_EFUSE_SECTION                     0x1000\n#define mmPSOC_PM_BASE                             0x7FFCC54000ull\n#define PSOC_PM_MAX_OFFSET                         0x4\n#define PSOC_PM_SECTION                            0x1000\n#define mmPSOC_TS_BASE                             0x7FFCC55000ull\n#define PSOC_TS_MAX_OFFSET                         0xE64\n#define PSOC_TS_SECTION                            0xB000\n#define mmPSOC_MII_BASE                            0x7FFCC60000ull\n#define PSOC_MII_MAX_OFFSET                        0x105C\n#define PSOC_MII_SECTION                           0x10000\n#define mmPSOC_EMMC_PLL_BASE                       0x7FFCC70000ull\n#define PSOC_EMMC_PLL_MAX_OFFSET                   0x444\n#define PSOC_EMMC_PLL_SECTION                      0x1000\n#define mmPSOC_MME_PLL_BASE                        0x7FFCC71000ull\n#define PSOC_MME_PLL_MAX_OFFSET                    0x444\n#define PSOC_MME_PLL_SECTION                       0x1000\n#define mmPSOC_PCI_PLL_BASE                        0x7FFCC72000ull\n#define PSOC_PCI_PLL_MAX_OFFSET                    0x444\n#define PSOC_PCI_PLL_SECTION                       0x6000\n#define mmPSOC_PWM0_BASE                           0x7FFCC78000ull\n#define PSOC_PWM0_MAX_OFFSET                       0x58\n#define PSOC_PWM0_SECTION                          0x1000\n#define mmPSOC_PWM1_BASE                           0x7FFCC79000ull\n#define PSOC_PWM1_MAX_OFFSET                       0x58\n#define PSOC_PWM1_SECTION                          0x1000\n#define mmPSOC_PWM2_BASE                           0x7FFCC7A000ull\n#define PSOC_PWM2_MAX_OFFSET                       0x58\n#define PSOC_PWM2_SECTION                          0x1000\n#define mmPSOC_PWM3_BASE                           0x7FFCC7B000ull\n#define PSOC_PWM3_MAX_OFFSET                       0x58\n#define PSOC_PWM3_SECTION                          0x185000\n#define mmTPC0_NRTR_BASE                           0x7FFCE00000ull\n#define TPC0_NRTR_MAX_OFFSET                       0x608\n#define TPC0_NRTR_SECTION                          0x1000\n#define mmTPC_PLL_BASE                             0x7FFCE01000ull\n#define TPC_PLL_MAX_OFFSET                         0x444\n#define TPC_PLL_SECTION                            0x1000\n#define mmTPC_THEMAL_SENSOR_BASE                   0x7FFCE02000ull\n#define TPC_THEMAL_SENSOR_MAX_OFFSET               0xE64\n#define TPC_THEMAL_SENSOR_SECTION                  0x1000\n#define mmTPC_PROCESS_MON_BASE                     0x7FFCE03000ull\n#define TPC_PROCESS_MON_MAX_OFFSET                 0x4\n#define TPC_PROCESS_MON_SECTION                    0x1000\n#define mmTPC0_RD_REGULATOR_BASE                   0x7FFCE04000ull\n#define TPC0_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC0_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC0_WR_REGULATOR_BASE                   0x7FFCE05000ull\n#define TPC0_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC0_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC0_CFG_BASE                            0x7FFCE06000ull\n#define TPC0_CFG_MAX_OFFSET                        0xE30\n#define TPC0_CFG_SECTION                           0x2000\n#define mmTPC0_QM_BASE                             0x7FFCE08000ull\n#define TPC0_QM_MAX_OFFSET                         0x310\n#define TPC0_QM_SECTION                            0x1000\n#define mmTPC0_CMDQ_BASE                           0x7FFCE09000ull\n#define TPC0_CMDQ_MAX_OFFSET                       0x310\n#define TPC0_CMDQ_SECTION                          0x37000\n#define mmTPC1_RTR_BASE                            0x7FFCE40000ull\n#define TPC1_RTR_MAX_OFFSET                        0x608\n#define TPC1_RTR_SECTION                           0x4000\n#define mmTPC1_WR_REGULATOR_BASE                   0x7FFCE44000ull\n#define TPC1_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC1_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC1_RD_REGULATOR_BASE                   0x7FFCE45000ull\n#define TPC1_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC1_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC1_CFG_BASE                            0x7FFCE46000ull\n#define TPC1_CFG_MAX_OFFSET                        0xE30\n#define TPC1_CFG_SECTION                           0x2000\n#define mmTPC1_QM_BASE                             0x7FFCE48000ull\n#define TPC1_QM_MAX_OFFSET                         0x310\n#define TPC1_QM_SECTION                            0x1000\n#define mmTPC1_CMDQ_BASE                           0x7FFCE49000ull\n#define TPC1_CMDQ_MAX_OFFSET                       0x310\n#define TPC1_CMDQ_SECTION                          0x37000\n#define mmTPC2_RTR_BASE                            0x7FFCE80000ull\n#define TPC2_RTR_MAX_OFFSET                        0x608\n#define TPC2_RTR_SECTION                           0x4000\n#define mmTPC2_RD_REGULATOR_BASE                   0x7FFCE84000ull\n#define TPC2_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC2_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC2_WR_REGULATOR_BASE                   0x7FFCE85000ull\n#define TPC2_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC2_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC2_CFG_BASE                            0x7FFCE86000ull\n#define TPC2_CFG_MAX_OFFSET                        0xE30\n#define TPC2_CFG_SECTION                           0x2000\n#define mmTPC2_QM_BASE                             0x7FFCE88000ull\n#define TPC2_QM_MAX_OFFSET                         0x310\n#define TPC2_QM_SECTION                            0x1000\n#define mmTPC2_CMDQ_BASE                           0x7FFCE89000ull\n#define TPC2_CMDQ_MAX_OFFSET                       0x310\n#define TPC2_CMDQ_SECTION                          0x37000\n#define mmTPC3_RTR_BASE                            0x7FFCEC0000ull\n#define TPC3_RTR_MAX_OFFSET                        0x608\n#define TPC3_RTR_SECTION                           0x4000\n#define mmTPC3_RD_REGULATOR_BASE                   0x7FFCEC4000ull\n#define TPC3_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC3_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC3_WR_REGULATOR_BASE                   0x7FFCEC5000ull\n#define TPC3_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC3_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC3_CFG_BASE                            0x7FFCEC6000ull\n#define TPC3_CFG_MAX_OFFSET                        0xE30\n#define TPC3_CFG_SECTION                           0x2000\n#define mmTPC3_QM_BASE                             0x7FFCEC8000ull\n#define TPC3_QM_MAX_OFFSET                         0x310\n#define TPC3_QM_SECTION                            0x1000\n#define mmTPC3_CMDQ_BASE                           0x7FFCEC9000ull\n#define TPC3_CMDQ_MAX_OFFSET                       0x310\n#define TPC3_CMDQ_SECTION                          0x37000\n#define mmTPC4_RTR_BASE                            0x7FFCF00000ull\n#define TPC4_RTR_MAX_OFFSET                        0x608\n#define TPC4_RTR_SECTION                           0x4000\n#define mmTPC4_RD_REGULATOR_BASE                   0x7FFCF04000ull\n#define TPC4_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC4_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC4_WR_REGULATOR_BASE                   0x7FFCF05000ull\n#define TPC4_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC4_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC4_CFG_BASE                            0x7FFCF06000ull\n#define TPC4_CFG_MAX_OFFSET                        0xE30\n#define TPC4_CFG_SECTION                           0x2000\n#define mmTPC4_QM_BASE                             0x7FFCF08000ull\n#define TPC4_QM_MAX_OFFSET                         0x310\n#define TPC4_QM_SECTION                            0x1000\n#define mmTPC4_CMDQ_BASE                           0x7FFCF09000ull\n#define TPC4_CMDQ_MAX_OFFSET                       0x310\n#define TPC4_CMDQ_SECTION                          0x37000\n#define mmTPC5_RTR_BASE                            0x7FFCF40000ull\n#define TPC5_RTR_MAX_OFFSET                        0x608\n#define TPC5_RTR_SECTION                           0x4000\n#define mmTPC5_RD_REGULATOR_BASE                   0x7FFCF44000ull\n#define TPC5_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC5_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC5_WR_REGULATOR_BASE                   0x7FFCF45000ull\n#define TPC5_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC5_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC5_CFG_BASE                            0x7FFCF46000ull\n#define TPC5_CFG_MAX_OFFSET                        0xE30\n#define TPC5_CFG_SECTION                           0x2000\n#define mmTPC5_QM_BASE                             0x7FFCF48000ull\n#define TPC5_QM_MAX_OFFSET                         0x310\n#define TPC5_QM_SECTION                            0x1000\n#define mmTPC5_CMDQ_BASE                           0x7FFCF49000ull\n#define TPC5_CMDQ_MAX_OFFSET                       0x310\n#define TPC5_CMDQ_SECTION                          0x37000\n#define mmTPC6_RTR_BASE                            0x7FFCF80000ull\n#define TPC6_RTR_MAX_OFFSET                        0x608\n#define TPC6_RTR_SECTION                           0x4000\n#define mmTPC6_RD_REGULATOR_BASE                   0x7FFCF84000ull\n#define TPC6_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC6_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC6_WR_REGULATOR_BASE                   0x7FFCF85000ull\n#define TPC6_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC6_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC6_CFG_BASE                            0x7FFCF86000ull\n#define TPC6_CFG_MAX_OFFSET                        0xE30\n#define TPC6_CFG_SECTION                           0x2000\n#define mmTPC6_QM_BASE                             0x7FFCF88000ull\n#define TPC6_QM_MAX_OFFSET                         0x310\n#define TPC6_QM_SECTION                            0x1000\n#define mmTPC6_CMDQ_BASE                           0x7FFCF89000ull\n#define TPC6_CMDQ_MAX_OFFSET                       0x310\n#define TPC6_CMDQ_SECTION                          0x37000\n#define mmTPC7_NRTR_BASE                           0x7FFCFC0000ull\n#define TPC7_NRTR_MAX_OFFSET                       0x608\n#define TPC7_NRTR_SECTION                          0x4000\n#define mmTPC7_RD_REGULATOR_BASE                   0x7FFCFC4000ull\n#define TPC7_RD_REGULATOR_MAX_OFFSET               0x74\n#define TPC7_RD_REGULATOR_SECTION                  0x1000\n#define mmTPC7_WR_REGULATOR_BASE                   0x7FFCFC5000ull\n#define TPC7_WR_REGULATOR_MAX_OFFSET               0x74\n#define TPC7_WR_REGULATOR_SECTION                  0x1000\n#define mmTPC7_CFG_BASE                            0x7FFCFC6000ull\n#define TPC7_CFG_MAX_OFFSET                        0xE30\n#define TPC7_CFG_SECTION                           0x2000\n#define mmTPC7_QM_BASE                             0x7FFCFC8000ull\n#define TPC7_QM_MAX_OFFSET                         0x310\n#define TPC7_QM_SECTION                            0x1000\n#define mmTPC7_CMDQ_BASE                           0x7FFCFC9000ull\n#define TPC7_CMDQ_MAX_OFFSET                       0x310\n#define TPC7_CMDQ_SECTION                          0x1037000\n#define mmMME_TOP_TABLE_BASE                       0x7FFE000000ull\n#define MME_TOP_TABLE_MAX_OFFSET                   0x1000\n#define MME_TOP_TABLE_SECTION                      0x1000\n#define mmMME0_RTR_FUNNEL_BASE                     0x7FFE001000ull\n#define MME0_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME0_RTR_FUNNEL_SECTION                    0x40000\n#define mmMME1_RTR_FUNNEL_BASE                     0x7FFE041000ull\n#define MME1_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME1_RTR_FUNNEL_SECTION                    0x1000\n#define mmMME1_SBA_STM_BASE                        0x7FFE042000ull\n#define MME1_SBA_STM_MAX_OFFSET                    0x1000\n#define MME1_SBA_STM_SECTION                       0x1000\n#define mmMME1_SBA_CTI_BASE                        0x7FFE043000ull\n#define MME1_SBA_CTI_MAX_OFFSET                    0x1000\n#define MME1_SBA_CTI_SECTION                       0x1000\n#define mmMME1_SBA_ETF_BASE                        0x7FFE044000ull\n#define MME1_SBA_ETF_MAX_OFFSET                    0x1000\n#define MME1_SBA_ETF_SECTION                       0x1000\n#define mmMME1_SBA_SPMU_BASE                       0x7FFE045000ull\n#define MME1_SBA_SPMU_MAX_OFFSET                   0x1000\n#define MME1_SBA_SPMU_SECTION                      0x1000\n#define mmMME1_SBA_CTI0_BASE                       0x7FFE046000ull\n#define MME1_SBA_CTI0_MAX_OFFSET                   0x1000\n#define MME1_SBA_CTI0_SECTION                      0x1000\n#define mmMME1_SBA_CTI1_BASE                       0x7FFE047000ull\n#define MME1_SBA_CTI1_MAX_OFFSET                   0x1000\n#define MME1_SBA_CTI1_SECTION                      0x1000\n#define mmMME1_SBA_BMON0_BASE                      0x7FFE048000ull\n#define MME1_SBA_BMON0_MAX_OFFSET                  0x1000\n#define MME1_SBA_BMON0_SECTION                     0x1000\n#define mmMME1_SBA_BMON1_BASE                      0x7FFE049000ull\n#define MME1_SBA_BMON1_MAX_OFFSET                  0x1000\n#define MME1_SBA_BMON1_SECTION                     0x38000\n#define mmMME2_RTR_FUNNEL_BASE                     0x7FFE081000ull\n#define MME2_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME2_RTR_FUNNEL_SECTION                    0x40000\n#define mmMME3_RTR_FUNNEL_BASE                     0x7FFE0C1000ull\n#define MME3_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME3_RTR_FUNNEL_SECTION                    0x1000\n#define mmMME3_SBB_STM_BASE                        0x7FFE0C2000ull\n#define MME3_SBB_STM_MAX_OFFSET                    0x1000\n#define MME3_SBB_STM_SECTION                       0x1000\n#define mmMME3_SBB_CTI_BASE                        0x7FFE0C3000ull\n#define MME3_SBB_CTI_MAX_OFFSET                    0x1000\n#define MME3_SBB_CTI_SECTION                       0x1000\n#define mmMME3_SBB_ETF_BASE                        0x7FFE0C4000ull\n#define MME3_SBB_ETF_MAX_OFFSET                    0x1000\n#define MME3_SBB_ETF_SECTION                       0x1000\n#define mmMME3_SBB_SPMU_BASE                       0x7FFE0C5000ull\n#define MME3_SBB_SPMU_MAX_OFFSET                   0x1000\n#define MME3_SBB_SPMU_SECTION                      0x1000\n#define mmMME3_SBB_CTI0_BASE                       0x7FFE0C6000ull\n#define MME3_SBB_CTI0_MAX_OFFSET                   0x1000\n#define MME3_SBB_CTI0_SECTION                      0x1000\n#define mmMME3_SBB_CTI1_BASE                       0x7FFE0C7000ull\n#define MME3_SBB_CTI1_MAX_OFFSET                   0x1000\n#define MME3_SBB_CTI1_SECTION                      0x1000\n#define mmMME3_SBB_BMON0_BASE                      0x7FFE0C8000ull\n#define MME3_SBB_BMON0_MAX_OFFSET                  0x1000\n#define MME3_SBB_BMON0_SECTION                     0x1000\n#define mmMME3_SBB_BMON1_BASE                      0x7FFE0C9000ull\n#define MME3_SBB_BMON1_MAX_OFFSET                  0x1000\n#define MME3_SBB_BMON1_SECTION                     0x38000\n#define mmMME4_RTR_FUNNEL_BASE                     0x7FFE101000ull\n#define MME4_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME4_RTR_FUNNEL_SECTION                    0x1000\n#define mmMME4_WACS_STM_BASE                       0x7FFE102000ull\n#define MME4_WACS_STM_MAX_OFFSET                   0x1000\n#define MME4_WACS_STM_SECTION                      0x1000\n#define mmMME4_WACS_CTI_BASE                       0x7FFE103000ull\n#define MME4_WACS_CTI_MAX_OFFSET                   0x1000\n#define MME4_WACS_CTI_SECTION                      0x1000\n#define mmMME4_WACS_ETF_BASE                       0x7FFE104000ull\n#define MME4_WACS_ETF_MAX_OFFSET                   0x1000\n#define MME4_WACS_ETF_SECTION                      0x1000\n#define mmMME4_WACS_SPMU_BASE                      0x7FFE105000ull\n#define MME4_WACS_SPMU_MAX_OFFSET                  0x1000\n#define MME4_WACS_SPMU_SECTION                     0x1000\n#define mmMME4_WACS_CTI0_BASE                      0x7FFE106000ull\n#define MME4_WACS_CTI0_MAX_OFFSET                  0x1000\n#define MME4_WACS_CTI0_SECTION                     0x1000\n#define mmMME4_WACS_CTI1_BASE                      0x7FFE107000ull\n#define MME4_WACS_CTI1_MAX_OFFSET                  0x1000\n#define MME4_WACS_CTI1_SECTION                     0x1000\n#define mmMME4_WACS_BMON0_BASE                     0x7FFE108000ull\n#define MME4_WACS_BMON0_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON0_SECTION                    0x1000\n#define mmMME4_WACS_BMON1_BASE                     0x7FFE109000ull\n#define MME4_WACS_BMON1_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON1_SECTION                    0x1000\n#define mmMME4_WACS_BMON2_BASE                     0x7FFE10A000ull\n#define MME4_WACS_BMON2_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON2_SECTION                    0x1000\n#define mmMME4_WACS_BMON3_BASE                     0x7FFE10B000ull\n#define MME4_WACS_BMON3_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON3_SECTION                    0x1000\n#define mmMME4_WACS_BMON4_BASE                     0x7FFE10C000ull\n#define MME4_WACS_BMON4_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON4_SECTION                    0x1000\n#define mmMME4_WACS_BMON5_BASE                     0x7FFE10D000ull\n#define MME4_WACS_BMON5_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON5_SECTION                    0x1000\n#define mmMME4_WACS_BMON6_BASE                     0x7FFE10E000ull\n#define MME4_WACS_BMON6_MAX_OFFSET                 0x1000\n#define MME4_WACS_BMON6_SECTION                    0x4000\n#define mmMME4_WACS2_STM_BASE                      0x7FFE112000ull\n#define MME4_WACS2_STM_MAX_OFFSET                  0x1000\n#define MME4_WACS2_STM_SECTION                     0x1000\n#define mmMME4_WACS2_CTI_BASE                      0x7FFE113000ull\n#define MME4_WACS2_CTI_MAX_OFFSET                  0x1000\n#define MME4_WACS2_CTI_SECTION                     0x1000\n#define mmMME4_WACS2_ETF_BASE                      0x7FFE114000ull\n#define MME4_WACS2_ETF_MAX_OFFSET                  0x1000\n#define MME4_WACS2_ETF_SECTION                     0x1000\n#define mmMME4_WACS2_SPMU_BASE                     0x7FFE115000ull\n#define MME4_WACS2_SPMU_MAX_OFFSET                 0x1000\n#define MME4_WACS2_SPMU_SECTION                    0x1000\n#define mmMME4_WACS2_CTI0_BASE                     0x7FFE116000ull\n#define MME4_WACS2_CTI0_MAX_OFFSET                 0x1000\n#define MME4_WACS2_CTI0_SECTION                    0x1000\n#define mmMME4_WACS2_CTI1_BASE                     0x7FFE117000ull\n#define MME4_WACS2_CTI1_MAX_OFFSET                 0x1000\n#define MME4_WACS2_CTI1_SECTION                    0x1000\n#define mmMME4_WACS2_BMON0_BASE                    0x7FFE118000ull\n#define MME4_WACS2_BMON0_MAX_OFFSET                0x1000\n#define MME4_WACS2_BMON0_SECTION                   0x1000\n#define mmMME4_WACS2_BMON1_BASE                    0x7FFE119000ull\n#define MME4_WACS2_BMON1_MAX_OFFSET                0x1000\n#define MME4_WACS2_BMON1_SECTION                   0x1000\n#define mmMME4_WACS2_BMON2_BASE                    0x7FFE11A000ull\n#define MME4_WACS2_BMON2_MAX_OFFSET                0x1000\n#define MME4_WACS2_BMON2_SECTION                   0x27000\n#define mmMME5_RTR_FUNNEL_BASE                     0x7FFE141000ull\n#define MME5_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define MME5_RTR_FUNNEL_SECTION                    0x2BF000\n#define mmDMA_ROM_TABLE_BASE                       0x7FFE400000ull\n#define DMA_ROM_TABLE_MAX_OFFSET                   0x1000\n#define DMA_ROM_TABLE_SECTION                      0x1000\n#define mmDMA_CH_0_CS_STM_BASE                     0x7FFE401000ull\n#define DMA_CH_0_CS_STM_MAX_OFFSET                 0x1000\n#define DMA_CH_0_CS_STM_SECTION                    0x1000\n#define mmDMA_CH_0_CS_CTI_BASE                     0x7FFE402000ull\n#define DMA_CH_0_CS_CTI_MAX_OFFSET                 0x1000\n#define DMA_CH_0_CS_CTI_SECTION                    0x1000\n#define mmDMA_CH_0_CS_ETF_BASE                     0x7FFE403000ull\n#define DMA_CH_0_CS_ETF_MAX_OFFSET                 0x1000\n#define DMA_CH_0_CS_ETF_SECTION                    0x1000\n#define mmDMA_CH_0_CS_SPMU_BASE                    0x7FFE404000ull\n#define DMA_CH_0_CS_SPMU_MAX_OFFSET                0x1000\n#define DMA_CH_0_CS_SPMU_SECTION                   0x1000\n#define mmDMA_CH_0_BMON_CTI_BASE                   0x7FFE405000ull\n#define DMA_CH_0_BMON_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_0_BMON_CTI_SECTION                  0x1000\n#define mmDMA_CH_0_USER_CTI_BASE                   0x7FFE406000ull\n#define DMA_CH_0_USER_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_0_USER_CTI_SECTION                  0x1000\n#define mmDMA_CH_0_BMON_0_BASE                     0x7FFE407000ull\n#define DMA_CH_0_BMON_0_MAX_OFFSET                 0x1000\n#define DMA_CH_0_BMON_0_SECTION                    0x1000\n#define mmDMA_CH_0_BMON_1_BASE                     0x7FFE408000ull\n#define DMA_CH_0_BMON_1_MAX_OFFSET                 0x1000\n#define DMA_CH_0_BMON_1_SECTION                    0x9000\n#define mmDMA_CH_1_CS_STM_BASE                     0x7FFE411000ull\n#define DMA_CH_1_CS_STM_MAX_OFFSET                 0x1000\n#define DMA_CH_1_CS_STM_SECTION                    0x1000\n#define mmDMA_CH_1_CS_CTI_BASE                     0x7FFE412000ull\n#define DMA_CH_1_CS_CTI_MAX_OFFSET                 0x1000\n#define DMA_CH_1_CS_CTI_SECTION                    0x1000\n#define mmDMA_CH_1_CS_ETF_BASE                     0x7FFE413000ull\n#define DMA_CH_1_CS_ETF_MAX_OFFSET                 0x1000\n#define DMA_CH_1_CS_ETF_SECTION                    0x1000\n#define mmDMA_CH_1_CS_SPMU_BASE                    0x7FFE414000ull\n#define DMA_CH_1_CS_SPMU_MAX_OFFSET                0x1000\n#define DMA_CH_1_CS_SPMU_SECTION                   0x1000\n#define mmDMA_CH_1_BMON_CTI_BASE                   0x7FFE415000ull\n#define DMA_CH_1_BMON_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_1_BMON_CTI_SECTION                  0x1000\n#define mmDMA_CH_1_USER_CTI_BASE                   0x7FFE416000ull\n#define DMA_CH_1_USER_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_1_USER_CTI_SECTION                  0x1000\n#define mmDMA_CH_1_BMON_0_BASE                     0x7FFE417000ull\n#define DMA_CH_1_BMON_0_MAX_OFFSET                 0x1000\n#define DMA_CH_1_BMON_0_SECTION                    0x1000\n#define mmDMA_CH_1_BMON_1_BASE                     0x7FFE418000ull\n#define DMA_CH_1_BMON_1_MAX_OFFSET                 0x1000\n#define DMA_CH_1_BMON_1_SECTION                    0x9000\n#define mmDMA_CH_2_CS_STM_BASE                     0x7FFE421000ull\n#define DMA_CH_2_CS_STM_MAX_OFFSET                 0x1000\n#define DMA_CH_2_CS_STM_SECTION                    0x1000\n#define mmDMA_CH_2_CS_CTI_BASE                     0x7FFE422000ull\n#define DMA_CH_2_CS_CTI_MAX_OFFSET                 0x1000\n#define DMA_CH_2_CS_CTI_SECTION                    0x1000\n#define mmDMA_CH_2_CS_ETF_BASE                     0x7FFE423000ull\n#define DMA_CH_2_CS_ETF_MAX_OFFSET                 0x1000\n#define DMA_CH_2_CS_ETF_SECTION                    0x1000\n#define mmDMA_CH_2_CS_SPMU_BASE                    0x7FFE424000ull\n#define DMA_CH_2_CS_SPMU_MAX_OFFSET                0x1000\n#define DMA_CH_2_CS_SPMU_SECTION                   0x1000\n#define mmDMA_CH_2_BMON_CTI_BASE                   0x7FFE425000ull\n#define DMA_CH_2_BMON_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_2_BMON_CTI_SECTION                  0x1000\n#define mmDMA_CH_2_USER_CTI_BASE                   0x7FFE426000ull\n#define DMA_CH_2_USER_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_2_USER_CTI_SECTION                  0x1000\n#define mmDMA_CH_2_BMON_0_BASE                     0x7FFE427000ull\n#define DMA_CH_2_BMON_0_MAX_OFFSET                 0x1000\n#define DMA_CH_2_BMON_0_SECTION                    0x1000\n#define mmDMA_CH_2_BMON_1_BASE                     0x7FFE428000ull\n#define DMA_CH_2_BMON_1_MAX_OFFSET                 0x1000\n#define DMA_CH_2_BMON_1_SECTION                    0x9000\n#define mmDMA_CH_3_CS_STM_BASE                     0x7FFE431000ull\n#define DMA_CH_3_CS_STM_MAX_OFFSET                 0x1000\n#define DMA_CH_3_CS_STM_SECTION                    0x1000\n#define mmDMA_CH_3_CS_CTI_BASE                     0x7FFE432000ull\n#define DMA_CH_3_CS_CTI_MAX_OFFSET                 0x1000\n#define DMA_CH_3_CS_CTI_SECTION                    0x1000\n#define mmDMA_CH_3_CS_ETF_BASE                     0x7FFE433000ull\n#define DMA_CH_3_CS_ETF_MAX_OFFSET                 0x1000\n#define DMA_CH_3_CS_ETF_SECTION                    0x1000\n#define mmDMA_CH_3_CS_SPMU_BASE                    0x7FFE434000ull\n#define DMA_CH_3_CS_SPMU_MAX_OFFSET                0x1000\n#define DMA_CH_3_CS_SPMU_SECTION                   0x1000\n#define mmDMA_CH_3_BMON_CTI_BASE                   0x7FFE435000ull\n#define DMA_CH_3_BMON_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_3_BMON_CTI_SECTION                  0x1000\n#define mmDMA_CH_3_USER_CTI_BASE                   0x7FFE436000ull\n#define DMA_CH_3_USER_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_3_USER_CTI_SECTION                  0x1000\n#define mmDMA_CH_3_BMON_0_BASE                     0x7FFE437000ull\n#define DMA_CH_3_BMON_0_MAX_OFFSET                 0x1000\n#define DMA_CH_3_BMON_0_SECTION                    0x1000\n#define mmDMA_CH_3_BMON_1_BASE                     0x7FFE438000ull\n#define DMA_CH_3_BMON_1_MAX_OFFSET                 0x1000\n#define DMA_CH_3_BMON_1_SECTION                    0x9000\n#define mmDMA_CH_4_CS_STM_BASE                     0x7FFE441000ull\n#define DMA_CH_4_CS_STM_MAX_OFFSET                 0x1000\n#define DMA_CH_4_CS_STM_SECTION                    0x1000\n#define mmDMA_CH_4_CS_CTI_BASE                     0x7FFE442000ull\n#define DMA_CH_4_CS_CTI_MAX_OFFSET                 0x1000\n#define DMA_CH_4_CS_CTI_SECTION                    0x1000\n#define mmDMA_CH_4_CS_ETF_BASE                     0x7FFE443000ull\n#define DMA_CH_4_CS_ETF_MAX_OFFSET                 0x1000\n#define DMA_CH_4_CS_ETF_SECTION                    0x1000\n#define mmDMA_CH_4_CS_SPMU_BASE                    0x7FFE444000ull\n#define DMA_CH_4_CS_SPMU_MAX_OFFSET                0x1000\n#define DMA_CH_4_CS_SPMU_SECTION                   0x1000\n#define mmDMA_CH_4_BMON_CTI_BASE                   0x7FFE445000ull\n#define DMA_CH_4_BMON_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_4_BMON_CTI_SECTION                  0x1000\n#define mmDMA_CH_4_USER_CTI_BASE                   0x7FFE446000ull\n#define DMA_CH_4_USER_CTI_MAX_OFFSET               0x1000\n#define DMA_CH_4_USER_CTI_SECTION                  0x1000\n#define mmDMA_CH_4_BMON_0_BASE                     0x7FFE447000ull\n#define DMA_CH_4_BMON_0_MAX_OFFSET                 0x1000\n#define DMA_CH_4_BMON_0_SECTION                    0x1000\n#define mmDMA_CH_4_BMON_1_BASE                     0x7FFE448000ull\n#define DMA_CH_4_BMON_1_MAX_OFFSET                 0x1000\n#define DMA_CH_4_BMON_1_SECTION                    0x8000\n#define mmDMA_CH_FUNNEL_6_1_BASE                   0x7FFE450000ull\n#define DMA_CH_FUNNEL_6_1_MAX_OFFSET               0x1000\n#define DMA_CH_FUNNEL_6_1_SECTION                  0x11000\n#define mmDMA_MACRO_CS_STM_BASE                    0x7FFE461000ull\n#define DMA_MACRO_CS_STM_MAX_OFFSET                0x1000\n#define DMA_MACRO_CS_STM_SECTION                   0x1000\n#define mmDMA_MACRO_CS_CTI_BASE                    0x7FFE462000ull\n#define DMA_MACRO_CS_CTI_MAX_OFFSET                0x1000\n#define DMA_MACRO_CS_CTI_SECTION                   0x1000\n#define mmDMA_MACRO_CS_ETF_BASE                    0x7FFE463000ull\n#define DMA_MACRO_CS_ETF_MAX_OFFSET                0x1000\n#define DMA_MACRO_CS_ETF_SECTION                   0x1000\n#define mmDMA_MACRO_CS_SPMU_BASE                   0x7FFE464000ull\n#define DMA_MACRO_CS_SPMU_MAX_OFFSET               0x1000\n#define DMA_MACRO_CS_SPMU_SECTION                  0x1000\n#define mmDMA_MACRO_BMON_CTI_BASE                  0x7FFE465000ull\n#define DMA_MACRO_BMON_CTI_MAX_OFFSET              0x1000\n#define DMA_MACRO_BMON_CTI_SECTION                 0x1000\n#define mmDMA_MACRO_USER_CTI_BASE                  0x7FFE466000ull\n#define DMA_MACRO_USER_CTI_MAX_OFFSET              0x1000\n#define DMA_MACRO_USER_CTI_SECTION                 0x1000\n#define mmDMA_MACRO_BMON_0_BASE                    0x7FFE467000ull\n#define DMA_MACRO_BMON_0_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_0_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_1_BASE                    0x7FFE468000ull\n#define DMA_MACRO_BMON_1_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_1_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_2_BASE                    0x7FFE469000ull\n#define DMA_MACRO_BMON_2_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_2_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_3_BASE                    0x7FFE46A000ull\n#define DMA_MACRO_BMON_3_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_3_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_4_BASE                    0x7FFE46B000ull\n#define DMA_MACRO_BMON_4_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_4_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_5_BASE                    0x7FFE46C000ull\n#define DMA_MACRO_BMON_5_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_5_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_6_BASE                    0x7FFE46D000ull\n#define DMA_MACRO_BMON_6_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_6_SECTION                   0x1000\n#define mmDMA_MACRO_BMON_7_BASE                    0x7FFE46E000ull\n#define DMA_MACRO_BMON_7_MAX_OFFSET                0x1000\n#define DMA_MACRO_BMON_7_SECTION                   0x2000\n#define mmDMA_MACRO_FUNNEL_3_1_BASE                0x7FFE470000ull\n#define DMA_MACRO_FUNNEL_3_1_MAX_OFFSET            0x1000\n#define DMA_MACRO_FUNNEL_3_1_SECTION               0x10000\n#define mmCPU_ROM_TABLE_BASE                       0x7FFE480000ull\n#define CPU_ROM_TABLE_MAX_OFFSET                   0x1000\n#define CPU_ROM_TABLE_SECTION                      0x1000\n#define mmCPU_ETF_0_BASE                           0x7FFE481000ull\n#define CPU_ETF_0_MAX_OFFSET                       0x1000\n#define CPU_ETF_0_SECTION                          0x1000\n#define mmCPU_ETF_1_BASE                           0x7FFE482000ull\n#define CPU_ETF_1_MAX_OFFSET                       0x1000\n#define CPU_ETF_1_SECTION                          0x2000\n#define mmCPU_CTI_BASE                             0x7FFE484000ull\n#define CPU_CTI_MAX_OFFSET                         0x1000\n#define CPU_CTI_SECTION                            0x1000\n#define mmCPU_FUNNEL_BASE                          0x7FFE485000ull\n#define CPU_FUNNEL_MAX_OFFSET                      0x1000\n#define CPU_FUNNEL_SECTION                         0x1000\n#define mmCPU_STM_BASE                             0x7FFE486000ull\n#define CPU_STM_MAX_OFFSET                         0x1000\n#define CPU_STM_SECTION                            0x1000\n#define mmCPU_CTI_TRACE_BASE                       0x7FFE487000ull\n#define CPU_CTI_TRACE_MAX_OFFSET                   0x1000\n#define CPU_CTI_TRACE_SECTION                      0x1000\n#define mmCPU_ETF_TRACE_BASE                       0x7FFE488000ull\n#define CPU_ETF_TRACE_MAX_OFFSET                   0x1000\n#define CPU_ETF_TRACE_SECTION                      0x1000\n#define mmCPU_WR_BMON_BASE                         0x7FFE489000ull\n#define CPU_WR_BMON_MAX_OFFSET                     0x1000\n#define CPU_WR_BMON_SECTION                        0x1000\n#define mmCPU_RD_BMON_BASE                         0x7FFE48A000ull\n#define CPU_RD_BMON_MAX_OFFSET                     0x1000\n#define CPU_RD_BMON_SECTION                        0x37000\n#define mmMMU_CS_STM_BASE                          0x7FFE4C1000ull\n#define MMU_CS_STM_MAX_OFFSET                      0x1000\n#define MMU_CS_STM_SECTION                         0x1000\n#define mmMMU_CS_CTI_BASE                          0x7FFE4C2000ull\n#define MMU_CS_CTI_MAX_OFFSET                      0x1000\n#define MMU_CS_CTI_SECTION                         0x1000\n#define mmMMU_CS_ETF_BASE                          0x7FFE4C3000ull\n#define MMU_CS_ETF_MAX_OFFSET                      0x1000\n#define MMU_CS_ETF_SECTION                         0x1000\n#define mmMMU_CS_SPMU_BASE                         0x7FFE4C4000ull\n#define MMU_CS_SPMU_MAX_OFFSET                     0x1000\n#define MMU_CS_SPMU_SECTION                        0x1000\n#define mmMMU_BMON_CTI_BASE                        0x7FFE4C5000ull\n#define MMU_BMON_CTI_MAX_OFFSET                    0x1000\n#define MMU_BMON_CTI_SECTION                       0x1000\n#define mmMMU_USER_CTI_BASE                        0x7FFE4C6000ull\n#define MMU_USER_CTI_MAX_OFFSET                    0x1000\n#define MMU_USER_CTI_SECTION                       0x1000\n#define mmMMU_BMON_0_BASE                          0x7FFE4C7000ull\n#define MMU_BMON_0_MAX_OFFSET                      0x1000\n#define MMU_BMON_0_SECTION                         0x1000\n#define mmMMU_BMON_1_BASE                          0x7FFE4C8000ull\n#define MMU_BMON_1_MAX_OFFSET                      0x1000\n#define MMU_BMON_1_SECTION                         0x338000\n#define mmCA53_BASE                                0x7FFE800000ull\n#define CA53_MAX_OFFSET                            0x1000\n#define CA53_SECTION                               0x400000\n#define mmPCI_ROM_TABLE_BASE                       0x7FFEC00000ull\n#define PCI_ROM_TABLE_MAX_OFFSET                   0x1000\n#define PCI_ROM_TABLE_SECTION                      0x1000\n#define mmPCIE_STM_BASE                            0x7FFEC01000ull\n#define PCIE_STM_MAX_OFFSET                        0x1000\n#define PCIE_STM_SECTION                           0x1000\n#define mmPCIE_ETF_BASE                            0x7FFEC02000ull\n#define PCIE_ETF_MAX_OFFSET                        0x1000\n#define PCIE_ETF_SECTION                           0x1000\n#define mmPCIE_CTI_0_BASE                          0x7FFEC03000ull\n#define PCIE_CTI_0_MAX_OFFSET                      0x1000\n#define PCIE_CTI_0_SECTION                         0x1000\n#define mmPCIE_SPMU_BASE                           0x7FFEC04000ull\n#define PCIE_SPMU_MAX_OFFSET                       0x1000\n#define PCIE_SPMU_SECTION                          0x1000\n#define mmPCIE_CTI_1_BASE                          0x7FFEC05000ull\n#define PCIE_CTI_1_MAX_OFFSET                      0x1000\n#define PCIE_CTI_1_SECTION                         0x1000\n#define mmPCIE_FUNNEL_BASE                         0x7FFEC06000ull\n#define PCIE_FUNNEL_MAX_OFFSET                     0x1000\n#define PCIE_FUNNEL_SECTION                        0x1000\n#define mmPCIE_BMON_MSTR_WR_BASE                   0x7FFEC07000ull\n#define PCIE_BMON_MSTR_WR_MAX_OFFSET               0x1000\n#define PCIE_BMON_MSTR_WR_SECTION                  0x1000\n#define mmPCIE_BMON_MSTR_RD_BASE                   0x7FFEC08000ull\n#define PCIE_BMON_MSTR_RD_MAX_OFFSET               0x1000\n#define PCIE_BMON_MSTR_RD_SECTION                  0x1000\n#define mmPCIE_BMON_SLV_WR_BASE                    0x7FFEC09000ull\n#define PCIE_BMON_SLV_WR_MAX_OFFSET                0x1000\n#define PCIE_BMON_SLV_WR_SECTION                   0x1000\n#define mmPCIE_BMON_SLV_RD_BASE                    0x7FFEC0A000ull\n#define PCIE_BMON_SLV_RD_MAX_OFFSET                0x1000\n#define PCIE_BMON_SLV_RD_SECTION                   0x36000\n#define mmPSOC_CTI_BASE                            0x7FFEC40000ull\n#define PSOC_CTI_MAX_OFFSET                        0x1000\n#define PSOC_CTI_SECTION                           0x1000\n#define mmPSOC_STM_BASE                            0x7FFEC41000ull\n#define PSOC_STM_MAX_OFFSET                        0x1000\n#define PSOC_STM_SECTION                           0x1000\n#define mmPSOC_FUNNEL_BASE                         0x7FFEC42000ull\n#define PSOC_FUNNEL_MAX_OFFSET                     0x1000\n#define PSOC_FUNNEL_SECTION                        0x1000\n#define mmPSOC_ETR_BASE                            0x7FFEC43000ull\n#define PSOC_ETR_MAX_OFFSET                        0x1000\n#define PSOC_ETR_SECTION                           0x1000\n#define mmPSOC_ETF_BASE                            0x7FFEC44000ull\n#define PSOC_ETF_MAX_OFFSET                        0x1000\n#define PSOC_ETF_SECTION                           0x1000\n#define mmPSOC_TS_CTI_BASE                         0x7FFEC45000ull\n#define PSOC_TS_CTI_MAX_OFFSET                     0x1000\n#define PSOC_TS_CTI_SECTION                        0xB000\n#define mmTOP_ROM_TABLE_BASE                       0x7FFEC50000ull\n#define TOP_ROM_TABLE_MAX_OFFSET                   0x1000\n#define TOP_ROM_TABLE_SECTION                      0x1F0000\n#define mmTPC1_RTR_FUNNEL_BASE                     0x7FFEE40000ull\n#define TPC1_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC1_RTR_FUNNEL_SECTION                    0x40000\n#define mmTPC2_RTR_FUNNEL_BASE                     0x7FFEE80000ull\n#define TPC2_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC2_RTR_FUNNEL_SECTION                    0x40000\n#define mmTPC3_RTR_FUNNEL_BASE                     0x7FFEEC0000ull\n#define TPC3_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC3_RTR_FUNNEL_SECTION                    0x40000\n#define mmTPC4_RTR_FUNNEL_BASE                     0x7FFEF00000ull\n#define TPC4_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC4_RTR_FUNNEL_SECTION                    0x40000\n#define mmTPC5_RTR_FUNNEL_BASE                     0x7FFEF40000ull\n#define TPC5_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC5_RTR_FUNNEL_SECTION                    0x40000\n#define mmTPC6_RTR_FUNNEL_BASE                     0x7FFEF80000ull\n#define TPC6_RTR_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC6_RTR_FUNNEL_SECTION                    0x81000\n#define mmTPC0_EML_SPMU_BASE                       0x7FFF001000ull\n#define TPC0_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC0_EML_SPMU_SECTION                      0x1000\n#define mmTPC0_EML_ETF_BASE                        0x7FFF002000ull\n#define TPC0_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC0_EML_ETF_SECTION                       0x1000\n#define mmTPC0_EML_STM_BASE                        0x7FFF003000ull\n#define TPC0_EML_STM_MAX_OFFSET                    0x1000\n#define TPC0_EML_STM_SECTION                       0x1000\n#define mmTPC0_EML_ETM_R4_BASE                     0x7FFF004000ull\n#define TPC0_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC0_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC0_EML_CTI_BASE                        0x7FFF005000ull\n#define TPC0_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC0_EML_CTI_SECTION                       0x1000\n#define mmTPC0_EML_FUNNEL_BASE                     0x7FFF006000ull\n#define TPC0_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC0_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC0_EML_BUSMON_0_BASE                   0x7FFF007000ull\n#define TPC0_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC0_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC0_EML_BUSMON_1_BASE                   0x7FFF008000ull\n#define TPC0_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC0_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC0_EML_BUSMON_2_BASE                   0x7FFF009000ull\n#define TPC0_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC0_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC0_EML_BUSMON_3_BASE                   0x7FFF00A000ull\n#define TPC0_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC0_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC0_EML_CFG_BASE                        0x7FFF040000ull\n#define TPC0_EML_CFG_MAX_OFFSET                    0x338\n#define TPC0_EML_CFG_SECTION                       0x1BF000\n#define mmTPC0_EML_CS_BASE                         0x7FFF1FF000ull\n#define TPC0_EML_CS_MAX_OFFSET                     0x1000\n#define TPC0_EML_CS_SECTION                        0x2000\n#define mmTPC1_EML_SPMU_BASE                       0x7FFF201000ull\n#define TPC1_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC1_EML_SPMU_SECTION                      0x1000\n#define mmTPC1_EML_ETF_BASE                        0x7FFF202000ull\n#define TPC1_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC1_EML_ETF_SECTION                       0x1000\n#define mmTPC1_EML_STM_BASE                        0x7FFF203000ull\n#define TPC1_EML_STM_MAX_OFFSET                    0x1000\n#define TPC1_EML_STM_SECTION                       0x1000\n#define mmTPC1_EML_ETM_R4_BASE                     0x7FFF204000ull\n#define TPC1_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC1_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC1_EML_CTI_BASE                        0x7FFF205000ull\n#define TPC1_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC1_EML_CTI_SECTION                       0x1000\n#define mmTPC1_EML_FUNNEL_BASE                     0x7FFF206000ull\n#define TPC1_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC1_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC1_EML_BUSMON_0_BASE                   0x7FFF207000ull\n#define TPC1_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC1_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC1_EML_BUSMON_1_BASE                   0x7FFF208000ull\n#define TPC1_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC1_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC1_EML_BUSMON_2_BASE                   0x7FFF209000ull\n#define TPC1_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC1_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC1_EML_BUSMON_3_BASE                   0x7FFF20A000ull\n#define TPC1_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC1_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC1_EML_CFG_BASE                        0x7FFF240000ull\n#define TPC1_EML_CFG_MAX_OFFSET                    0x338\n#define TPC1_EML_CFG_SECTION                       0x1BF000\n#define mmTPC1_EML_CS_BASE                         0x7FFF3FF000ull\n#define TPC1_EML_CS_MAX_OFFSET                     0x1000\n#define TPC1_EML_CS_SECTION                        0x2000\n#define mmTPC2_EML_SPMU_BASE                       0x7FFF401000ull\n#define TPC2_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC2_EML_SPMU_SECTION                      0x1000\n#define mmTPC2_EML_ETF_BASE                        0x7FFF402000ull\n#define TPC2_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC2_EML_ETF_SECTION                       0x1000\n#define mmTPC2_EML_STM_BASE                        0x7FFF403000ull\n#define TPC2_EML_STM_MAX_OFFSET                    0x1000\n#define TPC2_EML_STM_SECTION                       0x1000\n#define mmTPC2_EML_ETM_R4_BASE                     0x7FFF404000ull\n#define TPC2_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC2_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC2_EML_CTI_BASE                        0x7FFF405000ull\n#define TPC2_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC2_EML_CTI_SECTION                       0x1000\n#define mmTPC2_EML_FUNNEL_BASE                     0x7FFF406000ull\n#define TPC2_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC2_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC2_EML_BUSMON_0_BASE                   0x7FFF407000ull\n#define TPC2_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC2_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC2_EML_BUSMON_1_BASE                   0x7FFF408000ull\n#define TPC2_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC2_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC2_EML_BUSMON_2_BASE                   0x7FFF409000ull\n#define TPC2_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC2_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC2_EML_BUSMON_3_BASE                   0x7FFF40A000ull\n#define TPC2_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC2_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC2_EML_CFG_BASE                        0x7FFF440000ull\n#define TPC2_EML_CFG_MAX_OFFSET                    0x338\n#define TPC2_EML_CFG_SECTION                       0x1BF000\n#define mmTPC2_EML_CS_BASE                         0x7FFF5FF000ull\n#define TPC2_EML_CS_MAX_OFFSET                     0x1000\n#define TPC2_EML_CS_SECTION                        0x2000\n#define mmTPC3_EML_SPMU_BASE                       0x7FFF601000ull\n#define TPC3_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC3_EML_SPMU_SECTION                      0x1000\n#define mmTPC3_EML_ETF_BASE                        0x7FFF602000ull\n#define TPC3_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC3_EML_ETF_SECTION                       0x1000\n#define mmTPC3_EML_STM_BASE                        0x7FFF603000ull\n#define TPC3_EML_STM_MAX_OFFSET                    0x1000\n#define TPC3_EML_STM_SECTION                       0x1000\n#define mmTPC3_EML_ETM_R4_BASE                     0x7FFF604000ull\n#define TPC3_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC3_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC3_EML_CTI_BASE                        0x7FFF605000ull\n#define TPC3_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC3_EML_CTI_SECTION                       0x1000\n#define mmTPC3_EML_FUNNEL_BASE                     0x7FFF606000ull\n#define TPC3_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC3_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC3_EML_BUSMON_0_BASE                   0x7FFF607000ull\n#define TPC3_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC3_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC3_EML_BUSMON_1_BASE                   0x7FFF608000ull\n#define TPC3_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC3_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC3_EML_BUSMON_2_BASE                   0x7FFF609000ull\n#define TPC3_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC3_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC3_EML_BUSMON_3_BASE                   0x7FFF60A000ull\n#define TPC3_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC3_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC3_EML_CFG_BASE                        0x7FFF640000ull\n#define TPC3_EML_CFG_MAX_OFFSET                    0x338\n#define TPC3_EML_CFG_SECTION                       0x1BF000\n#define mmTPC3_EML_CS_BASE                         0x7FFF7FF000ull\n#define TPC3_EML_CS_MAX_OFFSET                     0x1000\n#define TPC3_EML_CS_SECTION                        0x2000\n#define mmTPC4_EML_SPMU_BASE                       0x7FFF801000ull\n#define TPC4_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC4_EML_SPMU_SECTION                      0x1000\n#define mmTPC4_EML_ETF_BASE                        0x7FFF802000ull\n#define TPC4_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC4_EML_ETF_SECTION                       0x1000\n#define mmTPC4_EML_STM_BASE                        0x7FFF803000ull\n#define TPC4_EML_STM_MAX_OFFSET                    0x1000\n#define TPC4_EML_STM_SECTION                       0x1000\n#define mmTPC4_EML_ETM_R4_BASE                     0x7FFF804000ull\n#define TPC4_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC4_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC4_EML_CTI_BASE                        0x7FFF805000ull\n#define TPC4_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC4_EML_CTI_SECTION                       0x1000\n#define mmTPC4_EML_FUNNEL_BASE                     0x7FFF806000ull\n#define TPC4_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC4_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC4_EML_BUSMON_0_BASE                   0x7FFF807000ull\n#define TPC4_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC4_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC4_EML_BUSMON_1_BASE                   0x7FFF808000ull\n#define TPC4_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC4_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC4_EML_BUSMON_2_BASE                   0x7FFF809000ull\n#define TPC4_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC4_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC4_EML_BUSMON_3_BASE                   0x7FFF80A000ull\n#define TPC4_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC4_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC4_EML_CFG_BASE                        0x7FFF840000ull\n#define TPC4_EML_CFG_MAX_OFFSET                    0x338\n#define TPC4_EML_CFG_SECTION                       0x1BF000\n#define mmTPC4_EML_CS_BASE                         0x7FFF9FF000ull\n#define TPC4_EML_CS_MAX_OFFSET                     0x1000\n#define TPC4_EML_CS_SECTION                        0x2000\n#define mmTPC5_EML_SPMU_BASE                       0x7FFFA01000ull\n#define TPC5_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC5_EML_SPMU_SECTION                      0x1000\n#define mmTPC5_EML_ETF_BASE                        0x7FFFA02000ull\n#define TPC5_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC5_EML_ETF_SECTION                       0x1000\n#define mmTPC5_EML_STM_BASE                        0x7FFFA03000ull\n#define TPC5_EML_STM_MAX_OFFSET                    0x1000\n#define TPC5_EML_STM_SECTION                       0x1000\n#define mmTPC5_EML_ETM_R4_BASE                     0x7FFFA04000ull\n#define TPC5_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC5_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC5_EML_CTI_BASE                        0x7FFFA05000ull\n#define TPC5_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC5_EML_CTI_SECTION                       0x1000\n#define mmTPC5_EML_FUNNEL_BASE                     0x7FFFA06000ull\n#define TPC5_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC5_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC5_EML_BUSMON_0_BASE                   0x7FFFA07000ull\n#define TPC5_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC5_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC5_EML_BUSMON_1_BASE                   0x7FFFA08000ull\n#define TPC5_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC5_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC5_EML_BUSMON_2_BASE                   0x7FFFA09000ull\n#define TPC5_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC5_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC5_EML_BUSMON_3_BASE                   0x7FFFA0A000ull\n#define TPC5_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC5_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC5_EML_CFG_BASE                        0x7FFFA40000ull\n#define TPC5_EML_CFG_MAX_OFFSET                    0x338\n#define TPC5_EML_CFG_SECTION                       0x1BF000\n#define mmTPC5_EML_CS_BASE                         0x7FFFBFF000ull\n#define TPC5_EML_CS_MAX_OFFSET                     0x1000\n#define TPC5_EML_CS_SECTION                        0x2000\n#define mmTPC6_EML_SPMU_BASE                       0x7FFFC01000ull\n#define TPC6_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC6_EML_SPMU_SECTION                      0x1000\n#define mmTPC6_EML_ETF_BASE                        0x7FFFC02000ull\n#define TPC6_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC6_EML_ETF_SECTION                       0x1000\n#define mmTPC6_EML_STM_BASE                        0x7FFFC03000ull\n#define TPC6_EML_STM_MAX_OFFSET                    0x1000\n#define TPC6_EML_STM_SECTION                       0x1000\n#define mmTPC6_EML_ETM_R4_BASE                     0x7FFFC04000ull\n#define TPC6_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC6_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC6_EML_CTI_BASE                        0x7FFFC05000ull\n#define TPC6_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC6_EML_CTI_SECTION                       0x1000\n#define mmTPC6_EML_FUNNEL_BASE                     0x7FFFC06000ull\n#define TPC6_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC6_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC6_EML_BUSMON_0_BASE                   0x7FFFC07000ull\n#define TPC6_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC6_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC6_EML_BUSMON_1_BASE                   0x7FFFC08000ull\n#define TPC6_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC6_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC6_EML_BUSMON_2_BASE                   0x7FFFC09000ull\n#define TPC6_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC6_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC6_EML_BUSMON_3_BASE                   0x7FFFC0A000ull\n#define TPC6_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC6_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC6_EML_CFG_BASE                        0x7FFFC40000ull\n#define TPC6_EML_CFG_MAX_OFFSET                    0x338\n#define TPC6_EML_CFG_SECTION                       0x1BF000\n#define mmTPC6_EML_CS_BASE                         0x7FFFDFF000ull\n#define TPC6_EML_CS_MAX_OFFSET                     0x1000\n#define TPC6_EML_CS_SECTION                        0x2000\n#define mmTPC7_EML_SPMU_BASE                       0x7FFFE01000ull\n#define TPC7_EML_SPMU_MAX_OFFSET                   0x1000\n#define TPC7_EML_SPMU_SECTION                      0x1000\n#define mmTPC7_EML_ETF_BASE                        0x7FFFE02000ull\n#define TPC7_EML_ETF_MAX_OFFSET                    0x1000\n#define TPC7_EML_ETF_SECTION                       0x1000\n#define mmTPC7_EML_STM_BASE                        0x7FFFE03000ull\n#define TPC7_EML_STM_MAX_OFFSET                    0x1000\n#define TPC7_EML_STM_SECTION                       0x1000\n#define mmTPC7_EML_ETM_R4_BASE                     0x7FFFE04000ull\n#define TPC7_EML_ETM_R4_MAX_OFFSET                 0x0\n#define TPC7_EML_ETM_R4_SECTION                    0x1000\n#define mmTPC7_EML_CTI_BASE                        0x7FFFE05000ull\n#define TPC7_EML_CTI_MAX_OFFSET                    0x1000\n#define TPC7_EML_CTI_SECTION                       0x1000\n#define mmTPC7_EML_FUNNEL_BASE                     0x7FFFE06000ull\n#define TPC7_EML_FUNNEL_MAX_OFFSET                 0x1000\n#define TPC7_EML_FUNNEL_SECTION                    0x1000\n#define mmTPC7_EML_BUSMON_0_BASE                   0x7FFFE07000ull\n#define TPC7_EML_BUSMON_0_MAX_OFFSET               0x1000\n#define TPC7_EML_BUSMON_0_SECTION                  0x1000\n#define mmTPC7_EML_BUSMON_1_BASE                   0x7FFFE08000ull\n#define TPC7_EML_BUSMON_1_MAX_OFFSET               0x1000\n#define TPC7_EML_BUSMON_1_SECTION                  0x1000\n#define mmTPC7_EML_BUSMON_2_BASE                   0x7FFFE09000ull\n#define TPC7_EML_BUSMON_2_MAX_OFFSET               0x1000\n#define TPC7_EML_BUSMON_2_SECTION                  0x1000\n#define mmTPC7_EML_BUSMON_3_BASE                   0x7FFFE0A000ull\n#define TPC7_EML_BUSMON_3_MAX_OFFSET               0x1000\n#define TPC7_EML_BUSMON_3_SECTION                  0x36000\n#define mmTPC7_EML_CFG_BASE                        0x7FFFE40000ull\n#define TPC7_EML_CFG_MAX_OFFSET                    0x338\n#define TPC7_EML_CFG_SECTION                       0x1BF000\n#define mmTPC7_EML_CS_BASE                         0x7FFFFFF000ull\n#define TPC7_EML_CS_MAX_OFFSET                     0x1000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}