onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal -childformat {{{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[0]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[1]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[2]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[3]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[4]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[5]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[6]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[7]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[8]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[9]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[10]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[11]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[12]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[13]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[14]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[15]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[16]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[17]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[18]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[19]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[20]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[21]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[22]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[23]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[24]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[25]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[26]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[27]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[28]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[29]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[30]} -radix hexadecimal} {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[31]} -radix hexadecimal}} -subitemconfig {{/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[0]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[1]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[2]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[3]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[4]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[5]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[6]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[7]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[8]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[9]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[10]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[11]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[12]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[13]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[14]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[15]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[16]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[17]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[18]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[19]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[20]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[21]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[22]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[23]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[24]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[25]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[26]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[27]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[28]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[29]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[30]} {-height 15 -radix hexadecimal} {/TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile[31]} {-height 15 -radix hexadecimal}} /TB_CPU_TOP_PIPELINE_/uut/u_rf/regfile
add wave -noupdate /TB_CPU_TOP_PIPELINE_/rst_n
add wave -noupdate /TB_CPU_TOP_PIPELINE_/finish
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/rdtaddr
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/rdtdata
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/pcop
add wave -noupdate /TB_CPU_TOP_PIPELINE_/uut/flush
add wave -noupdate /TB_CPU_TOP_PIPELINE_/uut/stall
add wave -noupdate /TB_CPU_TOP_PIPELINE_/uut/hzdlu
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/fwdrs
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/fwdrt
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/IF_pc_4
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/ID_pc_4
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/EX_pc_4
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/MEM_pc_4
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/WB_pc_4
add wave -noupdate -radix decimal /TB_CPU_TOP_PIPELINE_/uut/inst_cnt
add wave -noupdate /TB_CPU_TOP_PIPELINE_/clk
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/IF_inst
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/ID_inst
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/EX_inst
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/MEM_inst
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/WB_inst
add wave -noupdate /TB_CPU_TOP_PIPELINE_/uut/MEM_memwrite
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/MEM_address_in
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/MEM_data_in
add wave -noupdate /TB_CPU_TOP_PIPELINE_/uut/WB_regwrite
add wave -noupdate -radix unsigned /TB_CPU_TOP_PIPELINE_/uut/WB_wraddr
add wave -noupdate -radix hexadecimal /TB_CPU_TOP_PIPELINE_/uut/WB_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {241236790 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 265
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {240870516 ps} {241248920 ps}
