module top (clk,
    sram0_ce_in,
    sram0_we_in,
    sram1_ce_in,
    sram1_we_in,
    sram0_addr_in,
    sram0_w_mask_in,
    sram1_addr_in,
    sram1_w_mask_in);
 input clk;
 input sram0_ce_in;
 input sram0_we_in;
 input sram1_ce_in;
 input sram1_we_in;
 input [5:0] sram0_addr_in;
 input [6:0] sram0_w_mask_in;
 input [5:0] sram1_addr_in;
 input [6:0] sram1_w_mask_in;

 wire net1;
 wire net2;
 wire net3;
 wire net4;
 wire net5;
 wire net6;
 wire net7;
 wire net8;
 wire net9;
 wire net10;
 wire net11;
 wire net12;
 wire net13;
 wire net14;
 wire net15;
 wire net16;
 wire net17;
 wire net18;
 wire net19;
 wire net20;
 wire net21;
 wire net22;
 wire net23;
 wire net24;
 wire net25;
 wire net26;
 wire net27;
 wire net28;
 wire net29;
 wire net30;
 wire net31;
 wire [6:0] sram0_rd_out;
 wire [6:0] sram1_rd_out;

 BUF_X1 input31 (.A(sram1_we_in),
    .Z(net31));
 BUF_X1 input30 (.A(sram1_w_mask_in[6]),
    .Z(net30));
 BUF_X1 input29 (.A(sram1_w_mask_in[5]),
    .Z(net29));
 BUF_X1 input28 (.A(sram1_w_mask_in[4]),
    .Z(net28));
 BUF_X1 input27 (.A(sram1_w_mask_in[3]),
    .Z(net27));
 BUF_X1 input26 (.A(sram1_w_mask_in[2]),
    .Z(net26));
 BUF_X1 input25 (.A(sram1_w_mask_in[1]),
    .Z(net25));
 BUF_X1 input24 (.A(sram1_w_mask_in[0]),
    .Z(net24));
 BUF_X1 input23 (.A(sram1_ce_in),
    .Z(net23));
 BUF_X1 input22 (.A(sram1_addr_in[5]),
    .Z(net22));
 BUF_X1 input21 (.A(sram1_addr_in[4]),
    .Z(net21));
 BUF_X1 input20 (.A(sram1_addr_in[3]),
    .Z(net20));
 BUF_X1 input19 (.A(sram1_addr_in[2]),
    .Z(net19));
 BUF_X1 input18 (.A(sram1_addr_in[1]),
    .Z(net18));
 BUF_X1 input17 (.A(sram1_addr_in[0]),
    .Z(net17));
 BUF_X1 input16 (.A(sram0_we_in),
    .Z(net16));
 BUF_X1 input15 (.A(sram0_w_mask_in[6]),
    .Z(net15));
 BUF_X1 input14 (.A(sram0_w_mask_in[5]),
    .Z(net14));
 BUF_X1 input13 (.A(sram0_w_mask_in[4]),
    .Z(net13));
 BUF_X1 input12 (.A(sram0_w_mask_in[3]),
    .Z(net12));
 BUF_X1 input11 (.A(sram0_w_mask_in[2]),
    .Z(net11));
 BUF_X1 input10 (.A(sram0_w_mask_in[1]),
    .Z(net10));
 BUF_X1 input9 (.A(sram0_w_mask_in[0]),
    .Z(net9));
 BUF_X1 input8 (.A(sram0_ce_in),
    .Z(net8));
 BUF_X1 input7 (.A(sram0_addr_in[5]),
    .Z(net7));
 BUF_X1 input6 (.A(sram0_addr_in[4]),
    .Z(net6));
 BUF_X1 input5 (.A(sram0_addr_in[3]),
    .Z(net5));
 BUF_X1 input4 (.A(sram0_addr_in[2]),
    .Z(net4));
 BUF_X1 input3 (.A(sram0_addr_in[1]),
    .Z(net3));
 BUF_X1 input2 (.A(sram0_addr_in[0]),
    .Z(net2));
 BUF_X1 input1 (.A(clk),
    .Z(net1));
 fakeram45_64x7 sram0 (.we_in(net16),
    .ce_in(net8),
    .clk(net1),
    .addr_in({net7,
    net6,
    net5,
    net4,
    net3,
    net2}),
    .rd_out({sram0_rd_out[6],
    sram0_rd_out[5],
    sram0_rd_out[4],
    sram0_rd_out[3],
    sram0_rd_out[2],
    sram0_rd_out[1],
    sram0_rd_out[0]}),
    .w_mask_in({net15,
    net14,
    net13,
    net12,
    net11,
    net10,
    net9}),
    .wd_in({sram1_rd_out[6],
    sram1_rd_out[5],
    sram1_rd_out[4],
    sram1_rd_out[3],
    sram1_rd_out[2],
    sram1_rd_out[1],
    sram1_rd_out[0]}));
 fakeram45_64x7 sram1 (.we_in(net31),
    .ce_in(net23),
    .clk(net1),
    .addr_in({net22,
    net21,
    net20,
    net19,
    net18,
    net17}),
    .rd_out({sram1_rd_out[6],
    sram1_rd_out[5],
    sram1_rd_out[4],
    sram1_rd_out[3],
    sram1_rd_out[2],
    sram1_rd_out[1],
    sram1_rd_out[0]}),
    .w_mask_in({net30,
    net29,
    net28,
    net27,
    net26,
    net25,
    net24}),
    .wd_in({sram0_rd_out[6],
    sram0_rd_out[5],
    sram0_rd_out[4],
    sram0_rd_out[3],
    sram0_rd_out[2],
    sram0_rd_out[1],
    sram0_rd_out[0]}));
endmodule
