{"sha": "805e20ad3883e0fd3a11454d40460e1505690fe9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODA1ZTIwYWQzODgzZTBmZDNhMTE0NTRkNDA0NjBlMTUwNTY5MGZlOQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-10-14T08:50:43Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-10-14T08:50:43Z"}, "message": "AVX-512. 73/n. Extend reduc min/max autogen.\n\ngcc/\n        * config/i386/sse.md\n        (define_mode_iterator REDUC_SMINMAX_MODE): Add V64QI and V32HI modes.\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r216191", "tree": {"sha": "42f74749a125d73c7d1471fecfd344bd161b750e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/42f74749a125d73c7d1471fecfd344bd161b750e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/805e20ad3883e0fd3a11454d40460e1505690fe9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/805e20ad3883e0fd3a11454d40460e1505690fe9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/805e20ad3883e0fd3a11454d40460e1505690fe9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/805e20ad3883e0fd3a11454d40460e1505690fe9/comments", "author": null, "committer": null, "parents": [{"sha": "9945a4328a9ad2b72cfdd6a848e86d8abdfa26fd", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9945a4328a9ad2b72cfdd6a848e86d8abdfa26fd", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9945a4328a9ad2b72cfdd6a848e86d8abdfa26fd"}], "stats": {"total": 15, "additions": 14, "deletions": 1}, "files": [{"sha": "fd59c2aca57ea098b187a74f5f8324785faf7fbb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/805e20ad3883e0fd3a11454d40460e1505690fe9/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/805e20ad3883e0fd3a11454d40460e1505690fe9/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=805e20ad3883e0fd3a11454d40460e1505690fe9", "patch": "@@ -1,3 +1,15 @@\n+2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+        * config/i386/sse.md\n+        (define_mode_iterator REDUC_SMINMAX_MODE): Add V64QI and V32HI modes.\n+\n 2014-10-14  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>"}, {"sha": "6169b39e9cf5cf819506af39e467a68f7b4e7d2a", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/805e20ad3883e0fd3a11454d40460e1505690fe9/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/805e20ad3883e0fd3a11454d40460e1505690fe9/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=805e20ad3883e0fd3a11454d40460e1505690fe9", "patch": "@@ -2321,7 +2321,8 @@\n   [(V32QI \"TARGET_AVX2\") (V16HI \"TARGET_AVX2\")\n    (V8SI \"TARGET_AVX2\") (V4DI \"TARGET_AVX2\")\n    (V8SF \"TARGET_AVX\") (V4DF \"TARGET_AVX\")\n-   (V4SF \"TARGET_SSE\") (V16SI \"TARGET_AVX512F\")\n+   (V4SF \"TARGET_SSE\") (V64QI \"TARGET_AVX512BW\")\n+   (V32HI \"TARGET_AVX512BW\") (V16SI \"TARGET_AVX512F\")\n    (V8DI \"TARGET_AVX512F\") (V16SF \"TARGET_AVX512F\")\n    (V8DF \"TARGET_AVX512F\")])\n "}]}