{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700763284508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700763284510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 13:14:44 2023 " "Processing started: Thu Nov 23 13:14:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700763284510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700763284510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700763284511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1700763285201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/latch1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286010 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763286010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm " "Found design unit 1: fsm-fsm" {  } { { "fsm.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/fsm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286117 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763286117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286468 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763286468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-calculation " "Found design unit 1: ALU1-calculation" {  } { { "ALU1.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763286849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763286849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763287140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763287140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behaviour " "Found design unit 1: sseg-Behaviour" {  } { { "sseg.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763287400 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763287400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763287400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-Behavioral " "Found design unit 1: clock_div-Behavioral" {  } { { "clock_div.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/clock_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763287712 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/clock_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763287712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763287712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288125 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763288125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processor2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor2 " "Found entity 1: Processor2" {  } { { "Processor2.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763288352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-calculation " "Found design unit 1: ALU3-calculation" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288507 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763288507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Processor3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor3 " "Found entity 1: Processor3" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763288629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifiedSseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modifiedSseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modifiedSseg-Behaviour " "Found design unit 1: modifiedSseg-Behaviour" {  } { { "modifiedSseg.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/modifiedSseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288683 ""} { "Info" "ISGN_ENTITY_NAME" "1 modifiedSseg " "Found entity 1: modifiedSseg" {  } { { "modifiedSseg.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/modifiedSseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700763288683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700763288683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor3 " "Elaborating entity \"Processor3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700763288998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sseg inst6 " "Block or symbol \"sseg\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 216 1008 1176 296 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1700763289001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 264 840 872 296 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700763289001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 192 992 1024 224 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700763289001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 112 1240 1272 144 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700763289001 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst15 " "Primitive \"GND\" of instance \"inst15\" not used" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 376 1248 1280 408 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1700763289001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst6 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst6\"" {  } { { "Processor3.bdf" "inst6" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 216 1008 1176 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifiedSseg modifiedSseg:inst5 " "Elaborating entity \"modifiedSseg\" for hierarchy \"modifiedSseg:inst5\"" {  } { { "Processor3.bdf" "inst5" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 112 992 1160 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst4 " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst4\"" {  } { { "Processor3.bdf" "inst4" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 160 640 832 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289014 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg2 ALU3.vhd(15) " "Verilog HDL or VHDL warning at ALU3.vhd(15): object \"Reg2\" assigned a value but never read" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700763289019 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg4 ALU3.vhd(16) " "Verilog HDL or VHDL warning at ALU3.vhd(16): object \"Reg4\" assigned a value but never read" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700763289019 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(26) " "VHDL Process Statement warning at ALU3.vhd(26): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289020 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(26) " "VHDL Process Statement warning at ALU3.vhd(26): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289020 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(33) " "VHDL Process Statement warning at ALU3.vhd(33): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289021 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(33) " "VHDL Process Statement warning at ALU3.vhd(33): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289021 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(40) " "VHDL Process Statement warning at ALU3.vhd(40): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289021 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(40) " "VHDL Process Statement warning at ALU3.vhd(40): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289021 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(48) " "VHDL Process Statement warning at ALU3.vhd(48): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289021 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(48) " "VHDL Process Statement warning at ALU3.vhd(48): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289022 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(56) " "VHDL Process Statement warning at ALU3.vhd(56): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289022 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(56) " "VHDL Process Statement warning at ALU3.vhd(56): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289022 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(64) " "VHDL Process Statement warning at ALU3.vhd(64): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289022 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(64) " "VHDL Process Statement warning at ALU3.vhd(64): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289022 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(72) " "VHDL Process Statement warning at ALU3.vhd(72): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289023 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(72) " "VHDL Process Statement warning at ALU3.vhd(72): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289023 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(80) " "VHDL Process Statement warning at ALU3.vhd(80): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289023 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(80) " "VHDL Process Statement warning at ALU3.vhd(80): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289023 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU3.vhd(88) " "VHDL Process Statement warning at ALU3.vhd(88): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289023 "|Processor3|ALU3:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "student_id ALU3.vhd(88) " "VHDL Process Statement warning at ALU3.vhd(88): signal \"student_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU3.vhd" "" { Text "/home/student2/obalar/coe328/lab6_2/lab6/ALU3.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700763289024 "|Processor3|ALU3:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:inst9 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:inst9\"" {  } { { "Processor3.bdf" "inst9" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 416 120 272 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "Processor3.bdf" "inst" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 128 352 512 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "Processor3.bdf" "inst3" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 504 776 936 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst2 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst2\"" {  } { { "Processor3.bdf" "inst2" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 384 560 760 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700763289263 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[1\] VCC " "Pin \"Neg\[1\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[2\] VCC " "Pin \"Neg\[2\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[3\] VCC " "Pin \"Neg\[3\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[4\] VCC " "Pin \"Neg\[4\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[5\] VCC " "Pin \"Neg\[5\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[6\] VCC " "Pin \"Neg\[6\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Neg\[7\] VCC " "Pin \"Neg\[7\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 240 1184 1360 256 "Neg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Neg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[2\] GND " "Pin \"R1\[2\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 152 1176 1352 168 "R1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[3\] GND " "Pin \"R1\[3\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 152 1176 1352 168 "R1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1\[6\] GND " "Pin \"R1\[6\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 152 1176 1352 168 "R1\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[1\] GND " "Pin \"R2\[1\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[2\] GND " "Pin \"R2\[2\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[3\] GND " "Pin \"R2\[3\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[4\] GND " "Pin \"R2\[4\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[5\] GND " "Pin \"R2\[5\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[6\] GND " "Pin \"R2\[6\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R2\[7\] VCC " "Pin \"R2\[7\]\" is stuck at VCC" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 256 1184 1360 272 "R2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|R2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Student_id\[3\] GND " "Pin \"Student_id\[3\]\" is stuck at GND" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 416 1184 1360 432 "Student_id\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1700763292028 "|Processor3|Student_id[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1700763292028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700763294310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763294310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_B " "No output dependent on input pin \"Reset_B\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 304 104 272 320 "Reset_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|Reset_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Processor3.bdf" "" { Schematic "/home/student2/obalar/coe328/lab6_2/lab6/Processor3.bdf" { { 288 104 272 304 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700763295001 "|Processor3|B[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1700763295001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700763295002 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700763295002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700763295002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700763295002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700763295327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 13:14:55 2023 " "Processing ended: Thu Nov 23 13:14:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700763295327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700763295327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700763295327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700763295327 ""}
