Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug 22 19:58:25 2017
| Host         : Ola-Komputer running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Compressor_methodology_drc_routed.rpt -rpx Compressor_methodology_drc_routed.rpx
| Design       : Compressor
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 317
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-14 | Warning  | LUT on the clock tree         | 16         |
| TIMING-16 | Warning  | Large setup violation         | 164        |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 135        |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Warning
LUT on the clock tree  
The LUT Start_Driver_reg_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Warning
LUT on the clock tree  
The LUT enc/FSM_sequential_current_state[0]_i_7 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_10 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_11 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_12 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_13 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#9 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_4 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#10 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_5 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#11 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_6 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#12 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_7 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#13 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_8 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#14 Warning
LUT on the clock tree  
The LUT enc/action_reg[0]_i_9 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#15 Warning
LUT on the clock tree  
The LUT enc/bits_reg[7]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#16 Warning
LUT on the clock tree  
The LUT enc/buffor[26]_i_11 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -7.083 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -7.195 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -7.311 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -7.377 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[15]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -7.382 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[13]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -7.481 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -7.531 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[11]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -7.533 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -7.536 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[12]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -7.540 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -7.541 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[10]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -7.545 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -7.566 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[17]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -7.578 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -7.588 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -7.629 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.631 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.632 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -7.656 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[16]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -7.657 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -7.671 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -7.697 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -7.709 ns between enc/action_reg[0]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -7.709 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -7.717 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -7.720 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -7.731 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -7.735 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[21]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -7.736 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -7.743 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[22]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -7.744 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -7.779 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[23]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -7.815 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[14]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -7.819 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[20]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -7.826 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -7.833 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -7.858 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[18]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -7.879 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -7.902 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -7.904 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/go_to_emmpty_reg/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -7.975 ns between enc/action_reg[0]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -7.986 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[19]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -7.988 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/produce_symbol_reg/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -8.124 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[27]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -8.223 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[30]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -8.242 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[20]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -8.261 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[31]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -8.353 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[30]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -8.370 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[25]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -8.389 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[29]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -8.405 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[22]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -8.405 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[26]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -8.405 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[27]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -8.405 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[31]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -8.428 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[24]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[19]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[21]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -8.519 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[22]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -8.519 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[24]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -8.527 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[25]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -8.538 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[26]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -8.550 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[27]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -8.561 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -8.563 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[24]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -8.574 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[28]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[4]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[5]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[6]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[7]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -8.588 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -8.606 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[23]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -8.616 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[28]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[0]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[1]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[2]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/disjointed_bytes_reg[3]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -8.652 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[26]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -8.652 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[5]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -8.652 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[6]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -8.659 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_reg[29]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -8.677 ns between enc/action_reg[2]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -8.679 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[0]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -8.679 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[2]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -8.679 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[3]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -8.692 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[17]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -8.692 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[18]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -8.692 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[19]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -8.692 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[20]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -8.703 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[21]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -8.703 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[23]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -8.748 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[13]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -8.748 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[14]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -8.748 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[15]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -8.748 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[9]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[2]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[3]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[4]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -8.792 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[5]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[10]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[11]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[12]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -8.797 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[8]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -8.807 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[1]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -8.807 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[4]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -8.819 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[11]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -8.819 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[7]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -8.819 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[8]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -8.819 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[9]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -8.821 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[0]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -8.821 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[1]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -8.832 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[13]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -8.832 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[15]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -8.832 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[16]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -8.836 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[10]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -8.836 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[12]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -8.836 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[14]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -8.843 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[25]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -8.877 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[28]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -8.877 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[29]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -8.877 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[30]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -8.877 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/buffor_fill_reg[31]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -8.904 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[20]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -8.904 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[21]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -8.904 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[22]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -8.904 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[23]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -8.920 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[16]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -8.920 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[17]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -8.920 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[18]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -8.920 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[19]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -8.923 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[24]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -8.923 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[25]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -8.923 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[26]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -8.923 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[27]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -8.960 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[13]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -8.960 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[14]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -8.960 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[15]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -8.960 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[9]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -8.969 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[6]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -8.969 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[7]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -8.984 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[10]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -8.984 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[11]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -8.984 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[8]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -8.984 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[9]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -9.016 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -9.021 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[28]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -9.021 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[29]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -9.021 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[30]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -9.021 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[31]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -9.062 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[12]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -9.062 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[13]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -9.062 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[14]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -9.062 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[15]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[0]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[1]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[2]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -9.114 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[3]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -9.125 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[4]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -9.125 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[5]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -9.125 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[6]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -9.125 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/counter_reg[7]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -9.233 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[10]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -9.233 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[11]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -9.233 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[12]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -9.233 ns between enc/action_reg[1]/D (clocked by enc/buffor_fill_reg_n_1_[5]) and enc/stream_reg[8]/R (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on init relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[0] cannot be properly analyzed as its control pin middle/amount_bytes_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[10] cannot be properly analyzed as its control pin middle/amount_bytes_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[11] cannot be properly analyzed as its control pin middle/amount_bytes_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[12] cannot be properly analyzed as its control pin middle/amount_bytes_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[13] cannot be properly analyzed as its control pin middle/amount_bytes_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[14] cannot be properly analyzed as its control pin middle/amount_bytes_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[15] cannot be properly analyzed as its control pin middle/amount_bytes_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[16] cannot be properly analyzed as its control pin middle/amount_bytes_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[17] cannot be properly analyzed as its control pin middle/amount_bytes_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[18] cannot be properly analyzed as its control pin middle/amount_bytes_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[19] cannot be properly analyzed as its control pin middle/amount_bytes_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[1] cannot be properly analyzed as its control pin middle/amount_bytes_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[20] cannot be properly analyzed as its control pin middle/amount_bytes_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[21] cannot be properly analyzed as its control pin middle/amount_bytes_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[22] cannot be properly analyzed as its control pin middle/amount_bytes_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[23] cannot be properly analyzed as its control pin middle/amount_bytes_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[24] cannot be properly analyzed as its control pin middle/amount_bytes_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[25] cannot be properly analyzed as its control pin middle/amount_bytes_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[26] cannot be properly analyzed as its control pin middle/amount_bytes_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[27] cannot be properly analyzed as its control pin middle/amount_bytes_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[28] cannot be properly analyzed as its control pin middle/amount_bytes_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[29] cannot be properly analyzed as its control pin middle/amount_bytes_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[2] cannot be properly analyzed as its control pin middle/amount_bytes_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[30] cannot be properly analyzed as its control pin middle/amount_bytes_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[31] cannot be properly analyzed as its control pin middle/amount_bytes_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[3] cannot be properly analyzed as its control pin middle/amount_bytes_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[4] cannot be properly analyzed as its control pin middle/amount_bytes_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[5] cannot be properly analyzed as its control pin middle/amount_bytes_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[6] cannot be properly analyzed as its control pin middle/amount_bytes_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[7] cannot be properly analyzed as its control pin middle/amount_bytes_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[8] cannot be properly analyzed as its control pin middle/amount_bytes_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch middle/amount_bytes_reg[9] cannot be properly analyzed as its control pin middle/amount_bytes_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch middle/amount_reg[0] cannot be properly analyzed as its control pin middle/amount_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch middle/amount_reg[10] cannot be properly analyzed as its control pin middle/amount_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch middle/amount_reg[11] cannot be properly analyzed as its control pin middle/amount_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch middle/amount_reg[12] cannot be properly analyzed as its control pin middle/amount_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch middle/amount_reg[13] cannot be properly analyzed as its control pin middle/amount_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch middle/amount_reg[14] cannot be properly analyzed as its control pin middle/amount_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch middle/amount_reg[15] cannot be properly analyzed as its control pin middle/amount_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch middle/amount_reg[16] cannot be properly analyzed as its control pin middle/amount_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch middle/amount_reg[17] cannot be properly analyzed as its control pin middle/amount_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch middle/amount_reg[18] cannot be properly analyzed as its control pin middle/amount_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch middle/amount_reg[19] cannot be properly analyzed as its control pin middle/amount_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch middle/amount_reg[1] cannot be properly analyzed as its control pin middle/amount_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch middle/amount_reg[20] cannot be properly analyzed as its control pin middle/amount_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch middle/amount_reg[21] cannot be properly analyzed as its control pin middle/amount_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch middle/amount_reg[22] cannot be properly analyzed as its control pin middle/amount_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch middle/amount_reg[23] cannot be properly analyzed as its control pin middle/amount_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch middle/amount_reg[24] cannot be properly analyzed as its control pin middle/amount_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch middle/amount_reg[25] cannot be properly analyzed as its control pin middle/amount_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch middle/amount_reg[26] cannot be properly analyzed as its control pin middle/amount_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch middle/amount_reg[27] cannot be properly analyzed as its control pin middle/amount_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch middle/amount_reg[28] cannot be properly analyzed as its control pin middle/amount_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch middle/amount_reg[29] cannot be properly analyzed as its control pin middle/amount_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch middle/amount_reg[2] cannot be properly analyzed as its control pin middle/amount_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch middle/amount_reg[30] cannot be properly analyzed as its control pin middle/amount_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch middle/amount_reg[31] cannot be properly analyzed as its control pin middle/amount_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch middle/amount_reg[3] cannot be properly analyzed as its control pin middle/amount_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch middle/amount_reg[4] cannot be properly analyzed as its control pin middle/amount_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch middle/amount_reg[5] cannot be properly analyzed as its control pin middle/amount_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch middle/amount_reg[6] cannot be properly analyzed as its control pin middle/amount_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch middle/amount_reg[7] cannot be properly analyzed as its control pin middle/amount_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch middle/amount_reg[8] cannot be properly analyzed as its control pin middle/amount_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch middle/amount_reg[9] cannot be properly analyzed as its control pin middle/amount_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch middle/compute_nbBits_reg cannot be properly analyzed as its control pin middle/compute_nbBits_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch middle/counter_reg[0] cannot be properly analyzed as its control pin middle/counter_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch middle/counter_reg[10] cannot be properly analyzed as its control pin middle/counter_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch middle/counter_reg[11] cannot be properly analyzed as its control pin middle/counter_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch middle/counter_reg[12] cannot be properly analyzed as its control pin middle/counter_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch middle/counter_reg[13] cannot be properly analyzed as its control pin middle/counter_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch middle/counter_reg[14] cannot be properly analyzed as its control pin middle/counter_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch middle/counter_reg[15] cannot be properly analyzed as its control pin middle/counter_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch middle/counter_reg[16] cannot be properly analyzed as its control pin middle/counter_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch middle/counter_reg[17] cannot be properly analyzed as its control pin middle/counter_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch middle/counter_reg[18] cannot be properly analyzed as its control pin middle/counter_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch middle/counter_reg[19] cannot be properly analyzed as its control pin middle/counter_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch middle/counter_reg[1] cannot be properly analyzed as its control pin middle/counter_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch middle/counter_reg[20] cannot be properly analyzed as its control pin middle/counter_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch middle/counter_reg[21] cannot be properly analyzed as its control pin middle/counter_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch middle/counter_reg[22] cannot be properly analyzed as its control pin middle/counter_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch middle/counter_reg[23] cannot be properly analyzed as its control pin middle/counter_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch middle/counter_reg[24] cannot be properly analyzed as its control pin middle/counter_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch middle/counter_reg[25] cannot be properly analyzed as its control pin middle/counter_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch middle/counter_reg[26] cannot be properly analyzed as its control pin middle/counter_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch middle/counter_reg[27] cannot be properly analyzed as its control pin middle/counter_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch middle/counter_reg[28] cannot be properly analyzed as its control pin middle/counter_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch middle/counter_reg[29] cannot be properly analyzed as its control pin middle/counter_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch middle/counter_reg[2] cannot be properly analyzed as its control pin middle/counter_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch middle/counter_reg[30] cannot be properly analyzed as its control pin middle/counter_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch middle/counter_reg[31] cannot be properly analyzed as its control pin middle/counter_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch middle/counter_reg[3] cannot be properly analyzed as its control pin middle/counter_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch middle/counter_reg[4] cannot be properly analyzed as its control pin middle/counter_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch middle/counter_reg[5] cannot be properly analyzed as its control pin middle/counter_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch middle/counter_reg[6] cannot be properly analyzed as its control pin middle/counter_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch middle/counter_reg[7] cannot be properly analyzed as its control pin middle/counter_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch middle/counter_reg[8] cannot be properly analyzed as its control pin middle/counter_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch middle/counter_reg[9] cannot be properly analyzed as its control pin middle/counter_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[10] cannot be properly analyzed as its control pin middle/data_in_address_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[11] cannot be properly analyzed as its control pin middle/data_in_address_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[12] cannot be properly analyzed as its control pin middle/data_in_address_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[2] cannot be properly analyzed as its control pin middle/data_in_address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[3] cannot be properly analyzed as its control pin middle/data_in_address_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[4] cannot be properly analyzed as its control pin middle/data_in_address_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[5] cannot be properly analyzed as its control pin middle/data_in_address_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[6] cannot be properly analyzed as its control pin middle/data_in_address_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[7] cannot be properly analyzed as its control pin middle/data_in_address_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[8] cannot be properly analyzed as its control pin middle/data_in_address_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch middle/data_in_address_reg[9] cannot be properly analyzed as its control pin middle/data_in_address_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch middle/data_in_enable_reg cannot be properly analyzed as its control pin middle/data_in_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch middle/get_nb_start_reg cannot be properly analyzed as its control pin middle/get_nb_start_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch middle/get_new_state_reg cannot be properly analyzed as its control pin middle/get_new_state_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch middle/init_state_reg cannot be properly analyzed as its control pin middle/init_state_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch middle/mem_point_reg[10] cannot be properly analyzed as its control pin middle/mem_point_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch middle/mem_point_reg[11] cannot be properly analyzed as its control pin middle/mem_point_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch middle/mem_point_reg[12] cannot be properly analyzed as its control pin middle/mem_point_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch middle/mem_point_reg[1] cannot be properly analyzed as its control pin middle/mem_point_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch middle/mem_point_reg[2] cannot be properly analyzed as its control pin middle/mem_point_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch middle/mem_point_reg[3] cannot be properly analyzed as its control pin middle/mem_point_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch middle/mem_point_reg[4] cannot be properly analyzed as its control pin middle/mem_point_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch middle/mem_point_reg[5] cannot be properly analyzed as its control pin middle/mem_point_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch middle/mem_point_reg[6] cannot be properly analyzed as its control pin middle/mem_point_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch middle/mem_point_reg[7] cannot be properly analyzed as its control pin middle/mem_point_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch middle/mem_point_reg[8] cannot be properly analyzed as its control pin middle/mem_point_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch middle/mem_point_reg[9] cannot be properly analyzed as its control pin middle/mem_point_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[0] cannot be properly analyzed as its control pin middle/r_value_int_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[1] cannot be properly analyzed as its control pin middle/r_value_int_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[2] cannot be properly analyzed as its control pin middle/r_value_int_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[3] cannot be properly analyzed as its control pin middle/r_value_int_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[4] cannot be properly analyzed as its control pin middle/r_value_int_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[5] cannot be properly analyzed as its control pin middle/r_value_int_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[6] cannot be properly analyzed as its control pin middle/r_value_int_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[7] cannot be properly analyzed as its control pin middle/r_value_int_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch middle/r_value_int_reg[8] cannot be properly analyzed as its control pin middle/r_value_int_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch middle/reset_ram_reg cannot be properly analyzed as its control pin middle/reset_ram_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch middle/start_encoder_reg cannot be properly analyzed as its control pin middle/start_encoder_reg/G is not reached by a timing clock
Related violations: <none>


