// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/19/2024 10:17:00"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module bank_regs (
	MAR,
	LOAD,
	CLOCK,
	IN_C,
	MIR,
	MBR_OUT,
	MBR_IN,
	MDR_OUT,
	MDR_IN,
	OUT_A,
	OUT_B,
	PC);
output 	[31:0] MAR;
input 	LOAD;
input 	CLOCK;
input 	[31:0] IN_C;
input 	[35:0] MIR;
output 	[7:0] MBR_OUT;
input 	[7:0] MBR_IN;
output 	[31:0] MDR_OUT;
input 	[31:0] MDR_IN;
output 	[31:0] OUT_A;
output 	[31:0] OUT_B;
output 	[31:0] PC;

// Design Ports Information
// MDR_OUT[31]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[30]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[29]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[28]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[27]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[26]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[25]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[24]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[23]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[22]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[21]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[20]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[19]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[18]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[17]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[16]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[15]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[14]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[13]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[12]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[11]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[10]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[9]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[8]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[7]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[6]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[5]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[4]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[3]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[2]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[1]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[0]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[31]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[30]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[29]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[28]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[27]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[26]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[25]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[24]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[23]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[22]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[21]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[20]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[19]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[18]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[17]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[16]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[15]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[14]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[13]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[12]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[11]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[10]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[9]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[8]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[7]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[6]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[4]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[2]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[1]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[0]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[31]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[30]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[29]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[28]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[27]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[25]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[24]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[23]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[22]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[21]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[20]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[19]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[18]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[17]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[16]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[15]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[14]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[13]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[12]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[11]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[10]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[9]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[8]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[7]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[6]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[5]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[2]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR[0]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[31]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[30]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[29]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[28]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[27]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[26]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[25]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[24]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[23]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[22]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[21]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[20]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[19]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[18]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[17]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[16]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[15]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[14]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[13]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[12]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[11]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[10]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[9]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[8]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[7]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[5]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[4]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[3]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[2]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[1]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[0]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[35]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_OUT[7]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[6]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[5]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[4]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[2]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[1]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[0]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_IN[7]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[31]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[30]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[29]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[28]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[27]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[26]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[25]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[24]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[23]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[22]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[21]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[20]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[19]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[18]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[17]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[16]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[15]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[14]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[13]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[12]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[11]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[10]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[9]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[8]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[7]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[6]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[5]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[4]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[3]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[1]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[0]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_A[31]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[30]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[29]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[28]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[27]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[26]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[25]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[24]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[23]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[22]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[21]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[20]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[19]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[18]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[17]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[16]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[14]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[13]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[12]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[11]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[10]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[9]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[8]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[7]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[6]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[5]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[4]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[3]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[2]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[1]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[0]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[6]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst1|inst6|inst9[31]~32_combout ;
wire [35:0] \MIR~combout ;


// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y10_N0
cycloneii_lcell_comb \inst1|inst6|inst9[31]~32 (
// Equation(s):
// \inst1|inst6|inst9[31]~32_combout  = (\MIR~combout [2] & ((\MIR~combout [3]) # ((!\MIR~combout [1] & !\MIR~combout [0])))) # (!\MIR~combout [2] & ((\MIR~combout [1] & ((\MIR~combout [3]) # (!\MIR~combout [0]))) # (!\MIR~combout [1] & ((\MIR~combout [0]) # 
// (!\MIR~combout [3])))))

	.dataa(\MIR~combout [2]),
	.datab(\MIR~combout [1]),
	.datac(\MIR~combout [0]),
	.datad(\MIR~combout [3]),
	.cin(gnd),
	.combout(\inst1|inst6|inst9[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|inst9[31]~32 .lut_mask = 16'hFE17;
defparam \inst1|inst6|inst9[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[31]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[31]));
// synopsys translate_off
defparam \MDR_OUT[31]~I .input_async_reset = "none";
defparam \MDR_OUT[31]~I .input_power_up = "low";
defparam \MDR_OUT[31]~I .input_register_mode = "none";
defparam \MDR_OUT[31]~I .input_sync_reset = "none";
defparam \MDR_OUT[31]~I .oe_async_reset = "none";
defparam \MDR_OUT[31]~I .oe_power_up = "low";
defparam \MDR_OUT[31]~I .oe_register_mode = "none";
defparam \MDR_OUT[31]~I .oe_sync_reset = "none";
defparam \MDR_OUT[31]~I .open_drain_output = "true";
defparam \MDR_OUT[31]~I .operation_mode = "output";
defparam \MDR_OUT[31]~I .output_async_reset = "none";
defparam \MDR_OUT[31]~I .output_power_up = "low";
defparam \MDR_OUT[31]~I .output_register_mode = "none";
defparam \MDR_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[30]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[30]));
// synopsys translate_off
defparam \MDR_OUT[30]~I .input_async_reset = "none";
defparam \MDR_OUT[30]~I .input_power_up = "low";
defparam \MDR_OUT[30]~I .input_register_mode = "none";
defparam \MDR_OUT[30]~I .input_sync_reset = "none";
defparam \MDR_OUT[30]~I .oe_async_reset = "none";
defparam \MDR_OUT[30]~I .oe_power_up = "low";
defparam \MDR_OUT[30]~I .oe_register_mode = "none";
defparam \MDR_OUT[30]~I .oe_sync_reset = "none";
defparam \MDR_OUT[30]~I .open_drain_output = "true";
defparam \MDR_OUT[30]~I .operation_mode = "output";
defparam \MDR_OUT[30]~I .output_async_reset = "none";
defparam \MDR_OUT[30]~I .output_power_up = "low";
defparam \MDR_OUT[30]~I .output_register_mode = "none";
defparam \MDR_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[29]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[29]));
// synopsys translate_off
defparam \MDR_OUT[29]~I .input_async_reset = "none";
defparam \MDR_OUT[29]~I .input_power_up = "low";
defparam \MDR_OUT[29]~I .input_register_mode = "none";
defparam \MDR_OUT[29]~I .input_sync_reset = "none";
defparam \MDR_OUT[29]~I .oe_async_reset = "none";
defparam \MDR_OUT[29]~I .oe_power_up = "low";
defparam \MDR_OUT[29]~I .oe_register_mode = "none";
defparam \MDR_OUT[29]~I .oe_sync_reset = "none";
defparam \MDR_OUT[29]~I .open_drain_output = "true";
defparam \MDR_OUT[29]~I .operation_mode = "output";
defparam \MDR_OUT[29]~I .output_async_reset = "none";
defparam \MDR_OUT[29]~I .output_power_up = "low";
defparam \MDR_OUT[29]~I .output_register_mode = "none";
defparam \MDR_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[28]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[28]));
// synopsys translate_off
defparam \MDR_OUT[28]~I .input_async_reset = "none";
defparam \MDR_OUT[28]~I .input_power_up = "low";
defparam \MDR_OUT[28]~I .input_register_mode = "none";
defparam \MDR_OUT[28]~I .input_sync_reset = "none";
defparam \MDR_OUT[28]~I .oe_async_reset = "none";
defparam \MDR_OUT[28]~I .oe_power_up = "low";
defparam \MDR_OUT[28]~I .oe_register_mode = "none";
defparam \MDR_OUT[28]~I .oe_sync_reset = "none";
defparam \MDR_OUT[28]~I .open_drain_output = "true";
defparam \MDR_OUT[28]~I .operation_mode = "output";
defparam \MDR_OUT[28]~I .output_async_reset = "none";
defparam \MDR_OUT[28]~I .output_power_up = "low";
defparam \MDR_OUT[28]~I .output_register_mode = "none";
defparam \MDR_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[27]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[27]));
// synopsys translate_off
defparam \MDR_OUT[27]~I .input_async_reset = "none";
defparam \MDR_OUT[27]~I .input_power_up = "low";
defparam \MDR_OUT[27]~I .input_register_mode = "none";
defparam \MDR_OUT[27]~I .input_sync_reset = "none";
defparam \MDR_OUT[27]~I .oe_async_reset = "none";
defparam \MDR_OUT[27]~I .oe_power_up = "low";
defparam \MDR_OUT[27]~I .oe_register_mode = "none";
defparam \MDR_OUT[27]~I .oe_sync_reset = "none";
defparam \MDR_OUT[27]~I .open_drain_output = "true";
defparam \MDR_OUT[27]~I .operation_mode = "output";
defparam \MDR_OUT[27]~I .output_async_reset = "none";
defparam \MDR_OUT[27]~I .output_power_up = "low";
defparam \MDR_OUT[27]~I .output_register_mode = "none";
defparam \MDR_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[26]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[26]));
// synopsys translate_off
defparam \MDR_OUT[26]~I .input_async_reset = "none";
defparam \MDR_OUT[26]~I .input_power_up = "low";
defparam \MDR_OUT[26]~I .input_register_mode = "none";
defparam \MDR_OUT[26]~I .input_sync_reset = "none";
defparam \MDR_OUT[26]~I .oe_async_reset = "none";
defparam \MDR_OUT[26]~I .oe_power_up = "low";
defparam \MDR_OUT[26]~I .oe_register_mode = "none";
defparam \MDR_OUT[26]~I .oe_sync_reset = "none";
defparam \MDR_OUT[26]~I .open_drain_output = "true";
defparam \MDR_OUT[26]~I .operation_mode = "output";
defparam \MDR_OUT[26]~I .output_async_reset = "none";
defparam \MDR_OUT[26]~I .output_power_up = "low";
defparam \MDR_OUT[26]~I .output_register_mode = "none";
defparam \MDR_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[25]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[25]));
// synopsys translate_off
defparam \MDR_OUT[25]~I .input_async_reset = "none";
defparam \MDR_OUT[25]~I .input_power_up = "low";
defparam \MDR_OUT[25]~I .input_register_mode = "none";
defparam \MDR_OUT[25]~I .input_sync_reset = "none";
defparam \MDR_OUT[25]~I .oe_async_reset = "none";
defparam \MDR_OUT[25]~I .oe_power_up = "low";
defparam \MDR_OUT[25]~I .oe_register_mode = "none";
defparam \MDR_OUT[25]~I .oe_sync_reset = "none";
defparam \MDR_OUT[25]~I .open_drain_output = "true";
defparam \MDR_OUT[25]~I .operation_mode = "output";
defparam \MDR_OUT[25]~I .output_async_reset = "none";
defparam \MDR_OUT[25]~I .output_power_up = "low";
defparam \MDR_OUT[25]~I .output_register_mode = "none";
defparam \MDR_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[24]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[24]));
// synopsys translate_off
defparam \MDR_OUT[24]~I .input_async_reset = "none";
defparam \MDR_OUT[24]~I .input_power_up = "low";
defparam \MDR_OUT[24]~I .input_register_mode = "none";
defparam \MDR_OUT[24]~I .input_sync_reset = "none";
defparam \MDR_OUT[24]~I .oe_async_reset = "none";
defparam \MDR_OUT[24]~I .oe_power_up = "low";
defparam \MDR_OUT[24]~I .oe_register_mode = "none";
defparam \MDR_OUT[24]~I .oe_sync_reset = "none";
defparam \MDR_OUT[24]~I .open_drain_output = "true";
defparam \MDR_OUT[24]~I .operation_mode = "output";
defparam \MDR_OUT[24]~I .output_async_reset = "none";
defparam \MDR_OUT[24]~I .output_power_up = "low";
defparam \MDR_OUT[24]~I .output_register_mode = "none";
defparam \MDR_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[23]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[23]));
// synopsys translate_off
defparam \MDR_OUT[23]~I .input_async_reset = "none";
defparam \MDR_OUT[23]~I .input_power_up = "low";
defparam \MDR_OUT[23]~I .input_register_mode = "none";
defparam \MDR_OUT[23]~I .input_sync_reset = "none";
defparam \MDR_OUT[23]~I .oe_async_reset = "none";
defparam \MDR_OUT[23]~I .oe_power_up = "low";
defparam \MDR_OUT[23]~I .oe_register_mode = "none";
defparam \MDR_OUT[23]~I .oe_sync_reset = "none";
defparam \MDR_OUT[23]~I .open_drain_output = "true";
defparam \MDR_OUT[23]~I .operation_mode = "output";
defparam \MDR_OUT[23]~I .output_async_reset = "none";
defparam \MDR_OUT[23]~I .output_power_up = "low";
defparam \MDR_OUT[23]~I .output_register_mode = "none";
defparam \MDR_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[22]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[22]));
// synopsys translate_off
defparam \MDR_OUT[22]~I .input_async_reset = "none";
defparam \MDR_OUT[22]~I .input_power_up = "low";
defparam \MDR_OUT[22]~I .input_register_mode = "none";
defparam \MDR_OUT[22]~I .input_sync_reset = "none";
defparam \MDR_OUT[22]~I .oe_async_reset = "none";
defparam \MDR_OUT[22]~I .oe_power_up = "low";
defparam \MDR_OUT[22]~I .oe_register_mode = "none";
defparam \MDR_OUT[22]~I .oe_sync_reset = "none";
defparam \MDR_OUT[22]~I .open_drain_output = "true";
defparam \MDR_OUT[22]~I .operation_mode = "output";
defparam \MDR_OUT[22]~I .output_async_reset = "none";
defparam \MDR_OUT[22]~I .output_power_up = "low";
defparam \MDR_OUT[22]~I .output_register_mode = "none";
defparam \MDR_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[21]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[21]));
// synopsys translate_off
defparam \MDR_OUT[21]~I .input_async_reset = "none";
defparam \MDR_OUT[21]~I .input_power_up = "low";
defparam \MDR_OUT[21]~I .input_register_mode = "none";
defparam \MDR_OUT[21]~I .input_sync_reset = "none";
defparam \MDR_OUT[21]~I .oe_async_reset = "none";
defparam \MDR_OUT[21]~I .oe_power_up = "low";
defparam \MDR_OUT[21]~I .oe_register_mode = "none";
defparam \MDR_OUT[21]~I .oe_sync_reset = "none";
defparam \MDR_OUT[21]~I .open_drain_output = "true";
defparam \MDR_OUT[21]~I .operation_mode = "output";
defparam \MDR_OUT[21]~I .output_async_reset = "none";
defparam \MDR_OUT[21]~I .output_power_up = "low";
defparam \MDR_OUT[21]~I .output_register_mode = "none";
defparam \MDR_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[20]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[20]));
// synopsys translate_off
defparam \MDR_OUT[20]~I .input_async_reset = "none";
defparam \MDR_OUT[20]~I .input_power_up = "low";
defparam \MDR_OUT[20]~I .input_register_mode = "none";
defparam \MDR_OUT[20]~I .input_sync_reset = "none";
defparam \MDR_OUT[20]~I .oe_async_reset = "none";
defparam \MDR_OUT[20]~I .oe_power_up = "low";
defparam \MDR_OUT[20]~I .oe_register_mode = "none";
defparam \MDR_OUT[20]~I .oe_sync_reset = "none";
defparam \MDR_OUT[20]~I .open_drain_output = "true";
defparam \MDR_OUT[20]~I .operation_mode = "output";
defparam \MDR_OUT[20]~I .output_async_reset = "none";
defparam \MDR_OUT[20]~I .output_power_up = "low";
defparam \MDR_OUT[20]~I .output_register_mode = "none";
defparam \MDR_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[19]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[19]));
// synopsys translate_off
defparam \MDR_OUT[19]~I .input_async_reset = "none";
defparam \MDR_OUT[19]~I .input_power_up = "low";
defparam \MDR_OUT[19]~I .input_register_mode = "none";
defparam \MDR_OUT[19]~I .input_sync_reset = "none";
defparam \MDR_OUT[19]~I .oe_async_reset = "none";
defparam \MDR_OUT[19]~I .oe_power_up = "low";
defparam \MDR_OUT[19]~I .oe_register_mode = "none";
defparam \MDR_OUT[19]~I .oe_sync_reset = "none";
defparam \MDR_OUT[19]~I .open_drain_output = "true";
defparam \MDR_OUT[19]~I .operation_mode = "output";
defparam \MDR_OUT[19]~I .output_async_reset = "none";
defparam \MDR_OUT[19]~I .output_power_up = "low";
defparam \MDR_OUT[19]~I .output_register_mode = "none";
defparam \MDR_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[18]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[18]));
// synopsys translate_off
defparam \MDR_OUT[18]~I .input_async_reset = "none";
defparam \MDR_OUT[18]~I .input_power_up = "low";
defparam \MDR_OUT[18]~I .input_register_mode = "none";
defparam \MDR_OUT[18]~I .input_sync_reset = "none";
defparam \MDR_OUT[18]~I .oe_async_reset = "none";
defparam \MDR_OUT[18]~I .oe_power_up = "low";
defparam \MDR_OUT[18]~I .oe_register_mode = "none";
defparam \MDR_OUT[18]~I .oe_sync_reset = "none";
defparam \MDR_OUT[18]~I .open_drain_output = "true";
defparam \MDR_OUT[18]~I .operation_mode = "output";
defparam \MDR_OUT[18]~I .output_async_reset = "none";
defparam \MDR_OUT[18]~I .output_power_up = "low";
defparam \MDR_OUT[18]~I .output_register_mode = "none";
defparam \MDR_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[17]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[17]));
// synopsys translate_off
defparam \MDR_OUT[17]~I .input_async_reset = "none";
defparam \MDR_OUT[17]~I .input_power_up = "low";
defparam \MDR_OUT[17]~I .input_register_mode = "none";
defparam \MDR_OUT[17]~I .input_sync_reset = "none";
defparam \MDR_OUT[17]~I .oe_async_reset = "none";
defparam \MDR_OUT[17]~I .oe_power_up = "low";
defparam \MDR_OUT[17]~I .oe_register_mode = "none";
defparam \MDR_OUT[17]~I .oe_sync_reset = "none";
defparam \MDR_OUT[17]~I .open_drain_output = "true";
defparam \MDR_OUT[17]~I .operation_mode = "output";
defparam \MDR_OUT[17]~I .output_async_reset = "none";
defparam \MDR_OUT[17]~I .output_power_up = "low";
defparam \MDR_OUT[17]~I .output_register_mode = "none";
defparam \MDR_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[16]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[16]));
// synopsys translate_off
defparam \MDR_OUT[16]~I .input_async_reset = "none";
defparam \MDR_OUT[16]~I .input_power_up = "low";
defparam \MDR_OUT[16]~I .input_register_mode = "none";
defparam \MDR_OUT[16]~I .input_sync_reset = "none";
defparam \MDR_OUT[16]~I .oe_async_reset = "none";
defparam \MDR_OUT[16]~I .oe_power_up = "low";
defparam \MDR_OUT[16]~I .oe_register_mode = "none";
defparam \MDR_OUT[16]~I .oe_sync_reset = "none";
defparam \MDR_OUT[16]~I .open_drain_output = "true";
defparam \MDR_OUT[16]~I .operation_mode = "output";
defparam \MDR_OUT[16]~I .output_async_reset = "none";
defparam \MDR_OUT[16]~I .output_power_up = "low";
defparam \MDR_OUT[16]~I .output_register_mode = "none";
defparam \MDR_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[15]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[15]));
// synopsys translate_off
defparam \MDR_OUT[15]~I .input_async_reset = "none";
defparam \MDR_OUT[15]~I .input_power_up = "low";
defparam \MDR_OUT[15]~I .input_register_mode = "none";
defparam \MDR_OUT[15]~I .input_sync_reset = "none";
defparam \MDR_OUT[15]~I .oe_async_reset = "none";
defparam \MDR_OUT[15]~I .oe_power_up = "low";
defparam \MDR_OUT[15]~I .oe_register_mode = "none";
defparam \MDR_OUT[15]~I .oe_sync_reset = "none";
defparam \MDR_OUT[15]~I .open_drain_output = "true";
defparam \MDR_OUT[15]~I .operation_mode = "output";
defparam \MDR_OUT[15]~I .output_async_reset = "none";
defparam \MDR_OUT[15]~I .output_power_up = "low";
defparam \MDR_OUT[15]~I .output_register_mode = "none";
defparam \MDR_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[14]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[14]));
// synopsys translate_off
defparam \MDR_OUT[14]~I .input_async_reset = "none";
defparam \MDR_OUT[14]~I .input_power_up = "low";
defparam \MDR_OUT[14]~I .input_register_mode = "none";
defparam \MDR_OUT[14]~I .input_sync_reset = "none";
defparam \MDR_OUT[14]~I .oe_async_reset = "none";
defparam \MDR_OUT[14]~I .oe_power_up = "low";
defparam \MDR_OUT[14]~I .oe_register_mode = "none";
defparam \MDR_OUT[14]~I .oe_sync_reset = "none";
defparam \MDR_OUT[14]~I .open_drain_output = "true";
defparam \MDR_OUT[14]~I .operation_mode = "output";
defparam \MDR_OUT[14]~I .output_async_reset = "none";
defparam \MDR_OUT[14]~I .output_power_up = "low";
defparam \MDR_OUT[14]~I .output_register_mode = "none";
defparam \MDR_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[13]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[13]));
// synopsys translate_off
defparam \MDR_OUT[13]~I .input_async_reset = "none";
defparam \MDR_OUT[13]~I .input_power_up = "low";
defparam \MDR_OUT[13]~I .input_register_mode = "none";
defparam \MDR_OUT[13]~I .input_sync_reset = "none";
defparam \MDR_OUT[13]~I .oe_async_reset = "none";
defparam \MDR_OUT[13]~I .oe_power_up = "low";
defparam \MDR_OUT[13]~I .oe_register_mode = "none";
defparam \MDR_OUT[13]~I .oe_sync_reset = "none";
defparam \MDR_OUT[13]~I .open_drain_output = "true";
defparam \MDR_OUT[13]~I .operation_mode = "output";
defparam \MDR_OUT[13]~I .output_async_reset = "none";
defparam \MDR_OUT[13]~I .output_power_up = "low";
defparam \MDR_OUT[13]~I .output_register_mode = "none";
defparam \MDR_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[12]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[12]));
// synopsys translate_off
defparam \MDR_OUT[12]~I .input_async_reset = "none";
defparam \MDR_OUT[12]~I .input_power_up = "low";
defparam \MDR_OUT[12]~I .input_register_mode = "none";
defparam \MDR_OUT[12]~I .input_sync_reset = "none";
defparam \MDR_OUT[12]~I .oe_async_reset = "none";
defparam \MDR_OUT[12]~I .oe_power_up = "low";
defparam \MDR_OUT[12]~I .oe_register_mode = "none";
defparam \MDR_OUT[12]~I .oe_sync_reset = "none";
defparam \MDR_OUT[12]~I .open_drain_output = "true";
defparam \MDR_OUT[12]~I .operation_mode = "output";
defparam \MDR_OUT[12]~I .output_async_reset = "none";
defparam \MDR_OUT[12]~I .output_power_up = "low";
defparam \MDR_OUT[12]~I .output_register_mode = "none";
defparam \MDR_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[11]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[11]));
// synopsys translate_off
defparam \MDR_OUT[11]~I .input_async_reset = "none";
defparam \MDR_OUT[11]~I .input_power_up = "low";
defparam \MDR_OUT[11]~I .input_register_mode = "none";
defparam \MDR_OUT[11]~I .input_sync_reset = "none";
defparam \MDR_OUT[11]~I .oe_async_reset = "none";
defparam \MDR_OUT[11]~I .oe_power_up = "low";
defparam \MDR_OUT[11]~I .oe_register_mode = "none";
defparam \MDR_OUT[11]~I .oe_sync_reset = "none";
defparam \MDR_OUT[11]~I .open_drain_output = "true";
defparam \MDR_OUT[11]~I .operation_mode = "output";
defparam \MDR_OUT[11]~I .output_async_reset = "none";
defparam \MDR_OUT[11]~I .output_power_up = "low";
defparam \MDR_OUT[11]~I .output_register_mode = "none";
defparam \MDR_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[10]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[10]));
// synopsys translate_off
defparam \MDR_OUT[10]~I .input_async_reset = "none";
defparam \MDR_OUT[10]~I .input_power_up = "low";
defparam \MDR_OUT[10]~I .input_register_mode = "none";
defparam \MDR_OUT[10]~I .input_sync_reset = "none";
defparam \MDR_OUT[10]~I .oe_async_reset = "none";
defparam \MDR_OUT[10]~I .oe_power_up = "low";
defparam \MDR_OUT[10]~I .oe_register_mode = "none";
defparam \MDR_OUT[10]~I .oe_sync_reset = "none";
defparam \MDR_OUT[10]~I .open_drain_output = "true";
defparam \MDR_OUT[10]~I .operation_mode = "output";
defparam \MDR_OUT[10]~I .output_async_reset = "none";
defparam \MDR_OUT[10]~I .output_power_up = "low";
defparam \MDR_OUT[10]~I .output_register_mode = "none";
defparam \MDR_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[9]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[9]));
// synopsys translate_off
defparam \MDR_OUT[9]~I .input_async_reset = "none";
defparam \MDR_OUT[9]~I .input_power_up = "low";
defparam \MDR_OUT[9]~I .input_register_mode = "none";
defparam \MDR_OUT[9]~I .input_sync_reset = "none";
defparam \MDR_OUT[9]~I .oe_async_reset = "none";
defparam \MDR_OUT[9]~I .oe_power_up = "low";
defparam \MDR_OUT[9]~I .oe_register_mode = "none";
defparam \MDR_OUT[9]~I .oe_sync_reset = "none";
defparam \MDR_OUT[9]~I .open_drain_output = "true";
defparam \MDR_OUT[9]~I .operation_mode = "output";
defparam \MDR_OUT[9]~I .output_async_reset = "none";
defparam \MDR_OUT[9]~I .output_power_up = "low";
defparam \MDR_OUT[9]~I .output_register_mode = "none";
defparam \MDR_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[8]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[8]));
// synopsys translate_off
defparam \MDR_OUT[8]~I .input_async_reset = "none";
defparam \MDR_OUT[8]~I .input_power_up = "low";
defparam \MDR_OUT[8]~I .input_register_mode = "none";
defparam \MDR_OUT[8]~I .input_sync_reset = "none";
defparam \MDR_OUT[8]~I .oe_async_reset = "none";
defparam \MDR_OUT[8]~I .oe_power_up = "low";
defparam \MDR_OUT[8]~I .oe_register_mode = "none";
defparam \MDR_OUT[8]~I .oe_sync_reset = "none";
defparam \MDR_OUT[8]~I .open_drain_output = "true";
defparam \MDR_OUT[8]~I .operation_mode = "output";
defparam \MDR_OUT[8]~I .output_async_reset = "none";
defparam \MDR_OUT[8]~I .output_power_up = "low";
defparam \MDR_OUT[8]~I .output_register_mode = "none";
defparam \MDR_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[7]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[7]));
// synopsys translate_off
defparam \MDR_OUT[7]~I .input_async_reset = "none";
defparam \MDR_OUT[7]~I .input_power_up = "low";
defparam \MDR_OUT[7]~I .input_register_mode = "none";
defparam \MDR_OUT[7]~I .input_sync_reset = "none";
defparam \MDR_OUT[7]~I .oe_async_reset = "none";
defparam \MDR_OUT[7]~I .oe_power_up = "low";
defparam \MDR_OUT[7]~I .oe_register_mode = "none";
defparam \MDR_OUT[7]~I .oe_sync_reset = "none";
defparam \MDR_OUT[7]~I .open_drain_output = "true";
defparam \MDR_OUT[7]~I .operation_mode = "output";
defparam \MDR_OUT[7]~I .output_async_reset = "none";
defparam \MDR_OUT[7]~I .output_power_up = "low";
defparam \MDR_OUT[7]~I .output_register_mode = "none";
defparam \MDR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[6]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[6]));
// synopsys translate_off
defparam \MDR_OUT[6]~I .input_async_reset = "none";
defparam \MDR_OUT[6]~I .input_power_up = "low";
defparam \MDR_OUT[6]~I .input_register_mode = "none";
defparam \MDR_OUT[6]~I .input_sync_reset = "none";
defparam \MDR_OUT[6]~I .oe_async_reset = "none";
defparam \MDR_OUT[6]~I .oe_power_up = "low";
defparam \MDR_OUT[6]~I .oe_register_mode = "none";
defparam \MDR_OUT[6]~I .oe_sync_reset = "none";
defparam \MDR_OUT[6]~I .open_drain_output = "true";
defparam \MDR_OUT[6]~I .operation_mode = "output";
defparam \MDR_OUT[6]~I .output_async_reset = "none";
defparam \MDR_OUT[6]~I .output_power_up = "low";
defparam \MDR_OUT[6]~I .output_register_mode = "none";
defparam \MDR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[5]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[5]));
// synopsys translate_off
defparam \MDR_OUT[5]~I .input_async_reset = "none";
defparam \MDR_OUT[5]~I .input_power_up = "low";
defparam \MDR_OUT[5]~I .input_register_mode = "none";
defparam \MDR_OUT[5]~I .input_sync_reset = "none";
defparam \MDR_OUT[5]~I .oe_async_reset = "none";
defparam \MDR_OUT[5]~I .oe_power_up = "low";
defparam \MDR_OUT[5]~I .oe_register_mode = "none";
defparam \MDR_OUT[5]~I .oe_sync_reset = "none";
defparam \MDR_OUT[5]~I .open_drain_output = "true";
defparam \MDR_OUT[5]~I .operation_mode = "output";
defparam \MDR_OUT[5]~I .output_async_reset = "none";
defparam \MDR_OUT[5]~I .output_power_up = "low";
defparam \MDR_OUT[5]~I .output_register_mode = "none";
defparam \MDR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[4]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[4]));
// synopsys translate_off
defparam \MDR_OUT[4]~I .input_async_reset = "none";
defparam \MDR_OUT[4]~I .input_power_up = "low";
defparam \MDR_OUT[4]~I .input_register_mode = "none";
defparam \MDR_OUT[4]~I .input_sync_reset = "none";
defparam \MDR_OUT[4]~I .oe_async_reset = "none";
defparam \MDR_OUT[4]~I .oe_power_up = "low";
defparam \MDR_OUT[4]~I .oe_register_mode = "none";
defparam \MDR_OUT[4]~I .oe_sync_reset = "none";
defparam \MDR_OUT[4]~I .open_drain_output = "true";
defparam \MDR_OUT[4]~I .operation_mode = "output";
defparam \MDR_OUT[4]~I .output_async_reset = "none";
defparam \MDR_OUT[4]~I .output_power_up = "low";
defparam \MDR_OUT[4]~I .output_register_mode = "none";
defparam \MDR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[3]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[3]));
// synopsys translate_off
defparam \MDR_OUT[3]~I .input_async_reset = "none";
defparam \MDR_OUT[3]~I .input_power_up = "low";
defparam \MDR_OUT[3]~I .input_register_mode = "none";
defparam \MDR_OUT[3]~I .input_sync_reset = "none";
defparam \MDR_OUT[3]~I .oe_async_reset = "none";
defparam \MDR_OUT[3]~I .oe_power_up = "low";
defparam \MDR_OUT[3]~I .oe_register_mode = "none";
defparam \MDR_OUT[3]~I .oe_sync_reset = "none";
defparam \MDR_OUT[3]~I .open_drain_output = "true";
defparam \MDR_OUT[3]~I .operation_mode = "output";
defparam \MDR_OUT[3]~I .output_async_reset = "none";
defparam \MDR_OUT[3]~I .output_power_up = "low";
defparam \MDR_OUT[3]~I .output_register_mode = "none";
defparam \MDR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[2]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[2]));
// synopsys translate_off
defparam \MDR_OUT[2]~I .input_async_reset = "none";
defparam \MDR_OUT[2]~I .input_power_up = "low";
defparam \MDR_OUT[2]~I .input_register_mode = "none";
defparam \MDR_OUT[2]~I .input_sync_reset = "none";
defparam \MDR_OUT[2]~I .oe_async_reset = "none";
defparam \MDR_OUT[2]~I .oe_power_up = "low";
defparam \MDR_OUT[2]~I .oe_register_mode = "none";
defparam \MDR_OUT[2]~I .oe_sync_reset = "none";
defparam \MDR_OUT[2]~I .open_drain_output = "true";
defparam \MDR_OUT[2]~I .operation_mode = "output";
defparam \MDR_OUT[2]~I .output_async_reset = "none";
defparam \MDR_OUT[2]~I .output_power_up = "low";
defparam \MDR_OUT[2]~I .output_register_mode = "none";
defparam \MDR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[1]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[1]));
// synopsys translate_off
defparam \MDR_OUT[1]~I .input_async_reset = "none";
defparam \MDR_OUT[1]~I .input_power_up = "low";
defparam \MDR_OUT[1]~I .input_register_mode = "none";
defparam \MDR_OUT[1]~I .input_sync_reset = "none";
defparam \MDR_OUT[1]~I .oe_async_reset = "none";
defparam \MDR_OUT[1]~I .oe_power_up = "low";
defparam \MDR_OUT[1]~I .oe_register_mode = "none";
defparam \MDR_OUT[1]~I .oe_sync_reset = "none";
defparam \MDR_OUT[1]~I .open_drain_output = "true";
defparam \MDR_OUT[1]~I .operation_mode = "output";
defparam \MDR_OUT[1]~I .output_async_reset = "none";
defparam \MDR_OUT[1]~I .output_power_up = "low";
defparam \MDR_OUT[1]~I .output_register_mode = "none";
defparam \MDR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[0]~I (
	.datain(!\MIR~combout [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[0]));
// synopsys translate_off
defparam \MDR_OUT[0]~I .input_async_reset = "none";
defparam \MDR_OUT[0]~I .input_power_up = "low";
defparam \MDR_OUT[0]~I .input_register_mode = "none";
defparam \MDR_OUT[0]~I .input_sync_reset = "none";
defparam \MDR_OUT[0]~I .oe_async_reset = "none";
defparam \MDR_OUT[0]~I .oe_power_up = "low";
defparam \MDR_OUT[0]~I .oe_register_mode = "none";
defparam \MDR_OUT[0]~I .oe_sync_reset = "none";
defparam \MDR_OUT[0]~I .open_drain_output = "true";
defparam \MDR_OUT[0]~I .operation_mode = "output";
defparam \MDR_OUT[0]~I .output_async_reset = "none";
defparam \MDR_OUT[0]~I .output_power_up = "low";
defparam \MDR_OUT[0]~I .output_register_mode = "none";
defparam \MDR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[31]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[31]));
// synopsys translate_off
defparam \OUT_B[31]~I .input_async_reset = "none";
defparam \OUT_B[31]~I .input_power_up = "low";
defparam \OUT_B[31]~I .input_register_mode = "none";
defparam \OUT_B[31]~I .input_sync_reset = "none";
defparam \OUT_B[31]~I .oe_async_reset = "none";
defparam \OUT_B[31]~I .oe_power_up = "low";
defparam \OUT_B[31]~I .oe_register_mode = "none";
defparam \OUT_B[31]~I .oe_sync_reset = "none";
defparam \OUT_B[31]~I .open_drain_output = "true";
defparam \OUT_B[31]~I .operation_mode = "output";
defparam \OUT_B[31]~I .output_async_reset = "none";
defparam \OUT_B[31]~I .output_power_up = "low";
defparam \OUT_B[31]~I .output_register_mode = "none";
defparam \OUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[30]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[30]));
// synopsys translate_off
defparam \OUT_B[30]~I .input_async_reset = "none";
defparam \OUT_B[30]~I .input_power_up = "low";
defparam \OUT_B[30]~I .input_register_mode = "none";
defparam \OUT_B[30]~I .input_sync_reset = "none";
defparam \OUT_B[30]~I .oe_async_reset = "none";
defparam \OUT_B[30]~I .oe_power_up = "low";
defparam \OUT_B[30]~I .oe_register_mode = "none";
defparam \OUT_B[30]~I .oe_sync_reset = "none";
defparam \OUT_B[30]~I .open_drain_output = "true";
defparam \OUT_B[30]~I .operation_mode = "output";
defparam \OUT_B[30]~I .output_async_reset = "none";
defparam \OUT_B[30]~I .output_power_up = "low";
defparam \OUT_B[30]~I .output_register_mode = "none";
defparam \OUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[29]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[29]));
// synopsys translate_off
defparam \OUT_B[29]~I .input_async_reset = "none";
defparam \OUT_B[29]~I .input_power_up = "low";
defparam \OUT_B[29]~I .input_register_mode = "none";
defparam \OUT_B[29]~I .input_sync_reset = "none";
defparam \OUT_B[29]~I .oe_async_reset = "none";
defparam \OUT_B[29]~I .oe_power_up = "low";
defparam \OUT_B[29]~I .oe_register_mode = "none";
defparam \OUT_B[29]~I .oe_sync_reset = "none";
defparam \OUT_B[29]~I .open_drain_output = "true";
defparam \OUT_B[29]~I .operation_mode = "output";
defparam \OUT_B[29]~I .output_async_reset = "none";
defparam \OUT_B[29]~I .output_power_up = "low";
defparam \OUT_B[29]~I .output_register_mode = "none";
defparam \OUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[28]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[28]));
// synopsys translate_off
defparam \OUT_B[28]~I .input_async_reset = "none";
defparam \OUT_B[28]~I .input_power_up = "low";
defparam \OUT_B[28]~I .input_register_mode = "none";
defparam \OUT_B[28]~I .input_sync_reset = "none";
defparam \OUT_B[28]~I .oe_async_reset = "none";
defparam \OUT_B[28]~I .oe_power_up = "low";
defparam \OUT_B[28]~I .oe_register_mode = "none";
defparam \OUT_B[28]~I .oe_sync_reset = "none";
defparam \OUT_B[28]~I .open_drain_output = "true";
defparam \OUT_B[28]~I .operation_mode = "output";
defparam \OUT_B[28]~I .output_async_reset = "none";
defparam \OUT_B[28]~I .output_power_up = "low";
defparam \OUT_B[28]~I .output_register_mode = "none";
defparam \OUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[27]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[27]));
// synopsys translate_off
defparam \OUT_B[27]~I .input_async_reset = "none";
defparam \OUT_B[27]~I .input_power_up = "low";
defparam \OUT_B[27]~I .input_register_mode = "none";
defparam \OUT_B[27]~I .input_sync_reset = "none";
defparam \OUT_B[27]~I .oe_async_reset = "none";
defparam \OUT_B[27]~I .oe_power_up = "low";
defparam \OUT_B[27]~I .oe_register_mode = "none";
defparam \OUT_B[27]~I .oe_sync_reset = "none";
defparam \OUT_B[27]~I .open_drain_output = "true";
defparam \OUT_B[27]~I .operation_mode = "output";
defparam \OUT_B[27]~I .output_async_reset = "none";
defparam \OUT_B[27]~I .output_power_up = "low";
defparam \OUT_B[27]~I .output_register_mode = "none";
defparam \OUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[26]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[26]));
// synopsys translate_off
defparam \OUT_B[26]~I .input_async_reset = "none";
defparam \OUT_B[26]~I .input_power_up = "low";
defparam \OUT_B[26]~I .input_register_mode = "none";
defparam \OUT_B[26]~I .input_sync_reset = "none";
defparam \OUT_B[26]~I .oe_async_reset = "none";
defparam \OUT_B[26]~I .oe_power_up = "low";
defparam \OUT_B[26]~I .oe_register_mode = "none";
defparam \OUT_B[26]~I .oe_sync_reset = "none";
defparam \OUT_B[26]~I .open_drain_output = "true";
defparam \OUT_B[26]~I .operation_mode = "output";
defparam \OUT_B[26]~I .output_async_reset = "none";
defparam \OUT_B[26]~I .output_power_up = "low";
defparam \OUT_B[26]~I .output_register_mode = "none";
defparam \OUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[25]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[25]));
// synopsys translate_off
defparam \OUT_B[25]~I .input_async_reset = "none";
defparam \OUT_B[25]~I .input_power_up = "low";
defparam \OUT_B[25]~I .input_register_mode = "none";
defparam \OUT_B[25]~I .input_sync_reset = "none";
defparam \OUT_B[25]~I .oe_async_reset = "none";
defparam \OUT_B[25]~I .oe_power_up = "low";
defparam \OUT_B[25]~I .oe_register_mode = "none";
defparam \OUT_B[25]~I .oe_sync_reset = "none";
defparam \OUT_B[25]~I .open_drain_output = "true";
defparam \OUT_B[25]~I .operation_mode = "output";
defparam \OUT_B[25]~I .output_async_reset = "none";
defparam \OUT_B[25]~I .output_power_up = "low";
defparam \OUT_B[25]~I .output_register_mode = "none";
defparam \OUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[24]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[24]));
// synopsys translate_off
defparam \OUT_B[24]~I .input_async_reset = "none";
defparam \OUT_B[24]~I .input_power_up = "low";
defparam \OUT_B[24]~I .input_register_mode = "none";
defparam \OUT_B[24]~I .input_sync_reset = "none";
defparam \OUT_B[24]~I .oe_async_reset = "none";
defparam \OUT_B[24]~I .oe_power_up = "low";
defparam \OUT_B[24]~I .oe_register_mode = "none";
defparam \OUT_B[24]~I .oe_sync_reset = "none";
defparam \OUT_B[24]~I .open_drain_output = "true";
defparam \OUT_B[24]~I .operation_mode = "output";
defparam \OUT_B[24]~I .output_async_reset = "none";
defparam \OUT_B[24]~I .output_power_up = "low";
defparam \OUT_B[24]~I .output_register_mode = "none";
defparam \OUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[23]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[23]));
// synopsys translate_off
defparam \OUT_B[23]~I .input_async_reset = "none";
defparam \OUT_B[23]~I .input_power_up = "low";
defparam \OUT_B[23]~I .input_register_mode = "none";
defparam \OUT_B[23]~I .input_sync_reset = "none";
defparam \OUT_B[23]~I .oe_async_reset = "none";
defparam \OUT_B[23]~I .oe_power_up = "low";
defparam \OUT_B[23]~I .oe_register_mode = "none";
defparam \OUT_B[23]~I .oe_sync_reset = "none";
defparam \OUT_B[23]~I .open_drain_output = "true";
defparam \OUT_B[23]~I .operation_mode = "output";
defparam \OUT_B[23]~I .output_async_reset = "none";
defparam \OUT_B[23]~I .output_power_up = "low";
defparam \OUT_B[23]~I .output_register_mode = "none";
defparam \OUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[22]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[22]));
// synopsys translate_off
defparam \OUT_B[22]~I .input_async_reset = "none";
defparam \OUT_B[22]~I .input_power_up = "low";
defparam \OUT_B[22]~I .input_register_mode = "none";
defparam \OUT_B[22]~I .input_sync_reset = "none";
defparam \OUT_B[22]~I .oe_async_reset = "none";
defparam \OUT_B[22]~I .oe_power_up = "low";
defparam \OUT_B[22]~I .oe_register_mode = "none";
defparam \OUT_B[22]~I .oe_sync_reset = "none";
defparam \OUT_B[22]~I .open_drain_output = "true";
defparam \OUT_B[22]~I .operation_mode = "output";
defparam \OUT_B[22]~I .output_async_reset = "none";
defparam \OUT_B[22]~I .output_power_up = "low";
defparam \OUT_B[22]~I .output_register_mode = "none";
defparam \OUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[21]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[21]));
// synopsys translate_off
defparam \OUT_B[21]~I .input_async_reset = "none";
defparam \OUT_B[21]~I .input_power_up = "low";
defparam \OUT_B[21]~I .input_register_mode = "none";
defparam \OUT_B[21]~I .input_sync_reset = "none";
defparam \OUT_B[21]~I .oe_async_reset = "none";
defparam \OUT_B[21]~I .oe_power_up = "low";
defparam \OUT_B[21]~I .oe_register_mode = "none";
defparam \OUT_B[21]~I .oe_sync_reset = "none";
defparam \OUT_B[21]~I .open_drain_output = "true";
defparam \OUT_B[21]~I .operation_mode = "output";
defparam \OUT_B[21]~I .output_async_reset = "none";
defparam \OUT_B[21]~I .output_power_up = "low";
defparam \OUT_B[21]~I .output_register_mode = "none";
defparam \OUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[20]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[20]));
// synopsys translate_off
defparam \OUT_B[20]~I .input_async_reset = "none";
defparam \OUT_B[20]~I .input_power_up = "low";
defparam \OUT_B[20]~I .input_register_mode = "none";
defparam \OUT_B[20]~I .input_sync_reset = "none";
defparam \OUT_B[20]~I .oe_async_reset = "none";
defparam \OUT_B[20]~I .oe_power_up = "low";
defparam \OUT_B[20]~I .oe_register_mode = "none";
defparam \OUT_B[20]~I .oe_sync_reset = "none";
defparam \OUT_B[20]~I .open_drain_output = "true";
defparam \OUT_B[20]~I .operation_mode = "output";
defparam \OUT_B[20]~I .output_async_reset = "none";
defparam \OUT_B[20]~I .output_power_up = "low";
defparam \OUT_B[20]~I .output_register_mode = "none";
defparam \OUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[19]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[19]));
// synopsys translate_off
defparam \OUT_B[19]~I .input_async_reset = "none";
defparam \OUT_B[19]~I .input_power_up = "low";
defparam \OUT_B[19]~I .input_register_mode = "none";
defparam \OUT_B[19]~I .input_sync_reset = "none";
defparam \OUT_B[19]~I .oe_async_reset = "none";
defparam \OUT_B[19]~I .oe_power_up = "low";
defparam \OUT_B[19]~I .oe_register_mode = "none";
defparam \OUT_B[19]~I .oe_sync_reset = "none";
defparam \OUT_B[19]~I .open_drain_output = "true";
defparam \OUT_B[19]~I .operation_mode = "output";
defparam \OUT_B[19]~I .output_async_reset = "none";
defparam \OUT_B[19]~I .output_power_up = "low";
defparam \OUT_B[19]~I .output_register_mode = "none";
defparam \OUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[18]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[18]));
// synopsys translate_off
defparam \OUT_B[18]~I .input_async_reset = "none";
defparam \OUT_B[18]~I .input_power_up = "low";
defparam \OUT_B[18]~I .input_register_mode = "none";
defparam \OUT_B[18]~I .input_sync_reset = "none";
defparam \OUT_B[18]~I .oe_async_reset = "none";
defparam \OUT_B[18]~I .oe_power_up = "low";
defparam \OUT_B[18]~I .oe_register_mode = "none";
defparam \OUT_B[18]~I .oe_sync_reset = "none";
defparam \OUT_B[18]~I .open_drain_output = "true";
defparam \OUT_B[18]~I .operation_mode = "output";
defparam \OUT_B[18]~I .output_async_reset = "none";
defparam \OUT_B[18]~I .output_power_up = "low";
defparam \OUT_B[18]~I .output_register_mode = "none";
defparam \OUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[17]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[17]));
// synopsys translate_off
defparam \OUT_B[17]~I .input_async_reset = "none";
defparam \OUT_B[17]~I .input_power_up = "low";
defparam \OUT_B[17]~I .input_register_mode = "none";
defparam \OUT_B[17]~I .input_sync_reset = "none";
defparam \OUT_B[17]~I .oe_async_reset = "none";
defparam \OUT_B[17]~I .oe_power_up = "low";
defparam \OUT_B[17]~I .oe_register_mode = "none";
defparam \OUT_B[17]~I .oe_sync_reset = "none";
defparam \OUT_B[17]~I .open_drain_output = "true";
defparam \OUT_B[17]~I .operation_mode = "output";
defparam \OUT_B[17]~I .output_async_reset = "none";
defparam \OUT_B[17]~I .output_power_up = "low";
defparam \OUT_B[17]~I .output_register_mode = "none";
defparam \OUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[16]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[16]));
// synopsys translate_off
defparam \OUT_B[16]~I .input_async_reset = "none";
defparam \OUT_B[16]~I .input_power_up = "low";
defparam \OUT_B[16]~I .input_register_mode = "none";
defparam \OUT_B[16]~I .input_sync_reset = "none";
defparam \OUT_B[16]~I .oe_async_reset = "none";
defparam \OUT_B[16]~I .oe_power_up = "low";
defparam \OUT_B[16]~I .oe_register_mode = "none";
defparam \OUT_B[16]~I .oe_sync_reset = "none";
defparam \OUT_B[16]~I .open_drain_output = "true";
defparam \OUT_B[16]~I .operation_mode = "output";
defparam \OUT_B[16]~I .output_async_reset = "none";
defparam \OUT_B[16]~I .output_power_up = "low";
defparam \OUT_B[16]~I .output_register_mode = "none";
defparam \OUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[15]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[15]));
// synopsys translate_off
defparam \OUT_B[15]~I .input_async_reset = "none";
defparam \OUT_B[15]~I .input_power_up = "low";
defparam \OUT_B[15]~I .input_register_mode = "none";
defparam \OUT_B[15]~I .input_sync_reset = "none";
defparam \OUT_B[15]~I .oe_async_reset = "none";
defparam \OUT_B[15]~I .oe_power_up = "low";
defparam \OUT_B[15]~I .oe_register_mode = "none";
defparam \OUT_B[15]~I .oe_sync_reset = "none";
defparam \OUT_B[15]~I .open_drain_output = "true";
defparam \OUT_B[15]~I .operation_mode = "output";
defparam \OUT_B[15]~I .output_async_reset = "none";
defparam \OUT_B[15]~I .output_power_up = "low";
defparam \OUT_B[15]~I .output_register_mode = "none";
defparam \OUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[14]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[14]));
// synopsys translate_off
defparam \OUT_B[14]~I .input_async_reset = "none";
defparam \OUT_B[14]~I .input_power_up = "low";
defparam \OUT_B[14]~I .input_register_mode = "none";
defparam \OUT_B[14]~I .input_sync_reset = "none";
defparam \OUT_B[14]~I .oe_async_reset = "none";
defparam \OUT_B[14]~I .oe_power_up = "low";
defparam \OUT_B[14]~I .oe_register_mode = "none";
defparam \OUT_B[14]~I .oe_sync_reset = "none";
defparam \OUT_B[14]~I .open_drain_output = "true";
defparam \OUT_B[14]~I .operation_mode = "output";
defparam \OUT_B[14]~I .output_async_reset = "none";
defparam \OUT_B[14]~I .output_power_up = "low";
defparam \OUT_B[14]~I .output_register_mode = "none";
defparam \OUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[13]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[13]));
// synopsys translate_off
defparam \OUT_B[13]~I .input_async_reset = "none";
defparam \OUT_B[13]~I .input_power_up = "low";
defparam \OUT_B[13]~I .input_register_mode = "none";
defparam \OUT_B[13]~I .input_sync_reset = "none";
defparam \OUT_B[13]~I .oe_async_reset = "none";
defparam \OUT_B[13]~I .oe_power_up = "low";
defparam \OUT_B[13]~I .oe_register_mode = "none";
defparam \OUT_B[13]~I .oe_sync_reset = "none";
defparam \OUT_B[13]~I .open_drain_output = "true";
defparam \OUT_B[13]~I .operation_mode = "output";
defparam \OUT_B[13]~I .output_async_reset = "none";
defparam \OUT_B[13]~I .output_power_up = "low";
defparam \OUT_B[13]~I .output_register_mode = "none";
defparam \OUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[12]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[12]));
// synopsys translate_off
defparam \OUT_B[12]~I .input_async_reset = "none";
defparam \OUT_B[12]~I .input_power_up = "low";
defparam \OUT_B[12]~I .input_register_mode = "none";
defparam \OUT_B[12]~I .input_sync_reset = "none";
defparam \OUT_B[12]~I .oe_async_reset = "none";
defparam \OUT_B[12]~I .oe_power_up = "low";
defparam \OUT_B[12]~I .oe_register_mode = "none";
defparam \OUT_B[12]~I .oe_sync_reset = "none";
defparam \OUT_B[12]~I .open_drain_output = "true";
defparam \OUT_B[12]~I .operation_mode = "output";
defparam \OUT_B[12]~I .output_async_reset = "none";
defparam \OUT_B[12]~I .output_power_up = "low";
defparam \OUT_B[12]~I .output_register_mode = "none";
defparam \OUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[11]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[11]));
// synopsys translate_off
defparam \OUT_B[11]~I .input_async_reset = "none";
defparam \OUT_B[11]~I .input_power_up = "low";
defparam \OUT_B[11]~I .input_register_mode = "none";
defparam \OUT_B[11]~I .input_sync_reset = "none";
defparam \OUT_B[11]~I .oe_async_reset = "none";
defparam \OUT_B[11]~I .oe_power_up = "low";
defparam \OUT_B[11]~I .oe_register_mode = "none";
defparam \OUT_B[11]~I .oe_sync_reset = "none";
defparam \OUT_B[11]~I .open_drain_output = "true";
defparam \OUT_B[11]~I .operation_mode = "output";
defparam \OUT_B[11]~I .output_async_reset = "none";
defparam \OUT_B[11]~I .output_power_up = "low";
defparam \OUT_B[11]~I .output_register_mode = "none";
defparam \OUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[10]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[10]));
// synopsys translate_off
defparam \OUT_B[10]~I .input_async_reset = "none";
defparam \OUT_B[10]~I .input_power_up = "low";
defparam \OUT_B[10]~I .input_register_mode = "none";
defparam \OUT_B[10]~I .input_sync_reset = "none";
defparam \OUT_B[10]~I .oe_async_reset = "none";
defparam \OUT_B[10]~I .oe_power_up = "low";
defparam \OUT_B[10]~I .oe_register_mode = "none";
defparam \OUT_B[10]~I .oe_sync_reset = "none";
defparam \OUT_B[10]~I .open_drain_output = "true";
defparam \OUT_B[10]~I .operation_mode = "output";
defparam \OUT_B[10]~I .output_async_reset = "none";
defparam \OUT_B[10]~I .output_power_up = "low";
defparam \OUT_B[10]~I .output_register_mode = "none";
defparam \OUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[9]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[9]));
// synopsys translate_off
defparam \OUT_B[9]~I .input_async_reset = "none";
defparam \OUT_B[9]~I .input_power_up = "low";
defparam \OUT_B[9]~I .input_register_mode = "none";
defparam \OUT_B[9]~I .input_sync_reset = "none";
defparam \OUT_B[9]~I .oe_async_reset = "none";
defparam \OUT_B[9]~I .oe_power_up = "low";
defparam \OUT_B[9]~I .oe_register_mode = "none";
defparam \OUT_B[9]~I .oe_sync_reset = "none";
defparam \OUT_B[9]~I .open_drain_output = "true";
defparam \OUT_B[9]~I .operation_mode = "output";
defparam \OUT_B[9]~I .output_async_reset = "none";
defparam \OUT_B[9]~I .output_power_up = "low";
defparam \OUT_B[9]~I .output_register_mode = "none";
defparam \OUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[8]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[8]));
// synopsys translate_off
defparam \OUT_B[8]~I .input_async_reset = "none";
defparam \OUT_B[8]~I .input_power_up = "low";
defparam \OUT_B[8]~I .input_register_mode = "none";
defparam \OUT_B[8]~I .input_sync_reset = "none";
defparam \OUT_B[8]~I .oe_async_reset = "none";
defparam \OUT_B[8]~I .oe_power_up = "low";
defparam \OUT_B[8]~I .oe_register_mode = "none";
defparam \OUT_B[8]~I .oe_sync_reset = "none";
defparam \OUT_B[8]~I .open_drain_output = "true";
defparam \OUT_B[8]~I .operation_mode = "output";
defparam \OUT_B[8]~I .output_async_reset = "none";
defparam \OUT_B[8]~I .output_power_up = "low";
defparam \OUT_B[8]~I .output_register_mode = "none";
defparam \OUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[7]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[7]));
// synopsys translate_off
defparam \OUT_B[7]~I .input_async_reset = "none";
defparam \OUT_B[7]~I .input_power_up = "low";
defparam \OUT_B[7]~I .input_register_mode = "none";
defparam \OUT_B[7]~I .input_sync_reset = "none";
defparam \OUT_B[7]~I .oe_async_reset = "none";
defparam \OUT_B[7]~I .oe_power_up = "low";
defparam \OUT_B[7]~I .oe_register_mode = "none";
defparam \OUT_B[7]~I .oe_sync_reset = "none";
defparam \OUT_B[7]~I .open_drain_output = "true";
defparam \OUT_B[7]~I .operation_mode = "output";
defparam \OUT_B[7]~I .output_async_reset = "none";
defparam \OUT_B[7]~I .output_power_up = "low";
defparam \OUT_B[7]~I .output_register_mode = "none";
defparam \OUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[6]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[6]));
// synopsys translate_off
defparam \OUT_B[6]~I .input_async_reset = "none";
defparam \OUT_B[6]~I .input_power_up = "low";
defparam \OUT_B[6]~I .input_register_mode = "none";
defparam \OUT_B[6]~I .input_sync_reset = "none";
defparam \OUT_B[6]~I .oe_async_reset = "none";
defparam \OUT_B[6]~I .oe_power_up = "low";
defparam \OUT_B[6]~I .oe_register_mode = "none";
defparam \OUT_B[6]~I .oe_sync_reset = "none";
defparam \OUT_B[6]~I .open_drain_output = "true";
defparam \OUT_B[6]~I .operation_mode = "output";
defparam \OUT_B[6]~I .output_async_reset = "none";
defparam \OUT_B[6]~I .output_power_up = "low";
defparam \OUT_B[6]~I .output_register_mode = "none";
defparam \OUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[5]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[5]));
// synopsys translate_off
defparam \OUT_B[5]~I .input_async_reset = "none";
defparam \OUT_B[5]~I .input_power_up = "low";
defparam \OUT_B[5]~I .input_register_mode = "none";
defparam \OUT_B[5]~I .input_sync_reset = "none";
defparam \OUT_B[5]~I .oe_async_reset = "none";
defparam \OUT_B[5]~I .oe_power_up = "low";
defparam \OUT_B[5]~I .oe_register_mode = "none";
defparam \OUT_B[5]~I .oe_sync_reset = "none";
defparam \OUT_B[5]~I .open_drain_output = "true";
defparam \OUT_B[5]~I .operation_mode = "output";
defparam \OUT_B[5]~I .output_async_reset = "none";
defparam \OUT_B[5]~I .output_power_up = "low";
defparam \OUT_B[5]~I .output_register_mode = "none";
defparam \OUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[4]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[4]));
// synopsys translate_off
defparam \OUT_B[4]~I .input_async_reset = "none";
defparam \OUT_B[4]~I .input_power_up = "low";
defparam \OUT_B[4]~I .input_register_mode = "none";
defparam \OUT_B[4]~I .input_sync_reset = "none";
defparam \OUT_B[4]~I .oe_async_reset = "none";
defparam \OUT_B[4]~I .oe_power_up = "low";
defparam \OUT_B[4]~I .oe_register_mode = "none";
defparam \OUT_B[4]~I .oe_sync_reset = "none";
defparam \OUT_B[4]~I .open_drain_output = "true";
defparam \OUT_B[4]~I .operation_mode = "output";
defparam \OUT_B[4]~I .output_async_reset = "none";
defparam \OUT_B[4]~I .output_power_up = "low";
defparam \OUT_B[4]~I .output_register_mode = "none";
defparam \OUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[3]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[3]));
// synopsys translate_off
defparam \OUT_B[3]~I .input_async_reset = "none";
defparam \OUT_B[3]~I .input_power_up = "low";
defparam \OUT_B[3]~I .input_register_mode = "none";
defparam \OUT_B[3]~I .input_sync_reset = "none";
defparam \OUT_B[3]~I .oe_async_reset = "none";
defparam \OUT_B[3]~I .oe_power_up = "low";
defparam \OUT_B[3]~I .oe_register_mode = "none";
defparam \OUT_B[3]~I .oe_sync_reset = "none";
defparam \OUT_B[3]~I .open_drain_output = "true";
defparam \OUT_B[3]~I .operation_mode = "output";
defparam \OUT_B[3]~I .output_async_reset = "none";
defparam \OUT_B[3]~I .output_power_up = "low";
defparam \OUT_B[3]~I .output_register_mode = "none";
defparam \OUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[2]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[2]));
// synopsys translate_off
defparam \OUT_B[2]~I .input_async_reset = "none";
defparam \OUT_B[2]~I .input_power_up = "low";
defparam \OUT_B[2]~I .input_register_mode = "none";
defparam \OUT_B[2]~I .input_sync_reset = "none";
defparam \OUT_B[2]~I .oe_async_reset = "none";
defparam \OUT_B[2]~I .oe_power_up = "low";
defparam \OUT_B[2]~I .oe_register_mode = "none";
defparam \OUT_B[2]~I .oe_sync_reset = "none";
defparam \OUT_B[2]~I .open_drain_output = "true";
defparam \OUT_B[2]~I .operation_mode = "output";
defparam \OUT_B[2]~I .output_async_reset = "none";
defparam \OUT_B[2]~I .output_power_up = "low";
defparam \OUT_B[2]~I .output_register_mode = "none";
defparam \OUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[1]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[1]));
// synopsys translate_off
defparam \OUT_B[1]~I .input_async_reset = "none";
defparam \OUT_B[1]~I .input_power_up = "low";
defparam \OUT_B[1]~I .input_register_mode = "none";
defparam \OUT_B[1]~I .input_sync_reset = "none";
defparam \OUT_B[1]~I .oe_async_reset = "none";
defparam \OUT_B[1]~I .oe_power_up = "low";
defparam \OUT_B[1]~I .oe_register_mode = "none";
defparam \OUT_B[1]~I .oe_sync_reset = "none";
defparam \OUT_B[1]~I .open_drain_output = "true";
defparam \OUT_B[1]~I .operation_mode = "output";
defparam \OUT_B[1]~I .output_async_reset = "none";
defparam \OUT_B[1]~I .output_power_up = "low";
defparam \OUT_B[1]~I .output_register_mode = "none";
defparam \OUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[0]~I (
	.datain(\inst1|inst6|inst9[31]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[0]));
// synopsys translate_off
defparam \OUT_B[0]~I .input_async_reset = "none";
defparam \OUT_B[0]~I .input_power_up = "low";
defparam \OUT_B[0]~I .input_register_mode = "none";
defparam \OUT_B[0]~I .input_sync_reset = "none";
defparam \OUT_B[0]~I .oe_async_reset = "none";
defparam \OUT_B[0]~I .oe_power_up = "low";
defparam \OUT_B[0]~I .oe_register_mode = "none";
defparam \OUT_B[0]~I .oe_sync_reset = "none";
defparam \OUT_B[0]~I .open_drain_output = "true";
defparam \OUT_B[0]~I .operation_mode = "output";
defparam \OUT_B[0]~I .output_async_reset = "none";
defparam \OUT_B[0]~I .output_power_up = "low";
defparam \OUT_B[0]~I .output_register_mode = "none";
defparam \OUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .open_drain_output = "true";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .open_drain_output = "true";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .open_drain_output = "true";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .open_drain_output = "true";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .open_drain_output = "true";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .open_drain_output = "true";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .open_drain_output = "true";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .open_drain_output = "true";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .open_drain_output = "true";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .open_drain_output = "true";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .open_drain_output = "true";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .open_drain_output = "true";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .open_drain_output = "true";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .open_drain_output = "true";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .open_drain_output = "true";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .open_drain_output = "true";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .open_drain_output = "true";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .open_drain_output = "true";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .open_drain_output = "true";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .open_drain_output = "true";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .open_drain_output = "true";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .open_drain_output = "true";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .open_drain_output = "true";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .open_drain_output = "true";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .open_drain_output = "true";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .open_drain_output = "true";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .open_drain_output = "true";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .open_drain_output = "true";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .open_drain_output = "true";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .open_drain_output = "true";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .open_drain_output = "true";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .open_drain_output = "true";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[31]));
// synopsys translate_off
defparam \MAR[31]~I .input_async_reset = "none";
defparam \MAR[31]~I .input_power_up = "low";
defparam \MAR[31]~I .input_register_mode = "none";
defparam \MAR[31]~I .input_sync_reset = "none";
defparam \MAR[31]~I .oe_async_reset = "none";
defparam \MAR[31]~I .oe_power_up = "low";
defparam \MAR[31]~I .oe_register_mode = "none";
defparam \MAR[31]~I .oe_sync_reset = "none";
defparam \MAR[31]~I .operation_mode = "output";
defparam \MAR[31]~I .output_async_reset = "none";
defparam \MAR[31]~I .output_power_up = "low";
defparam \MAR[31]~I .output_register_mode = "none";
defparam \MAR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[30]));
// synopsys translate_off
defparam \MAR[30]~I .input_async_reset = "none";
defparam \MAR[30]~I .input_power_up = "low";
defparam \MAR[30]~I .input_register_mode = "none";
defparam \MAR[30]~I .input_sync_reset = "none";
defparam \MAR[30]~I .oe_async_reset = "none";
defparam \MAR[30]~I .oe_power_up = "low";
defparam \MAR[30]~I .oe_register_mode = "none";
defparam \MAR[30]~I .oe_sync_reset = "none";
defparam \MAR[30]~I .operation_mode = "output";
defparam \MAR[30]~I .output_async_reset = "none";
defparam \MAR[30]~I .output_power_up = "low";
defparam \MAR[30]~I .output_register_mode = "none";
defparam \MAR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[29]));
// synopsys translate_off
defparam \MAR[29]~I .input_async_reset = "none";
defparam \MAR[29]~I .input_power_up = "low";
defparam \MAR[29]~I .input_register_mode = "none";
defparam \MAR[29]~I .input_sync_reset = "none";
defparam \MAR[29]~I .oe_async_reset = "none";
defparam \MAR[29]~I .oe_power_up = "low";
defparam \MAR[29]~I .oe_register_mode = "none";
defparam \MAR[29]~I .oe_sync_reset = "none";
defparam \MAR[29]~I .operation_mode = "output";
defparam \MAR[29]~I .output_async_reset = "none";
defparam \MAR[29]~I .output_power_up = "low";
defparam \MAR[29]~I .output_register_mode = "none";
defparam \MAR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[28]));
// synopsys translate_off
defparam \MAR[28]~I .input_async_reset = "none";
defparam \MAR[28]~I .input_power_up = "low";
defparam \MAR[28]~I .input_register_mode = "none";
defparam \MAR[28]~I .input_sync_reset = "none";
defparam \MAR[28]~I .oe_async_reset = "none";
defparam \MAR[28]~I .oe_power_up = "low";
defparam \MAR[28]~I .oe_register_mode = "none";
defparam \MAR[28]~I .oe_sync_reset = "none";
defparam \MAR[28]~I .operation_mode = "output";
defparam \MAR[28]~I .output_async_reset = "none";
defparam \MAR[28]~I .output_power_up = "low";
defparam \MAR[28]~I .output_register_mode = "none";
defparam \MAR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[27]));
// synopsys translate_off
defparam \MAR[27]~I .input_async_reset = "none";
defparam \MAR[27]~I .input_power_up = "low";
defparam \MAR[27]~I .input_register_mode = "none";
defparam \MAR[27]~I .input_sync_reset = "none";
defparam \MAR[27]~I .oe_async_reset = "none";
defparam \MAR[27]~I .oe_power_up = "low";
defparam \MAR[27]~I .oe_register_mode = "none";
defparam \MAR[27]~I .oe_sync_reset = "none";
defparam \MAR[27]~I .operation_mode = "output";
defparam \MAR[27]~I .output_async_reset = "none";
defparam \MAR[27]~I .output_power_up = "low";
defparam \MAR[27]~I .output_register_mode = "none";
defparam \MAR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[26]));
// synopsys translate_off
defparam \MAR[26]~I .input_async_reset = "none";
defparam \MAR[26]~I .input_power_up = "low";
defparam \MAR[26]~I .input_register_mode = "none";
defparam \MAR[26]~I .input_sync_reset = "none";
defparam \MAR[26]~I .oe_async_reset = "none";
defparam \MAR[26]~I .oe_power_up = "low";
defparam \MAR[26]~I .oe_register_mode = "none";
defparam \MAR[26]~I .oe_sync_reset = "none";
defparam \MAR[26]~I .operation_mode = "output";
defparam \MAR[26]~I .output_async_reset = "none";
defparam \MAR[26]~I .output_power_up = "low";
defparam \MAR[26]~I .output_register_mode = "none";
defparam \MAR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[25]));
// synopsys translate_off
defparam \MAR[25]~I .input_async_reset = "none";
defparam \MAR[25]~I .input_power_up = "low";
defparam \MAR[25]~I .input_register_mode = "none";
defparam \MAR[25]~I .input_sync_reset = "none";
defparam \MAR[25]~I .oe_async_reset = "none";
defparam \MAR[25]~I .oe_power_up = "low";
defparam \MAR[25]~I .oe_register_mode = "none";
defparam \MAR[25]~I .oe_sync_reset = "none";
defparam \MAR[25]~I .operation_mode = "output";
defparam \MAR[25]~I .output_async_reset = "none";
defparam \MAR[25]~I .output_power_up = "low";
defparam \MAR[25]~I .output_register_mode = "none";
defparam \MAR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[24]));
// synopsys translate_off
defparam \MAR[24]~I .input_async_reset = "none";
defparam \MAR[24]~I .input_power_up = "low";
defparam \MAR[24]~I .input_register_mode = "none";
defparam \MAR[24]~I .input_sync_reset = "none";
defparam \MAR[24]~I .oe_async_reset = "none";
defparam \MAR[24]~I .oe_power_up = "low";
defparam \MAR[24]~I .oe_register_mode = "none";
defparam \MAR[24]~I .oe_sync_reset = "none";
defparam \MAR[24]~I .operation_mode = "output";
defparam \MAR[24]~I .output_async_reset = "none";
defparam \MAR[24]~I .output_power_up = "low";
defparam \MAR[24]~I .output_register_mode = "none";
defparam \MAR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[23]));
// synopsys translate_off
defparam \MAR[23]~I .input_async_reset = "none";
defparam \MAR[23]~I .input_power_up = "low";
defparam \MAR[23]~I .input_register_mode = "none";
defparam \MAR[23]~I .input_sync_reset = "none";
defparam \MAR[23]~I .oe_async_reset = "none";
defparam \MAR[23]~I .oe_power_up = "low";
defparam \MAR[23]~I .oe_register_mode = "none";
defparam \MAR[23]~I .oe_sync_reset = "none";
defparam \MAR[23]~I .operation_mode = "output";
defparam \MAR[23]~I .output_async_reset = "none";
defparam \MAR[23]~I .output_power_up = "low";
defparam \MAR[23]~I .output_register_mode = "none";
defparam \MAR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[22]));
// synopsys translate_off
defparam \MAR[22]~I .input_async_reset = "none";
defparam \MAR[22]~I .input_power_up = "low";
defparam \MAR[22]~I .input_register_mode = "none";
defparam \MAR[22]~I .input_sync_reset = "none";
defparam \MAR[22]~I .oe_async_reset = "none";
defparam \MAR[22]~I .oe_power_up = "low";
defparam \MAR[22]~I .oe_register_mode = "none";
defparam \MAR[22]~I .oe_sync_reset = "none";
defparam \MAR[22]~I .operation_mode = "output";
defparam \MAR[22]~I .output_async_reset = "none";
defparam \MAR[22]~I .output_power_up = "low";
defparam \MAR[22]~I .output_register_mode = "none";
defparam \MAR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[21]));
// synopsys translate_off
defparam \MAR[21]~I .input_async_reset = "none";
defparam \MAR[21]~I .input_power_up = "low";
defparam \MAR[21]~I .input_register_mode = "none";
defparam \MAR[21]~I .input_sync_reset = "none";
defparam \MAR[21]~I .oe_async_reset = "none";
defparam \MAR[21]~I .oe_power_up = "low";
defparam \MAR[21]~I .oe_register_mode = "none";
defparam \MAR[21]~I .oe_sync_reset = "none";
defparam \MAR[21]~I .operation_mode = "output";
defparam \MAR[21]~I .output_async_reset = "none";
defparam \MAR[21]~I .output_power_up = "low";
defparam \MAR[21]~I .output_register_mode = "none";
defparam \MAR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[20]));
// synopsys translate_off
defparam \MAR[20]~I .input_async_reset = "none";
defparam \MAR[20]~I .input_power_up = "low";
defparam \MAR[20]~I .input_register_mode = "none";
defparam \MAR[20]~I .input_sync_reset = "none";
defparam \MAR[20]~I .oe_async_reset = "none";
defparam \MAR[20]~I .oe_power_up = "low";
defparam \MAR[20]~I .oe_register_mode = "none";
defparam \MAR[20]~I .oe_sync_reset = "none";
defparam \MAR[20]~I .operation_mode = "output";
defparam \MAR[20]~I .output_async_reset = "none";
defparam \MAR[20]~I .output_power_up = "low";
defparam \MAR[20]~I .output_register_mode = "none";
defparam \MAR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[19]));
// synopsys translate_off
defparam \MAR[19]~I .input_async_reset = "none";
defparam \MAR[19]~I .input_power_up = "low";
defparam \MAR[19]~I .input_register_mode = "none";
defparam \MAR[19]~I .input_sync_reset = "none";
defparam \MAR[19]~I .oe_async_reset = "none";
defparam \MAR[19]~I .oe_power_up = "low";
defparam \MAR[19]~I .oe_register_mode = "none";
defparam \MAR[19]~I .oe_sync_reset = "none";
defparam \MAR[19]~I .operation_mode = "output";
defparam \MAR[19]~I .output_async_reset = "none";
defparam \MAR[19]~I .output_power_up = "low";
defparam \MAR[19]~I .output_register_mode = "none";
defparam \MAR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[18]));
// synopsys translate_off
defparam \MAR[18]~I .input_async_reset = "none";
defparam \MAR[18]~I .input_power_up = "low";
defparam \MAR[18]~I .input_register_mode = "none";
defparam \MAR[18]~I .input_sync_reset = "none";
defparam \MAR[18]~I .oe_async_reset = "none";
defparam \MAR[18]~I .oe_power_up = "low";
defparam \MAR[18]~I .oe_register_mode = "none";
defparam \MAR[18]~I .oe_sync_reset = "none";
defparam \MAR[18]~I .operation_mode = "output";
defparam \MAR[18]~I .output_async_reset = "none";
defparam \MAR[18]~I .output_power_up = "low";
defparam \MAR[18]~I .output_register_mode = "none";
defparam \MAR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[17]));
// synopsys translate_off
defparam \MAR[17]~I .input_async_reset = "none";
defparam \MAR[17]~I .input_power_up = "low";
defparam \MAR[17]~I .input_register_mode = "none";
defparam \MAR[17]~I .input_sync_reset = "none";
defparam \MAR[17]~I .oe_async_reset = "none";
defparam \MAR[17]~I .oe_power_up = "low";
defparam \MAR[17]~I .oe_register_mode = "none";
defparam \MAR[17]~I .oe_sync_reset = "none";
defparam \MAR[17]~I .operation_mode = "output";
defparam \MAR[17]~I .output_async_reset = "none";
defparam \MAR[17]~I .output_power_up = "low";
defparam \MAR[17]~I .output_register_mode = "none";
defparam \MAR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[16]));
// synopsys translate_off
defparam \MAR[16]~I .input_async_reset = "none";
defparam \MAR[16]~I .input_power_up = "low";
defparam \MAR[16]~I .input_register_mode = "none";
defparam \MAR[16]~I .input_sync_reset = "none";
defparam \MAR[16]~I .oe_async_reset = "none";
defparam \MAR[16]~I .oe_power_up = "low";
defparam \MAR[16]~I .oe_register_mode = "none";
defparam \MAR[16]~I .oe_sync_reset = "none";
defparam \MAR[16]~I .operation_mode = "output";
defparam \MAR[16]~I .output_async_reset = "none";
defparam \MAR[16]~I .output_power_up = "low";
defparam \MAR[16]~I .output_register_mode = "none";
defparam \MAR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[15]));
// synopsys translate_off
defparam \MAR[15]~I .input_async_reset = "none";
defparam \MAR[15]~I .input_power_up = "low";
defparam \MAR[15]~I .input_register_mode = "none";
defparam \MAR[15]~I .input_sync_reset = "none";
defparam \MAR[15]~I .oe_async_reset = "none";
defparam \MAR[15]~I .oe_power_up = "low";
defparam \MAR[15]~I .oe_register_mode = "none";
defparam \MAR[15]~I .oe_sync_reset = "none";
defparam \MAR[15]~I .operation_mode = "output";
defparam \MAR[15]~I .output_async_reset = "none";
defparam \MAR[15]~I .output_power_up = "low";
defparam \MAR[15]~I .output_register_mode = "none";
defparam \MAR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[14]));
// synopsys translate_off
defparam \MAR[14]~I .input_async_reset = "none";
defparam \MAR[14]~I .input_power_up = "low";
defparam \MAR[14]~I .input_register_mode = "none";
defparam \MAR[14]~I .input_sync_reset = "none";
defparam \MAR[14]~I .oe_async_reset = "none";
defparam \MAR[14]~I .oe_power_up = "low";
defparam \MAR[14]~I .oe_register_mode = "none";
defparam \MAR[14]~I .oe_sync_reset = "none";
defparam \MAR[14]~I .operation_mode = "output";
defparam \MAR[14]~I .output_async_reset = "none";
defparam \MAR[14]~I .output_power_up = "low";
defparam \MAR[14]~I .output_register_mode = "none";
defparam \MAR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[13]));
// synopsys translate_off
defparam \MAR[13]~I .input_async_reset = "none";
defparam \MAR[13]~I .input_power_up = "low";
defparam \MAR[13]~I .input_register_mode = "none";
defparam \MAR[13]~I .input_sync_reset = "none";
defparam \MAR[13]~I .oe_async_reset = "none";
defparam \MAR[13]~I .oe_power_up = "low";
defparam \MAR[13]~I .oe_register_mode = "none";
defparam \MAR[13]~I .oe_sync_reset = "none";
defparam \MAR[13]~I .operation_mode = "output";
defparam \MAR[13]~I .output_async_reset = "none";
defparam \MAR[13]~I .output_power_up = "low";
defparam \MAR[13]~I .output_register_mode = "none";
defparam \MAR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[12]));
// synopsys translate_off
defparam \MAR[12]~I .input_async_reset = "none";
defparam \MAR[12]~I .input_power_up = "low";
defparam \MAR[12]~I .input_register_mode = "none";
defparam \MAR[12]~I .input_sync_reset = "none";
defparam \MAR[12]~I .oe_async_reset = "none";
defparam \MAR[12]~I .oe_power_up = "low";
defparam \MAR[12]~I .oe_register_mode = "none";
defparam \MAR[12]~I .oe_sync_reset = "none";
defparam \MAR[12]~I .operation_mode = "output";
defparam \MAR[12]~I .output_async_reset = "none";
defparam \MAR[12]~I .output_power_up = "low";
defparam \MAR[12]~I .output_register_mode = "none";
defparam \MAR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[11]));
// synopsys translate_off
defparam \MAR[11]~I .input_async_reset = "none";
defparam \MAR[11]~I .input_power_up = "low";
defparam \MAR[11]~I .input_register_mode = "none";
defparam \MAR[11]~I .input_sync_reset = "none";
defparam \MAR[11]~I .oe_async_reset = "none";
defparam \MAR[11]~I .oe_power_up = "low";
defparam \MAR[11]~I .oe_register_mode = "none";
defparam \MAR[11]~I .oe_sync_reset = "none";
defparam \MAR[11]~I .operation_mode = "output";
defparam \MAR[11]~I .output_async_reset = "none";
defparam \MAR[11]~I .output_power_up = "low";
defparam \MAR[11]~I .output_register_mode = "none";
defparam \MAR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[10]));
// synopsys translate_off
defparam \MAR[10]~I .input_async_reset = "none";
defparam \MAR[10]~I .input_power_up = "low";
defparam \MAR[10]~I .input_register_mode = "none";
defparam \MAR[10]~I .input_sync_reset = "none";
defparam \MAR[10]~I .oe_async_reset = "none";
defparam \MAR[10]~I .oe_power_up = "low";
defparam \MAR[10]~I .oe_register_mode = "none";
defparam \MAR[10]~I .oe_sync_reset = "none";
defparam \MAR[10]~I .operation_mode = "output";
defparam \MAR[10]~I .output_async_reset = "none";
defparam \MAR[10]~I .output_power_up = "low";
defparam \MAR[10]~I .output_register_mode = "none";
defparam \MAR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[9]));
// synopsys translate_off
defparam \MAR[9]~I .input_async_reset = "none";
defparam \MAR[9]~I .input_power_up = "low";
defparam \MAR[9]~I .input_register_mode = "none";
defparam \MAR[9]~I .input_sync_reset = "none";
defparam \MAR[9]~I .oe_async_reset = "none";
defparam \MAR[9]~I .oe_power_up = "low";
defparam \MAR[9]~I .oe_register_mode = "none";
defparam \MAR[9]~I .oe_sync_reset = "none";
defparam \MAR[9]~I .operation_mode = "output";
defparam \MAR[9]~I .output_async_reset = "none";
defparam \MAR[9]~I .output_power_up = "low";
defparam \MAR[9]~I .output_register_mode = "none";
defparam \MAR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[8]));
// synopsys translate_off
defparam \MAR[8]~I .input_async_reset = "none";
defparam \MAR[8]~I .input_power_up = "low";
defparam \MAR[8]~I .input_register_mode = "none";
defparam \MAR[8]~I .input_sync_reset = "none";
defparam \MAR[8]~I .oe_async_reset = "none";
defparam \MAR[8]~I .oe_power_up = "low";
defparam \MAR[8]~I .oe_register_mode = "none";
defparam \MAR[8]~I .oe_sync_reset = "none";
defparam \MAR[8]~I .operation_mode = "output";
defparam \MAR[8]~I .output_async_reset = "none";
defparam \MAR[8]~I .output_power_up = "low";
defparam \MAR[8]~I .output_register_mode = "none";
defparam \MAR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[7]));
// synopsys translate_off
defparam \MAR[7]~I .input_async_reset = "none";
defparam \MAR[7]~I .input_power_up = "low";
defparam \MAR[7]~I .input_register_mode = "none";
defparam \MAR[7]~I .input_sync_reset = "none";
defparam \MAR[7]~I .oe_async_reset = "none";
defparam \MAR[7]~I .oe_power_up = "low";
defparam \MAR[7]~I .oe_register_mode = "none";
defparam \MAR[7]~I .oe_sync_reset = "none";
defparam \MAR[7]~I .operation_mode = "output";
defparam \MAR[7]~I .output_async_reset = "none";
defparam \MAR[7]~I .output_power_up = "low";
defparam \MAR[7]~I .output_register_mode = "none";
defparam \MAR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[6]));
// synopsys translate_off
defparam \MAR[6]~I .input_async_reset = "none";
defparam \MAR[6]~I .input_power_up = "low";
defparam \MAR[6]~I .input_register_mode = "none";
defparam \MAR[6]~I .input_sync_reset = "none";
defparam \MAR[6]~I .oe_async_reset = "none";
defparam \MAR[6]~I .oe_power_up = "low";
defparam \MAR[6]~I .oe_register_mode = "none";
defparam \MAR[6]~I .oe_sync_reset = "none";
defparam \MAR[6]~I .operation_mode = "output";
defparam \MAR[6]~I .output_async_reset = "none";
defparam \MAR[6]~I .output_power_up = "low";
defparam \MAR[6]~I .output_register_mode = "none";
defparam \MAR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[5]));
// synopsys translate_off
defparam \MAR[5]~I .input_async_reset = "none";
defparam \MAR[5]~I .input_power_up = "low";
defparam \MAR[5]~I .input_register_mode = "none";
defparam \MAR[5]~I .input_sync_reset = "none";
defparam \MAR[5]~I .oe_async_reset = "none";
defparam \MAR[5]~I .oe_power_up = "low";
defparam \MAR[5]~I .oe_register_mode = "none";
defparam \MAR[5]~I .oe_sync_reset = "none";
defparam \MAR[5]~I .operation_mode = "output";
defparam \MAR[5]~I .output_async_reset = "none";
defparam \MAR[5]~I .output_power_up = "low";
defparam \MAR[5]~I .output_register_mode = "none";
defparam \MAR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[4]));
// synopsys translate_off
defparam \MAR[4]~I .input_async_reset = "none";
defparam \MAR[4]~I .input_power_up = "low";
defparam \MAR[4]~I .input_register_mode = "none";
defparam \MAR[4]~I .input_sync_reset = "none";
defparam \MAR[4]~I .oe_async_reset = "none";
defparam \MAR[4]~I .oe_power_up = "low";
defparam \MAR[4]~I .oe_register_mode = "none";
defparam \MAR[4]~I .oe_sync_reset = "none";
defparam \MAR[4]~I .operation_mode = "output";
defparam \MAR[4]~I .output_async_reset = "none";
defparam \MAR[4]~I .output_power_up = "low";
defparam \MAR[4]~I .output_register_mode = "none";
defparam \MAR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[3]));
// synopsys translate_off
defparam \MAR[3]~I .input_async_reset = "none";
defparam \MAR[3]~I .input_power_up = "low";
defparam \MAR[3]~I .input_register_mode = "none";
defparam \MAR[3]~I .input_sync_reset = "none";
defparam \MAR[3]~I .oe_async_reset = "none";
defparam \MAR[3]~I .oe_power_up = "low";
defparam \MAR[3]~I .oe_register_mode = "none";
defparam \MAR[3]~I .oe_sync_reset = "none";
defparam \MAR[3]~I .operation_mode = "output";
defparam \MAR[3]~I .output_async_reset = "none";
defparam \MAR[3]~I .output_power_up = "low";
defparam \MAR[3]~I .output_register_mode = "none";
defparam \MAR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[2]));
// synopsys translate_off
defparam \MAR[2]~I .input_async_reset = "none";
defparam \MAR[2]~I .input_power_up = "low";
defparam \MAR[2]~I .input_register_mode = "none";
defparam \MAR[2]~I .input_sync_reset = "none";
defparam \MAR[2]~I .oe_async_reset = "none";
defparam \MAR[2]~I .oe_power_up = "low";
defparam \MAR[2]~I .oe_register_mode = "none";
defparam \MAR[2]~I .oe_sync_reset = "none";
defparam \MAR[2]~I .operation_mode = "output";
defparam \MAR[2]~I .output_async_reset = "none";
defparam \MAR[2]~I .output_power_up = "low";
defparam \MAR[2]~I .output_register_mode = "none";
defparam \MAR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[1]));
// synopsys translate_off
defparam \MAR[1]~I .input_async_reset = "none";
defparam \MAR[1]~I .input_power_up = "low";
defparam \MAR[1]~I .input_register_mode = "none";
defparam \MAR[1]~I .input_sync_reset = "none";
defparam \MAR[1]~I .oe_async_reset = "none";
defparam \MAR[1]~I .oe_power_up = "low";
defparam \MAR[1]~I .oe_register_mode = "none";
defparam \MAR[1]~I .oe_sync_reset = "none";
defparam \MAR[1]~I .operation_mode = "output";
defparam \MAR[1]~I .output_async_reset = "none";
defparam \MAR[1]~I .output_power_up = "low";
defparam \MAR[1]~I .output_register_mode = "none";
defparam \MAR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR[0]));
// synopsys translate_off
defparam \MAR[0]~I .input_async_reset = "none";
defparam \MAR[0]~I .input_power_up = "low";
defparam \MAR[0]~I .input_register_mode = "none";
defparam \MAR[0]~I .input_sync_reset = "none";
defparam \MAR[0]~I .oe_async_reset = "none";
defparam \MAR[0]~I .oe_power_up = "low";
defparam \MAR[0]~I .oe_register_mode = "none";
defparam \MAR[0]~I .oe_sync_reset = "none";
defparam \MAR[0]~I .operation_mode = "output";
defparam \MAR[0]~I .output_async_reset = "none";
defparam \MAR[0]~I .output_power_up = "low";
defparam \MAR[0]~I .output_register_mode = "none";
defparam \MAR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[31]));
// synopsys translate_off
defparam \IN_C[31]~I .input_async_reset = "none";
defparam \IN_C[31]~I .input_power_up = "low";
defparam \IN_C[31]~I .input_register_mode = "none";
defparam \IN_C[31]~I .input_sync_reset = "none";
defparam \IN_C[31]~I .oe_async_reset = "none";
defparam \IN_C[31]~I .oe_power_up = "low";
defparam \IN_C[31]~I .oe_register_mode = "none";
defparam \IN_C[31]~I .oe_sync_reset = "none";
defparam \IN_C[31]~I .operation_mode = "input";
defparam \IN_C[31]~I .output_async_reset = "none";
defparam \IN_C[31]~I .output_power_up = "low";
defparam \IN_C[31]~I .output_register_mode = "none";
defparam \IN_C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[30]));
// synopsys translate_off
defparam \IN_C[30]~I .input_async_reset = "none";
defparam \IN_C[30]~I .input_power_up = "low";
defparam \IN_C[30]~I .input_register_mode = "none";
defparam \IN_C[30]~I .input_sync_reset = "none";
defparam \IN_C[30]~I .oe_async_reset = "none";
defparam \IN_C[30]~I .oe_power_up = "low";
defparam \IN_C[30]~I .oe_register_mode = "none";
defparam \IN_C[30]~I .oe_sync_reset = "none";
defparam \IN_C[30]~I .operation_mode = "input";
defparam \IN_C[30]~I .output_async_reset = "none";
defparam \IN_C[30]~I .output_power_up = "low";
defparam \IN_C[30]~I .output_register_mode = "none";
defparam \IN_C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[29]));
// synopsys translate_off
defparam \IN_C[29]~I .input_async_reset = "none";
defparam \IN_C[29]~I .input_power_up = "low";
defparam \IN_C[29]~I .input_register_mode = "none";
defparam \IN_C[29]~I .input_sync_reset = "none";
defparam \IN_C[29]~I .oe_async_reset = "none";
defparam \IN_C[29]~I .oe_power_up = "low";
defparam \IN_C[29]~I .oe_register_mode = "none";
defparam \IN_C[29]~I .oe_sync_reset = "none";
defparam \IN_C[29]~I .operation_mode = "input";
defparam \IN_C[29]~I .output_async_reset = "none";
defparam \IN_C[29]~I .output_power_up = "low";
defparam \IN_C[29]~I .output_register_mode = "none";
defparam \IN_C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[28]));
// synopsys translate_off
defparam \IN_C[28]~I .input_async_reset = "none";
defparam \IN_C[28]~I .input_power_up = "low";
defparam \IN_C[28]~I .input_register_mode = "none";
defparam \IN_C[28]~I .input_sync_reset = "none";
defparam \IN_C[28]~I .oe_async_reset = "none";
defparam \IN_C[28]~I .oe_power_up = "low";
defparam \IN_C[28]~I .oe_register_mode = "none";
defparam \IN_C[28]~I .oe_sync_reset = "none";
defparam \IN_C[28]~I .operation_mode = "input";
defparam \IN_C[28]~I .output_async_reset = "none";
defparam \IN_C[28]~I .output_power_up = "low";
defparam \IN_C[28]~I .output_register_mode = "none";
defparam \IN_C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[27]));
// synopsys translate_off
defparam \IN_C[27]~I .input_async_reset = "none";
defparam \IN_C[27]~I .input_power_up = "low";
defparam \IN_C[27]~I .input_register_mode = "none";
defparam \IN_C[27]~I .input_sync_reset = "none";
defparam \IN_C[27]~I .oe_async_reset = "none";
defparam \IN_C[27]~I .oe_power_up = "low";
defparam \IN_C[27]~I .oe_register_mode = "none";
defparam \IN_C[27]~I .oe_sync_reset = "none";
defparam \IN_C[27]~I .operation_mode = "input";
defparam \IN_C[27]~I .output_async_reset = "none";
defparam \IN_C[27]~I .output_power_up = "low";
defparam \IN_C[27]~I .output_register_mode = "none";
defparam \IN_C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[26]));
// synopsys translate_off
defparam \IN_C[26]~I .input_async_reset = "none";
defparam \IN_C[26]~I .input_power_up = "low";
defparam \IN_C[26]~I .input_register_mode = "none";
defparam \IN_C[26]~I .input_sync_reset = "none";
defparam \IN_C[26]~I .oe_async_reset = "none";
defparam \IN_C[26]~I .oe_power_up = "low";
defparam \IN_C[26]~I .oe_register_mode = "none";
defparam \IN_C[26]~I .oe_sync_reset = "none";
defparam \IN_C[26]~I .operation_mode = "input";
defparam \IN_C[26]~I .output_async_reset = "none";
defparam \IN_C[26]~I .output_power_up = "low";
defparam \IN_C[26]~I .output_register_mode = "none";
defparam \IN_C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[25]));
// synopsys translate_off
defparam \IN_C[25]~I .input_async_reset = "none";
defparam \IN_C[25]~I .input_power_up = "low";
defparam \IN_C[25]~I .input_register_mode = "none";
defparam \IN_C[25]~I .input_sync_reset = "none";
defparam \IN_C[25]~I .oe_async_reset = "none";
defparam \IN_C[25]~I .oe_power_up = "low";
defparam \IN_C[25]~I .oe_register_mode = "none";
defparam \IN_C[25]~I .oe_sync_reset = "none";
defparam \IN_C[25]~I .operation_mode = "input";
defparam \IN_C[25]~I .output_async_reset = "none";
defparam \IN_C[25]~I .output_power_up = "low";
defparam \IN_C[25]~I .output_register_mode = "none";
defparam \IN_C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[24]));
// synopsys translate_off
defparam \IN_C[24]~I .input_async_reset = "none";
defparam \IN_C[24]~I .input_power_up = "low";
defparam \IN_C[24]~I .input_register_mode = "none";
defparam \IN_C[24]~I .input_sync_reset = "none";
defparam \IN_C[24]~I .oe_async_reset = "none";
defparam \IN_C[24]~I .oe_power_up = "low";
defparam \IN_C[24]~I .oe_register_mode = "none";
defparam \IN_C[24]~I .oe_sync_reset = "none";
defparam \IN_C[24]~I .operation_mode = "input";
defparam \IN_C[24]~I .output_async_reset = "none";
defparam \IN_C[24]~I .output_power_up = "low";
defparam \IN_C[24]~I .output_register_mode = "none";
defparam \IN_C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[23]));
// synopsys translate_off
defparam \IN_C[23]~I .input_async_reset = "none";
defparam \IN_C[23]~I .input_power_up = "low";
defparam \IN_C[23]~I .input_register_mode = "none";
defparam \IN_C[23]~I .input_sync_reset = "none";
defparam \IN_C[23]~I .oe_async_reset = "none";
defparam \IN_C[23]~I .oe_power_up = "low";
defparam \IN_C[23]~I .oe_register_mode = "none";
defparam \IN_C[23]~I .oe_sync_reset = "none";
defparam \IN_C[23]~I .operation_mode = "input";
defparam \IN_C[23]~I .output_async_reset = "none";
defparam \IN_C[23]~I .output_power_up = "low";
defparam \IN_C[23]~I .output_register_mode = "none";
defparam \IN_C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[22]));
// synopsys translate_off
defparam \IN_C[22]~I .input_async_reset = "none";
defparam \IN_C[22]~I .input_power_up = "low";
defparam \IN_C[22]~I .input_register_mode = "none";
defparam \IN_C[22]~I .input_sync_reset = "none";
defparam \IN_C[22]~I .oe_async_reset = "none";
defparam \IN_C[22]~I .oe_power_up = "low";
defparam \IN_C[22]~I .oe_register_mode = "none";
defparam \IN_C[22]~I .oe_sync_reset = "none";
defparam \IN_C[22]~I .operation_mode = "input";
defparam \IN_C[22]~I .output_async_reset = "none";
defparam \IN_C[22]~I .output_power_up = "low";
defparam \IN_C[22]~I .output_register_mode = "none";
defparam \IN_C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[21]));
// synopsys translate_off
defparam \IN_C[21]~I .input_async_reset = "none";
defparam \IN_C[21]~I .input_power_up = "low";
defparam \IN_C[21]~I .input_register_mode = "none";
defparam \IN_C[21]~I .input_sync_reset = "none";
defparam \IN_C[21]~I .oe_async_reset = "none";
defparam \IN_C[21]~I .oe_power_up = "low";
defparam \IN_C[21]~I .oe_register_mode = "none";
defparam \IN_C[21]~I .oe_sync_reset = "none";
defparam \IN_C[21]~I .operation_mode = "input";
defparam \IN_C[21]~I .output_async_reset = "none";
defparam \IN_C[21]~I .output_power_up = "low";
defparam \IN_C[21]~I .output_register_mode = "none";
defparam \IN_C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[20]));
// synopsys translate_off
defparam \IN_C[20]~I .input_async_reset = "none";
defparam \IN_C[20]~I .input_power_up = "low";
defparam \IN_C[20]~I .input_register_mode = "none";
defparam \IN_C[20]~I .input_sync_reset = "none";
defparam \IN_C[20]~I .oe_async_reset = "none";
defparam \IN_C[20]~I .oe_power_up = "low";
defparam \IN_C[20]~I .oe_register_mode = "none";
defparam \IN_C[20]~I .oe_sync_reset = "none";
defparam \IN_C[20]~I .operation_mode = "input";
defparam \IN_C[20]~I .output_async_reset = "none";
defparam \IN_C[20]~I .output_power_up = "low";
defparam \IN_C[20]~I .output_register_mode = "none";
defparam \IN_C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[19]));
// synopsys translate_off
defparam \IN_C[19]~I .input_async_reset = "none";
defparam \IN_C[19]~I .input_power_up = "low";
defparam \IN_C[19]~I .input_register_mode = "none";
defparam \IN_C[19]~I .input_sync_reset = "none";
defparam \IN_C[19]~I .oe_async_reset = "none";
defparam \IN_C[19]~I .oe_power_up = "low";
defparam \IN_C[19]~I .oe_register_mode = "none";
defparam \IN_C[19]~I .oe_sync_reset = "none";
defparam \IN_C[19]~I .operation_mode = "input";
defparam \IN_C[19]~I .output_async_reset = "none";
defparam \IN_C[19]~I .output_power_up = "low";
defparam \IN_C[19]~I .output_register_mode = "none";
defparam \IN_C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[18]));
// synopsys translate_off
defparam \IN_C[18]~I .input_async_reset = "none";
defparam \IN_C[18]~I .input_power_up = "low";
defparam \IN_C[18]~I .input_register_mode = "none";
defparam \IN_C[18]~I .input_sync_reset = "none";
defparam \IN_C[18]~I .oe_async_reset = "none";
defparam \IN_C[18]~I .oe_power_up = "low";
defparam \IN_C[18]~I .oe_register_mode = "none";
defparam \IN_C[18]~I .oe_sync_reset = "none";
defparam \IN_C[18]~I .operation_mode = "input";
defparam \IN_C[18]~I .output_async_reset = "none";
defparam \IN_C[18]~I .output_power_up = "low";
defparam \IN_C[18]~I .output_register_mode = "none";
defparam \IN_C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[17]));
// synopsys translate_off
defparam \IN_C[17]~I .input_async_reset = "none";
defparam \IN_C[17]~I .input_power_up = "low";
defparam \IN_C[17]~I .input_register_mode = "none";
defparam \IN_C[17]~I .input_sync_reset = "none";
defparam \IN_C[17]~I .oe_async_reset = "none";
defparam \IN_C[17]~I .oe_power_up = "low";
defparam \IN_C[17]~I .oe_register_mode = "none";
defparam \IN_C[17]~I .oe_sync_reset = "none";
defparam \IN_C[17]~I .operation_mode = "input";
defparam \IN_C[17]~I .output_async_reset = "none";
defparam \IN_C[17]~I .output_power_up = "low";
defparam \IN_C[17]~I .output_register_mode = "none";
defparam \IN_C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[16]));
// synopsys translate_off
defparam \IN_C[16]~I .input_async_reset = "none";
defparam \IN_C[16]~I .input_power_up = "low";
defparam \IN_C[16]~I .input_register_mode = "none";
defparam \IN_C[16]~I .input_sync_reset = "none";
defparam \IN_C[16]~I .oe_async_reset = "none";
defparam \IN_C[16]~I .oe_power_up = "low";
defparam \IN_C[16]~I .oe_register_mode = "none";
defparam \IN_C[16]~I .oe_sync_reset = "none";
defparam \IN_C[16]~I .operation_mode = "input";
defparam \IN_C[16]~I .output_async_reset = "none";
defparam \IN_C[16]~I .output_power_up = "low";
defparam \IN_C[16]~I .output_register_mode = "none";
defparam \IN_C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[15]));
// synopsys translate_off
defparam \IN_C[15]~I .input_async_reset = "none";
defparam \IN_C[15]~I .input_power_up = "low";
defparam \IN_C[15]~I .input_register_mode = "none";
defparam \IN_C[15]~I .input_sync_reset = "none";
defparam \IN_C[15]~I .oe_async_reset = "none";
defparam \IN_C[15]~I .oe_power_up = "low";
defparam \IN_C[15]~I .oe_register_mode = "none";
defparam \IN_C[15]~I .oe_sync_reset = "none";
defparam \IN_C[15]~I .operation_mode = "input";
defparam \IN_C[15]~I .output_async_reset = "none";
defparam \IN_C[15]~I .output_power_up = "low";
defparam \IN_C[15]~I .output_register_mode = "none";
defparam \IN_C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[14]));
// synopsys translate_off
defparam \IN_C[14]~I .input_async_reset = "none";
defparam \IN_C[14]~I .input_power_up = "low";
defparam \IN_C[14]~I .input_register_mode = "none";
defparam \IN_C[14]~I .input_sync_reset = "none";
defparam \IN_C[14]~I .oe_async_reset = "none";
defparam \IN_C[14]~I .oe_power_up = "low";
defparam \IN_C[14]~I .oe_register_mode = "none";
defparam \IN_C[14]~I .oe_sync_reset = "none";
defparam \IN_C[14]~I .operation_mode = "input";
defparam \IN_C[14]~I .output_async_reset = "none";
defparam \IN_C[14]~I .output_power_up = "low";
defparam \IN_C[14]~I .output_register_mode = "none";
defparam \IN_C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[13]));
// synopsys translate_off
defparam \IN_C[13]~I .input_async_reset = "none";
defparam \IN_C[13]~I .input_power_up = "low";
defparam \IN_C[13]~I .input_register_mode = "none";
defparam \IN_C[13]~I .input_sync_reset = "none";
defparam \IN_C[13]~I .oe_async_reset = "none";
defparam \IN_C[13]~I .oe_power_up = "low";
defparam \IN_C[13]~I .oe_register_mode = "none";
defparam \IN_C[13]~I .oe_sync_reset = "none";
defparam \IN_C[13]~I .operation_mode = "input";
defparam \IN_C[13]~I .output_async_reset = "none";
defparam \IN_C[13]~I .output_power_up = "low";
defparam \IN_C[13]~I .output_register_mode = "none";
defparam \IN_C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[12]));
// synopsys translate_off
defparam \IN_C[12]~I .input_async_reset = "none";
defparam \IN_C[12]~I .input_power_up = "low";
defparam \IN_C[12]~I .input_register_mode = "none";
defparam \IN_C[12]~I .input_sync_reset = "none";
defparam \IN_C[12]~I .oe_async_reset = "none";
defparam \IN_C[12]~I .oe_power_up = "low";
defparam \IN_C[12]~I .oe_register_mode = "none";
defparam \IN_C[12]~I .oe_sync_reset = "none";
defparam \IN_C[12]~I .operation_mode = "input";
defparam \IN_C[12]~I .output_async_reset = "none";
defparam \IN_C[12]~I .output_power_up = "low";
defparam \IN_C[12]~I .output_register_mode = "none";
defparam \IN_C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[11]));
// synopsys translate_off
defparam \IN_C[11]~I .input_async_reset = "none";
defparam \IN_C[11]~I .input_power_up = "low";
defparam \IN_C[11]~I .input_register_mode = "none";
defparam \IN_C[11]~I .input_sync_reset = "none";
defparam \IN_C[11]~I .oe_async_reset = "none";
defparam \IN_C[11]~I .oe_power_up = "low";
defparam \IN_C[11]~I .oe_register_mode = "none";
defparam \IN_C[11]~I .oe_sync_reset = "none";
defparam \IN_C[11]~I .operation_mode = "input";
defparam \IN_C[11]~I .output_async_reset = "none";
defparam \IN_C[11]~I .output_power_up = "low";
defparam \IN_C[11]~I .output_register_mode = "none";
defparam \IN_C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[10]));
// synopsys translate_off
defparam \IN_C[10]~I .input_async_reset = "none";
defparam \IN_C[10]~I .input_power_up = "low";
defparam \IN_C[10]~I .input_register_mode = "none";
defparam \IN_C[10]~I .input_sync_reset = "none";
defparam \IN_C[10]~I .oe_async_reset = "none";
defparam \IN_C[10]~I .oe_power_up = "low";
defparam \IN_C[10]~I .oe_register_mode = "none";
defparam \IN_C[10]~I .oe_sync_reset = "none";
defparam \IN_C[10]~I .operation_mode = "input";
defparam \IN_C[10]~I .output_async_reset = "none";
defparam \IN_C[10]~I .output_power_up = "low";
defparam \IN_C[10]~I .output_register_mode = "none";
defparam \IN_C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[9]));
// synopsys translate_off
defparam \IN_C[9]~I .input_async_reset = "none";
defparam \IN_C[9]~I .input_power_up = "low";
defparam \IN_C[9]~I .input_register_mode = "none";
defparam \IN_C[9]~I .input_sync_reset = "none";
defparam \IN_C[9]~I .oe_async_reset = "none";
defparam \IN_C[9]~I .oe_power_up = "low";
defparam \IN_C[9]~I .oe_register_mode = "none";
defparam \IN_C[9]~I .oe_sync_reset = "none";
defparam \IN_C[9]~I .operation_mode = "input";
defparam \IN_C[9]~I .output_async_reset = "none";
defparam \IN_C[9]~I .output_power_up = "low";
defparam \IN_C[9]~I .output_register_mode = "none";
defparam \IN_C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[8]));
// synopsys translate_off
defparam \IN_C[8]~I .input_async_reset = "none";
defparam \IN_C[8]~I .input_power_up = "low";
defparam \IN_C[8]~I .input_register_mode = "none";
defparam \IN_C[8]~I .input_sync_reset = "none";
defparam \IN_C[8]~I .oe_async_reset = "none";
defparam \IN_C[8]~I .oe_power_up = "low";
defparam \IN_C[8]~I .oe_register_mode = "none";
defparam \IN_C[8]~I .oe_sync_reset = "none";
defparam \IN_C[8]~I .operation_mode = "input";
defparam \IN_C[8]~I .output_async_reset = "none";
defparam \IN_C[8]~I .output_power_up = "low";
defparam \IN_C[8]~I .output_register_mode = "none";
defparam \IN_C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[7]));
// synopsys translate_off
defparam \IN_C[7]~I .input_async_reset = "none";
defparam \IN_C[7]~I .input_power_up = "low";
defparam \IN_C[7]~I .input_register_mode = "none";
defparam \IN_C[7]~I .input_sync_reset = "none";
defparam \IN_C[7]~I .oe_async_reset = "none";
defparam \IN_C[7]~I .oe_power_up = "low";
defparam \IN_C[7]~I .oe_register_mode = "none";
defparam \IN_C[7]~I .oe_sync_reset = "none";
defparam \IN_C[7]~I .operation_mode = "input";
defparam \IN_C[7]~I .output_async_reset = "none";
defparam \IN_C[7]~I .output_power_up = "low";
defparam \IN_C[7]~I .output_register_mode = "none";
defparam \IN_C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[6]));
// synopsys translate_off
defparam \IN_C[6]~I .input_async_reset = "none";
defparam \IN_C[6]~I .input_power_up = "low";
defparam \IN_C[6]~I .input_register_mode = "none";
defparam \IN_C[6]~I .input_sync_reset = "none";
defparam \IN_C[6]~I .oe_async_reset = "none";
defparam \IN_C[6]~I .oe_power_up = "low";
defparam \IN_C[6]~I .oe_register_mode = "none";
defparam \IN_C[6]~I .oe_sync_reset = "none";
defparam \IN_C[6]~I .operation_mode = "input";
defparam \IN_C[6]~I .output_async_reset = "none";
defparam \IN_C[6]~I .output_power_up = "low";
defparam \IN_C[6]~I .output_register_mode = "none";
defparam \IN_C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[5]));
// synopsys translate_off
defparam \IN_C[5]~I .input_async_reset = "none";
defparam \IN_C[5]~I .input_power_up = "low";
defparam \IN_C[5]~I .input_register_mode = "none";
defparam \IN_C[5]~I .input_sync_reset = "none";
defparam \IN_C[5]~I .oe_async_reset = "none";
defparam \IN_C[5]~I .oe_power_up = "low";
defparam \IN_C[5]~I .oe_register_mode = "none";
defparam \IN_C[5]~I .oe_sync_reset = "none";
defparam \IN_C[5]~I .operation_mode = "input";
defparam \IN_C[5]~I .output_async_reset = "none";
defparam \IN_C[5]~I .output_power_up = "low";
defparam \IN_C[5]~I .output_register_mode = "none";
defparam \IN_C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[4]));
// synopsys translate_off
defparam \IN_C[4]~I .input_async_reset = "none";
defparam \IN_C[4]~I .input_power_up = "low";
defparam \IN_C[4]~I .input_register_mode = "none";
defparam \IN_C[4]~I .input_sync_reset = "none";
defparam \IN_C[4]~I .oe_async_reset = "none";
defparam \IN_C[4]~I .oe_power_up = "low";
defparam \IN_C[4]~I .oe_register_mode = "none";
defparam \IN_C[4]~I .oe_sync_reset = "none";
defparam \IN_C[4]~I .operation_mode = "input";
defparam \IN_C[4]~I .output_async_reset = "none";
defparam \IN_C[4]~I .output_power_up = "low";
defparam \IN_C[4]~I .output_register_mode = "none";
defparam \IN_C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[3]));
// synopsys translate_off
defparam \IN_C[3]~I .input_async_reset = "none";
defparam \IN_C[3]~I .input_power_up = "low";
defparam \IN_C[3]~I .input_register_mode = "none";
defparam \IN_C[3]~I .input_sync_reset = "none";
defparam \IN_C[3]~I .oe_async_reset = "none";
defparam \IN_C[3]~I .oe_power_up = "low";
defparam \IN_C[3]~I .oe_register_mode = "none";
defparam \IN_C[3]~I .oe_sync_reset = "none";
defparam \IN_C[3]~I .operation_mode = "input";
defparam \IN_C[3]~I .output_async_reset = "none";
defparam \IN_C[3]~I .output_power_up = "low";
defparam \IN_C[3]~I .output_register_mode = "none";
defparam \IN_C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[2]));
// synopsys translate_off
defparam \IN_C[2]~I .input_async_reset = "none";
defparam \IN_C[2]~I .input_power_up = "low";
defparam \IN_C[2]~I .input_register_mode = "none";
defparam \IN_C[2]~I .input_sync_reset = "none";
defparam \IN_C[2]~I .oe_async_reset = "none";
defparam \IN_C[2]~I .oe_power_up = "low";
defparam \IN_C[2]~I .oe_register_mode = "none";
defparam \IN_C[2]~I .oe_sync_reset = "none";
defparam \IN_C[2]~I .operation_mode = "input";
defparam \IN_C[2]~I .output_async_reset = "none";
defparam \IN_C[2]~I .output_power_up = "low";
defparam \IN_C[2]~I .output_register_mode = "none";
defparam \IN_C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[1]));
// synopsys translate_off
defparam \IN_C[1]~I .input_async_reset = "none";
defparam \IN_C[1]~I .input_power_up = "low";
defparam \IN_C[1]~I .input_register_mode = "none";
defparam \IN_C[1]~I .input_sync_reset = "none";
defparam \IN_C[1]~I .oe_async_reset = "none";
defparam \IN_C[1]~I .oe_power_up = "low";
defparam \IN_C[1]~I .oe_register_mode = "none";
defparam \IN_C[1]~I .oe_sync_reset = "none";
defparam \IN_C[1]~I .operation_mode = "input";
defparam \IN_C[1]~I .output_async_reset = "none";
defparam \IN_C[1]~I .output_power_up = "low";
defparam \IN_C[1]~I .output_register_mode = "none";
defparam \IN_C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[0]));
// synopsys translate_off
defparam \IN_C[0]~I .input_async_reset = "none";
defparam \IN_C[0]~I .input_power_up = "low";
defparam \IN_C[0]~I .input_register_mode = "none";
defparam \IN_C[0]~I .input_sync_reset = "none";
defparam \IN_C[0]~I .oe_async_reset = "none";
defparam \IN_C[0]~I .oe_power_up = "low";
defparam \IN_C[0]~I .oe_register_mode = "none";
defparam \IN_C[0]~I .oe_sync_reset = "none";
defparam \IN_C[0]~I .operation_mode = "input";
defparam \IN_C[0]~I .output_async_reset = "none";
defparam \IN_C[0]~I .output_power_up = "low";
defparam \IN_C[0]~I .output_register_mode = "none";
defparam \IN_C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[7]));
// synopsys translate_off
defparam \MBR_OUT[7]~I .input_async_reset = "none";
defparam \MBR_OUT[7]~I .input_power_up = "low";
defparam \MBR_OUT[7]~I .input_register_mode = "none";
defparam \MBR_OUT[7]~I .input_sync_reset = "none";
defparam \MBR_OUT[7]~I .oe_async_reset = "none";
defparam \MBR_OUT[7]~I .oe_power_up = "low";
defparam \MBR_OUT[7]~I .oe_register_mode = "none";
defparam \MBR_OUT[7]~I .oe_sync_reset = "none";
defparam \MBR_OUT[7]~I .operation_mode = "output";
defparam \MBR_OUT[7]~I .output_async_reset = "none";
defparam \MBR_OUT[7]~I .output_power_up = "low";
defparam \MBR_OUT[7]~I .output_register_mode = "none";
defparam \MBR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[6]));
// synopsys translate_off
defparam \MBR_OUT[6]~I .input_async_reset = "none";
defparam \MBR_OUT[6]~I .input_power_up = "low";
defparam \MBR_OUT[6]~I .input_register_mode = "none";
defparam \MBR_OUT[6]~I .input_sync_reset = "none";
defparam \MBR_OUT[6]~I .oe_async_reset = "none";
defparam \MBR_OUT[6]~I .oe_power_up = "low";
defparam \MBR_OUT[6]~I .oe_register_mode = "none";
defparam \MBR_OUT[6]~I .oe_sync_reset = "none";
defparam \MBR_OUT[6]~I .operation_mode = "output";
defparam \MBR_OUT[6]~I .output_async_reset = "none";
defparam \MBR_OUT[6]~I .output_power_up = "low";
defparam \MBR_OUT[6]~I .output_register_mode = "none";
defparam \MBR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[5]));
// synopsys translate_off
defparam \MBR_OUT[5]~I .input_async_reset = "none";
defparam \MBR_OUT[5]~I .input_power_up = "low";
defparam \MBR_OUT[5]~I .input_register_mode = "none";
defparam \MBR_OUT[5]~I .input_sync_reset = "none";
defparam \MBR_OUT[5]~I .oe_async_reset = "none";
defparam \MBR_OUT[5]~I .oe_power_up = "low";
defparam \MBR_OUT[5]~I .oe_register_mode = "none";
defparam \MBR_OUT[5]~I .oe_sync_reset = "none";
defparam \MBR_OUT[5]~I .operation_mode = "output";
defparam \MBR_OUT[5]~I .output_async_reset = "none";
defparam \MBR_OUT[5]~I .output_power_up = "low";
defparam \MBR_OUT[5]~I .output_register_mode = "none";
defparam \MBR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[4]));
// synopsys translate_off
defparam \MBR_OUT[4]~I .input_async_reset = "none";
defparam \MBR_OUT[4]~I .input_power_up = "low";
defparam \MBR_OUT[4]~I .input_register_mode = "none";
defparam \MBR_OUT[4]~I .input_sync_reset = "none";
defparam \MBR_OUT[4]~I .oe_async_reset = "none";
defparam \MBR_OUT[4]~I .oe_power_up = "low";
defparam \MBR_OUT[4]~I .oe_register_mode = "none";
defparam \MBR_OUT[4]~I .oe_sync_reset = "none";
defparam \MBR_OUT[4]~I .operation_mode = "output";
defparam \MBR_OUT[4]~I .output_async_reset = "none";
defparam \MBR_OUT[4]~I .output_power_up = "low";
defparam \MBR_OUT[4]~I .output_register_mode = "none";
defparam \MBR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[3]));
// synopsys translate_off
defparam \MBR_OUT[3]~I .input_async_reset = "none";
defparam \MBR_OUT[3]~I .input_power_up = "low";
defparam \MBR_OUT[3]~I .input_register_mode = "none";
defparam \MBR_OUT[3]~I .input_sync_reset = "none";
defparam \MBR_OUT[3]~I .oe_async_reset = "none";
defparam \MBR_OUT[3]~I .oe_power_up = "low";
defparam \MBR_OUT[3]~I .oe_register_mode = "none";
defparam \MBR_OUT[3]~I .oe_sync_reset = "none";
defparam \MBR_OUT[3]~I .operation_mode = "output";
defparam \MBR_OUT[3]~I .output_async_reset = "none";
defparam \MBR_OUT[3]~I .output_power_up = "low";
defparam \MBR_OUT[3]~I .output_register_mode = "none";
defparam \MBR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[2]));
// synopsys translate_off
defparam \MBR_OUT[2]~I .input_async_reset = "none";
defparam \MBR_OUT[2]~I .input_power_up = "low";
defparam \MBR_OUT[2]~I .input_register_mode = "none";
defparam \MBR_OUT[2]~I .input_sync_reset = "none";
defparam \MBR_OUT[2]~I .oe_async_reset = "none";
defparam \MBR_OUT[2]~I .oe_power_up = "low";
defparam \MBR_OUT[2]~I .oe_register_mode = "none";
defparam \MBR_OUT[2]~I .oe_sync_reset = "none";
defparam \MBR_OUT[2]~I .operation_mode = "output";
defparam \MBR_OUT[2]~I .output_async_reset = "none";
defparam \MBR_OUT[2]~I .output_power_up = "low";
defparam \MBR_OUT[2]~I .output_register_mode = "none";
defparam \MBR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[1]));
// synopsys translate_off
defparam \MBR_OUT[1]~I .input_async_reset = "none";
defparam \MBR_OUT[1]~I .input_power_up = "low";
defparam \MBR_OUT[1]~I .input_register_mode = "none";
defparam \MBR_OUT[1]~I .input_sync_reset = "none";
defparam \MBR_OUT[1]~I .oe_async_reset = "none";
defparam \MBR_OUT[1]~I .oe_power_up = "low";
defparam \MBR_OUT[1]~I .oe_register_mode = "none";
defparam \MBR_OUT[1]~I .oe_sync_reset = "none";
defparam \MBR_OUT[1]~I .operation_mode = "output";
defparam \MBR_OUT[1]~I .output_async_reset = "none";
defparam \MBR_OUT[1]~I .output_power_up = "low";
defparam \MBR_OUT[1]~I .output_register_mode = "none";
defparam \MBR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[0]));
// synopsys translate_off
defparam \MBR_OUT[0]~I .input_async_reset = "none";
defparam \MBR_OUT[0]~I .input_power_up = "low";
defparam \MBR_OUT[0]~I .input_register_mode = "none";
defparam \MBR_OUT[0]~I .input_sync_reset = "none";
defparam \MBR_OUT[0]~I .oe_async_reset = "none";
defparam \MBR_OUT[0]~I .oe_power_up = "low";
defparam \MBR_OUT[0]~I .oe_register_mode = "none";
defparam \MBR_OUT[0]~I .oe_sync_reset = "none";
defparam \MBR_OUT[0]~I .operation_mode = "output";
defparam \MBR_OUT[0]~I .output_async_reset = "none";
defparam \MBR_OUT[0]~I .output_power_up = "low";
defparam \MBR_OUT[0]~I .output_register_mode = "none";
defparam \MBR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[31]));
// synopsys translate_off
defparam \MDR_IN[31]~I .input_async_reset = "none";
defparam \MDR_IN[31]~I .input_power_up = "low";
defparam \MDR_IN[31]~I .input_register_mode = "none";
defparam \MDR_IN[31]~I .input_sync_reset = "none";
defparam \MDR_IN[31]~I .oe_async_reset = "none";
defparam \MDR_IN[31]~I .oe_power_up = "low";
defparam \MDR_IN[31]~I .oe_register_mode = "none";
defparam \MDR_IN[31]~I .oe_sync_reset = "none";
defparam \MDR_IN[31]~I .operation_mode = "input";
defparam \MDR_IN[31]~I .output_async_reset = "none";
defparam \MDR_IN[31]~I .output_power_up = "low";
defparam \MDR_IN[31]~I .output_register_mode = "none";
defparam \MDR_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[30]));
// synopsys translate_off
defparam \MDR_IN[30]~I .input_async_reset = "none";
defparam \MDR_IN[30]~I .input_power_up = "low";
defparam \MDR_IN[30]~I .input_register_mode = "none";
defparam \MDR_IN[30]~I .input_sync_reset = "none";
defparam \MDR_IN[30]~I .oe_async_reset = "none";
defparam \MDR_IN[30]~I .oe_power_up = "low";
defparam \MDR_IN[30]~I .oe_register_mode = "none";
defparam \MDR_IN[30]~I .oe_sync_reset = "none";
defparam \MDR_IN[30]~I .operation_mode = "input";
defparam \MDR_IN[30]~I .output_async_reset = "none";
defparam \MDR_IN[30]~I .output_power_up = "low";
defparam \MDR_IN[30]~I .output_register_mode = "none";
defparam \MDR_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[29]));
// synopsys translate_off
defparam \MDR_IN[29]~I .input_async_reset = "none";
defparam \MDR_IN[29]~I .input_power_up = "low";
defparam \MDR_IN[29]~I .input_register_mode = "none";
defparam \MDR_IN[29]~I .input_sync_reset = "none";
defparam \MDR_IN[29]~I .oe_async_reset = "none";
defparam \MDR_IN[29]~I .oe_power_up = "low";
defparam \MDR_IN[29]~I .oe_register_mode = "none";
defparam \MDR_IN[29]~I .oe_sync_reset = "none";
defparam \MDR_IN[29]~I .operation_mode = "input";
defparam \MDR_IN[29]~I .output_async_reset = "none";
defparam \MDR_IN[29]~I .output_power_up = "low";
defparam \MDR_IN[29]~I .output_register_mode = "none";
defparam \MDR_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[28]));
// synopsys translate_off
defparam \MDR_IN[28]~I .input_async_reset = "none";
defparam \MDR_IN[28]~I .input_power_up = "low";
defparam \MDR_IN[28]~I .input_register_mode = "none";
defparam \MDR_IN[28]~I .input_sync_reset = "none";
defparam \MDR_IN[28]~I .oe_async_reset = "none";
defparam \MDR_IN[28]~I .oe_power_up = "low";
defparam \MDR_IN[28]~I .oe_register_mode = "none";
defparam \MDR_IN[28]~I .oe_sync_reset = "none";
defparam \MDR_IN[28]~I .operation_mode = "input";
defparam \MDR_IN[28]~I .output_async_reset = "none";
defparam \MDR_IN[28]~I .output_power_up = "low";
defparam \MDR_IN[28]~I .output_register_mode = "none";
defparam \MDR_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[27]));
// synopsys translate_off
defparam \MDR_IN[27]~I .input_async_reset = "none";
defparam \MDR_IN[27]~I .input_power_up = "low";
defparam \MDR_IN[27]~I .input_register_mode = "none";
defparam \MDR_IN[27]~I .input_sync_reset = "none";
defparam \MDR_IN[27]~I .oe_async_reset = "none";
defparam \MDR_IN[27]~I .oe_power_up = "low";
defparam \MDR_IN[27]~I .oe_register_mode = "none";
defparam \MDR_IN[27]~I .oe_sync_reset = "none";
defparam \MDR_IN[27]~I .operation_mode = "input";
defparam \MDR_IN[27]~I .output_async_reset = "none";
defparam \MDR_IN[27]~I .output_power_up = "low";
defparam \MDR_IN[27]~I .output_register_mode = "none";
defparam \MDR_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[26]));
// synopsys translate_off
defparam \MDR_IN[26]~I .input_async_reset = "none";
defparam \MDR_IN[26]~I .input_power_up = "low";
defparam \MDR_IN[26]~I .input_register_mode = "none";
defparam \MDR_IN[26]~I .input_sync_reset = "none";
defparam \MDR_IN[26]~I .oe_async_reset = "none";
defparam \MDR_IN[26]~I .oe_power_up = "low";
defparam \MDR_IN[26]~I .oe_register_mode = "none";
defparam \MDR_IN[26]~I .oe_sync_reset = "none";
defparam \MDR_IN[26]~I .operation_mode = "input";
defparam \MDR_IN[26]~I .output_async_reset = "none";
defparam \MDR_IN[26]~I .output_power_up = "low";
defparam \MDR_IN[26]~I .output_register_mode = "none";
defparam \MDR_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[25]));
// synopsys translate_off
defparam \MDR_IN[25]~I .input_async_reset = "none";
defparam \MDR_IN[25]~I .input_power_up = "low";
defparam \MDR_IN[25]~I .input_register_mode = "none";
defparam \MDR_IN[25]~I .input_sync_reset = "none";
defparam \MDR_IN[25]~I .oe_async_reset = "none";
defparam \MDR_IN[25]~I .oe_power_up = "low";
defparam \MDR_IN[25]~I .oe_register_mode = "none";
defparam \MDR_IN[25]~I .oe_sync_reset = "none";
defparam \MDR_IN[25]~I .operation_mode = "input";
defparam \MDR_IN[25]~I .output_async_reset = "none";
defparam \MDR_IN[25]~I .output_power_up = "low";
defparam \MDR_IN[25]~I .output_register_mode = "none";
defparam \MDR_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[24]));
// synopsys translate_off
defparam \MDR_IN[24]~I .input_async_reset = "none";
defparam \MDR_IN[24]~I .input_power_up = "low";
defparam \MDR_IN[24]~I .input_register_mode = "none";
defparam \MDR_IN[24]~I .input_sync_reset = "none";
defparam \MDR_IN[24]~I .oe_async_reset = "none";
defparam \MDR_IN[24]~I .oe_power_up = "low";
defparam \MDR_IN[24]~I .oe_register_mode = "none";
defparam \MDR_IN[24]~I .oe_sync_reset = "none";
defparam \MDR_IN[24]~I .operation_mode = "input";
defparam \MDR_IN[24]~I .output_async_reset = "none";
defparam \MDR_IN[24]~I .output_power_up = "low";
defparam \MDR_IN[24]~I .output_register_mode = "none";
defparam \MDR_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[23]));
// synopsys translate_off
defparam \MDR_IN[23]~I .input_async_reset = "none";
defparam \MDR_IN[23]~I .input_power_up = "low";
defparam \MDR_IN[23]~I .input_register_mode = "none";
defparam \MDR_IN[23]~I .input_sync_reset = "none";
defparam \MDR_IN[23]~I .oe_async_reset = "none";
defparam \MDR_IN[23]~I .oe_power_up = "low";
defparam \MDR_IN[23]~I .oe_register_mode = "none";
defparam \MDR_IN[23]~I .oe_sync_reset = "none";
defparam \MDR_IN[23]~I .operation_mode = "input";
defparam \MDR_IN[23]~I .output_async_reset = "none";
defparam \MDR_IN[23]~I .output_power_up = "low";
defparam \MDR_IN[23]~I .output_register_mode = "none";
defparam \MDR_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[22]));
// synopsys translate_off
defparam \MDR_IN[22]~I .input_async_reset = "none";
defparam \MDR_IN[22]~I .input_power_up = "low";
defparam \MDR_IN[22]~I .input_register_mode = "none";
defparam \MDR_IN[22]~I .input_sync_reset = "none";
defparam \MDR_IN[22]~I .oe_async_reset = "none";
defparam \MDR_IN[22]~I .oe_power_up = "low";
defparam \MDR_IN[22]~I .oe_register_mode = "none";
defparam \MDR_IN[22]~I .oe_sync_reset = "none";
defparam \MDR_IN[22]~I .operation_mode = "input";
defparam \MDR_IN[22]~I .output_async_reset = "none";
defparam \MDR_IN[22]~I .output_power_up = "low";
defparam \MDR_IN[22]~I .output_register_mode = "none";
defparam \MDR_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[21]));
// synopsys translate_off
defparam \MDR_IN[21]~I .input_async_reset = "none";
defparam \MDR_IN[21]~I .input_power_up = "low";
defparam \MDR_IN[21]~I .input_register_mode = "none";
defparam \MDR_IN[21]~I .input_sync_reset = "none";
defparam \MDR_IN[21]~I .oe_async_reset = "none";
defparam \MDR_IN[21]~I .oe_power_up = "low";
defparam \MDR_IN[21]~I .oe_register_mode = "none";
defparam \MDR_IN[21]~I .oe_sync_reset = "none";
defparam \MDR_IN[21]~I .operation_mode = "input";
defparam \MDR_IN[21]~I .output_async_reset = "none";
defparam \MDR_IN[21]~I .output_power_up = "low";
defparam \MDR_IN[21]~I .output_register_mode = "none";
defparam \MDR_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[20]));
// synopsys translate_off
defparam \MDR_IN[20]~I .input_async_reset = "none";
defparam \MDR_IN[20]~I .input_power_up = "low";
defparam \MDR_IN[20]~I .input_register_mode = "none";
defparam \MDR_IN[20]~I .input_sync_reset = "none";
defparam \MDR_IN[20]~I .oe_async_reset = "none";
defparam \MDR_IN[20]~I .oe_power_up = "low";
defparam \MDR_IN[20]~I .oe_register_mode = "none";
defparam \MDR_IN[20]~I .oe_sync_reset = "none";
defparam \MDR_IN[20]~I .operation_mode = "input";
defparam \MDR_IN[20]~I .output_async_reset = "none";
defparam \MDR_IN[20]~I .output_power_up = "low";
defparam \MDR_IN[20]~I .output_register_mode = "none";
defparam \MDR_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[19]));
// synopsys translate_off
defparam \MDR_IN[19]~I .input_async_reset = "none";
defparam \MDR_IN[19]~I .input_power_up = "low";
defparam \MDR_IN[19]~I .input_register_mode = "none";
defparam \MDR_IN[19]~I .input_sync_reset = "none";
defparam \MDR_IN[19]~I .oe_async_reset = "none";
defparam \MDR_IN[19]~I .oe_power_up = "low";
defparam \MDR_IN[19]~I .oe_register_mode = "none";
defparam \MDR_IN[19]~I .oe_sync_reset = "none";
defparam \MDR_IN[19]~I .operation_mode = "input";
defparam \MDR_IN[19]~I .output_async_reset = "none";
defparam \MDR_IN[19]~I .output_power_up = "low";
defparam \MDR_IN[19]~I .output_register_mode = "none";
defparam \MDR_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[18]));
// synopsys translate_off
defparam \MDR_IN[18]~I .input_async_reset = "none";
defparam \MDR_IN[18]~I .input_power_up = "low";
defparam \MDR_IN[18]~I .input_register_mode = "none";
defparam \MDR_IN[18]~I .input_sync_reset = "none";
defparam \MDR_IN[18]~I .oe_async_reset = "none";
defparam \MDR_IN[18]~I .oe_power_up = "low";
defparam \MDR_IN[18]~I .oe_register_mode = "none";
defparam \MDR_IN[18]~I .oe_sync_reset = "none";
defparam \MDR_IN[18]~I .operation_mode = "input";
defparam \MDR_IN[18]~I .output_async_reset = "none";
defparam \MDR_IN[18]~I .output_power_up = "low";
defparam \MDR_IN[18]~I .output_register_mode = "none";
defparam \MDR_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[17]));
// synopsys translate_off
defparam \MDR_IN[17]~I .input_async_reset = "none";
defparam \MDR_IN[17]~I .input_power_up = "low";
defparam \MDR_IN[17]~I .input_register_mode = "none";
defparam \MDR_IN[17]~I .input_sync_reset = "none";
defparam \MDR_IN[17]~I .oe_async_reset = "none";
defparam \MDR_IN[17]~I .oe_power_up = "low";
defparam \MDR_IN[17]~I .oe_register_mode = "none";
defparam \MDR_IN[17]~I .oe_sync_reset = "none";
defparam \MDR_IN[17]~I .operation_mode = "input";
defparam \MDR_IN[17]~I .output_async_reset = "none";
defparam \MDR_IN[17]~I .output_power_up = "low";
defparam \MDR_IN[17]~I .output_register_mode = "none";
defparam \MDR_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[16]));
// synopsys translate_off
defparam \MDR_IN[16]~I .input_async_reset = "none";
defparam \MDR_IN[16]~I .input_power_up = "low";
defparam \MDR_IN[16]~I .input_register_mode = "none";
defparam \MDR_IN[16]~I .input_sync_reset = "none";
defparam \MDR_IN[16]~I .oe_async_reset = "none";
defparam \MDR_IN[16]~I .oe_power_up = "low";
defparam \MDR_IN[16]~I .oe_register_mode = "none";
defparam \MDR_IN[16]~I .oe_sync_reset = "none";
defparam \MDR_IN[16]~I .operation_mode = "input";
defparam \MDR_IN[16]~I .output_async_reset = "none";
defparam \MDR_IN[16]~I .output_power_up = "low";
defparam \MDR_IN[16]~I .output_register_mode = "none";
defparam \MDR_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[15]));
// synopsys translate_off
defparam \MDR_IN[15]~I .input_async_reset = "none";
defparam \MDR_IN[15]~I .input_power_up = "low";
defparam \MDR_IN[15]~I .input_register_mode = "none";
defparam \MDR_IN[15]~I .input_sync_reset = "none";
defparam \MDR_IN[15]~I .oe_async_reset = "none";
defparam \MDR_IN[15]~I .oe_power_up = "low";
defparam \MDR_IN[15]~I .oe_register_mode = "none";
defparam \MDR_IN[15]~I .oe_sync_reset = "none";
defparam \MDR_IN[15]~I .operation_mode = "input";
defparam \MDR_IN[15]~I .output_async_reset = "none";
defparam \MDR_IN[15]~I .output_power_up = "low";
defparam \MDR_IN[15]~I .output_register_mode = "none";
defparam \MDR_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[14]));
// synopsys translate_off
defparam \MDR_IN[14]~I .input_async_reset = "none";
defparam \MDR_IN[14]~I .input_power_up = "low";
defparam \MDR_IN[14]~I .input_register_mode = "none";
defparam \MDR_IN[14]~I .input_sync_reset = "none";
defparam \MDR_IN[14]~I .oe_async_reset = "none";
defparam \MDR_IN[14]~I .oe_power_up = "low";
defparam \MDR_IN[14]~I .oe_register_mode = "none";
defparam \MDR_IN[14]~I .oe_sync_reset = "none";
defparam \MDR_IN[14]~I .operation_mode = "input";
defparam \MDR_IN[14]~I .output_async_reset = "none";
defparam \MDR_IN[14]~I .output_power_up = "low";
defparam \MDR_IN[14]~I .output_register_mode = "none";
defparam \MDR_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[13]));
// synopsys translate_off
defparam \MDR_IN[13]~I .input_async_reset = "none";
defparam \MDR_IN[13]~I .input_power_up = "low";
defparam \MDR_IN[13]~I .input_register_mode = "none";
defparam \MDR_IN[13]~I .input_sync_reset = "none";
defparam \MDR_IN[13]~I .oe_async_reset = "none";
defparam \MDR_IN[13]~I .oe_power_up = "low";
defparam \MDR_IN[13]~I .oe_register_mode = "none";
defparam \MDR_IN[13]~I .oe_sync_reset = "none";
defparam \MDR_IN[13]~I .operation_mode = "input";
defparam \MDR_IN[13]~I .output_async_reset = "none";
defparam \MDR_IN[13]~I .output_power_up = "low";
defparam \MDR_IN[13]~I .output_register_mode = "none";
defparam \MDR_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[12]));
// synopsys translate_off
defparam \MDR_IN[12]~I .input_async_reset = "none";
defparam \MDR_IN[12]~I .input_power_up = "low";
defparam \MDR_IN[12]~I .input_register_mode = "none";
defparam \MDR_IN[12]~I .input_sync_reset = "none";
defparam \MDR_IN[12]~I .oe_async_reset = "none";
defparam \MDR_IN[12]~I .oe_power_up = "low";
defparam \MDR_IN[12]~I .oe_register_mode = "none";
defparam \MDR_IN[12]~I .oe_sync_reset = "none";
defparam \MDR_IN[12]~I .operation_mode = "input";
defparam \MDR_IN[12]~I .output_async_reset = "none";
defparam \MDR_IN[12]~I .output_power_up = "low";
defparam \MDR_IN[12]~I .output_register_mode = "none";
defparam \MDR_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[11]));
// synopsys translate_off
defparam \MDR_IN[11]~I .input_async_reset = "none";
defparam \MDR_IN[11]~I .input_power_up = "low";
defparam \MDR_IN[11]~I .input_register_mode = "none";
defparam \MDR_IN[11]~I .input_sync_reset = "none";
defparam \MDR_IN[11]~I .oe_async_reset = "none";
defparam \MDR_IN[11]~I .oe_power_up = "low";
defparam \MDR_IN[11]~I .oe_register_mode = "none";
defparam \MDR_IN[11]~I .oe_sync_reset = "none";
defparam \MDR_IN[11]~I .operation_mode = "input";
defparam \MDR_IN[11]~I .output_async_reset = "none";
defparam \MDR_IN[11]~I .output_power_up = "low";
defparam \MDR_IN[11]~I .output_register_mode = "none";
defparam \MDR_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[10]));
// synopsys translate_off
defparam \MDR_IN[10]~I .input_async_reset = "none";
defparam \MDR_IN[10]~I .input_power_up = "low";
defparam \MDR_IN[10]~I .input_register_mode = "none";
defparam \MDR_IN[10]~I .input_sync_reset = "none";
defparam \MDR_IN[10]~I .oe_async_reset = "none";
defparam \MDR_IN[10]~I .oe_power_up = "low";
defparam \MDR_IN[10]~I .oe_register_mode = "none";
defparam \MDR_IN[10]~I .oe_sync_reset = "none";
defparam \MDR_IN[10]~I .operation_mode = "input";
defparam \MDR_IN[10]~I .output_async_reset = "none";
defparam \MDR_IN[10]~I .output_power_up = "low";
defparam \MDR_IN[10]~I .output_register_mode = "none";
defparam \MDR_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[9]));
// synopsys translate_off
defparam \MDR_IN[9]~I .input_async_reset = "none";
defparam \MDR_IN[9]~I .input_power_up = "low";
defparam \MDR_IN[9]~I .input_register_mode = "none";
defparam \MDR_IN[9]~I .input_sync_reset = "none";
defparam \MDR_IN[9]~I .oe_async_reset = "none";
defparam \MDR_IN[9]~I .oe_power_up = "low";
defparam \MDR_IN[9]~I .oe_register_mode = "none";
defparam \MDR_IN[9]~I .oe_sync_reset = "none";
defparam \MDR_IN[9]~I .operation_mode = "input";
defparam \MDR_IN[9]~I .output_async_reset = "none";
defparam \MDR_IN[9]~I .output_power_up = "low";
defparam \MDR_IN[9]~I .output_register_mode = "none";
defparam \MDR_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[8]));
// synopsys translate_off
defparam \MDR_IN[8]~I .input_async_reset = "none";
defparam \MDR_IN[8]~I .input_power_up = "low";
defparam \MDR_IN[8]~I .input_register_mode = "none";
defparam \MDR_IN[8]~I .input_sync_reset = "none";
defparam \MDR_IN[8]~I .oe_async_reset = "none";
defparam \MDR_IN[8]~I .oe_power_up = "low";
defparam \MDR_IN[8]~I .oe_register_mode = "none";
defparam \MDR_IN[8]~I .oe_sync_reset = "none";
defparam \MDR_IN[8]~I .operation_mode = "input";
defparam \MDR_IN[8]~I .output_async_reset = "none";
defparam \MDR_IN[8]~I .output_power_up = "low";
defparam \MDR_IN[8]~I .output_register_mode = "none";
defparam \MDR_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[7]));
// synopsys translate_off
defparam \MDR_IN[7]~I .input_async_reset = "none";
defparam \MDR_IN[7]~I .input_power_up = "low";
defparam \MDR_IN[7]~I .input_register_mode = "none";
defparam \MDR_IN[7]~I .input_sync_reset = "none";
defparam \MDR_IN[7]~I .oe_async_reset = "none";
defparam \MDR_IN[7]~I .oe_power_up = "low";
defparam \MDR_IN[7]~I .oe_register_mode = "none";
defparam \MDR_IN[7]~I .oe_sync_reset = "none";
defparam \MDR_IN[7]~I .operation_mode = "input";
defparam \MDR_IN[7]~I .output_async_reset = "none";
defparam \MDR_IN[7]~I .output_power_up = "low";
defparam \MDR_IN[7]~I .output_register_mode = "none";
defparam \MDR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[6]));
// synopsys translate_off
defparam \MDR_IN[6]~I .input_async_reset = "none";
defparam \MDR_IN[6]~I .input_power_up = "low";
defparam \MDR_IN[6]~I .input_register_mode = "none";
defparam \MDR_IN[6]~I .input_sync_reset = "none";
defparam \MDR_IN[6]~I .oe_async_reset = "none";
defparam \MDR_IN[6]~I .oe_power_up = "low";
defparam \MDR_IN[6]~I .oe_register_mode = "none";
defparam \MDR_IN[6]~I .oe_sync_reset = "none";
defparam \MDR_IN[6]~I .operation_mode = "input";
defparam \MDR_IN[6]~I .output_async_reset = "none";
defparam \MDR_IN[6]~I .output_power_up = "low";
defparam \MDR_IN[6]~I .output_register_mode = "none";
defparam \MDR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[5]));
// synopsys translate_off
defparam \MDR_IN[5]~I .input_async_reset = "none";
defparam \MDR_IN[5]~I .input_power_up = "low";
defparam \MDR_IN[5]~I .input_register_mode = "none";
defparam \MDR_IN[5]~I .input_sync_reset = "none";
defparam \MDR_IN[5]~I .oe_async_reset = "none";
defparam \MDR_IN[5]~I .oe_power_up = "low";
defparam \MDR_IN[5]~I .oe_register_mode = "none";
defparam \MDR_IN[5]~I .oe_sync_reset = "none";
defparam \MDR_IN[5]~I .operation_mode = "input";
defparam \MDR_IN[5]~I .output_async_reset = "none";
defparam \MDR_IN[5]~I .output_power_up = "low";
defparam \MDR_IN[5]~I .output_register_mode = "none";
defparam \MDR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[4]));
// synopsys translate_off
defparam \MDR_IN[4]~I .input_async_reset = "none";
defparam \MDR_IN[4]~I .input_power_up = "low";
defparam \MDR_IN[4]~I .input_register_mode = "none";
defparam \MDR_IN[4]~I .input_sync_reset = "none";
defparam \MDR_IN[4]~I .oe_async_reset = "none";
defparam \MDR_IN[4]~I .oe_power_up = "low";
defparam \MDR_IN[4]~I .oe_register_mode = "none";
defparam \MDR_IN[4]~I .oe_sync_reset = "none";
defparam \MDR_IN[4]~I .operation_mode = "input";
defparam \MDR_IN[4]~I .output_async_reset = "none";
defparam \MDR_IN[4]~I .output_power_up = "low";
defparam \MDR_IN[4]~I .output_register_mode = "none";
defparam \MDR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[3]));
// synopsys translate_off
defparam \MDR_IN[3]~I .input_async_reset = "none";
defparam \MDR_IN[3]~I .input_power_up = "low";
defparam \MDR_IN[3]~I .input_register_mode = "none";
defparam \MDR_IN[3]~I .input_sync_reset = "none";
defparam \MDR_IN[3]~I .oe_async_reset = "none";
defparam \MDR_IN[3]~I .oe_power_up = "low";
defparam \MDR_IN[3]~I .oe_register_mode = "none";
defparam \MDR_IN[3]~I .oe_sync_reset = "none";
defparam \MDR_IN[3]~I .operation_mode = "input";
defparam \MDR_IN[3]~I .output_async_reset = "none";
defparam \MDR_IN[3]~I .output_power_up = "low";
defparam \MDR_IN[3]~I .output_register_mode = "none";
defparam \MDR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[2]));
// synopsys translate_off
defparam \MDR_IN[2]~I .input_async_reset = "none";
defparam \MDR_IN[2]~I .input_power_up = "low";
defparam \MDR_IN[2]~I .input_register_mode = "none";
defparam \MDR_IN[2]~I .input_sync_reset = "none";
defparam \MDR_IN[2]~I .oe_async_reset = "none";
defparam \MDR_IN[2]~I .oe_power_up = "low";
defparam \MDR_IN[2]~I .oe_register_mode = "none";
defparam \MDR_IN[2]~I .oe_sync_reset = "none";
defparam \MDR_IN[2]~I .operation_mode = "input";
defparam \MDR_IN[2]~I .output_async_reset = "none";
defparam \MDR_IN[2]~I .output_power_up = "low";
defparam \MDR_IN[2]~I .output_register_mode = "none";
defparam \MDR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[1]));
// synopsys translate_off
defparam \MDR_IN[1]~I .input_async_reset = "none";
defparam \MDR_IN[1]~I .input_power_up = "low";
defparam \MDR_IN[1]~I .input_register_mode = "none";
defparam \MDR_IN[1]~I .input_sync_reset = "none";
defparam \MDR_IN[1]~I .oe_async_reset = "none";
defparam \MDR_IN[1]~I .oe_power_up = "low";
defparam \MDR_IN[1]~I .oe_register_mode = "none";
defparam \MDR_IN[1]~I .oe_sync_reset = "none";
defparam \MDR_IN[1]~I .operation_mode = "input";
defparam \MDR_IN[1]~I .output_async_reset = "none";
defparam \MDR_IN[1]~I .output_power_up = "low";
defparam \MDR_IN[1]~I .output_register_mode = "none";
defparam \MDR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[0]));
// synopsys translate_off
defparam \MDR_IN[0]~I .input_async_reset = "none";
defparam \MDR_IN[0]~I .input_power_up = "low";
defparam \MDR_IN[0]~I .input_register_mode = "none";
defparam \MDR_IN[0]~I .input_sync_reset = "none";
defparam \MDR_IN[0]~I .oe_async_reset = "none";
defparam \MDR_IN[0]~I .oe_power_up = "low";
defparam \MDR_IN[0]~I .oe_register_mode = "none";
defparam \MDR_IN[0]~I .oe_sync_reset = "none";
defparam \MDR_IN[0]~I .operation_mode = "input";
defparam \MDR_IN[0]~I .output_async_reset = "none";
defparam \MDR_IN[0]~I .output_power_up = "low";
defparam \MDR_IN[0]~I .output_register_mode = "none";
defparam \MDR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[31]));
// synopsys translate_off
defparam \OUT_A[31]~I .input_async_reset = "none";
defparam \OUT_A[31]~I .input_power_up = "low";
defparam \OUT_A[31]~I .input_register_mode = "none";
defparam \OUT_A[31]~I .input_sync_reset = "none";
defparam \OUT_A[31]~I .oe_async_reset = "none";
defparam \OUT_A[31]~I .oe_power_up = "low";
defparam \OUT_A[31]~I .oe_register_mode = "none";
defparam \OUT_A[31]~I .oe_sync_reset = "none";
defparam \OUT_A[31]~I .operation_mode = "output";
defparam \OUT_A[31]~I .output_async_reset = "none";
defparam \OUT_A[31]~I .output_power_up = "low";
defparam \OUT_A[31]~I .output_register_mode = "none";
defparam \OUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[30]));
// synopsys translate_off
defparam \OUT_A[30]~I .input_async_reset = "none";
defparam \OUT_A[30]~I .input_power_up = "low";
defparam \OUT_A[30]~I .input_register_mode = "none";
defparam \OUT_A[30]~I .input_sync_reset = "none";
defparam \OUT_A[30]~I .oe_async_reset = "none";
defparam \OUT_A[30]~I .oe_power_up = "low";
defparam \OUT_A[30]~I .oe_register_mode = "none";
defparam \OUT_A[30]~I .oe_sync_reset = "none";
defparam \OUT_A[30]~I .operation_mode = "output";
defparam \OUT_A[30]~I .output_async_reset = "none";
defparam \OUT_A[30]~I .output_power_up = "low";
defparam \OUT_A[30]~I .output_register_mode = "none";
defparam \OUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[29]));
// synopsys translate_off
defparam \OUT_A[29]~I .input_async_reset = "none";
defparam \OUT_A[29]~I .input_power_up = "low";
defparam \OUT_A[29]~I .input_register_mode = "none";
defparam \OUT_A[29]~I .input_sync_reset = "none";
defparam \OUT_A[29]~I .oe_async_reset = "none";
defparam \OUT_A[29]~I .oe_power_up = "low";
defparam \OUT_A[29]~I .oe_register_mode = "none";
defparam \OUT_A[29]~I .oe_sync_reset = "none";
defparam \OUT_A[29]~I .operation_mode = "output";
defparam \OUT_A[29]~I .output_async_reset = "none";
defparam \OUT_A[29]~I .output_power_up = "low";
defparam \OUT_A[29]~I .output_register_mode = "none";
defparam \OUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[28]));
// synopsys translate_off
defparam \OUT_A[28]~I .input_async_reset = "none";
defparam \OUT_A[28]~I .input_power_up = "low";
defparam \OUT_A[28]~I .input_register_mode = "none";
defparam \OUT_A[28]~I .input_sync_reset = "none";
defparam \OUT_A[28]~I .oe_async_reset = "none";
defparam \OUT_A[28]~I .oe_power_up = "low";
defparam \OUT_A[28]~I .oe_register_mode = "none";
defparam \OUT_A[28]~I .oe_sync_reset = "none";
defparam \OUT_A[28]~I .operation_mode = "output";
defparam \OUT_A[28]~I .output_async_reset = "none";
defparam \OUT_A[28]~I .output_power_up = "low";
defparam \OUT_A[28]~I .output_register_mode = "none";
defparam \OUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[27]));
// synopsys translate_off
defparam \OUT_A[27]~I .input_async_reset = "none";
defparam \OUT_A[27]~I .input_power_up = "low";
defparam \OUT_A[27]~I .input_register_mode = "none";
defparam \OUT_A[27]~I .input_sync_reset = "none";
defparam \OUT_A[27]~I .oe_async_reset = "none";
defparam \OUT_A[27]~I .oe_power_up = "low";
defparam \OUT_A[27]~I .oe_register_mode = "none";
defparam \OUT_A[27]~I .oe_sync_reset = "none";
defparam \OUT_A[27]~I .operation_mode = "output";
defparam \OUT_A[27]~I .output_async_reset = "none";
defparam \OUT_A[27]~I .output_power_up = "low";
defparam \OUT_A[27]~I .output_register_mode = "none";
defparam \OUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[26]));
// synopsys translate_off
defparam \OUT_A[26]~I .input_async_reset = "none";
defparam \OUT_A[26]~I .input_power_up = "low";
defparam \OUT_A[26]~I .input_register_mode = "none";
defparam \OUT_A[26]~I .input_sync_reset = "none";
defparam \OUT_A[26]~I .oe_async_reset = "none";
defparam \OUT_A[26]~I .oe_power_up = "low";
defparam \OUT_A[26]~I .oe_register_mode = "none";
defparam \OUT_A[26]~I .oe_sync_reset = "none";
defparam \OUT_A[26]~I .operation_mode = "output";
defparam \OUT_A[26]~I .output_async_reset = "none";
defparam \OUT_A[26]~I .output_power_up = "low";
defparam \OUT_A[26]~I .output_register_mode = "none";
defparam \OUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[25]));
// synopsys translate_off
defparam \OUT_A[25]~I .input_async_reset = "none";
defparam \OUT_A[25]~I .input_power_up = "low";
defparam \OUT_A[25]~I .input_register_mode = "none";
defparam \OUT_A[25]~I .input_sync_reset = "none";
defparam \OUT_A[25]~I .oe_async_reset = "none";
defparam \OUT_A[25]~I .oe_power_up = "low";
defparam \OUT_A[25]~I .oe_register_mode = "none";
defparam \OUT_A[25]~I .oe_sync_reset = "none";
defparam \OUT_A[25]~I .operation_mode = "output";
defparam \OUT_A[25]~I .output_async_reset = "none";
defparam \OUT_A[25]~I .output_power_up = "low";
defparam \OUT_A[25]~I .output_register_mode = "none";
defparam \OUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[24]));
// synopsys translate_off
defparam \OUT_A[24]~I .input_async_reset = "none";
defparam \OUT_A[24]~I .input_power_up = "low";
defparam \OUT_A[24]~I .input_register_mode = "none";
defparam \OUT_A[24]~I .input_sync_reset = "none";
defparam \OUT_A[24]~I .oe_async_reset = "none";
defparam \OUT_A[24]~I .oe_power_up = "low";
defparam \OUT_A[24]~I .oe_register_mode = "none";
defparam \OUT_A[24]~I .oe_sync_reset = "none";
defparam \OUT_A[24]~I .operation_mode = "output";
defparam \OUT_A[24]~I .output_async_reset = "none";
defparam \OUT_A[24]~I .output_power_up = "low";
defparam \OUT_A[24]~I .output_register_mode = "none";
defparam \OUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[23]));
// synopsys translate_off
defparam \OUT_A[23]~I .input_async_reset = "none";
defparam \OUT_A[23]~I .input_power_up = "low";
defparam \OUT_A[23]~I .input_register_mode = "none";
defparam \OUT_A[23]~I .input_sync_reset = "none";
defparam \OUT_A[23]~I .oe_async_reset = "none";
defparam \OUT_A[23]~I .oe_power_up = "low";
defparam \OUT_A[23]~I .oe_register_mode = "none";
defparam \OUT_A[23]~I .oe_sync_reset = "none";
defparam \OUT_A[23]~I .operation_mode = "output";
defparam \OUT_A[23]~I .output_async_reset = "none";
defparam \OUT_A[23]~I .output_power_up = "low";
defparam \OUT_A[23]~I .output_register_mode = "none";
defparam \OUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[22]));
// synopsys translate_off
defparam \OUT_A[22]~I .input_async_reset = "none";
defparam \OUT_A[22]~I .input_power_up = "low";
defparam \OUT_A[22]~I .input_register_mode = "none";
defparam \OUT_A[22]~I .input_sync_reset = "none";
defparam \OUT_A[22]~I .oe_async_reset = "none";
defparam \OUT_A[22]~I .oe_power_up = "low";
defparam \OUT_A[22]~I .oe_register_mode = "none";
defparam \OUT_A[22]~I .oe_sync_reset = "none";
defparam \OUT_A[22]~I .operation_mode = "output";
defparam \OUT_A[22]~I .output_async_reset = "none";
defparam \OUT_A[22]~I .output_power_up = "low";
defparam \OUT_A[22]~I .output_register_mode = "none";
defparam \OUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[21]));
// synopsys translate_off
defparam \OUT_A[21]~I .input_async_reset = "none";
defparam \OUT_A[21]~I .input_power_up = "low";
defparam \OUT_A[21]~I .input_register_mode = "none";
defparam \OUT_A[21]~I .input_sync_reset = "none";
defparam \OUT_A[21]~I .oe_async_reset = "none";
defparam \OUT_A[21]~I .oe_power_up = "low";
defparam \OUT_A[21]~I .oe_register_mode = "none";
defparam \OUT_A[21]~I .oe_sync_reset = "none";
defparam \OUT_A[21]~I .operation_mode = "output";
defparam \OUT_A[21]~I .output_async_reset = "none";
defparam \OUT_A[21]~I .output_power_up = "low";
defparam \OUT_A[21]~I .output_register_mode = "none";
defparam \OUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[20]));
// synopsys translate_off
defparam \OUT_A[20]~I .input_async_reset = "none";
defparam \OUT_A[20]~I .input_power_up = "low";
defparam \OUT_A[20]~I .input_register_mode = "none";
defparam \OUT_A[20]~I .input_sync_reset = "none";
defparam \OUT_A[20]~I .oe_async_reset = "none";
defparam \OUT_A[20]~I .oe_power_up = "low";
defparam \OUT_A[20]~I .oe_register_mode = "none";
defparam \OUT_A[20]~I .oe_sync_reset = "none";
defparam \OUT_A[20]~I .operation_mode = "output";
defparam \OUT_A[20]~I .output_async_reset = "none";
defparam \OUT_A[20]~I .output_power_up = "low";
defparam \OUT_A[20]~I .output_register_mode = "none";
defparam \OUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[19]));
// synopsys translate_off
defparam \OUT_A[19]~I .input_async_reset = "none";
defparam \OUT_A[19]~I .input_power_up = "low";
defparam \OUT_A[19]~I .input_register_mode = "none";
defparam \OUT_A[19]~I .input_sync_reset = "none";
defparam \OUT_A[19]~I .oe_async_reset = "none";
defparam \OUT_A[19]~I .oe_power_up = "low";
defparam \OUT_A[19]~I .oe_register_mode = "none";
defparam \OUT_A[19]~I .oe_sync_reset = "none";
defparam \OUT_A[19]~I .operation_mode = "output";
defparam \OUT_A[19]~I .output_async_reset = "none";
defparam \OUT_A[19]~I .output_power_up = "low";
defparam \OUT_A[19]~I .output_register_mode = "none";
defparam \OUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[18]));
// synopsys translate_off
defparam \OUT_A[18]~I .input_async_reset = "none";
defparam \OUT_A[18]~I .input_power_up = "low";
defparam \OUT_A[18]~I .input_register_mode = "none";
defparam \OUT_A[18]~I .input_sync_reset = "none";
defparam \OUT_A[18]~I .oe_async_reset = "none";
defparam \OUT_A[18]~I .oe_power_up = "low";
defparam \OUT_A[18]~I .oe_register_mode = "none";
defparam \OUT_A[18]~I .oe_sync_reset = "none";
defparam \OUT_A[18]~I .operation_mode = "output";
defparam \OUT_A[18]~I .output_async_reset = "none";
defparam \OUT_A[18]~I .output_power_up = "low";
defparam \OUT_A[18]~I .output_register_mode = "none";
defparam \OUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[17]));
// synopsys translate_off
defparam \OUT_A[17]~I .input_async_reset = "none";
defparam \OUT_A[17]~I .input_power_up = "low";
defparam \OUT_A[17]~I .input_register_mode = "none";
defparam \OUT_A[17]~I .input_sync_reset = "none";
defparam \OUT_A[17]~I .oe_async_reset = "none";
defparam \OUT_A[17]~I .oe_power_up = "low";
defparam \OUT_A[17]~I .oe_register_mode = "none";
defparam \OUT_A[17]~I .oe_sync_reset = "none";
defparam \OUT_A[17]~I .operation_mode = "output";
defparam \OUT_A[17]~I .output_async_reset = "none";
defparam \OUT_A[17]~I .output_power_up = "low";
defparam \OUT_A[17]~I .output_register_mode = "none";
defparam \OUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[16]));
// synopsys translate_off
defparam \OUT_A[16]~I .input_async_reset = "none";
defparam \OUT_A[16]~I .input_power_up = "low";
defparam \OUT_A[16]~I .input_register_mode = "none";
defparam \OUT_A[16]~I .input_sync_reset = "none";
defparam \OUT_A[16]~I .oe_async_reset = "none";
defparam \OUT_A[16]~I .oe_power_up = "low";
defparam \OUT_A[16]~I .oe_register_mode = "none";
defparam \OUT_A[16]~I .oe_sync_reset = "none";
defparam \OUT_A[16]~I .operation_mode = "output";
defparam \OUT_A[16]~I .output_async_reset = "none";
defparam \OUT_A[16]~I .output_power_up = "low";
defparam \OUT_A[16]~I .output_register_mode = "none";
defparam \OUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[15]));
// synopsys translate_off
defparam \OUT_A[15]~I .input_async_reset = "none";
defparam \OUT_A[15]~I .input_power_up = "low";
defparam \OUT_A[15]~I .input_register_mode = "none";
defparam \OUT_A[15]~I .input_sync_reset = "none";
defparam \OUT_A[15]~I .oe_async_reset = "none";
defparam \OUT_A[15]~I .oe_power_up = "low";
defparam \OUT_A[15]~I .oe_register_mode = "none";
defparam \OUT_A[15]~I .oe_sync_reset = "none";
defparam \OUT_A[15]~I .operation_mode = "output";
defparam \OUT_A[15]~I .output_async_reset = "none";
defparam \OUT_A[15]~I .output_power_up = "low";
defparam \OUT_A[15]~I .output_register_mode = "none";
defparam \OUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[14]));
// synopsys translate_off
defparam \OUT_A[14]~I .input_async_reset = "none";
defparam \OUT_A[14]~I .input_power_up = "low";
defparam \OUT_A[14]~I .input_register_mode = "none";
defparam \OUT_A[14]~I .input_sync_reset = "none";
defparam \OUT_A[14]~I .oe_async_reset = "none";
defparam \OUT_A[14]~I .oe_power_up = "low";
defparam \OUT_A[14]~I .oe_register_mode = "none";
defparam \OUT_A[14]~I .oe_sync_reset = "none";
defparam \OUT_A[14]~I .operation_mode = "output";
defparam \OUT_A[14]~I .output_async_reset = "none";
defparam \OUT_A[14]~I .output_power_up = "low";
defparam \OUT_A[14]~I .output_register_mode = "none";
defparam \OUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[13]));
// synopsys translate_off
defparam \OUT_A[13]~I .input_async_reset = "none";
defparam \OUT_A[13]~I .input_power_up = "low";
defparam \OUT_A[13]~I .input_register_mode = "none";
defparam \OUT_A[13]~I .input_sync_reset = "none";
defparam \OUT_A[13]~I .oe_async_reset = "none";
defparam \OUT_A[13]~I .oe_power_up = "low";
defparam \OUT_A[13]~I .oe_register_mode = "none";
defparam \OUT_A[13]~I .oe_sync_reset = "none";
defparam \OUT_A[13]~I .operation_mode = "output";
defparam \OUT_A[13]~I .output_async_reset = "none";
defparam \OUT_A[13]~I .output_power_up = "low";
defparam \OUT_A[13]~I .output_register_mode = "none";
defparam \OUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[12]));
// synopsys translate_off
defparam \OUT_A[12]~I .input_async_reset = "none";
defparam \OUT_A[12]~I .input_power_up = "low";
defparam \OUT_A[12]~I .input_register_mode = "none";
defparam \OUT_A[12]~I .input_sync_reset = "none";
defparam \OUT_A[12]~I .oe_async_reset = "none";
defparam \OUT_A[12]~I .oe_power_up = "low";
defparam \OUT_A[12]~I .oe_register_mode = "none";
defparam \OUT_A[12]~I .oe_sync_reset = "none";
defparam \OUT_A[12]~I .operation_mode = "output";
defparam \OUT_A[12]~I .output_async_reset = "none";
defparam \OUT_A[12]~I .output_power_up = "low";
defparam \OUT_A[12]~I .output_register_mode = "none";
defparam \OUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[11]));
// synopsys translate_off
defparam \OUT_A[11]~I .input_async_reset = "none";
defparam \OUT_A[11]~I .input_power_up = "low";
defparam \OUT_A[11]~I .input_register_mode = "none";
defparam \OUT_A[11]~I .input_sync_reset = "none";
defparam \OUT_A[11]~I .oe_async_reset = "none";
defparam \OUT_A[11]~I .oe_power_up = "low";
defparam \OUT_A[11]~I .oe_register_mode = "none";
defparam \OUT_A[11]~I .oe_sync_reset = "none";
defparam \OUT_A[11]~I .operation_mode = "output";
defparam \OUT_A[11]~I .output_async_reset = "none";
defparam \OUT_A[11]~I .output_power_up = "low";
defparam \OUT_A[11]~I .output_register_mode = "none";
defparam \OUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[10]));
// synopsys translate_off
defparam \OUT_A[10]~I .input_async_reset = "none";
defparam \OUT_A[10]~I .input_power_up = "low";
defparam \OUT_A[10]~I .input_register_mode = "none";
defparam \OUT_A[10]~I .input_sync_reset = "none";
defparam \OUT_A[10]~I .oe_async_reset = "none";
defparam \OUT_A[10]~I .oe_power_up = "low";
defparam \OUT_A[10]~I .oe_register_mode = "none";
defparam \OUT_A[10]~I .oe_sync_reset = "none";
defparam \OUT_A[10]~I .operation_mode = "output";
defparam \OUT_A[10]~I .output_async_reset = "none";
defparam \OUT_A[10]~I .output_power_up = "low";
defparam \OUT_A[10]~I .output_register_mode = "none";
defparam \OUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[9]));
// synopsys translate_off
defparam \OUT_A[9]~I .input_async_reset = "none";
defparam \OUT_A[9]~I .input_power_up = "low";
defparam \OUT_A[9]~I .input_register_mode = "none";
defparam \OUT_A[9]~I .input_sync_reset = "none";
defparam \OUT_A[9]~I .oe_async_reset = "none";
defparam \OUT_A[9]~I .oe_power_up = "low";
defparam \OUT_A[9]~I .oe_register_mode = "none";
defparam \OUT_A[9]~I .oe_sync_reset = "none";
defparam \OUT_A[9]~I .operation_mode = "output";
defparam \OUT_A[9]~I .output_async_reset = "none";
defparam \OUT_A[9]~I .output_power_up = "low";
defparam \OUT_A[9]~I .output_register_mode = "none";
defparam \OUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[8]));
// synopsys translate_off
defparam \OUT_A[8]~I .input_async_reset = "none";
defparam \OUT_A[8]~I .input_power_up = "low";
defparam \OUT_A[8]~I .input_register_mode = "none";
defparam \OUT_A[8]~I .input_sync_reset = "none";
defparam \OUT_A[8]~I .oe_async_reset = "none";
defparam \OUT_A[8]~I .oe_power_up = "low";
defparam \OUT_A[8]~I .oe_register_mode = "none";
defparam \OUT_A[8]~I .oe_sync_reset = "none";
defparam \OUT_A[8]~I .operation_mode = "output";
defparam \OUT_A[8]~I .output_async_reset = "none";
defparam \OUT_A[8]~I .output_power_up = "low";
defparam \OUT_A[8]~I .output_register_mode = "none";
defparam \OUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[7]));
// synopsys translate_off
defparam \OUT_A[7]~I .input_async_reset = "none";
defparam \OUT_A[7]~I .input_power_up = "low";
defparam \OUT_A[7]~I .input_register_mode = "none";
defparam \OUT_A[7]~I .input_sync_reset = "none";
defparam \OUT_A[7]~I .oe_async_reset = "none";
defparam \OUT_A[7]~I .oe_power_up = "low";
defparam \OUT_A[7]~I .oe_register_mode = "none";
defparam \OUT_A[7]~I .oe_sync_reset = "none";
defparam \OUT_A[7]~I .operation_mode = "output";
defparam \OUT_A[7]~I .output_async_reset = "none";
defparam \OUT_A[7]~I .output_power_up = "low";
defparam \OUT_A[7]~I .output_register_mode = "none";
defparam \OUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[6]));
// synopsys translate_off
defparam \OUT_A[6]~I .input_async_reset = "none";
defparam \OUT_A[6]~I .input_power_up = "low";
defparam \OUT_A[6]~I .input_register_mode = "none";
defparam \OUT_A[6]~I .input_sync_reset = "none";
defparam \OUT_A[6]~I .oe_async_reset = "none";
defparam \OUT_A[6]~I .oe_power_up = "low";
defparam \OUT_A[6]~I .oe_register_mode = "none";
defparam \OUT_A[6]~I .oe_sync_reset = "none";
defparam \OUT_A[6]~I .operation_mode = "output";
defparam \OUT_A[6]~I .output_async_reset = "none";
defparam \OUT_A[6]~I .output_power_up = "low";
defparam \OUT_A[6]~I .output_register_mode = "none";
defparam \OUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[5]));
// synopsys translate_off
defparam \OUT_A[5]~I .input_async_reset = "none";
defparam \OUT_A[5]~I .input_power_up = "low";
defparam \OUT_A[5]~I .input_register_mode = "none";
defparam \OUT_A[5]~I .input_sync_reset = "none";
defparam \OUT_A[5]~I .oe_async_reset = "none";
defparam \OUT_A[5]~I .oe_power_up = "low";
defparam \OUT_A[5]~I .oe_register_mode = "none";
defparam \OUT_A[5]~I .oe_sync_reset = "none";
defparam \OUT_A[5]~I .operation_mode = "output";
defparam \OUT_A[5]~I .output_async_reset = "none";
defparam \OUT_A[5]~I .output_power_up = "low";
defparam \OUT_A[5]~I .output_register_mode = "none";
defparam \OUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[4]));
// synopsys translate_off
defparam \OUT_A[4]~I .input_async_reset = "none";
defparam \OUT_A[4]~I .input_power_up = "low";
defparam \OUT_A[4]~I .input_register_mode = "none";
defparam \OUT_A[4]~I .input_sync_reset = "none";
defparam \OUT_A[4]~I .oe_async_reset = "none";
defparam \OUT_A[4]~I .oe_power_up = "low";
defparam \OUT_A[4]~I .oe_register_mode = "none";
defparam \OUT_A[4]~I .oe_sync_reset = "none";
defparam \OUT_A[4]~I .operation_mode = "output";
defparam \OUT_A[4]~I .output_async_reset = "none";
defparam \OUT_A[4]~I .output_power_up = "low";
defparam \OUT_A[4]~I .output_register_mode = "none";
defparam \OUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[3]));
// synopsys translate_off
defparam \OUT_A[3]~I .input_async_reset = "none";
defparam \OUT_A[3]~I .input_power_up = "low";
defparam \OUT_A[3]~I .input_register_mode = "none";
defparam \OUT_A[3]~I .input_sync_reset = "none";
defparam \OUT_A[3]~I .oe_async_reset = "none";
defparam \OUT_A[3]~I .oe_power_up = "low";
defparam \OUT_A[3]~I .oe_register_mode = "none";
defparam \OUT_A[3]~I .oe_sync_reset = "none";
defparam \OUT_A[3]~I .operation_mode = "output";
defparam \OUT_A[3]~I .output_async_reset = "none";
defparam \OUT_A[3]~I .output_power_up = "low";
defparam \OUT_A[3]~I .output_register_mode = "none";
defparam \OUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[2]));
// synopsys translate_off
defparam \OUT_A[2]~I .input_async_reset = "none";
defparam \OUT_A[2]~I .input_power_up = "low";
defparam \OUT_A[2]~I .input_register_mode = "none";
defparam \OUT_A[2]~I .input_sync_reset = "none";
defparam \OUT_A[2]~I .oe_async_reset = "none";
defparam \OUT_A[2]~I .oe_power_up = "low";
defparam \OUT_A[2]~I .oe_register_mode = "none";
defparam \OUT_A[2]~I .oe_sync_reset = "none";
defparam \OUT_A[2]~I .operation_mode = "output";
defparam \OUT_A[2]~I .output_async_reset = "none";
defparam \OUT_A[2]~I .output_power_up = "low";
defparam \OUT_A[2]~I .output_register_mode = "none";
defparam \OUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[1]));
// synopsys translate_off
defparam \OUT_A[1]~I .input_async_reset = "none";
defparam \OUT_A[1]~I .input_power_up = "low";
defparam \OUT_A[1]~I .input_register_mode = "none";
defparam \OUT_A[1]~I .input_sync_reset = "none";
defparam \OUT_A[1]~I .oe_async_reset = "none";
defparam \OUT_A[1]~I .oe_power_up = "low";
defparam \OUT_A[1]~I .oe_register_mode = "none";
defparam \OUT_A[1]~I .oe_sync_reset = "none";
defparam \OUT_A[1]~I .operation_mode = "output";
defparam \OUT_A[1]~I .output_async_reset = "none";
defparam \OUT_A[1]~I .output_power_up = "low";
defparam \OUT_A[1]~I .output_register_mode = "none";
defparam \OUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[0]));
// synopsys translate_off
defparam \OUT_A[0]~I .input_async_reset = "none";
defparam \OUT_A[0]~I .input_power_up = "low";
defparam \OUT_A[0]~I .input_register_mode = "none";
defparam \OUT_A[0]~I .input_sync_reset = "none";
defparam \OUT_A[0]~I .oe_async_reset = "none";
defparam \OUT_A[0]~I .oe_power_up = "low";
defparam \OUT_A[0]~I .oe_register_mode = "none";
defparam \OUT_A[0]~I .oe_sync_reset = "none";
defparam \OUT_A[0]~I .operation_mode = "output";
defparam \OUT_A[0]~I .output_async_reset = "none";
defparam \OUT_A[0]~I .output_power_up = "low";
defparam \OUT_A[0]~I .output_register_mode = "none";
defparam \OUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
