Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Other Priorities/FPGA/full_adder/test_full_adder_isim_beh.exe -prj E:/Other Priorities/FPGA/full_adder/test_full_adder_beh.prj work.test_full_adder work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Other Priorities/FPGA/full_adder/fulladder.v" into library work
Analyzing Verilog file "E:/Other Priorities/FPGA/full_adder/test_full_adder.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fulladder
Compiling module test_full_adder
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/Other Priorities/FPGA/full_adder/test_full_adder_isim_beh.exe
Fuse Memory Usage: 27292 KB
Fuse CPU Usage: 1734 ms
