{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750662237727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750662237727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 15:03:57 2025 " "Processing started: Mon Jun 23 15:03:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750662237727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750662237727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Freq_div -c Freq_div " "Command: quartus_map --read_settings_files=on --write_settings_files=off Freq_div -c Freq_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750662237727 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750662237917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF/D_FF.v" "" { Text "C:/Verilog_training/Freq_div/D_FF/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd32bit/fulladd32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd32bit/fulladd32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd32bit " "Found entity 1: fulladd32bit" {  } { { "fulladd32bit/fulladd32bit.v" "" { Text "C:/Verilog_training/Freq_div/fulladd32bit/fulladd32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd16bit/fulladd16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd16bit/fulladd16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd16bit " "Found entity 1: fulladd16bit" {  } { { "fulladd16bit/fulladd16bit.v" "" { Text "C:/Verilog_training/Freq_div/fulladd16bit/fulladd16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd/fulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladd/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd/fulladd.v" "" { Text "C:/Verilog_training/Freq_div/fulladd/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd8bit/ffulladd8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ffulladd8bit/ffulladd8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd8bit " "Found entity 1: ffulladd8bit" {  } { { "ffulladd8bit/ffulladd8bit.v" "" { Text "C:/Verilog_training/Freq_div/ffulladd8bit/ffulladd8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd/ffulladd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffulladd/ffulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd " "Found entity 1: ffulladd" {  } { { "ffulladd/ffulladd.v" "" { Text "C:/Verilog_training/Freq_div/ffulladd/ffulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_dec/div_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file div_dec/div_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_dec " "Found entity 1: div_dec" {  } { { "div_dec/div_dec.v" "" { Text "C:/Verilog_training/Freq_div/div_dec/div_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff32bit/d_ff32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff32bit/d_ff32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF32bit " "Found entity 1: D_FF32bit" {  } { { "D_FF32bit/D_FF32bit.v" "" { Text "C:/Verilog_training/Freq_div/D_FF32bit/D_FF32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA " "Found entity 1: CLA" {  } { { "CLA/CLA.v" "" { Text "C:/Verilog_training/Freq_div/CLA/CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc32/acc32.v 1 1 " "Found 1 design units, including 1 entities, in source file acc32/acc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc32 " "Found entity 1: acc32" {  } { { "acc32/acc32.v" "" { Text "C:/Verilog_training/Freq_div/acc32/acc32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_div " "Found entity 1: Freq_div" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750662237968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Freq_div " "Elaborating entity \"Freq_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750662237984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc32 acc32:a0 " "Elaborating entity \"acc32\" for hierarchy \"acc32:a0\"" {  } { { "Freq_div.v" "a0" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd32bit acc32:a0\|fulladd32bit:f0 " "Elaborating entity \"fulladd32bit\" for hierarchy \"acc32:a0\|fulladd32bit:f0\"" {  } { { "acc32/acc32.v" "f0" { Text "C:/Verilog_training/Freq_div/acc32/acc32.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd16bit acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0 " "Elaborating entity \"fulladd16bit\" for hierarchy \"acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\"" {  } { { "fulladd32bit/fulladd32bit.v" "f0" { Text "C:/Verilog_training/Freq_div/fulladd32bit/fulladd32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffulladd8bit acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0 " "Elaborating entity \"ffulladd8bit\" for hierarchy \"acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\"" {  } { { "fulladd16bit/fulladd16bit.v" "f0" { Text "C:/Verilog_training/Freq_div/fulladd16bit/fulladd16bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffulladd acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0 " "Elaborating entity \"ffulladd\" for hierarchy \"acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0\"" {  } { { "ffulladd8bit/ffulladd8bit.v" "f0" { Text "C:/Verilog_training/Freq_div/ffulladd8bit/ffulladd8bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0\|fulladd:f0 " "Elaborating entity \"fulladd\" for hierarchy \"acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0\|fulladd:f0\"" {  } { { "ffulladd/ffulladd.v" "f0" { Text "C:/Verilog_training/Freq_div/ffulladd/ffulladd.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0\|CLA:c0 " "Elaborating entity \"CLA\" for hierarchy \"acc32:a0\|fulladd32bit:f0\|fulladd16bit:f0\|ffulladd8bit:f0\|ffulladd:f0\|CLA:c0\"" {  } { { "ffulladd/ffulladd.v" "c0" { Text "C:/Verilog_training/Freq_div/ffulladd/ffulladd.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF32bit acc32:a0\|D_FF32bit:d0 " "Elaborating entity \"D_FF32bit\" for hierarchy \"acc32:a0\|D_FF32bit:d0\"" {  } { { "acc32/acc32.v" "d0" { Text "C:/Verilog_training/Freq_div/acc32/acc32.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_dec div_dec:d0 " "Elaborating entity \"div_dec\" for hierarchy \"div_dec:d0\"" {  } { { "Freq_div.v" "d0" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:d_ff " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:d_ff\"" {  } { { "Freq_div.v" "d_ff" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750662238048 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "acc_out\[29\] GND " "Pin \"acc_out\[29\]\" is stuck at GND" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750662238679 "|Freq_div|acc_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "acc_out\[30\] GND " "Pin \"acc_out\[30\]\" is stuck at GND" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750662238679 "|Freq_div|acc_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "acc_out\[31\] GND " "Pin \"acc_out\[31\]\" is stuck at GND" {  } { { "Freq_div.v" "" { Text "C:/Verilog_training/Freq_div/Freq_div.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750662238679 "|Freq_div|acc_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1750662238679 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750662238811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750662239236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750662239236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750662239278 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750662239278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750662239278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750662239278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13094 " "Peak virtual memory: 13094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750662239292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 15:03:59 2025 " "Processing ended: Mon Jun 23 15:03:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750662239292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750662239292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750662239292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750662239292 ""}
