<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_n.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_n" name="index_n"></a>- n -</h3><ul>
<li>NVIC_ADC1_2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6e06953911de3084ba1524b1e19640bc">stm32/h7/nvic.h</a></li>
<li>NVIC_ADC3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1a77d69664891936b47ee242c006c155">stm32/h7/nvic.h</a></li>
<li>NVIC_BASE&#160;:&#160;<a class="el" href="cm3_2memorymap_8h.html#aa0288691785a5f868238e0468b39523d">cm3/memorymap.h</a></li>
<li>NVIC_BDMA_CH0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga71e78c11a2519b7c8e2a2112c2411411">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabbe30fd74ed9d634ce52ffa984d5ca8b">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1e3ae5b7273c37600acb532c15fad009">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e967961fe27d2f9b274baaa4079abea">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga24c447a6b7b69db7bc08c39eefff2817">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga78b8a2a6a20c84ce6b61f3dffc6d2512">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga67edf8f2506d796447452e9e73f1f9c2">stm32/h7/nvic.h</a></li>
<li>NVIC_BDMA_CH7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf8d13652fa9e04414c2f3786f273261a">stm32/h7/nvic.h</a></li>
<li>NVIC_BUS_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gacd890922541397f8fd92856d392a865d">cm3/nvic.h</a></li>
<li>NVIC_CEC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga10a1b3ee42b3884ac09ea68c4fb020f5">stm32/h7/nvic.h</a></li>
<li>NVIC_CM7_SEV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga7a840185e561d5412cc0504ae88b0e1a">stm32/h7/nvic.h</a></li>
<li>NVIC_COMP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad9354d4604cd8afdca53cbdb1e125893">stm32/h7/nvic.h</a></li>
<li>NVIC_CRS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga38d128c70d5be541d1a283e74cf93aee">stm32/h7/nvic.h</a></li>
<li>NVIC_CRYP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae7641a37ab9eab40d19863f5d787ec86">stm32/h7/nvic.h</a></li>
<li>NVIC_DCMI_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae4bae279fc35054ec6ee69dcf97b4952">stm32/h7/nvic.h</a></li>
<li>NVIC_DFSDM1_IT0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3b4047e06c892f851b84d2d9d231a200">stm32/h7/nvic.h</a></li>
<li>NVIC_DFSDM1_IT1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga94d6229174c8871f85f23e6135e2c9e4">stm32/h7/nvic.h</a></li>
<li>NVIC_DFSDM1_IT2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3743a70e736814bb5078ffc341dbb953">stm32/h7/nvic.h</a></li>
<li>NVIC_DFSDM1_IT3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaea6e61007a61439dd2a17b04d737ce02">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf5a2edd7ae0cb37145e96e51e76ec545">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafc01499325b9207189029971fc881c7c">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa9898ce14f5c00d7c5247150c6b448b5">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac5e11aaa782d587af04cca1492248f81">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga01c1b6ac05d73c9b819b37800c4709cf">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaff2c1423bc25509495832b4f3987a993">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga47d7ec814909ecd655541b3b63f960b2">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA1_STR7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gadc5305ca1e4c27d41d1257917c5b3d73">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafe0452cdaa6f8bb63d1091274843333f">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac57ee1279bf09b4227c84bbed15fe6c9">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gace7edc51641cc6013556d02584f091f2">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaba621ac3a7241885a04bac756ac6668c">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga47beaed4e3db9ebbc1361104530b686c">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gacc629560b1d13e04fef00ee30d4dc87c">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga82c39fc3e720567a69e64e5846aad21a">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2_STR7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gacaafed68f435761208a8816d30908e7c">stm32/h7/nvic.h</a></li>
<li>NVIC_DMA2D_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga539f99709751bf00f11fd6051b2f4f64">stm32/h7/nvic.h</a></li>
<li>NVIC_DMAMUX1_OV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad57110d237cadae796639eabbf252c83">stm32/h7/nvic.h</a></li>
<li>NVIC_DMAMUX2_OVR_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0edd1bc4f430c1a81fd46bfb6f0cd097">stm32/h7/nvic.h</a></li>
<li>NVIC_ETH_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9185cf912e8eda8408c7da2ab531dd0f">stm32/h7/nvic.h</a></li>
<li>NVIC_ETH_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1dbd28ec61afbbc05e2d115677dde6e6">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8f8e2976c268c36904be1228f88bf742">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI15_10_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaabef8ca19335a9ee1b0dda029fd58927">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafce451f5f9d90f888d4f7dbc7d9d1b3d">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gafa9331db3c6885a9a8bcdfbd72e6999e">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4af71b42148e214e5953c3c41cb2d3f5">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga36de89aec4f8e82516b6547ef84114f5">stm32/h7/nvic.h</a></li>
<li>NVIC_EXTI9_5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga02a1d395e323d8c2b12aad7804c9dfff">stm32/h7/nvic.h</a></li>
<li>NVIC_FDCAN1_IT0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga57a46e712fa5346f27f6ef6f644279a1">stm32/h7/nvic.h</a></li>
<li>NVIC_FDCAN1_IT1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaaa7aecc99e32ccc64230a7b1bec012ef">stm32/h7/nvic.h</a></li>
<li>NVIC_FDCAN2_IT0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga95957ba61b4a5636771a6688ee9bfbcc">stm32/h7/nvic.h</a></li>
<li>NVIC_FDCAN2_IT1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5d502f32509ea9edc963f839b57a9154">stm32/h7/nvic.h</a></li>
<li>NVIC_FDCAN_CAL_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1f141f881ae360d68b8afe1d2bf19ec5">stm32/h7/nvic.h</a></li>
<li>NVIC_FLASH_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaeefe8073a5858048d96f19f1c411f571">stm32/h7/nvic.h</a></li>
<li>NVIC_FPU_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga43b46aad3d0804bc154ff689ff30e112">stm32/h7/nvic.h</a></li>
<li>NVIC_FSMC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga774e2bb10bfe72f4bdd1bf0f2d6351da">stm32/h7/nvic.h</a></li>
<li>NVIC_HARD_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaedbe55d3baf2439fb49301f0b5f9bc53">cm3/nvic.h</a></li>
<li>NVIC_HASH_RNG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga94173ec1589d9160d4f4e366a02d5777">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_FLT_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf1b699c902c4a9eff9ac3cce0f904cc4">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_MST_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6393563066fe983bd9b209891583b7ab">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_TIMA_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga41cfb176ee9b60b615452af85ff653df">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_TIMB_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae7defc93c46b3b258481d113ff1dfe70">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_TIMC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0c40f76e1b2f1a1a644dacff3bf9f20a">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_TIMD_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa22be7b07969ea5d69f6ceb789a3092d">stm32/h7/nvic.h</a></li>
<li>NVIC_HRTIM1_TIME_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4993e7ee7eac714ea769e5759d43c2d5">stm32/h7/nvic.h</a></li>
<li>NVIC_HSEM0_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga2ee5c4f951e3dc12b3aacfc8aba6a9c4">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C1_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga06c54c6b93c3e1d582e8f1feb9ed9bbc">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C1_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad8f3893d9615ab33525058f971cfc3a8">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C2_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa341f6604585f3d269e1598bfd45119f">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C2_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf98e9219274c1bc6db9f35adfc762c4a">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C3_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga5cd653d12bffe371b726aa7edc485d98">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C3_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaba23cd3a7894607ef6596c923c0c2c07">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C4_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa2ba3ce1cf0398eb6cd1bca6a2ffe549">stm32/h7/nvic.h</a></li>
<li>NVIC_I2C4_EV_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0e55148a8fb8eeab0795037c38e034f8">stm32/h7/nvic.h</a></li>
<li>NVIC_IABR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">cm3/nvic.h</a></li>
<li>NVIC_ICER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">cm3/nvic.h</a></li>
<li>NVIC_ICPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">cm3/nvic.h</a></li>
<li>NVIC_IPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">cm3/nvic.h</a></li>
<li>NVIC_IRQ_COUNT&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">stm32/h7/nvic.h</a>, <a class="el" href="dispatch_2nvic_8h.html#ab5735bab073d7a2c893b4c0b85fc5357">dispatch/nvic.h</a></li>
<li>NVIC_ISER&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">cm3/nvic.h</a></li>
<li>NVIC_ISPR&#160;:&#160;<a class="el" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">cm3/nvic.h</a></li>
<li>NVIC_JPEG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga015410a6e83ff7e501d9d4cc2f76d226">stm32/h7/nvic.h</a></li>
<li>NVIC_LP_TIM1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga19d83a7025c1dc9641002f1b3204f670">stm32/h7/nvic.h</a></li>
<li>NVIC_LPTIM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab694a1172a08f8ed8ccc5f43c4ed2e3d">stm32/h7/nvic.h</a></li>
<li>NVIC_LPTIM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga41629bb7e146672d9a0e40e89a7670b6">stm32/h7/nvic.h</a></li>
<li>NVIC_LPTIM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8b8aebcf87da98cdc1efddd10d5000a5">stm32/h7/nvic.h</a></li>
<li>NVIC_LPTIM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3fde7962affc97bcd86d1714b84f7f18">stm32/h7/nvic.h</a></li>
<li>NVIC_LPUART_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0a21be59826980459aabdb3089e90f71">stm32/h7/nvic.h</a></li>
<li>NVIC_LTDC_ER_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4ad20b1f6ed9d4cbceed53641ac031c8">stm32/h7/nvic.h</a></li>
<li>NVIC_LTDC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3a802c8eca4126f289610db7369c566a">stm32/h7/nvic.h</a></li>
<li>NVIC_MDIOS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1ca5f3a54402af834519d3481fa83b8c">stm32/h7/nvic.h</a></li>
<li>NVIC_MDIOS_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae934590c9b44f7860149d0e6495ce790">stm32/h7/nvic.h</a></li>
<li>NVIC_MDMA_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga43c10045558d48d5d3250c19b8a8d8d0">stm32/h7/nvic.h</a></li>
<li>NVIC_MEM_MANAGE_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa842b6ef46aa6cecce5d382abac75271">cm3/nvic.h</a></li>
<li>NVIC_NMI_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gabdeb6fa799341f6cf23d242d2e8e704b">cm3/nvic.h</a></li>
<li>NVIC_OTG_FS_EP1_IN_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga28a70fef1be4ef6055d4dc565246ab3c">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_FS_EP1_OUT_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1515a89ff9eb1171e8390c830bba31c1">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_FS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga8de1951cf8a3a6bf72fef421e10fd8ba">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_FS_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga2925b771253145dc7c5c7dde702f4281">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_HS_EP1_IN_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6b713e2a35b80e8d52c5e0fb92bced44">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_HS_EP1_OUT_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga74c4245555386cc0822961986a15753a">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_HS_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4cd3abc1df04fb561840945cdb92ba3c">stm32/h7/nvic.h</a></li>
<li>NVIC_OTG_HS_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga2f760534140e9eb8c5440ac117715c55">stm32/h7/nvic.h</a></li>
<li>NVIC_PENDSV_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#ga60500110edbdb7d0992e8aef8fe04b7d">cm3/nvic.h</a></li>
<li>NVIC_PVD_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga75bc2b9f83bb6fd3194686cc203c8aef">stm32/h7/nvic.h</a></li>
<li>NVIC_QUADSPI_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga226cae352990b0ef1ac6b8f5e83ecc41">stm32/h7/nvic.h</a></li>
<li>NVIC_RAMECC1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga2b527616cfae957cd602008f2a2f6071">stm32/h7/nvic.h</a></li>
<li>NVIC_RCC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabe5c5c77472e09a23c30813762ce6de2">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabd6ae0065c290991595fa06e3d8d7ec8">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf4222fd79947284f9c3fe8cc9f730379">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga10bfeb7b5a5313397cc15055d497c5fa">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga34a64e54f676e8066dfabb49b8930fbd">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga453aa462dd3a1f6a9ca0893c954db82e">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3c6544d806bd2abaea7828a392ec0351">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab87d035b371c6166876aa24b67e78407">stm32/h7/nvic.h</a></li>
<li>NVIC_RESERVED8_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga87c46f93e0b7eb0aab1193ab6bc18a1a">stm32/h7/nvic.h</a></li>
<li>NVIC_RTC_ALARM_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga726962a8b47d5dc1ae9cb99257fd16e1">stm32/h7/nvic.h</a></li>
<li>NVIC_RTC_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga58f9dced149e7cd485f14b33458cf26e">stm32/h7/nvic.h</a></li>
<li>NVIC_SAI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4944cdde51d4f44f9b60a19a2c0343db">stm32/h7/nvic.h</a></li>
<li>NVIC_SAI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gad5bf845a3c76b43c96443716a04d8d2a">stm32/h7/nvic.h</a></li>
<li>NVIC_SAI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0dda84ae6af6b1657680fc75b8571668">stm32/h7/nvic.h</a></li>
<li>NVIC_SAI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga074aaf6ea3dc69b231ed6b663578d23c">stm32/h7/nvic.h</a></li>
<li>NVIC_SDMMC1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3c628e293e1c822eb472d4e978021f16">stm32/h7/nvic.h</a></li>
<li>NVIC_SDMMC2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9ad77b2e0069a43f91b2b9718284d8cc">stm32/h7/nvic.h</a></li>
<li>NVIC_SPDIFRX_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaab7f45b0a0ad4bcbf9b5b1a80137dbe5">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa566ccef412683674023b8efafc6ea06">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0576639d843f10d786af686c91edfa04">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga01e0678b02be4b6c6d707e34d5bdeee6">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae2298c79a2de4ee13cdaa55ab7126406">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga85eafd6c5ca6b164727ad7778f8f1a7e">stm32/h7/nvic.h</a></li>
<li>NVIC_SPI6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga4973815436825bbeebf5bef107c54c1a">stm32/h7/nvic.h</a></li>
<li>NVIC_STIR&#160;:&#160;<a class="el" href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">cm3/nvic.h</a></li>
<li>NVIC_SV_CALL_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaaefda4fe69bd9acbd73c12ff2d023ad2">cm3/nvic.h</a></li>
<li>NVIC_SWPMI1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab44fafe1c4247506f6a957e06111ca05">stm32/h7/nvic.h</a></li>
<li>NVIC_SYSTICK_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gafd650ffcb7f54e1f619d2ff3b1331d1f">cm3/nvic.h</a></li>
<li>NVIC_TAMP_STAMP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gabcd0126847b7e6229660c4c37641060a">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM15_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga407ee390bb135697352f4b3a03685d11">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM16_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gac1f5754c0418ba1909e3fbee4054fd0a">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM17_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga381c15af9f43d8c5419ce1e35942bf30">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM1_BRK_TIM9_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga40ccbe7c62e00452bf3fbcc9c06cb2e3">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM1_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaa1165591628dac653b24190fa4ba33e9">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM1_TRG_COM_TIM11_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga3db69e99f3a243a4a4c144d0ec6adc6c">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM1_UP_TIM10_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga12d17864ae5acdf4bc37d41fe4640696">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga603b1515c321bb05f5e3b9cf8ab3e457">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6737861bf387040ad4eed85bc819cda9">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga67a3c925266477504d5e98ca8a3efcdb">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga0f69b1b7ee941c8389e26af84edda564">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM6_DAC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gaf0dde8aa5d050433159b81952760ee96">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga22c8e68199295b01bbbe16ed33cfda45">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM8_BRK_TIM12_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga89b38f1f667a10824dd3cea669f81a99">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM8_CC_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga9e123d5a3999b661004779a9049013a8">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM8_TRG_COM_TIM14_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gae3dc197d24cbe915729580bb06b35f09">stm32/h7/nvic.h</a></li>
<li>NVIC_TIM8_UP_TIM13_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga25741f6970fd0834f6f507ce18b92839">stm32/h7/nvic.h</a></li>
<li>NVIC_UART4_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga6bcf1012a3a6152bae6efef2ab9352c1">stm32/h7/nvic.h</a></li>
<li>NVIC_UART5_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga78631530f316c5a1052a4ff98e9ca72a">stm32/h7/nvic.h</a></li>
<li>NVIC_UART7_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga670674496d4577c81500a0811c7db856">stm32/h7/nvic.h</a></li>
<li>NVIC_UART8_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga62cf2298881ccdced2edd8eb73445027">stm32/h7/nvic.h</a></li>
<li>NVIC_USAGE_FAULT_IRQ&#160;:&#160;<a class="el" href="group__nvic__sysint.html#gaa5477aa1c88059e4a0f84622795b0ea9">cm3/nvic.h</a></li>
<li>NVIC_USART1_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga1017897ad38787de92f90354bcaa6b43">stm32/h7/nvic.h</a></li>
<li>NVIC_USART2_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga702094b52f34c73f184f097638599be7">stm32/h7/nvic.h</a></li>
<li>NVIC_USART3_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gadfba852263804648a192192995777473">stm32/h7/nvic.h</a></li>
<li>NVIC_USART6_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga40324115fc6d4ce2c05e0e68a070a68e">stm32/h7/nvic.h</a></li>
<li>NVIC_WKUP_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#gab8fb2a0b500652e2e50839f1854ffbf1">stm32/h7/nvic.h</a></li>
<li>NVIC_WWDG1_RST_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga53db6c76904e6fcba207bd951f11e898">stm32/h7/nvic.h</a></li>
<li>NVIC_WWDG_IRQ&#160;:&#160;<a class="el" href="group__CM3__nvic__defines__irqs.html#ga641965f6b9e53cf17ea72c1d3e659aff">stm32/h7/nvic.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
