
20_uart_tx_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000384  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800051c  0800051c  00002020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800051c  0800051c  00002020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800051c  0800051c  00002020  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800051c  0800051c  00002020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800051c  0800051c  0000151c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000520  08000520  00001520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08000524  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000020  08000544  00002020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08000544  0000203c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000d0a  00000000  00000000  00002050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003d8  00000000  00000000  00002d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b8  00000000  00000000  00003138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000007e  00000000  00000000  000031f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e917  00000000  00000000  0000326e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000e97  00000000  00000000  00011b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005383e  00000000  00000000  00012a1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006625a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001e0  00000000  00000000  000662a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  00066480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000020 	.word	0x20000020
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000504 	.word	0x08000504

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000024 	.word	0x20000024
 80001d4:	08000504 	.word	0x08000504

080001d8 <main>:
static void dma1_stream6_callback	(void);

char message[31] = "Hello from Stm32 DMA transfer\n\r";

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= GPIOAEN;	// enable the clock from the AHB1 bus to Port A. Write the enable bit to the Bus register0
 80001dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000214 <main+0x3c>)
 80001de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000214 <main+0x3c>)
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6313      	str	r3, [r2, #48]	@ 0x30

	// set pin 5 direction. Pin 5 is bits 10 & 11 in the MODE register
	GPIOA->MODER |= (1U<<10);	// set bit 10 to 1
 80001e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000218 <main+0x40>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000218 <main+0x40>)
 80001ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80001f2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);	// set bit 11 to 0
 80001f4:	4b08      	ldr	r3, [pc, #32]	@ (8000218 <main+0x40>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a07      	ldr	r2, [pc, #28]	@ (8000218 <main+0x40>)
 80001fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80001fe:	6013      	str	r3, [r2, #0]


	uart2_tx_init();
 8000200:	f000 f8c0 	bl	8000384 <uart2_tx_init>
	dma1_stream6_init((uint32_t)message, (uint32_t)&USART2->DR, 31);
 8000204:	4b05      	ldr	r3, [pc, #20]	@ (800021c <main+0x44>)
 8000206:	221f      	movs	r2, #31
 8000208:	4905      	ldr	r1, [pc, #20]	@ (8000220 <main+0x48>)
 800020a:	4618      	mov	r0, r3
 800020c:	f000 f84c 	bl	80002a8 <dma1_stream6_init>

	while (1)
 8000210:	bf00      	nop
 8000212:	e7fd      	b.n	8000210 <main+0x38>
 8000214:	40023800 	.word	0x40023800
 8000218:	40020000 	.word	0x40020000
 800021c:	20000000 	.word	0x20000000
 8000220:	40004404 	.word	0x40004404

08000224 <dma1_stream6_callback>:
}



static void dma1_stream6_callback(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	GPIOA->ODR |= LED_PIN;
 8000228:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <dma1_stream6_callback+0x1c>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <dma1_stream6_callback+0x1c>)
 800022e:	f043 0320 	orr.w	r3, r3, #32
 8000232:	6153      	str	r3, [r2, #20]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40020000 	.word	0x40020000

08000244 <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler()
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	if(DMA1->HISR & HISR_TCIF6)
 8000248:	4b07      	ldr	r3, [pc, #28]	@ (8000268 <DMA1_Stream6_IRQHandler+0x24>)
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000250:	2b00      	cmp	r3, #0
 8000252:	d007      	beq.n	8000264 <DMA1_Stream6_IRQHandler+0x20>
	{
		DMA1->HIFCR |= HIFCR_CTCIF6;
 8000254:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <DMA1_Stream6_IRQHandler+0x24>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	4a03      	ldr	r2, [pc, #12]	@ (8000268 <DMA1_Stream6_IRQHandler+0x24>)
 800025a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800025e:	60d3      	str	r3, [r2, #12]

		dma1_stream6_callback();
 8000260:	f7ff ffe0 	bl	8000224 <dma1_stream6_callback>
	}

}
 8000264:	bf00      	nop
 8000266:	bd80      	pop	{r7, pc}
 8000268:	40026000 	.word	0x40026000

0800026c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800026c:	b480      	push	{r7}
 800026e:	b083      	sub	sp, #12
 8000270:	af00      	add	r7, sp, #0
 8000272:	4603      	mov	r3, r0
 8000274:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800027a:	2b00      	cmp	r3, #0
 800027c:	db0b      	blt.n	8000296 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800027e:	79fb      	ldrb	r3, [r7, #7]
 8000280:	f003 021f 	and.w	r2, r3, #31
 8000284:	4907      	ldr	r1, [pc, #28]	@ (80002a4 <__NVIC_EnableIRQ+0x38>)
 8000286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028a:	095b      	lsrs	r3, r3, #5
 800028c:	2001      	movs	r0, #1
 800028e:	fa00 f202 	lsl.w	r2, r0, r2
 8000292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000296:	bf00      	nop
 8000298:	370c      	adds	r7, #12
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	e000e100 	.word	0xe000e100

080002a8 <dma1_stream6_init>:
  return ch;
}


void dma1_stream6_init(uint32_t src, uint32_t dst, uint32_t len)
{ /*  USART2_TX is connected to DMA1 Stream 6 CH 4 */
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	60f8      	str	r0, [r7, #12]
 80002b0:	60b9      	str	r1, [r7, #8]
 80002b2:	607a      	str	r2, [r7, #4]

	/* enable clock access to DMA */
	RCC->AHB1ENR |= DMA1EN;
 80002b4:	4b2f      	ldr	r3, [pc, #188]	@ (8000374 <dma1_stream6_init+0xcc>)
 80002b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002b8:	4a2e      	ldr	r2, [pc, #184]	@ (8000374 <dma1_stream6_init+0xcc>)
 80002ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002be:	6313      	str	r3, [r2, #48]	@ 0x30
	/* disable DMA1 stream 6 */
	DMA1_Stream6->CR &=~DMA_S6CR_EN;
 80002c0:	4b2d      	ldr	r3, [pc, #180]	@ (8000378 <dma1_stream6_init+0xd0>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a2c      	ldr	r2, [pc, #176]	@ (8000378 <dma1_stream6_init+0xd0>)
 80002c6:	f023 0301 	bic.w	r3, r3, #1
 80002ca:	6013      	str	r3, [r2, #0]
	/* clear all interrupt flags for stream6 */
	DMA1->HIFCR |= (1<<16);
 80002cc:	4b2b      	ldr	r3, [pc, #172]	@ (800037c <dma1_stream6_init+0xd4>)
 80002ce:	68db      	ldr	r3, [r3, #12]
 80002d0:	4a2a      	ldr	r2, [pc, #168]	@ (800037c <dma1_stream6_init+0xd4>)
 80002d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002d6:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |= (1<<18);
 80002d8:	4b28      	ldr	r3, [pc, #160]	@ (800037c <dma1_stream6_init+0xd4>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	4a27      	ldr	r2, [pc, #156]	@ (800037c <dma1_stream6_init+0xd4>)
 80002de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002e2:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |= (1<<19);
 80002e4:	4b25      	ldr	r3, [pc, #148]	@ (800037c <dma1_stream6_init+0xd4>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	4a24      	ldr	r2, [pc, #144]	@ (800037c <dma1_stream6_init+0xd4>)
 80002ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80002ee:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |= (1<<20);
 80002f0:	4b22      	ldr	r3, [pc, #136]	@ (800037c <dma1_stream6_init+0xd4>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	4a21      	ldr	r2, [pc, #132]	@ (800037c <dma1_stream6_init+0xd4>)
 80002f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002fa:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |= (1<<21);
 80002fc:	4b1f      	ldr	r3, [pc, #124]	@ (800037c <dma1_stream6_init+0xd4>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	4a1e      	ldr	r2, [pc, #120]	@ (800037c <dma1_stream6_init+0xd4>)
 8000302:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000306:	60d3      	str	r3, [r2, #12]

	/* set destination buffer */
	DMA1_Stream6->PAR = dst;
 8000308:	4a1b      	ldr	r2, [pc, #108]	@ (8000378 <dma1_stream6_init+0xd0>)
 800030a:	68bb      	ldr	r3, [r7, #8]
 800030c:	6093      	str	r3, [r2, #8]

	/* set source buffer */
	DMA1_Stream6->M0AR = src;
 800030e:	4a1a      	ldr	r2, [pc, #104]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	60d3      	str	r3, [r2, #12]

	/* set length */
	DMA1_Stream6->NDTR = len;
 8000314:	4a18      	ldr	r2, [pc, #96]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6053      	str	r3, [r2, #4]

	/* select stream6 CH4  - CHSEL bits 27:25 CH4 = 100*/
	DMA1_Stream6->CR = DMA_S6CR_CHSEL4;
 800031a:	4b17      	ldr	r3, [pc, #92]	@ (8000378 <dma1_stream6_init+0xd0>)
 800031c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000320:	601a      	str	r2, [r3, #0]

	/* enable memory increment */
	DMA1_Stream6->CR |= DMA_S6CR_MINC;
 8000322:	4b15      	ldr	r3, [pc, #84]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a14      	ldr	r2, [pc, #80]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000328:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800032c:	6013      	str	r3, [r2, #0]

	/* configure direction - mem -> periph - bits 1:0 (01) */
	DMA1_Stream6->CR |= DMA_S6CR_DIR;
 800032e:	4b12      	ldr	r3, [pc, #72]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a11      	ldr	r2, [pc, #68]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000338:	6013      	str	r3, [r2, #0]

	/* enable DMA transfer complete interrupt*/
	DMA1_Stream6->CR |= DMA_S6CR_TCIE;
 800033a:	4b0f      	ldr	r3, [pc, #60]	@ (8000378 <dma1_stream6_init+0xd0>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a0e      	ldr	r2, [pc, #56]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000340:	f043 0310 	orr.w	r3, r3, #16
 8000344:	6013      	str	r3, [r2, #0]

	/* enable direct mode & disable FIFO Mode */
	DMA1_Stream6->FCR = 0;
 8000346:	4b0c      	ldr	r3, [pc, #48]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000348:	2200      	movs	r2, #0
 800034a:	615a      	str	r2, [r3, #20]

	/* enable DMA1 stream6 CH4 */
	DMA1_Stream6->CR |= DMA_S6CR_EN;
 800034c:	4b0a      	ldr	r3, [pc, #40]	@ (8000378 <dma1_stream6_init+0xd0>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a09      	ldr	r2, [pc, #36]	@ (8000378 <dma1_stream6_init+0xd0>)
 8000352:	f043 0301 	orr.w	r3, r3, #1
 8000356:	6013      	str	r3, [r2, #0]

	/* enable uart2_tx DMA */
	USART2->CR3 |= USART2_CR3_DMAT;
 8000358:	4b09      	ldr	r3, [pc, #36]	@ (8000380 <dma1_stream6_init+0xd8>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	4a08      	ldr	r2, [pc, #32]	@ (8000380 <dma1_stream6_init+0xd8>)
 800035e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000362:	6153      	str	r3, [r2, #20]

	/* DMA interrupt and enable in NVIC  - */
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000364:	2011      	movs	r0, #17
 8000366:	f7ff ff81 	bl	800026c <__NVIC_EnableIRQ>

}
 800036a:	bf00      	nop
 800036c:	3710      	adds	r7, #16
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	40023800 	.word	0x40023800
 8000378:	400260a0 	.word	0x400260a0
 800037c:	40026000 	.word	0x40026000
 8000380:	40004400 	.word	0x40004400

08000384 <uart2_tx_init>:


}

void uart2_tx_init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	/*************** Configure the GPIO pin ***************/
	/* enable clock access to GPIOA */
	RCC->AHB1ENR |= GPIOAEN;
 8000388:	4b20      	ldr	r3, [pc, #128]	@ (800040c <uart2_tx_init+0x88>)
 800038a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800038c:	4a1f      	ldr	r2, [pc, #124]	@ (800040c <uart2_tx_init+0x88>)
 800038e:	f043 0301 	orr.w	r3, r3, #1
 8000392:	6313      	str	r3, [r2, #48]	@ 0x30

	/* set PA2 mode to alt function mode */
	GPIOA->MODER &=~(1U<<4);
 8000394:	4b1e      	ldr	r3, [pc, #120]	@ (8000410 <uart2_tx_init+0x8c>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a1d      	ldr	r2, [pc, #116]	@ (8000410 <uart2_tx_init+0x8c>)
 800039a:	f023 0310 	bic.w	r3, r3, #16
 800039e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80003a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000410 <uart2_tx_init+0x8c>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000410 <uart2_tx_init+0x8c>)
 80003a6:	f043 0320 	orr.w	r3, r3, #32
 80003aa:	6013      	str	r3, [r2, #0]

	/* set PA2 alt function type to UART_TX (AF07) (0111)(bits 8-11) */
	/* AFR has an arry of size 2, [0]for AFRL [1] for AFRH */
	GPIOA->AFR[0] |= (1U<<8);
 80003ac:	4b18      	ldr	r3, [pc, #96]	@ (8000410 <uart2_tx_init+0x8c>)
 80003ae:	6a1b      	ldr	r3, [r3, #32]
 80003b0:	4a17      	ldr	r2, [pc, #92]	@ (8000410 <uart2_tx_init+0x8c>)
 80003b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80003b8:	4b15      	ldr	r3, [pc, #84]	@ (8000410 <uart2_tx_init+0x8c>)
 80003ba:	6a1b      	ldr	r3, [r3, #32]
 80003bc:	4a14      	ldr	r2, [pc, #80]	@ (8000410 <uart2_tx_init+0x8c>)
 80003be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80003c2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80003c4:	4b12      	ldr	r3, [pc, #72]	@ (8000410 <uart2_tx_init+0x8c>)
 80003c6:	6a1b      	ldr	r3, [r3, #32]
 80003c8:	4a11      	ldr	r2, [pc, #68]	@ (8000410 <uart2_tx_init+0x8c>)
 80003ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003ce:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 80003d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000410 <uart2_tx_init+0x8c>)
 80003d2:	6a1b      	ldr	r3, [r3, #32]
 80003d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000410 <uart2_tx_init+0x8c>)
 80003d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80003da:	6213      	str	r3, [r2, #32]


	/*************** Configure the uart module ***************/
	/* enable clock access to uart2 */
	RCC->APB1ENR |= USART2EN;
 80003dc:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <uart2_tx_init+0x88>)
 80003de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003e0:	4a0a      	ldr	r2, [pc, #40]	@ (800040c <uart2_tx_init+0x88>)
 80003e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e6:	6413      	str	r3, [r2, #64]	@ 0x40

	/* configure bauderate */
	uart_set_bd(USART2,SYS_FREQ, UART_BAUDRATE);
 80003e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003ec:	4909      	ldr	r1, [pc, #36]	@ (8000414 <uart2_tx_init+0x90>)
 80003ee:	480a      	ldr	r0, [pc, #40]	@ (8000418 <uart2_tx_init+0x94>)
 80003f0:	f000 f814 	bl	800041c <uart_set_bd>

	/* configure the transfer direction */
	USART2->CR1 = CR1_TE; // Clean the UART overwrite instead of friendly programming with the |=
 80003f4:	4b08      	ldr	r3, [pc, #32]	@ (8000418 <uart2_tx_init+0x94>)
 80003f6:	2208      	movs	r2, #8
 80003f8:	60da      	str	r2, [r3, #12]

	/* enable the uart module */
	USART2->CR1 |= CR1_UE; // We have already configure the TE and defaults need to keep it with friendly programming |=
 80003fa:	4b07      	ldr	r3, [pc, #28]	@ (8000418 <uart2_tx_init+0x94>)
 80003fc:	68db      	ldr	r3, [r3, #12]
 80003fe:	4a06      	ldr	r2, [pc, #24]	@ (8000418 <uart2_tx_init+0x94>)
 8000400:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000404:	60d3      	str	r3, [r2, #12]
}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	40023800 	.word	0x40023800
 8000410:	40020000 	.word	0x40020000
 8000414:	00f42400 	.word	0x00f42400
 8000418:	40004400 	.word	0x40004400

0800041c <uart_set_bd>:
	USART2->DR = (ch & 0xFF);

}

static void uart_set_bd(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t Baudrate)
{
 800041c:	b580      	push	{r7, lr}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, Baudrate); //BRR = BaudRateRegister
 8000428:	6879      	ldr	r1, [r7, #4]
 800042a:	68b8      	ldr	r0, [r7, #8]
 800042c:	f000 f808 	bl	8000440 <compute_uart_bd>
 8000430:	4603      	mov	r3, r0
 8000432:	461a      	mov	r2, r3
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	609a      	str	r2, [r3, #8]

}
 8000438:	bf00      	nop
 800043a:	3710      	adds	r7, #16
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}

08000440 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t Baudrate)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
 8000448:	6039      	str	r1, [r7, #0]
	return (PeriphClk + (Baudrate/2U)) / Baudrate;
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	085a      	lsrs	r2, r3, #1
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	441a      	add	r2, r3
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	fbb2 f3f3 	udiv	r3, r2, r3
 8000458:	b29b      	uxth	r3, r3
}
 800045a:	4618      	mov	r0, r3
 800045c:	370c      	adds	r7, #12
 800045e:	46bd      	mov	sp, r7
 8000460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000464:	4770      	bx	lr
	...

08000468 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000468:	480d      	ldr	r0, [pc, #52]	@ (80004a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800046a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800046c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000470:	480c      	ldr	r0, [pc, #48]	@ (80004a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000472:	490d      	ldr	r1, [pc, #52]	@ (80004a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000474:	4a0d      	ldr	r2, [pc, #52]	@ (80004ac <LoopForever+0xe>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000478:	e002      	b.n	8000480 <LoopCopyDataInit>

0800047a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800047c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047e:	3304      	adds	r3, #4

08000480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000484:	d3f9      	bcc.n	800047a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000486:	4a0a      	ldr	r2, [pc, #40]	@ (80004b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000488:	4c0a      	ldr	r4, [pc, #40]	@ (80004b4 <LoopForever+0x16>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800048c:	e001      	b.n	8000492 <LoopFillZerobss>

0800048e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000490:	3204      	adds	r2, #4

08000492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000494:	d3fb      	bcc.n	800048e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000496:	f000 f811 	bl	80004bc <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 800049a:	f7ff fe9d 	bl	80001d8 <main>

0800049e <LoopForever>:

LoopForever:
  b LoopForever
 800049e:	e7fe      	b.n	800049e <LoopForever>
  ldr   r0, =_estack
 80004a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80004ac:	08000524 	.word	0x08000524
  ldr r2, =_sbss
 80004b0:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80004b4:	2000003c 	.word	0x2000003c

080004b8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC_IRQHandler>
	...

080004bc <__libc_init_array>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	4d0d      	ldr	r5, [pc, #52]	@ (80004f4 <__libc_init_array+0x38>)
 80004c0:	4c0d      	ldr	r4, [pc, #52]	@ (80004f8 <__libc_init_array+0x3c>)
 80004c2:	1b64      	subs	r4, r4, r5
 80004c4:	10a4      	asrs	r4, r4, #2
 80004c6:	2600      	movs	r6, #0
 80004c8:	42a6      	cmp	r6, r4
 80004ca:	d109      	bne.n	80004e0 <__libc_init_array+0x24>
 80004cc:	4d0b      	ldr	r5, [pc, #44]	@ (80004fc <__libc_init_array+0x40>)
 80004ce:	4c0c      	ldr	r4, [pc, #48]	@ (8000500 <__libc_init_array+0x44>)
 80004d0:	f000 f818 	bl	8000504 <_init>
 80004d4:	1b64      	subs	r4, r4, r5
 80004d6:	10a4      	asrs	r4, r4, #2
 80004d8:	2600      	movs	r6, #0
 80004da:	42a6      	cmp	r6, r4
 80004dc:	d105      	bne.n	80004ea <__libc_init_array+0x2e>
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e4:	4798      	blx	r3
 80004e6:	3601      	adds	r6, #1
 80004e8:	e7ee      	b.n	80004c8 <__libc_init_array+0xc>
 80004ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ee:	4798      	blx	r3
 80004f0:	3601      	adds	r6, #1
 80004f2:	e7f2      	b.n	80004da <__libc_init_array+0x1e>
 80004f4:	0800051c 	.word	0x0800051c
 80004f8:	0800051c 	.word	0x0800051c
 80004fc:	0800051c 	.word	0x0800051c
 8000500:	08000520 	.word	0x08000520

08000504 <_init>:
 8000504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000506:	bf00      	nop
 8000508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050a:	bc08      	pop	{r3}
 800050c:	469e      	mov	lr, r3
 800050e:	4770      	bx	lr

08000510 <_fini>:
 8000510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000512:	bf00      	nop
 8000514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000516:	bc08      	pop	{r3}
 8000518:	469e      	mov	lr, r3
 800051a:	4770      	bx	lr
