static int\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_5 -> V_4 ;\r\nstruct V_6 * V_7 = V_2 -> V_5 -> V_8 ;\r\nstruct V_9 * V_10 ;\r\nstruct V_11 * V_12 = & V_7 -> V_13 -> V_13 . V_12 ;\r\nT_1 V_14 = V_12 -> V_14 * V_15 ;\r\nT_1 V_16 = V_14 + V_12 -> V_17 - 1 ;\r\nint V_18 , V_19 ;\r\nV_10 = V_2 -> V_8 = F_2 ( sizeof( * V_10 ) , V_20 ) ;\r\nif ( ! V_10 )\r\nreturn - V_21 ;\r\nF_3 ( V_2 , & V_10 -> V_22 ) ;\r\nV_10 -> V_22 . V_23 = V_24 ;\r\nV_10 -> V_22 . V_25 = V_26 ;\r\nV_10 -> V_22 . V_27 = V_28 ;\r\nV_18 = F_4 (&chan->user, NvSema, NV_DMA_IN_MEMORY,\r\n&(struct nv_dma_v0) {\r\n.target = NV_DMA_V0_TARGET_VRAM,\r\n.access = NV_DMA_V0_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_v0),\r\n&fctx->sema) ;\r\nfor ( V_19 = 0 ; ! V_18 && V_19 < V_4 -> V_29 . V_30 ; V_19 ++ ) {\r\nstruct V_31 * V_13 = F_5 ( V_4 , V_19 ) ;\r\nT_1 V_14 = V_13 -> V_13 . V_12 . V_14 * V_15 ;\r\nT_1 V_16 = V_14 + V_13 -> V_13 . V_12 . V_17 - 1 ;\r\nV_18 = F_4 (&chan->user, NvEvoSema0 + i,\r\nNV_DMA_IN_MEMORY, &(struct nv_dma_v0) {\r\n.target = NV_DMA_V0_TARGET_VRAM,\r\n.access = NV_DMA_V0_ACCESS_RDWR,\r\n.start = start,\r\n.limit = limit,\r\n}, sizeof(struct nv_dma_v0),\r\n&fctx->head[i]) ;\r\n}\r\nif ( V_18 )\r\nF_6 ( V_2 ) ;\r\nreturn V_18 ;\r\n}\r\nint\r\nF_7 ( struct V_32 * V_5 )\r\n{\r\nstruct V_6 * V_7 ;\r\nint V_18 = 0 ;\r\nV_7 = V_5 -> V_8 = F_2 ( sizeof( * V_7 ) , V_20 ) ;\r\nif ( ! V_7 )\r\nreturn - V_21 ;\r\nV_7 -> V_22 . V_33 = V_34 ;\r\nV_7 -> V_22 . V_35 = V_36 ;\r\nV_7 -> V_22 . V_37 = F_1 ;\r\nV_7 -> V_22 . V_38 = F_6 ;\r\nV_7 -> V_22 . V_39 = 127 ;\r\nV_7 -> V_22 . V_40 = F_8 ( V_7 -> V_22 . V_39 ) ;\r\nF_9 ( & V_7 -> V_41 ) ;\r\nV_18 = F_10 ( V_5 -> V_4 , 4096 , 0x1000 , V_42 ,\r\n0 , 0x0000 , NULL , NULL , & V_7 -> V_13 ) ;\r\nif ( ! V_18 ) {\r\nV_18 = F_11 ( V_7 -> V_13 , V_42 , false ) ;\r\nif ( ! V_18 ) {\r\nV_18 = F_12 ( V_7 -> V_13 ) ;\r\nif ( V_18 )\r\nF_13 ( V_7 -> V_13 ) ;\r\n}\r\nif ( V_18 )\r\nF_14 ( NULL , & V_7 -> V_13 ) ;\r\n}\r\nif ( V_18 ) {\r\nV_34 ( V_5 ) ;\r\nreturn V_18 ;\r\n}\r\nF_15 ( V_7 -> V_13 , 0x000 , 0x00000000 ) ;\r\nreturn V_18 ;\r\n}
