
Catronic_prog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc40  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  0800ce20  0800ce20  0000de20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d390  0800d390  0000f1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d390  0800d390  0000e390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d398  0800d398  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d398  0800d398  0000e398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d39c  0800d39c  0000e39c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d3a0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e8c  200001d8  0800d578  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002064  0800d578  00010064  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002399c  00000000  00000000  0000f208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fe7  00000000  00000000  00032ba4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001de0  00000000  00000000  00037b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000172b  00000000  00000000  00039970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000238e4  00000000  00000000  0003b09b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025bdf  00000000  00000000  0005e97f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6737  00000000  00000000  0008455e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015ac95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008cf0  00000000  00000000  0015acd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  001639c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ce08 	.word	0x0800ce08

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800ce08 	.word	0x0800ce08

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <adxl_write>:
#include "ADXL343_driver.h"
#include <math.h>


static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t value)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b086      	sub	sp, #24
 8000eec:	af04      	add	r7, sp, #16
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8000ef8:	78fb      	ldrb	r3, [r7, #3]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295
 8000f00:	9302      	str	r3, [sp, #8]
 8000f02:	2301      	movs	r3, #1
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	1cbb      	adds	r3, r7, #2
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	21a6      	movs	r1, #166	@ 0xa6
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f002 f8c2 	bl	8003098 <HAL_I2C_Mem_Write>
 8000f14:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			HAL_MAX_DELAY);
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <adxl_read>:

static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t *value)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b088      	sub	sp, #32
 8000f22:	af04      	add	r7, sp, #16
 8000f24:	60f8      	str	r0, [r7, #12]
 8000f26:	460b      	mov	r3, r1
 8000f28:	607a      	str	r2, [r7, #4]
 8000f2a:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 8000f2c:	7afb      	ldrb	r3, [r7, #11]
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295
 8000f34:	9302      	str	r3, [sp, #8]
 8000f36:	2301      	movs	r3, #1
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2301      	movs	r3, #1
 8000f40:	21a6      	movs	r1, #166	@ 0xa6
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f002 f9bc 	bl	80032c0 <HAL_I2C_Mem_Read>
 8000f48:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			HAL_MAX_DELAY);
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <ADXL343_Init>:

//initialisation

uint8_t ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b084      	sub	sp, #16
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73bb      	strb	r3, [r7, #14]

	// Vrifier l'ID du capteur
	if (adxl_read(hi2c, ADXL_DEVID, &devid) != HAL_OK || devid != 0xE5)
 8000f5e:	f107 030e 	add.w	r3, r7, #14
 8000f62:	461a      	mov	r2, r3
 8000f64:	2100      	movs	r1, #0
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff ffd9 	bl	8000f1e <adxl_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d102      	bne.n	8000f78 <ADXL343_Init+0x26>
 8000f72:	7bbb      	ldrb	r3, [r7, #14]
 8000f74:	2be5      	cmp	r3, #229	@ 0xe5
 8000f76:	d001      	beq.n	8000f7c <ADXL343_Init+0x2a>
		return 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	e021      	b.n	8000fc0 <ADXL343_Init+0x6e>
	// 100 Hz
	if (adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ) != HAL_OK)
 8000f7c:	220a      	movs	r2, #10
 8000f7e:	212c      	movs	r1, #44	@ 0x2c
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f7ff ffb1 	bl	8000ee8 <adxl_write>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <ADXL343_Init+0x3e>
		return 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	e017      	b.n	8000fc0 <ADXL343_Init+0x6e>
	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8000f90:	2308      	movs	r3, #8
 8000f92:	73fb      	strb	r3, [r7, #15]
	if (adxl_write(hi2c, ADXL_DATA_FORMAT, data_format) != HAL_OK)
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
 8000f96:	461a      	mov	r2, r3
 8000f98:	2131      	movs	r1, #49	@ 0x31
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff ffa4 	bl	8000ee8 <adxl_write>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <ADXL343_Init+0x58>
		return 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e00a      	b.n	8000fc0 <ADXL343_Init+0x6e>
	// Mode mesure
	if (adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE) != HAL_OK)
 8000faa:	2208      	movs	r2, #8
 8000fac:	212d      	movs	r1, #45	@ 0x2d
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ff9a 	bl	8000ee8 <adxl_write>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <ADXL343_Init+0x6c>
		return 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	e000      	b.n	8000fc0 <ADXL343_Init+0x6e>

	return 1;
 8000fbe:	2301      	movs	r3, #1
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <ADXL343_ConfigShock>:
}

//detection de choc

HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c,float thresh_g,float dur_ms)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b08a      	sub	sp, #40	@ 0x28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	ed87 0a02 	vstr	s0, [r7, #8]
 8000fd4:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;
	//choc
	const float lsb_g = 0.0625f;
 8000fd8:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 8000fdc:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 8000fde:	edd7 6a02 	vldr	s13, [r7, #8]
 8000fe2:	ed97 7a08 	vldr	s14, [r7, #32]
 8000fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fee:	edc7 7a00 	vstr	s15, [r7]
 8000ff2:	783b      	ldrb	r3, [r7, #0]
 8000ff4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8000ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <ADXL343_ConfigShock+0x3e>
 8001000:	2301      	movs	r3, #1
 8001002:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 8001006:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800100a:	461a      	mov	r2, r3
 800100c:	211d      	movs	r1, #29
 800100e:	68f8      	ldr	r0, [r7, #12]
 8001010:	f7ff ff6a 	bl	8000ee8 <adxl_write>
 8001014:	4603      	mov	r3, r0
 8001016:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001018:	7ffb      	ldrb	r3, [r7, #31]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <ADXL343_ConfigShock+0x5a>
 800101e:	7ffb      	ldrb	r3, [r7, #31]
 8001020:	e04e      	b.n	80010c0 <ADXL343_ConfigShock+0xf8>
	//dure
	const float lsb_ms = 0.625f;
 8001022:	4b29      	ldr	r3, [pc, #164]	@ (80010c8 <ADXL343_ConfigShock+0x100>)
 8001024:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 8001026:	edd7 6a01 	vldr	s13, [r7, #4]
 800102a:	ed97 7a06 	vldr	s14, [r7, #24]
 800102e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001032:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001036:	edc7 7a00 	vstr	s15, [r7]
 800103a:	783b      	ldrb	r3, [r7, #0]
 800103c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 8001040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001044:	2b00      	cmp	r3, #0
 8001046:	d102      	bne.n	800104e <ADXL343_ConfigShock+0x86>
 8001048:	2301      	movs	r3, #1
 800104a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 800104e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001052:	461a      	mov	r2, r3
 8001054:	2121      	movs	r1, #33	@ 0x21
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff ff46 	bl	8000ee8 <adxl_write>
 800105c:	4603      	mov	r3, r0
 800105e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001060:	7ffb      	ldrb	r3, [r7, #31]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <ADXL343_ConfigShock+0xa2>
 8001066:	7ffb      	ldrb	r3, [r7, #31]
 8001068:	e02a      	b.n	80010c0 <ADXL343_ConfigShock+0xf8>

	//activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 800106a:	2207      	movs	r2, #7
 800106c:	212a      	movs	r1, #42	@ 0x2a
 800106e:	68f8      	ldr	r0, [r7, #12]
 8001070:	f7ff ff3a 	bl	8000ee8 <adxl_write>
 8001074:	4603      	mov	r3, r0
 8001076:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001078:	7ffb      	ldrb	r3, [r7, #31]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <ADXL343_ConfigShock+0xba>
 800107e:	7ffb      	ldrb	r3, [r7, #31]
 8001080:	e01e      	b.n	80010c0 <ADXL343_ConfigShock+0xf8>

	//enable l'interruption de l'adx
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 8001082:	23c0      	movs	r3, #192	@ 0xc0
 8001084:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 8001086:	7dfb      	ldrb	r3, [r7, #23]
 8001088:	461a      	mov	r2, r3
 800108a:	212e      	movs	r1, #46	@ 0x2e
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff2b 	bl	8000ee8 <adxl_write>
 8001092:	4603      	mov	r3, r0
 8001094:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001096:	7ffb      	ldrb	r3, [r7, #31]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <ADXL343_ConfigShock+0xd8>
 800109c:	7ffb      	ldrb	r3, [r7, #31]
 800109e:	e00f      	b.n	80010c0 <ADXL343_ConfigShock+0xf8>
	uint8_t int_map = 0x40;
 80010a0:	2340      	movs	r3, #64	@ 0x40
 80010a2:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 80010a4:	7dbb      	ldrb	r3, [r7, #22]
 80010a6:	461a      	mov	r2, r3
 80010a8:	212f      	movs	r1, #47	@ 0x2f
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff ff1c 	bl	8000ee8 <adxl_write>
 80010b0:	4603      	mov	r3, r0
 80010b2:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80010b4:	7ffb      	ldrb	r3, [r7, #31]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <ADXL343_ConfigShock+0xf6>
 80010ba:	7ffb      	ldrb	r3, [r7, #31]
 80010bc:	e000      	b.n	80010c0 <ADXL343_ConfigShock+0xf8>

	return HAL_OK;
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3728      	adds	r7, #40	@ 0x28
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	3f200000 	.word	0x3f200000

080010cc <ADXL343_CheckShock>:

//vrifier le choc

uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
	adxl_read(hi2c, ADXL_INT_SOURCE, &src);
 80010d8:	f107 030f 	add.w	r3, r7, #15
 80010dc:	461a      	mov	r2, r3
 80010de:	2130      	movs	r1, #48	@ 0x30
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff1c 	bl	8000f1e <adxl_read>

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	119b      	asrs	r3, r3, #6
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <Moteur_init>:
#include <math.h>
#include <stdlib.h>


void Moteur_init(Moteur_HandleTypeDef* moteur, TIM_HandleTypeDef* timer, uint32_t channel)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b084      	sub	sp, #16
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
    moteur->pwm_timer = timer;
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	68ba      	ldr	r2, [r7, #8]
 800110a:	601a      	str	r2, [r3, #0]
    moteur->channel = channel;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	605a      	str	r2, [r3, #4]
    moteur->direction = MOTEUR_STOP;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	2253      	movs	r2, #83	@ 0x53
 8001116:	721a      	strb	r2, [r3, #8]
    moteur->vitesse = 0;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]

    HAL_TIM_PWM_Start(timer, channel);
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	68b8      	ldr	r0, [r7, #8]
 8001122:	f003 fd6b 	bl	8004bfc <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Stop(timer, channel);
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	68b8      	ldr	r0, [r7, #8]
 800112a:	f004 fd23 	bl	8005b74 <HAL_TIMEx_PWMN_Stop>
}
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <Moteur_setSpeed>:


void Moteur_setSpeed(Moteur_HandleTypeDef* moteur, int percent)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b084      	sub	sp, #16
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	6039      	str	r1, [r7, #0]
    if (percent > 100)  percent = 100;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	2b64      	cmp	r3, #100	@ 0x64
 8001144:	dd01      	ble.n	800114a <Moteur_setSpeed+0x14>
 8001146:	2364      	movs	r3, #100	@ 0x64
 8001148:	603b      	str	r3, [r7, #0]
    if (percent < -100) percent = -100;
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001150:	da02      	bge.n	8001158 <Moteur_setSpeed+0x22>
 8001152:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8001156:	603b      	str	r3, [r7, #0]

    moteur->vitesse = percent;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	60da      	str	r2, [r3, #12]

    // Conversion % -> PWM
    uint32_t pwm = (abs(percent) * SPEED_MAX_PWM) / 100;
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001164:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	011a      	lsls	r2, r3, #4
 8001170:	4413      	add	r3, r2
 8001172:	60fb      	str	r3, [r7, #12]

    if (percent > 0)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	dd3b      	ble.n	80011f2 <Moteur_setSpeed+0xbc>
    {
        Moteur_setDirection(moteur, MOTEUR_AVANCER);
 800117a:	2141      	movs	r1, #65	@ 0x41
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 f880 	bl	8001282 <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <Moteur_setSpeed+0x60>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	68fa      	ldr	r2, [r7, #12]
 8001192:	635a      	str	r2, [r3, #52]	@ 0x34
    }
    else
    {
        Moteur_setDirection(moteur, MOTEUR_STOP);
    }
}
 8001194:	e071      	b.n	800127a <Moteur_setSpeed+0x144>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b04      	cmp	r3, #4
 800119c:	d105      	bne.n	80011aa <Moteur_setSpeed+0x74>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	6393      	str	r3, [r2, #56]	@ 0x38
 80011a8:	e067      	b.n	800127a <Moteur_setSpeed+0x144>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d105      	bne.n	80011be <Moteur_setSpeed+0x88>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80011bc:	e05d      	b.n	800127a <Moteur_setSpeed+0x144>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	2b0c      	cmp	r3, #12
 80011c4:	d105      	bne.n	80011d2 <Moteur_setSpeed+0x9c>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d0:	e053      	b.n	800127a <Moteur_setSpeed+0x144>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b10      	cmp	r3, #16
 80011d8:	d105      	bne.n	80011e6 <Moteur_setSpeed+0xb0>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6493      	str	r3, [r2, #72]	@ 0x48
 80011e4:	e049      	b.n	800127a <Moteur_setSpeed+0x144>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80011f0:	e043      	b.n	800127a <Moteur_setSpeed+0x144>
    else if (percent < 0)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	da3b      	bge.n	8001270 <Moteur_setSpeed+0x13a>
        Moteur_setDirection(moteur, MOTEUR_RECULER);
 80011f8:	2152      	movs	r1, #82	@ 0x52
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f000 f841 	bl	8001282 <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d105      	bne.n	8001214 <Moteur_setSpeed+0xde>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001212:	e032      	b.n	800127a <Moteur_setSpeed+0x144>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b04      	cmp	r3, #4
 800121a:	d105      	bne.n	8001228 <Moteur_setSpeed+0xf2>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	6393      	str	r3, [r2, #56]	@ 0x38
 8001226:	e028      	b.n	800127a <Moteur_setSpeed+0x144>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	2b08      	cmp	r3, #8
 800122e:	d105      	bne.n	800123c <Moteur_setSpeed+0x106>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800123a:	e01e      	b.n	800127a <Moteur_setSpeed+0x144>
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b0c      	cmp	r3, #12
 8001242:	d105      	bne.n	8001250 <Moteur_setSpeed+0x11a>
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6413      	str	r3, [r2, #64]	@ 0x40
 800124e:	e014      	b.n	800127a <Moteur_setSpeed+0x144>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	2b10      	cmp	r3, #16
 8001256:	d105      	bne.n	8001264 <Moteur_setSpeed+0x12e>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6493      	str	r3, [r2, #72]	@ 0x48
 8001262:	e00a      	b.n	800127a <Moteur_setSpeed+0x144>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800126e:	e004      	b.n	800127a <Moteur_setSpeed+0x144>
        Moteur_setDirection(moteur, MOTEUR_STOP);
 8001270:	2153      	movs	r1, #83	@ 0x53
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f000 f805 	bl	8001282 <Moteur_setDirection>
}
 8001278:	e7ff      	b.n	800127a <Moteur_setSpeed+0x144>
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}

08001282 <Moteur_setDirection>:


void Moteur_setDirection(Moteur_HandleTypeDef* moteur, char direction)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	460b      	mov	r3, r1
 800128c:	70fb      	strb	r3, [r7, #3]
    moteur->direction = direction;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	78fa      	ldrb	r2, [r7, #3]
 8001292:	721a      	strb	r2, [r3, #8]

    switch (direction)
 8001294:	78fb      	ldrb	r3, [r7, #3]
 8001296:	2b41      	cmp	r3, #65	@ 0x41
 8001298:	d002      	beq.n	80012a0 <Moteur_setDirection+0x1e>
 800129a:	2b52      	cmp	r3, #82	@ 0x52
 800129c:	d011      	beq.n	80012c2 <Moteur_setDirection+0x40>
 800129e:	e021      	b.n	80012e4 <Moteur_setDirection+0x62>
    {
        case MOTEUR_AVANCER:
            HAL_TIM_PWM_Start(moteur->pwm_timer, moteur->channel);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	4619      	mov	r1, r3
 80012aa:	4610      	mov	r0, r2
 80012ac:	f003 fca6 	bl	8004bfc <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	4619      	mov	r1, r3
 80012ba:	4610      	mov	r0, r2
 80012bc:	f004 fc5a 	bl	8005b74 <HAL_TIMEx_PWMN_Stop>
            break;
 80012c0:	e058      	b.n	8001374 <Moteur_setDirection+0xf2>

        case MOTEUR_RECULER:
            HAL_TIMEx_PWMN_Start(moteur->pwm_timer, moteur->channel);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	4619      	mov	r1, r3
 80012cc:	4610      	mov	r0, r2
 80012ce:	f004 fb9d 	bl	8005a0c <HAL_TIMEx_PWMN_Start>
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4619      	mov	r1, r3
 80012dc:	4610      	mov	r0, r2
 80012de:	f003 fd8d 	bl	8004dfc <HAL_TIM_PWM_Stop>
            break;
 80012e2:	e047      	b.n	8001374 <Moteur_setDirection+0xf2>

        case MOTEUR_STOP:
        default:
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	4619      	mov	r1, r3
 80012ee:	4610      	mov	r0, r2
 80012f0:	f003 fd84 	bl	8004dfc <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	4619      	mov	r1, r3
 80012fe:	4610      	mov	r0, r2
 8001300:	f004 fc38 	bl	8005b74 <HAL_TIMEx_PWMN_Stop>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d105      	bne.n	8001318 <Moteur_setDirection+0x96>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2200      	movs	r2, #0
 8001314:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001316:	e02c      	b.n	8001372 <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	2b04      	cmp	r3, #4
 800131e:	d105      	bne.n	800132c <Moteur_setDirection+0xaa>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	2300      	movs	r3, #0
 8001328:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 800132a:	e022      	b.n	8001372 <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b08      	cmp	r3, #8
 8001332:	d105      	bne.n	8001340 <Moteur_setDirection+0xbe>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	2300      	movs	r3, #0
 800133c:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 800133e:	e018      	b.n	8001372 <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	2b0c      	cmp	r3, #12
 8001346:	d105      	bne.n	8001354 <Moteur_setDirection+0xd2>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	2300      	movs	r3, #0
 8001350:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 8001352:	e00e      	b.n	8001372 <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b10      	cmp	r3, #16
 800135a:	d105      	bne.n	8001368 <Moteur_setDirection+0xe6>
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	2300      	movs	r3, #0
 8001364:	6493      	str	r3, [r2, #72]	@ 0x48
            break;
 8001366:	e004      	b.n	8001372 <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	2300      	movs	r3, #0
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
            break;
 8001372:	bf00      	nop
    }
}
 8001374:	bf00      	nop
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <Moteur_stop>:


void Moteur_stop(Moteur_HandleTypeDef* moteur)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
    Moteur_setDirection(moteur, MOTEUR_STOP);
 8001384:	2153      	movs	r1, #83	@ 0x53
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff ff7b 	bl	8001282 <Moteur_setDirection>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d105      	bne.n	80013a0 <Moteur_stop+0x24>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2200      	movs	r2, #0
 800139c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800139e:	e02c      	b.n	80013fa <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	2b04      	cmp	r3, #4
 80013a6:	d105      	bne.n	80013b4 <Moteur_stop+0x38>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	2300      	movs	r3, #0
 80013b0:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80013b2:	e022      	b.n	80013fa <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b08      	cmp	r3, #8
 80013ba:	d105      	bne.n	80013c8 <Moteur_stop+0x4c>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	2300      	movs	r3, #0
 80013c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80013c6:	e018      	b.n	80013fa <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b0c      	cmp	r3, #12
 80013ce:	d105      	bne.n	80013dc <Moteur_stop+0x60>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	2300      	movs	r3, #0
 80013d8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80013da:	e00e      	b.n	80013fa <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b10      	cmp	r3, #16
 80013e2:	d105      	bne.n	80013f0 <Moteur_stop+0x74>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	2300      	movs	r3, #0
 80013ec:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80013ee:	e004      	b.n	80013fa <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	2300      	movs	r3, #0
 80013f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80013fa:	bf00      	nop
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <Robot_Init>:


void Robot_Init(h_Robot* robot, Moteur_HandleTypeDef* moteurD, Moteur_HandleTypeDef* moteurG)
{
 8001402:	b480      	push	{r7}
 8001404:	b085      	sub	sp, #20
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
    robot->moteur_droite = moteurD;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	68ba      	ldr	r2, [r7, #8]
 8001412:	611a      	str	r2, [r3, #16]
    robot->moteur_gauche = moteurG;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	615a      	str	r2, [r3, #20]

    robot->vitesse = 0;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
    robot->omega = 0;
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
    robot->theta = 0;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	609a      	str	r2, [r3, #8]
    robot->direction = MOTEUR_STOP;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2253      	movs	r2, #83	@ 0x53
 8001436:	731a      	strb	r2, [r3, #12]
}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <Robot_Start>:


// AVANCER
void Robot_Start(h_Robot* robot, int vitesse_percent)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
    Moteur_setSpeed(robot->moteur_droite,   vitesse_percent);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	6839      	ldr	r1, [r7, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fe6e 	bl	8001136 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche,  -vitesse_percent);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	425b      	negs	r3, r3
 8001462:	4619      	mov	r1, r3
 8001464:	4610      	mov	r0, r2
 8001466:	f7ff fe66 	bl	8001136 <Moteur_setSpeed>
    robot->direction = MOTEUR_AVANCER;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2241      	movs	r2, #65	@ 0x41
 800146e:	731a      	strb	r2, [r3, #12]
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <Robot_Recule>:


// RECULER
void Robot_Recule(h_Robot* robot, int vitesse_percent)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
    Moteur_setSpeed(robot->moteur_droite, -vitesse_percent);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	691a      	ldr	r2, [r3, #16]
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	425b      	negs	r3, r3
 800148a:	4619      	mov	r1, r3
 800148c:	4610      	mov	r0, r2
 800148e:	f7ff fe52 	bl	8001136 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche,  vitesse_percent);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fe4c 	bl	8001136 <Moteur_setSpeed>
    robot->direction = MOTEUR_RECULER;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2252      	movs	r2, #82	@ 0x52
 80014a2:	731a      	strb	r2, [r3, #12]
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <Robot_Stop>:


void Robot_Stop(h_Robot* robot)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
    Moteur_stop(robot->moteur_droite);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	691b      	ldr	r3, [r3, #16]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff5f 	bl	800137c <Moteur_stop>
    Moteur_stop(robot->moteur_gauche);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695b      	ldr	r3, [r3, #20]
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff ff5a 	bl	800137c <Moteur_stop>
    robot->direction = MOTEUR_STOP;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2253      	movs	r2, #83	@ 0x53
 80014cc:	731a      	strb	r2, [r3, #12]
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <MX_FREERTOS_Init+0x18>)
 80014de:	2100      	movs	r1, #0
 80014e0:	4804      	ldr	r0, [pc, #16]	@ (80014f4 <MX_FREERTOS_Init+0x1c>)
 80014e2:	f005 ffe1 	bl	80074a8 <osThreadNew>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4a03      	ldr	r2, [pc, #12]	@ (80014f8 <MX_FREERTOS_Init+0x20>)
 80014ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	0800cfb8 	.word	0x0800cfb8
 80014f4:	080014fd 	.word	0x080014fd
 80014f8:	200001f4 	.word	0x200001f4

080014fc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001504:	2001      	movs	r0, #1
 8001506:	f006 f861 	bl	80075cc <osDelay>
 800150a:	e7fb      	b.n	8001504 <StartDefaultTask+0x8>

0800150c <BorderSensor_Read>:
#include "border_sensors.h"
#include "main.h"

uint8_t BorderSensor_Read(GPIO_TypeDef* PORT, uint16_t PIN)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
    return (HAL_GPIO_ReadPin(PORT, PIN) == GPIO_PIN_RESET);
 8001518:	887b      	ldrh	r3, [r7, #2]
 800151a:	4619      	mov	r1, r3
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f001 fcef 	bl	8002f00 <HAL_GPIO_ReadPin>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	bf0c      	ite	eq
 8001528:	2301      	moveq	r3, #1
 800152a:	2300      	movne	r3, #0
 800152c:	b2db      	uxtb	r3, r3
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <BorderSensors_GetDirection>:

BorderDirection_t BorderSensors_GetDirection(void)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
    // Lecture des 4 capteurs
    uint8_t avant_gauche     = BorderSensor_Read(GPIOA, GPIO_PIN_0); // PA0
 800153c:	2101      	movs	r1, #1
 800153e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001542:	f7ff ffe3 	bl	800150c <BorderSensor_Read>
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
    uint8_t avant_droite     = BorderSensor_Read(GPIOA, GPIO_PIN_1); // PA1
 800154a:	2102      	movs	r1, #2
 800154c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001550:	f7ff ffdc 	bl	800150c <BorderSensor_Read>
 8001554:	4603      	mov	r3, r0
 8001556:	71bb      	strb	r3, [r7, #6]
    uint8_t arriere_gauche   = BorderSensor_Read(GPIOA, GPIO_PIN_4); // PA4
 8001558:	2110      	movs	r1, #16
 800155a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155e:	f7ff ffd5 	bl	800150c <BorderSensor_Read>
 8001562:	4603      	mov	r3, r0
 8001564:	717b      	strb	r3, [r7, #5]
    uint8_t arriere_droite   = BorderSensor_Read(GPIOA, GPIO_PIN_5); // PA5
 8001566:	2120      	movs	r1, #32
 8001568:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800156c:	f7ff ffce 	bl	800150c <BorderSensor_Read>
 8001570:	4603      	mov	r3, r0
 8001572:	713b      	strb	r3, [r7, #4]

    // Priorit : si plusieurs dtectent, tu peux dfinir ta logique
    if (avant_gauche)   return BORDER_AVANT_GAUCHE;
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <BorderSensors_GetDirection+0x48>
 800157a:	2301      	movs	r3, #1
 800157c:	e00f      	b.n	800159e <BorderSensors_GetDirection+0x68>
    if (avant_droite)   return BORDER_AVANT_DROITE;
 800157e:	79bb      	ldrb	r3, [r7, #6]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <BorderSensors_GetDirection+0x52>
 8001584:	2302      	movs	r3, #2
 8001586:	e00a      	b.n	800159e <BorderSensors_GetDirection+0x68>
    if (arriere_gauche) return BORDER_ARRIERE_GAUCHE;
 8001588:	797b      	ldrb	r3, [r7, #5]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <BorderSensors_GetDirection+0x5c>
 800158e:	2303      	movs	r3, #3
 8001590:	e005      	b.n	800159e <BorderSensors_GetDirection+0x68>
    if (arriere_droite) return BORDER_ARRIERE_DROITE;
 8001592:	793b      	ldrb	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <BorderSensors_GetDirection+0x66>
 8001598:	2304      	movs	r3, #4
 800159a:	e000      	b.n	800159e <BorderSensors_GetDirection+0x68>

    return BORDER_NONE;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b088      	sub	sp, #32
 80015ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 030c 	add.w	r3, r7, #12
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	4a2f      	ldr	r2, [pc, #188]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015c4:	f043 0304 	orr.w	r3, r3, #4
 80015c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	f003 0304 	and.w	r3, r3, #4
 80015d2:	60bb      	str	r3, [r7, #8]
 80015d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	4a29      	ldr	r2, [pc, #164]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015e2:	4b27      	ldr	r3, [pc, #156]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	4b24      	ldr	r3, [pc, #144]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	4a23      	ldr	r2, [pc, #140]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015f4:	f043 0302 	orr.w	r3, r3, #2
 80015f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fa:	4b21      	ldr	r3, [pc, #132]	@ (8001680 <MX_GPIO_Init+0xd8>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800160c:	481d      	ldr	r0, [pc, #116]	@ (8001684 <MX_GPIO_Init+0xdc>)
 800160e:	f001 fc8f 	bl	8002f30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001612:	2200      	movs	r2, #0
 8001614:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001618:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800161c:	f001 fc88 	bl	8002f30 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin;
 8001620:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001624:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	4619      	mov	r1, r3
 8001638:	4812      	ldr	r0, [pc, #72]	@ (8001684 <MX_GPIO_Init+0xdc>)
 800163a:	f001 fadf 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = BORDER_1_Pin|BORDER_2_Pin|BORDER_4_Pin|BORDER_3_Pin
 800163e:	23f3      	movs	r3, #243	@ 0xf3
 8001640:	60fb      	str	r3, [r7, #12]
                          |INT2_ACC_Pin|INT1_ACC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	4619      	mov	r1, r3
 8001650:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001654:	f001 fad2 	bl	8002bfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001658:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800165c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165e:	2301      	movs	r3, #1
 8001660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001666:	2300      	movs	r3, #0
 8001668:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	4619      	mov	r1, r3
 8001670:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001674:	f001 fac2 	bl	8002bfc <HAL_GPIO_Init>

}
 8001678:	bf00      	nop
 800167a:	3720      	adds	r7, #32
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40021000 	.word	0x40021000
 8001684:	48000800 	.word	0x48000800

08001688 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <MX_I2C1_Init+0x74>)
 800168e:	4a1c      	ldr	r2, [pc, #112]	@ (8001700 <MX_I2C1_Init+0x78>)
 8001690:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001692:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_I2C1_Init+0x74>)
 8001694:	4a1b      	ldr	r2, [pc, #108]	@ (8001704 <MX_I2C1_Init+0x7c>)
 8001696:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001698:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <MX_I2C1_Init+0x74>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800169e:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016a0:	2201      	movs	r2, #1
 80016a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016aa:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016b6:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016bc:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016be:	2200      	movs	r2, #0
 80016c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016c2:	480e      	ldr	r0, [pc, #56]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016c4:	f001 fc4c 	bl	8002f60 <HAL_I2C_Init>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016ce:	f000 f93d 	bl	800194c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016d2:	2100      	movs	r1, #0
 80016d4:	4809      	ldr	r0, [pc, #36]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016d6:	f002 f9cf 	bl	8003a78 <HAL_I2CEx_ConfigAnalogFilter>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016e0:	f000 f934 	bl	800194c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016e4:	2100      	movs	r1, #0
 80016e6:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_I2C1_Init+0x74>)
 80016e8:	f002 fa11 	bl	8003b0e <HAL_I2CEx_ConfigDigitalFilter>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016f2:	f000 f92b 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200001f8 	.word	0x200001f8
 8001700:	40005400 	.word	0x40005400
 8001704:	00503d58 	.word	0x00503d58

08001708 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b09a      	sub	sp, #104	@ 0x68
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001720:	f107 0310 	add.w	r3, r7, #16
 8001724:	2244      	movs	r2, #68	@ 0x44
 8001726:	2100      	movs	r1, #0
 8001728:	4618      	mov	r0, r3
 800172a:	f009 fcdd 	bl	800b0e8 <memset>
  if(i2cHandle->Instance==I2C1)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a1f      	ldr	r2, [pc, #124]	@ (80017b0 <HAL_I2C_MspInit+0xa8>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d136      	bne.n	80017a6 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001738:	2340      	movs	r3, #64	@ 0x40
 800173a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	4618      	mov	r0, r3
 8001746:	f003 f811 	bl	800476c <HAL_RCCEx_PeriphCLKConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001750:	f000 f8fc 	bl	800194c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	4a16      	ldr	r2, [pc, #88]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 800175a:	f043 0302 	orr.w	r3, r3, #2
 800175e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001760:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800176c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001770:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001772:	2312      	movs	r3, #18
 8001774:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001776:	2300      	movs	r3, #0
 8001778:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177a:	2300      	movs	r3, #0
 800177c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800177e:	2304      	movs	r3, #4
 8001780:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001782:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001786:	4619      	mov	r1, r3
 8001788:	480b      	ldr	r0, [pc, #44]	@ (80017b8 <HAL_I2C_MspInit+0xb0>)
 800178a:	f001 fa37 	bl	8002bfc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	4a08      	ldr	r2, [pc, #32]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 8001794:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001798:	6593      	str	r3, [r2, #88]	@ 0x58
 800179a:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_I2C_MspInit+0xac>)
 800179c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017a6:	bf00      	nop
 80017a8:	3768      	adds	r7, #104	@ 0x68
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40005400 	.word	0x40005400
 80017b4:	40021000 	.word	0x40021000
 80017b8:	48000400 	.word	0x48000400

080017bc <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80017c4:	1d39      	adds	r1, r7, #4
 80017c6:	f04f 33ff 	mov.w	r3, #4294967295
 80017ca:	2201      	movs	r2, #1
 80017cc:	4803      	ldr	r0, [pc, #12]	@ (80017dc <__io_putchar+0x20>)
 80017ce:	f004 fbb2 	bl	8005f36 <HAL_UART_Transmit>
	return ch;
 80017d2:	687b      	ldr	r3, [r7, #4]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000374 	.word	0x20000374

080017e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e6:	f000 ffc8 	bl	800277a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ea:	f000 f86f 	bl	80018cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ee:	f7ff fedb 	bl	80015a8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80017f2:	f7ff ff49 	bl	8001688 <MX_I2C1_Init>
  MX_TIM3_Init();
 80017f6:	f000 fb6b 	bl	8001ed0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80017fa:	f000 fbbf 	bl	8001f7c <MX_TIM4_Init>
  MX_TIM1_Init();
 80017fe:	f000 fac7 	bl	8001d90 <MX_TIM1_Init>
  MX_UART4_Init();
 8001802:	f000 fd1b 	bl	800223c <MX_UART4_Init>
  MX_USART2_UART_Init();
 8001806:	f000 fdb1 	bl	800236c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800180a:	f000 fdfb 	bl	8002404 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800180e:	f000 fd61 	bl	80022d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  Moteur_init(&moteurD, &htim1, TIM_CHANNEL_1);
 8001812:	2200      	movs	r2, #0
 8001814:	4921      	ldr	r1, [pc, #132]	@ (800189c <main+0xbc>)
 8001816:	4822      	ldr	r0, [pc, #136]	@ (80018a0 <main+0xc0>)
 8001818:	f7ff fc6f 	bl	80010fa <Moteur_init>
  Moteur_init(&moteurG, &htim1, TIM_CHANNEL_2);
 800181c:	2204      	movs	r2, #4
 800181e:	491f      	ldr	r1, [pc, #124]	@ (800189c <main+0xbc>)
 8001820:	4820      	ldr	r0, [pc, #128]	@ (80018a4 <main+0xc4>)
 8001822:	f7ff fc6a 	bl	80010fa <Moteur_init>

  Robot_Init(&hrob, &moteurD, &moteurG);
 8001826:	4a1f      	ldr	r2, [pc, #124]	@ (80018a4 <main+0xc4>)
 8001828:	491d      	ldr	r1, [pc, #116]	@ (80018a0 <main+0xc0>)
 800182a:	481f      	ldr	r0, [pc, #124]	@ (80018a8 <main+0xc8>)
 800182c:	f7ff fde9 	bl	8001402 <Robot_Init>
  printf("Robot Init OK\r\n");
 8001830:	481e      	ldr	r0, [pc, #120]	@ (80018ac <main+0xcc>)
 8001832:	f009 fb79 	bl	800af28 <puts>

  mutexSensors = xSemaphoreCreateMutex();
 8001836:	2001      	movs	r0, #1
 8001838:	f006 f92b 	bl	8007a92 <xQueueCreateMutex>
 800183c:	4603      	mov	r3, r0
 800183e:	4a1c      	ldr	r2, [pc, #112]	@ (80018b0 <main+0xd0>)
 8001840:	6013      	str	r3, [r2, #0]
  if (mutexSensors == NULL)
 8001842:	4b1b      	ldr	r3, [pc, #108]	@ (80018b0 <main+0xd0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d104      	bne.n	8001854 <main+0x74>
  {
      printf("Erreur Mutex !\r\n");
 800184a:	481a      	ldr	r0, [pc, #104]	@ (80018b4 <main+0xd4>)
 800184c:	f009 fb6c 	bl	800af28 <puts>
      while(1);
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <main+0x70>
  }
   //TEST tasks
   xTaskCreate(BorderTask, "Border", 256, NULL, 3, NULL);
 8001854:	2300      	movs	r3, #0
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	2303      	movs	r3, #3
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2300      	movs	r3, #0
 800185e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001862:	4915      	ldr	r1, [pc, #84]	@ (80018b8 <main+0xd8>)
 8001864:	4815      	ldr	r0, [pc, #84]	@ (80018bc <main+0xdc>)
 8001866:	f006 fea5 	bl	80085b4 <xTaskCreate>
   xTaskCreate(ShockTask, "Shock", 256, NULL, 2, NULL);
 800186a:	2300      	movs	r3, #0
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	2302      	movs	r3, #2
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	2300      	movs	r3, #0
 8001874:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001878:	4911      	ldr	r1, [pc, #68]	@ (80018c0 <main+0xe0>)
 800187a:	4812      	ldr	r0, [pc, #72]	@ (80018c4 <main+0xe4>)
 800187c:	f006 fe9a 	bl	80085b4 <xTaskCreate>

   printf("Taches FreeRTOS creees.\r\n");
 8001880:	4811      	ldr	r0, [pc, #68]	@ (80018c8 <main+0xe8>)
 8001882:	f009 fb51 	bl	800af28 <puts>
   vTaskStartScheduler();
 8001886:	f007 f811 	bl	80088ac <vTaskStartScheduler>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800188a:	f005 fdc3 	bl	8007414 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800188e:	f7ff fe23 	bl	80014d8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001892:	f005 fde3 	bl	800745c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
 8001896:	bf00      	nop
 8001898:	e7fd      	b.n	8001896 <main+0xb6>
 800189a:	bf00      	nop
 800189c:	20000290 	.word	0x20000290
 80018a0:	2000024c 	.word	0x2000024c
 80018a4:	2000025c 	.word	0x2000025c
 80018a8:	2000026c 	.word	0x2000026c
 80018ac:	0800ce2c 	.word	0x0800ce2c
 80018b0:	20000284 	.word	0x20000284
 80018b4:	0800ce3c 	.word	0x0800ce3c
 80018b8:	0800ce4c 	.word	0x0800ce4c
 80018bc:	08001959 	.word	0x08001959
 80018c0:	0800ce54 	.word	0x0800ce54
 80018c4:	08001a41 	.word	0x08001a41
 80018c8:	0800ce5c 	.word	0x0800ce5c

080018cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b094      	sub	sp, #80	@ 0x50
 80018d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d2:	f107 0318 	add.w	r3, r7, #24
 80018d6:	2238      	movs	r2, #56	@ 0x38
 80018d8:	2100      	movs	r1, #0
 80018da:	4618      	mov	r0, r3
 80018dc:	f009 fc04 	bl	800b0e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]
 80018ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018ee:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80018f2:	f002 f959 	bl	8003ba8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018f6:	2302      	movs	r3, #2
 80018f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001900:	2340      	movs	r3, #64	@ 0x40
 8001902:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001904:	2300      	movs	r3, #0
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001908:	f107 0318 	add.w	r3, r7, #24
 800190c:	4618      	mov	r0, r3
 800190e:	f002 f9ff 	bl	8003d10 <HAL_RCC_OscConfig>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001918:	f000 f818 	bl	800194c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800191c:	230f      	movs	r3, #15
 800191e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001920:	2301      	movs	r3, #1
 8001922:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001924:	2300      	movs	r3, #0
 8001926:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001928:	2300      	movs	r3, #0
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f002 fcfd 	bl	8004334 <HAL_RCC_ClockConfig>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001940:	f000 f804 	bl	800194c <Error_Handler>
  }
}
 8001944:	bf00      	nop
 8001946:	3750      	adds	r7, #80	@ 0x50
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001950:	b672      	cpsid	i
}
 8001952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <Error_Handler+0x8>

08001958 <BorderTask>:
extern h_Robot hrob;
uint8_t shock_detected = 0;
BorderDirection_t border_dir = BORDER_NONE;

void BorderTask(void *argument)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        BorderDirection_t d = BorderSensors_GetDirection();
 8001960:	f7ff fde9 	bl	8001536 <BorderSensors_GetDirection>
 8001964:	4603      	mov	r3, r0
 8001966:	73fb      	strb	r3, [r7, #15]

        xSemaphoreTake(mutexSensors, portMAX_DELAY);
 8001968:	4b2e      	ldr	r3, [pc, #184]	@ (8001a24 <BorderTask+0xcc>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f04f 31ff 	mov.w	r1, #4294967295
 8001970:	4618      	mov	r0, r3
 8001972:	f006 fb29 	bl	8007fc8 <xQueueSemaphoreTake>
        border_dir = d;
 8001976:	4a2c      	ldr	r2, [pc, #176]	@ (8001a28 <BorderTask+0xd0>)
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	7013      	strb	r3, [r2, #0]
        xSemaphoreGive(mutexSensors);
 800197c:	4b29      	ldr	r3, [pc, #164]	@ (8001a24 <BorderTask+0xcc>)
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	2300      	movs	r3, #0
 8001982:	2200      	movs	r2, #0
 8001984:	2100      	movs	r1, #0
 8001986:	f006 f89d 	bl	8007ac4 <xQueueGenericSend>

        switch(d)
 800198a:	7bfb      	ldrb	r3, [r7, #15]
 800198c:	3b01      	subs	r3, #1
 800198e:	2b03      	cmp	r3, #3
 8001990:	d842      	bhi.n	8001a18 <BorderTask+0xc0>
 8001992:	a201      	add	r2, pc, #4	@ (adr r2, 8001998 <BorderTask+0x40>)
 8001994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001998:	080019a9 	.word	0x080019a9
 800199c:	080019c5 	.word	0x080019c5
 80019a0:	080019e1 	.word	0x080019e1
 80019a4:	080019fd 	.word	0x080019fd
        {
            case BORDER_AVANT_GAUCHE: // PA0 - capteur3
                printf("Avant Gauche detecte  Recule\r\n");
 80019a8:	4820      	ldr	r0, [pc, #128]	@ (8001a2c <BorderTask+0xd4>)
 80019aa:	f009 fabd 	bl	800af28 <puts>
                Robot_Recule(&hrob, 40);
 80019ae:	2128      	movs	r1, #40	@ 0x28
 80019b0:	481f      	ldr	r0, [pc, #124]	@ (8001a30 <BorderTask+0xd8>)
 80019b2:	f7ff fd61 	bl	8001478 <Robot_Recule>
                vTaskDelay(pdMS_TO_TICKS(100));
 80019b6:	2064      	movs	r0, #100	@ 0x64
 80019b8:	f006 ff42 	bl	8008840 <vTaskDelay>
                Robot_Stop(&hrob);
 80019bc:	481c      	ldr	r0, [pc, #112]	@ (8001a30 <BorderTask+0xd8>)
 80019be:	f7ff fd75 	bl	80014ac <Robot_Stop>
                break;
 80019c2:	e02a      	b.n	8001a1a <BorderTask+0xc2>

            case BORDER_AVANT_DROITE: // PA1 - capteur2
                printf("Avant Droite detecte  Recule\r\n");
 80019c4:	481b      	ldr	r0, [pc, #108]	@ (8001a34 <BorderTask+0xdc>)
 80019c6:	f009 faaf 	bl	800af28 <puts>
                Robot_Recule(&hrob, 40);
 80019ca:	2128      	movs	r1, #40	@ 0x28
 80019cc:	4818      	ldr	r0, [pc, #96]	@ (8001a30 <BorderTask+0xd8>)
 80019ce:	f7ff fd53 	bl	8001478 <Robot_Recule>
                vTaskDelay(pdMS_TO_TICKS(100));
 80019d2:	2064      	movs	r0, #100	@ 0x64
 80019d4:	f006 ff34 	bl	8008840 <vTaskDelay>
                Robot_Stop(&hrob);
 80019d8:	4815      	ldr	r0, [pc, #84]	@ (8001a30 <BorderTask+0xd8>)
 80019da:	f7ff fd67 	bl	80014ac <Robot_Stop>
                break;
 80019de:	e01c      	b.n	8001a1a <BorderTask+0xc2>

            case BORDER_ARRIERE_GAUCHE: // PA4 - capteur4
                printf("Arrire Gauche detecte  Avance\r\n");
 80019e0:	4815      	ldr	r0, [pc, #84]	@ (8001a38 <BorderTask+0xe0>)
 80019e2:	f009 faa1 	bl	800af28 <puts>
                Robot_Start(&hrob, 40);
 80019e6:	2128      	movs	r1, #40	@ 0x28
 80019e8:	4811      	ldr	r0, [pc, #68]	@ (8001a30 <BorderTask+0xd8>)
 80019ea:	f7ff fd2b 	bl	8001444 <Robot_Start>
                vTaskDelay(pdMS_TO_TICKS(100));
 80019ee:	2064      	movs	r0, #100	@ 0x64
 80019f0:	f006 ff26 	bl	8008840 <vTaskDelay>
                Robot_Stop(&hrob);
 80019f4:	480e      	ldr	r0, [pc, #56]	@ (8001a30 <BorderTask+0xd8>)
 80019f6:	f7ff fd59 	bl	80014ac <Robot_Stop>
                break;
 80019fa:	e00e      	b.n	8001a1a <BorderTask+0xc2>

            case BORDER_ARRIERE_DROITE: // PA5 - capteur1
                printf("Arrire Droite detecte  Avance\r\n");
 80019fc:	480f      	ldr	r0, [pc, #60]	@ (8001a3c <BorderTask+0xe4>)
 80019fe:	f009 fa93 	bl	800af28 <puts>
                Robot_Start(&hrob, 40);
 8001a02:	2128      	movs	r1, #40	@ 0x28
 8001a04:	480a      	ldr	r0, [pc, #40]	@ (8001a30 <BorderTask+0xd8>)
 8001a06:	f7ff fd1d 	bl	8001444 <Robot_Start>
                vTaskDelay(pdMS_TO_TICKS(100));
 8001a0a:	2064      	movs	r0, #100	@ 0x64
 8001a0c:	f006 ff18 	bl	8008840 <vTaskDelay>
                Robot_Stop(&hrob);
 8001a10:	4807      	ldr	r0, [pc, #28]	@ (8001a30 <BorderTask+0xd8>)
 8001a12:	f7ff fd4b 	bl	80014ac <Robot_Stop>
                break;
 8001a16:	e000      	b.n	8001a1a <BorderTask+0xc2>

            case BORDER_NONE:
            default:
                break;
 8001a18:	bf00      	nop
        }

        vTaskDelay(pdMS_TO_TICKS(50));
 8001a1a:	2032      	movs	r0, #50	@ 0x32
 8001a1c:	f006 ff10 	bl	8008840 <vTaskDelay>
    {
 8001a20:	e79e      	b.n	8001960 <BorderTask+0x8>
 8001a22:	bf00      	nop
 8001a24:	20000284 	.word	0x20000284
 8001a28:	20000289 	.word	0x20000289
 8001a2c:	0800ce78 	.word	0x0800ce78
 8001a30:	2000026c 	.word	0x2000026c
 8001a34:	0800ce9c 	.word	0x0800ce9c
 8001a38:	0800cec0 	.word	0x0800cec0
 8001a3c:	0800cee4 	.word	0x0800cee4

08001a40 <ShockTask>:
}



void ShockTask(void *argument)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
    printf("\r\n accelerometre (FreeRTOS) \r\n");
 8001a48:	482d      	ldr	r0, [pc, #180]	@ (8001b00 <ShockTask+0xc0>)
 8001a4a:	f009 fa6d 	bl	800af28 <puts>

    HAL_StatusTypeDef ret;

    ret = ADXL343_Init(&hi2c1);
 8001a4e:	482d      	ldr	r0, [pc, #180]	@ (8001b04 <ShockTask+0xc4>)
 8001a50:	f7ff fa7f 	bl	8000f52 <ADXL343_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <ShockTask+0x26>
        printf("ADXL343_Init ERROR !\r\n");
 8001a5e:	482a      	ldr	r0, [pc, #168]	@ (8001b08 <ShockTask+0xc8>)
 8001a60:	f009 fa62 	bl	800af28 <puts>
 8001a64:	e002      	b.n	8001a6c <ShockTask+0x2c>
    } else {
        printf("ADXL343_Init OK\r\n");
 8001a66:	4829      	ldr	r0, [pc, #164]	@ (8001b0c <ShockTask+0xcc>)
 8001a68:	f009 fa5e 	bl	800af28 <puts>
    }

    ret = ADXL343_ConfigShock(&hi2c1, 0.3f, 50.0f);
 8001a6c:	ed9f 1b20 	vldr	d1, [pc, #128]	@ 8001af0 <ShockTask+0xb0>
 8001a70:	ed9f 0b21 	vldr	d0, [pc, #132]	@ 8001af8 <ShockTask+0xb8>
 8001a74:	4823      	ldr	r0, [pc, #140]	@ (8001b04 <ShockTask+0xc4>)
 8001a76:	f7ff faa7 	bl	8000fc8 <ADXL343_ConfigShock>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	73fb      	strb	r3, [r7, #15]
    if (ret != HAL_OK) {
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <ShockTask+0x4c>
        printf("ADXL343_ConfigShock ERROR !\r\n");
 8001a84:	4822      	ldr	r0, [pc, #136]	@ (8001b10 <ShockTask+0xd0>)
 8001a86:	f009 fa4f 	bl	800af28 <puts>
 8001a8a:	e002      	b.n	8001a92 <ShockTask+0x52>
    } else {
        printf("ADXL343_ConfigShock OK\r\n");
 8001a8c:	4821      	ldr	r0, [pc, #132]	@ (8001b14 <ShockTask+0xd4>)
 8001a8e:	f009 fa4b 	bl	800af28 <puts>


    //LIRE CHOC + LED
    for(;;)
    {
        if (ADXL343_CheckShock(&hi2c1) == 1)
 8001a92:	481c      	ldr	r0, [pc, #112]	@ (8001b04 <ShockTask+0xc4>)
 8001a94:	f7ff fb1a 	bl	80010cc <ADXL343_CheckShock>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d122      	bne.n	8001ae4 <ShockTask+0xa4>
        {
            printf(" CHOC dtect !\r\n");
 8001a9e:	481e      	ldr	r0, [pc, #120]	@ (8001b18 <ShockTask+0xd8>)
 8001aa0:	f009 fa42 	bl	800af28 <puts>

            xSemaphoreTake(mutexSensors, portMAX_DELAY);
 8001aa4:	4b1d      	ldr	r3, [pc, #116]	@ (8001b1c <ShockTask+0xdc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	4618      	mov	r0, r3
 8001aae:	f006 fa8b 	bl	8007fc8 <xQueueSemaphoreTake>
            shock_detected = 1;
 8001ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <ShockTask+0xe0>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
            xSemaphoreGive(mutexSensors);
 8001ab8:	4b18      	ldr	r3, [pc, #96]	@ (8001b1c <ShockTask+0xdc>)
 8001aba:	6818      	ldr	r0, [r3, #0]
 8001abc:	2300      	movs	r3, #0
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	f005 ffff 	bl	8007ac4 <xQueueGenericSend>

            HAL_GPIO_WritePin(LED_ST1_GPIO_Port, LED_ST1_Pin, GPIO_PIN_SET);
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001acc:	4815      	ldr	r0, [pc, #84]	@ (8001b24 <ShockTask+0xe4>)
 8001ace:	f001 fa2f 	bl	8002f30 <HAL_GPIO_WritePin>
            vTaskDelay(pdMS_TO_TICKS(200));
 8001ad2:	20c8      	movs	r0, #200	@ 0xc8
 8001ad4:	f006 feb4 	bl	8008840 <vTaskDelay>
            HAL_GPIO_WritePin(LED_ST1_GPIO_Port, LED_ST1_Pin, GPIO_PIN_RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ade:	4811      	ldr	r0, [pc, #68]	@ (8001b24 <ShockTask+0xe4>)
 8001ae0:	f001 fa26 	bl	8002f30 <HAL_GPIO_WritePin>
        }

        vTaskDelay(pdMS_TO_TICKS(50));
 8001ae4:	2032      	movs	r0, #50	@ 0x32
 8001ae6:	f006 feab 	bl	8008840 <vTaskDelay>
        if (ADXL343_CheckShock(&hi2c1) == 1)
 8001aea:	e7d2      	b.n	8001a92 <ShockTask+0x52>
 8001aec:	f3af 8000 	nop.w
 8001af0:	00000000 	.word	0x00000000
 8001af4:	40490000 	.word	0x40490000
 8001af8:	40000000 	.word	0x40000000
 8001afc:	3fd33333 	.word	0x3fd33333
 8001b00:	0800cf08 	.word	0x0800cf08
 8001b04:	200001f8 	.word	0x200001f8
 8001b08:	0800cf28 	.word	0x0800cf28
 8001b0c:	0800cf40 	.word	0x0800cf40
 8001b10:	0800cf54 	.word	0x0800cf54
 8001b14:	0800cf74 	.word	0x0800cf74
 8001b18:	0800cf8c 	.word	0x0800cf8c
 8001b1c:	20000284 	.word	0x20000284
 8001b20:	20000288 	.word	0x20000288
 8001b24:	48000800 	.word	0x48000800

08001b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2e:	4b12      	ldr	r3, [pc, #72]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b32:	4a11      	ldr	r2, [pc, #68]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b34:	f043 0301 	orr.w	r3, r3, #1
 8001b38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	607b      	str	r3, [r7, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b46:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	4a0b      	ldr	r2, [pc, #44]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b52:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <HAL_MspInit+0x50>)
 8001b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5a:	603b      	str	r3, [r7, #0]
 8001b5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	210f      	movs	r1, #15
 8001b62:	f06f 0001 	mvn.w	r0, #1
 8001b66:	f000 ff54 	bl	8002a12 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b6a:	f002 f8c1 	bl	8003cf0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	40021000 	.word	0x40021000

08001b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b80:	bf00      	nop
 8001b82:	e7fd      	b.n	8001b80 <NMI_Handler+0x4>

08001b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <HardFault_Handler+0x4>

08001b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <MemManage_Handler+0x4>

08001b94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <BusFault_Handler+0x4>

08001b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <UsageFault_Handler+0x4>

08001ba4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb6:	f000 fe33 	bl	8002820 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001bba:	f007 fac5 	bl	8009148 <xTaskGetSchedulerState>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d001      	beq.n	8001bc8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001bc4:	f008 f9c0 	bl	8009f48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bd0:	4802      	ldr	r0, [pc, #8]	@ (8001bdc <USART3_IRQHandler+0x10>)
 8001bd2:	f004 fa3f 	bl	8006054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000530 	.word	0x20000530

08001be0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return 1;
 8001be4:	2301      	movs	r3, #1
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <_kill>:

int _kill(int pid, int sig)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bfa:	f009 fac7 	bl	800b18c <__errno>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2216      	movs	r2, #22
 8001c02:	601a      	str	r2, [r3, #0]
  return -1;
 8001c04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_exit>:

void _exit (int status)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ffe7 	bl	8001bf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c22:	bf00      	nop
 8001c24:	e7fd      	b.n	8001c22 <_exit+0x12>

08001c26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	60f8      	str	r0, [r7, #12]
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
 8001c36:	e00a      	b.n	8001c4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c38:	f3af 8000 	nop.w
 8001c3c:	4601      	mov	r1, r0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	60ba      	str	r2, [r7, #8]
 8001c44:	b2ca      	uxtb	r2, r1
 8001c46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	617b      	str	r3, [r7, #20]
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	dbf0      	blt.n	8001c38 <_read+0x12>
  }

  return len;
 8001c56:	687b      	ldr	r3, [r7, #4]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
 8001c70:	e009      	b.n	8001c86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	1c5a      	adds	r2, r3, #1
 8001c76:	60ba      	str	r2, [r7, #8]
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff fd9e 	bl	80017bc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	3301      	adds	r3, #1
 8001c84:	617b      	str	r3, [r7, #20]
 8001c86:	697a      	ldr	r2, [r7, #20]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	dbf1      	blt.n	8001c72 <_write+0x12>
  }
  return len;
 8001c8e:	687b      	ldr	r3, [r7, #4]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	3718      	adds	r7, #24
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <_close>:

int _close(int file)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc0:	605a      	str	r2, [r3, #4]
  return 0;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <_isatty>:

int _isatty(int file)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cd8:	2301      	movs	r3, #1
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b085      	sub	sp, #20
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	60f8      	str	r0, [r7, #12]
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3714      	adds	r7, #20
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b086      	sub	sp, #24
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <_sbrk+0x5c>)
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <_sbrk+0x60>)
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d14:	4b13      	ldr	r3, [pc, #76]	@ (8001d64 <_sbrk+0x64>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d102      	bne.n	8001d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d1c:	4b11      	ldr	r3, [pc, #68]	@ (8001d64 <_sbrk+0x64>)
 8001d1e:	4a12      	ldr	r2, [pc, #72]	@ (8001d68 <_sbrk+0x68>)
 8001d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d22:	4b10      	ldr	r3, [pc, #64]	@ (8001d64 <_sbrk+0x64>)
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4413      	add	r3, r2
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d207      	bcs.n	8001d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d30:	f009 fa2c 	bl	800b18c <__errno>
 8001d34:	4603      	mov	r3, r0
 8001d36:	220c      	movs	r2, #12
 8001d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d3e:	e009      	b.n	8001d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d40:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <_sbrk+0x64>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d46:	4b07      	ldr	r3, [pc, #28]	@ (8001d64 <_sbrk+0x64>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <_sbrk+0x64>)
 8001d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d52:	68fb      	ldr	r3, [r7, #12]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	20008000 	.word	0x20008000
 8001d60:	00000400 	.word	0x00000400
 8001d64:	2000028c 	.word	0x2000028c
 8001d68:	20002068 	.word	0x20002068

08001d6c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <SystemInit+0x20>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d76:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <SystemInit+0x20>)
 8001d78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b098      	sub	sp, #96	@ 0x60
 8001d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d96:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001da2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	605a      	str	r2, [r3, #4]
 8001dac:	609a      	str	r2, [r3, #8]
 8001dae:	60da      	str	r2, [r3, #12]
 8001db0:	611a      	str	r2, [r3, #16]
 8001db2:	615a      	str	r2, [r3, #20]
 8001db4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	2234      	movs	r2, #52	@ 0x34
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f009 f993 	bl	800b0e8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dc2:	4b41      	ldr	r3, [pc, #260]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dc4:	4a41      	ldr	r2, [pc, #260]	@ (8001ecc <MX_TIM1_Init+0x13c>)
 8001dc6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8001dc8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dca:	2207      	movs	r2, #7
 8001dcc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dce:	4b3e      	ldr	r3, [pc, #248]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 8001dd4:	4b3c      	ldr	r3, [pc, #240]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dd6:	f241 0267 	movw	r2, #4199	@ 0x1067
 8001dda:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ddc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001de2:	4b39      	ldr	r3, [pc, #228]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de8:	4b37      	ldr	r3, [pc, #220]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001dee:	4836      	ldr	r0, [pc, #216]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001df0:	f002 feac 	bl	8004b4c <HAL_TIM_PWM_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001dfa:	f7ff fda7 	bl	800194c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e02:	2300      	movs	r3, #0
 8001e04:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001e0e:	4619      	mov	r1, r3
 8001e10:	482d      	ldr	r0, [pc, #180]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001e12:	f003 ff0d 	bl	8005c30 <HAL_TIMEx_MasterConfigSynchronization>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e1c:	f7ff fd96 	bl	800194c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e20:	2360      	movs	r3, #96	@ 0x60
 8001e22:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001e24:	2300      	movs	r3, #0
 8001e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e30:	2300      	movs	r3, #0
 8001e32:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e34:	2300      	movs	r3, #0
 8001e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e3c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e40:	2200      	movs	r2, #0
 8001e42:	4619      	mov	r1, r3
 8001e44:	4820      	ldr	r0, [pc, #128]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001e46:	f003 f915 	bl	8005074 <HAL_TIM_PWM_ConfigChannel>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e50:	f7ff fd7c 	bl	800194c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e58:	2204      	movs	r2, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	481a      	ldr	r0, [pc, #104]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001e5e:	f003 f909 	bl	8005074 <HAL_TIM_PWM_ConfigChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001e68:	f7ff fd70 	bl	800194c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e84:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e96:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ea4:	1d3b      	adds	r3, r7, #4
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4807      	ldr	r0, [pc, #28]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001eaa:	f003 ff43 	bl	8005d34 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001eb4:	f7ff fd4a 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001eb8:	4803      	ldr	r0, [pc, #12]	@ (8001ec8 <MX_TIM1_Init+0x138>)
 8001eba:	f000 f969 	bl	8002190 <HAL_TIM_MspPostInit>

}
 8001ebe:	bf00      	nop
 8001ec0:	3760      	adds	r7, #96	@ 0x60
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000290 	.word	0x20000290
 8001ecc:	40012c00 	.word	0x40012c00

08001ed0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08c      	sub	sp, #48	@ 0x30
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ed6:	f107 030c 	add.w	r3, r7, #12
 8001eda:	2224      	movs	r2, #36	@ 0x24
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f009 f902 	bl	800b0e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eee:	4b21      	ldr	r3, [pc, #132]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001ef0:	4a21      	ldr	r2, [pc, #132]	@ (8001f78 <MX_TIM3_Init+0xa8>)
 8001ef2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001efa:	4b1e      	ldr	r3, [pc, #120]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f00:	4b1c      	ldr	r3, [pc, #112]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001f02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f06:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f08:	4b1a      	ldr	r3, [pc, #104]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f0e:	4b19      	ldr	r3, [pc, #100]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001f14:	2301      	movs	r3, #1
 8001f16:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f20:	2300      	movs	r3, #0
 8001f22:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8001f24:	2304      	movs	r3, #4
 8001f26:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f30:	2300      	movs	r3, #0
 8001f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001f34:	2304      	movs	r3, #4
 8001f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f38:	f107 030c 	add.w	r3, r7, #12
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	480d      	ldr	r0, [pc, #52]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001f40:	f002 fff2 	bl	8004f28 <HAL_TIM_Encoder_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001f4a:	f7ff fcff 	bl	800194c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f56:	463b      	mov	r3, r7
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4806      	ldr	r0, [pc, #24]	@ (8001f74 <MX_TIM3_Init+0xa4>)
 8001f5c:	f003 fe68 	bl	8005c30 <HAL_TIMEx_MasterConfigSynchronization>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001f66:	f7ff fcf1 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f6a:	bf00      	nop
 8001f6c:	3730      	adds	r7, #48	@ 0x30
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	200002dc 	.word	0x200002dc
 8001f78:	40000400 	.word	0x40000400

08001f7c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	@ 0x30
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2224      	movs	r2, #36	@ 0x24
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f009 f8ac 	bl	800b0e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	463b      	mov	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001f9c:	4a21      	ldr	r2, [pc, #132]	@ (8002024 <MX_TIM4_Init+0xa8>)
 8001f9e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fac:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fb2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480d      	ldr	r0, [pc, #52]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8001fec:	f002 ff9c 	bl	8004f28 <HAL_TIM_Encoder_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001ff6:	f7ff fca9 	bl	800194c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002002:	463b      	mov	r3, r7
 8002004:	4619      	mov	r1, r3
 8002006:	4806      	ldr	r0, [pc, #24]	@ (8002020 <MX_TIM4_Init+0xa4>)
 8002008:	f003 fe12 	bl	8005c30 <HAL_TIMEx_MasterConfigSynchronization>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002012:	f7ff fc9b 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	3730      	adds	r7, #48	@ 0x30
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000328 	.word	0x20000328
 8002024:	40000800 	.word	0x40000800

08002028 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <HAL_TIM_PWM_MspInit+0x38>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d10b      	bne.n	8002052 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800203a:	4b0a      	ldr	r3, [pc, #40]	@ (8002064 <HAL_TIM_PWM_MspInit+0x3c>)
 800203c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203e:	4a09      	ldr	r2, [pc, #36]	@ (8002064 <HAL_TIM_PWM_MspInit+0x3c>)
 8002040:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002044:	6613      	str	r3, [r2, #96]	@ 0x60
 8002046:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <HAL_TIM_PWM_MspInit+0x3c>)
 8002048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800204a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40012c00 	.word	0x40012c00
 8002064:	40021000 	.word	0x40021000

08002068 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08c      	sub	sp, #48	@ 0x30
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 031c 	add.w	r3, r7, #28
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a3d      	ldr	r2, [pc, #244]	@ (800217c <HAL_TIM_Encoder_MspInit+0x114>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d144      	bne.n	8002114 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800208a:	4b3d      	ldr	r3, [pc, #244]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 800208c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208e:	4a3c      	ldr	r2, [pc, #240]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	6593      	str	r3, [r2, #88]	@ 0x58
 8002096:	4b3a      	ldr	r3, [pc, #232]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	61bb      	str	r3, [r7, #24]
 80020a0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a2:	4b37      	ldr	r3, [pc, #220]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	4a36      	ldr	r2, [pc, #216]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020a8:	f043 0304 	orr.w	r3, r3, #4
 80020ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ae:	4b34      	ldr	r3, [pc, #208]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ba:	4b31      	ldr	r3, [pc, #196]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020be:	4a30      	ldr	r2, [pc, #192]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020c0:	f043 0302 	orr.w	r3, r3, #2
 80020c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c6:	4b2e      	ldr	r3, [pc, #184]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 80020c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCOD_B2_Pin;
 80020d2:	2340      	movs	r3, #64	@ 0x40
 80020d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d6:	2302      	movs	r3, #2
 80020d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020de:	2300      	movs	r3, #0
 80020e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020e2:	2302      	movs	r3, #2
 80020e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_B2_GPIO_Port, &GPIO_InitStruct);
 80020e6:	f107 031c 	add.w	r3, r7, #28
 80020ea:	4619      	mov	r1, r3
 80020ec:	4825      	ldr	r0, [pc, #148]	@ (8002184 <HAL_TIM_Encoder_MspInit+0x11c>)
 80020ee:	f000 fd85 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCOD_A2_Pin;
 80020f2:	2320      	movs	r3, #32
 80020f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f6:	2302      	movs	r3, #2
 80020f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fe:	2300      	movs	r3, #0
 8002100:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002102:	2302      	movs	r3, #2
 8002104:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_A2_GPIO_Port, &GPIO_InitStruct);
 8002106:	f107 031c 	add.w	r3, r7, #28
 800210a:	4619      	mov	r1, r3
 800210c:	481e      	ldr	r0, [pc, #120]	@ (8002188 <HAL_TIM_Encoder_MspInit+0x120>)
 800210e:	f000 fd75 	bl	8002bfc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002112:	e02e      	b.n	8002172 <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a1c      	ldr	r2, [pc, #112]	@ (800218c <HAL_TIM_Encoder_MspInit+0x124>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d129      	bne.n	8002172 <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002122:	4a17      	ldr	r2, [pc, #92]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6593      	str	r3, [r2, #88]	@ 0x58
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 800212c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002136:	4b12      	ldr	r3, [pc, #72]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213a:	4a11      	ldr	r2, [pc, #68]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002142:	4b0f      	ldr	r3, [pc, #60]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x118>)
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCOD_B1_Pin|ENCOD_A1_Pin;
 800214e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002152:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002154:	2302      	movs	r3, #2
 8002156:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215c:	2300      	movs	r3, #0
 800215e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002160:	230a      	movs	r3, #10
 8002162:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002164:	f107 031c 	add.w	r3, r7, #28
 8002168:	4619      	mov	r1, r3
 800216a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800216e:	f000 fd45 	bl	8002bfc <HAL_GPIO_Init>
}
 8002172:	bf00      	nop
 8002174:	3730      	adds	r7, #48	@ 0x30
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40000400 	.word	0x40000400
 8002180:	40021000 	.word	0x40021000
 8002184:	48000800 	.word	0x48000800
 8002188:	48000400 	.word	0x48000400
 800218c:	40000800 	.word	0x40000800

08002190 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b08a      	sub	sp, #40	@ 0x28
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002198:	f107 0314 	add.w	r3, r7, #20
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]
 80021a0:	605a      	str	r2, [r3, #4]
 80021a2:	609a      	str	r2, [r3, #8]
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a20      	ldr	r2, [pc, #128]	@ (8002230 <HAL_TIM_MspPostInit+0xa0>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d13a      	bne.n	8002228 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b2:	4b20      	ldr	r3, [pc, #128]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021b8:	f043 0302 	orr.w	r3, r3, #2
 80021bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021be:	4b1d      	ldr	r3, [pc, #116]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	613b      	str	r3, [r7, #16]
 80021c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	4a19      	ldr	r2, [pc, #100]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021d6:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <HAL_TIM_MspPostInit+0xa4>)
 80021d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	60fb      	str	r3, [r7, #12]
 80021e0:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = REV2_Pin|REV1_Pin;
 80021e2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80021e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e8:	2302      	movs	r3, #2
 80021ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80021f4:	2306      	movs	r3, #6
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	4619      	mov	r1, r3
 80021fe:	480e      	ldr	r0, [pc, #56]	@ (8002238 <HAL_TIM_MspPostInit+0xa8>)
 8002200:	f000 fcfc 	bl	8002bfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD2_Pin|FWD1_Pin;
 8002204:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002208:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002216:	2306      	movs	r3, #6
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4619      	mov	r1, r3
 8002220:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002224:	f000 fcea 	bl	8002bfc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002228:	bf00      	nop
 800222a:	3728      	adds	r7, #40	@ 0x28
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40012c00 	.word	0x40012c00
 8002234:	40021000 	.word	0x40021000
 8002238:	48000400 	.word	0x48000400

0800223c <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002240:	4b22      	ldr	r3, [pc, #136]	@ (80022cc <MX_UART4_Init+0x90>)
 8002242:	4a23      	ldr	r2, [pc, #140]	@ (80022d0 <MX_UART4_Init+0x94>)
 8002244:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002246:	4b21      	ldr	r3, [pc, #132]	@ (80022cc <MX_UART4_Init+0x90>)
 8002248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800224c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800224e:	4b1f      	ldr	r3, [pc, #124]	@ (80022cc <MX_UART4_Init+0x90>)
 8002250:	2200      	movs	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002254:	4b1d      	ldr	r3, [pc, #116]	@ (80022cc <MX_UART4_Init+0x90>)
 8002256:	2200      	movs	r2, #0
 8002258:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800225a:	4b1c      	ldr	r3, [pc, #112]	@ (80022cc <MX_UART4_Init+0x90>)
 800225c:	2200      	movs	r2, #0
 800225e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002260:	4b1a      	ldr	r3, [pc, #104]	@ (80022cc <MX_UART4_Init+0x90>)
 8002262:	220c      	movs	r2, #12
 8002264:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002266:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <MX_UART4_Init+0x90>)
 8002268:	2200      	movs	r2, #0
 800226a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800226c:	4b17      	ldr	r3, [pc, #92]	@ (80022cc <MX_UART4_Init+0x90>)
 800226e:	2200      	movs	r2, #0
 8002270:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002272:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <MX_UART4_Init+0x90>)
 8002274:	2200      	movs	r2, #0
 8002276:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002278:	4b14      	ldr	r3, [pc, #80]	@ (80022cc <MX_UART4_Init+0x90>)
 800227a:	2200      	movs	r2, #0
 800227c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800227e:	4b13      	ldr	r3, [pc, #76]	@ (80022cc <MX_UART4_Init+0x90>)
 8002280:	2200      	movs	r2, #0
 8002282:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002284:	4811      	ldr	r0, [pc, #68]	@ (80022cc <MX_UART4_Init+0x90>)
 8002286:	f003 fe06 	bl	8005e96 <HAL_UART_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002290:	f7ff fb5c 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002294:	2100      	movs	r1, #0
 8002296:	480d      	ldr	r0, [pc, #52]	@ (80022cc <MX_UART4_Init+0x90>)
 8002298:	f004 ffbd 	bl	8007216 <HAL_UARTEx_SetTxFifoThreshold>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80022a2:	f7ff fb53 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022a6:	2100      	movs	r1, #0
 80022a8:	4808      	ldr	r0, [pc, #32]	@ (80022cc <MX_UART4_Init+0x90>)
 80022aa:	f004 fff2 	bl	8007292 <HAL_UARTEx_SetRxFifoThreshold>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80022b4:	f7ff fb4a 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80022b8:	4804      	ldr	r0, [pc, #16]	@ (80022cc <MX_UART4_Init+0x90>)
 80022ba:	f004 ff73 	bl	80071a4 <HAL_UARTEx_DisableFifoMode>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80022c4:	f7ff fb42 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000374 	.word	0x20000374
 80022d0:	40004c00 	.word	0x40004c00

080022d4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022d8:	4b22      	ldr	r3, [pc, #136]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022da:	4a23      	ldr	r2, [pc, #140]	@ (8002368 <MX_USART1_UART_Init+0x94>)
 80022dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022de:	4b21      	ldr	r3, [pc, #132]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 80022fa:	220c      	movs	r2, #12
 80022fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022fe:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002304:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002306:	2200      	movs	r2, #0
 8002308:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800230a:	4b16      	ldr	r3, [pc, #88]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002310:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002316:	4b13      	ldr	r3, [pc, #76]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002318:	2200      	movs	r2, #0
 800231a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800231c:	4811      	ldr	r0, [pc, #68]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 800231e:	f003 fdba 	bl	8005e96 <HAL_UART_Init>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002328:	f7ff fb10 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800232c:	2100      	movs	r1, #0
 800232e:	480d      	ldr	r0, [pc, #52]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002330:	f004 ff71 	bl	8007216 <HAL_UARTEx_SetTxFifoThreshold>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800233a:	f7ff fb07 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800233e:	2100      	movs	r1, #0
 8002340:	4808      	ldr	r0, [pc, #32]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002342:	f004 ffa6 	bl	8007292 <HAL_UARTEx_SetRxFifoThreshold>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800234c:	f7ff fafe 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002350:	4804      	ldr	r0, [pc, #16]	@ (8002364 <MX_USART1_UART_Init+0x90>)
 8002352:	f004 ff27 	bl	80071a4 <HAL_UARTEx_DisableFifoMode>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800235c:	f7ff faf6 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002360:	bf00      	nop
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000408 	.word	0x20000408
 8002368:	40013800 	.word	0x40013800

0800236c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002370:	4b22      	ldr	r3, [pc, #136]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002372:	4a23      	ldr	r2, [pc, #140]	@ (8002400 <MX_USART2_UART_Init+0x94>)
 8002374:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002376:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002378:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800237c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800237e:	4b1f      	ldr	r3, [pc, #124]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002380:	2200      	movs	r2, #0
 8002382:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002384:	4b1d      	ldr	r3, [pc, #116]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002386:	2200      	movs	r2, #0
 8002388:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800238a:	4b1c      	ldr	r3, [pc, #112]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 800238c:	2200      	movs	r2, #0
 800238e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002390:	4b1a      	ldr	r3, [pc, #104]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002392:	220c      	movs	r2, #12
 8002394:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002396:	4b19      	ldr	r3, [pc, #100]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 8002398:	2200      	movs	r2, #0
 800239a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800239c:	4b17      	ldr	r3, [pc, #92]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 800239e:	2200      	movs	r2, #0
 80023a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023a2:	4b16      	ldr	r3, [pc, #88]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80023a8:	4b14      	ldr	r3, [pc, #80]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023ae:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80023b4:	4811      	ldr	r0, [pc, #68]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023b6:	f003 fd6e 	bl	8005e96 <HAL_UART_Init>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80023c0:	f7ff fac4 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023c4:	2100      	movs	r1, #0
 80023c6:	480d      	ldr	r0, [pc, #52]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023c8:	f004 ff25 	bl	8007216 <HAL_UARTEx_SetTxFifoThreshold>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80023d2:	f7ff fabb 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023d6:	2100      	movs	r1, #0
 80023d8:	4808      	ldr	r0, [pc, #32]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023da:	f004 ff5a 	bl	8007292 <HAL_UARTEx_SetRxFifoThreshold>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80023e4:	f7ff fab2 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80023e8:	4804      	ldr	r0, [pc, #16]	@ (80023fc <MX_USART2_UART_Init+0x90>)
 80023ea:	f004 fedb 	bl	80071a4 <HAL_UARTEx_DisableFifoMode>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80023f4:	f7ff faaa 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023f8:	bf00      	nop
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	2000049c 	.word	0x2000049c
 8002400:	40004400 	.word	0x40004400

08002404 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002408:	4b22      	ldr	r3, [pc, #136]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 800240a:	4a23      	ldr	r2, [pc, #140]	@ (8002498 <MX_USART3_UART_Init+0x94>)
 800240c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800240e:	4b21      	ldr	r3, [pc, #132]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002410:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002414:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002416:	4b1f      	ldr	r3, [pc, #124]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002418:	2200      	movs	r2, #0
 800241a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800241c:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002422:	4b1c      	ldr	r3, [pc, #112]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002424:	2200      	movs	r2, #0
 8002426:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002428:	4b1a      	ldr	r3, [pc, #104]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 800242a:	220c      	movs	r2, #12
 800242c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242e:	4b19      	ldr	r3, [pc, #100]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002430:	2200      	movs	r2, #0
 8002432:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002434:	4b17      	ldr	r3, [pc, #92]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002436:	2200      	movs	r2, #0
 8002438:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800243a:	4b16      	ldr	r3, [pc, #88]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 800243c:	2200      	movs	r2, #0
 800243e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002440:	4b14      	ldr	r3, [pc, #80]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002442:	2200      	movs	r2, #0
 8002444:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002446:	4b13      	ldr	r3, [pc, #76]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002448:	2200      	movs	r2, #0
 800244a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800244c:	4811      	ldr	r0, [pc, #68]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 800244e:	f003 fd22 	bl	8005e96 <HAL_UART_Init>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002458:	f7ff fa78 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800245c:	2100      	movs	r1, #0
 800245e:	480d      	ldr	r0, [pc, #52]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002460:	f004 fed9 	bl	8007216 <HAL_UARTEx_SetTxFifoThreshold>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800246a:	f7ff fa6f 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800246e:	2100      	movs	r1, #0
 8002470:	4808      	ldr	r0, [pc, #32]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002472:	f004 ff0e 	bl	8007292 <HAL_UARTEx_SetRxFifoThreshold>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800247c:	f7ff fa66 	bl	800194c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002480:	4804      	ldr	r0, [pc, #16]	@ (8002494 <MX_USART3_UART_Init+0x90>)
 8002482:	f004 fe8f 	bl	80071a4 <HAL_UARTEx_DisableFifoMode>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800248c:	f7ff fa5e 	bl	800194c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000530 	.word	0x20000530
 8002498:	40004800 	.word	0x40004800

0800249c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b0a2      	sub	sp, #136	@ 0x88
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024b8:	2244      	movs	r2, #68	@ 0x44
 80024ba:	2100      	movs	r1, #0
 80024bc:	4618      	mov	r0, r3
 80024be:	f008 fe13 	bl	800b0e8 <memset>
  if(uartHandle->Instance==UART4)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a91      	ldr	r2, [pc, #580]	@ (800270c <HAL_UART_MspInit+0x270>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d139      	bne.n	8002540 <HAL_UART_MspInit+0xa4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80024cc:	2308      	movs	r3, #8
 80024ce:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80024d0:	2300      	movs	r3, #0
 80024d2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80024d8:	4618      	mov	r0, r3
 80024da:	f002 f947 	bl	800476c <HAL_RCCEx_PeriphCLKConfig>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80024e4:	f7ff fa32 	bl	800194c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80024e8:	4b89      	ldr	r3, [pc, #548]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80024ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ec:	4a88      	ldr	r2, [pc, #544]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80024ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80024f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80024f4:	4b86      	ldr	r3, [pc, #536]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80024f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002500:	4b83      	ldr	r3, [pc, #524]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002504:	4a82      	ldr	r2, [pc, #520]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002506:	f043 0304 	orr.w	r3, r3, #4
 800250a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800250c:	4b80      	ldr	r3, [pc, #512]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800250e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = SWD_TX_Pin|SWD_RX_Pin;
 8002518:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800251c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251e:	2302      	movs	r3, #2
 8002520:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002526:	2300      	movs	r3, #0
 8002528:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800252c:	2305      	movs	r3, #5
 800252e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002532:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002536:	4619      	mov	r1, r3
 8002538:	4876      	ldr	r0, [pc, #472]	@ (8002714 <HAL_UART_MspInit+0x278>)
 800253a:	f000 fb5f 	bl	8002bfc <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800253e:	e0e0      	b.n	8002702 <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==USART1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a74      	ldr	r2, [pc, #464]	@ (8002718 <HAL_UART_MspInit+0x27c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d156      	bne.n	80025f8 <HAL_UART_MspInit+0x15c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800254a:	2301      	movs	r3, #1
 800254c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800254e:	2300      	movs	r3, #0
 8002550:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002552:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002556:	4618      	mov	r0, r3
 8002558:	f002 f908 	bl	800476c <HAL_RCCEx_PeriphCLKConfig>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <HAL_UART_MspInit+0xca>
      Error_Handler();
 8002562:	f7ff f9f3 	bl	800194c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002566:	4b6a      	ldr	r3, [pc, #424]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002568:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800256a:	4a69      	ldr	r2, [pc, #420]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800256c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002570:	6613      	str	r3, [r2, #96]	@ 0x60
 8002572:	4b67      	ldr	r3, [pc, #412]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
 800257c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800257e:	4b64      	ldr	r3, [pc, #400]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002582:	4a63      	ldr	r2, [pc, #396]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002584:	f043 0304 	orr.w	r3, r3, #4
 8002588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800258a:	4b61      	ldr	r3, [pc, #388]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800258c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800258e:	f003 0304 	and.w	r3, r3, #4
 8002592:	623b      	str	r3, [r7, #32]
 8002594:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002596:	4b5e      	ldr	r3, [pc, #376]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259a:	4a5d      	ldr	r2, [pc, #372]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800259c:	f043 0302 	orr.w	r3, r3, #2
 80025a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	61fb      	str	r3, [r7, #28]
 80025ac:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80025ae:	2310      	movs	r3, #16
 80025b0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b2:	2302      	movs	r3, #2
 80025b4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b6:	2300      	movs	r3, #0
 80025b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ba:	2300      	movs	r3, #0
 80025bc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025c0:	2307      	movs	r3, #7
 80025c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025c6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80025ca:	4619      	mov	r1, r3
 80025cc:	4851      	ldr	r0, [pc, #324]	@ (8002714 <HAL_UART_MspInit+0x278>)
 80025ce:	f000 fb15 	bl	8002bfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80025d2:	2380      	movs	r3, #128	@ 0x80
 80025d4:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d6:	2302      	movs	r3, #2
 80025d8:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025de:	2300      	movs	r3, #0
 80025e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025e4:	2307      	movs	r3, #7
 80025e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ea:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80025ee:	4619      	mov	r1, r3
 80025f0:	484a      	ldr	r0, [pc, #296]	@ (800271c <HAL_UART_MspInit+0x280>)
 80025f2:	f000 fb03 	bl	8002bfc <HAL_GPIO_Init>
}
 80025f6:	e084      	b.n	8002702 <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==USART2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a48      	ldr	r2, [pc, #288]	@ (8002720 <HAL_UART_MspInit+0x284>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d139      	bne.n	8002676 <HAL_UART_MspInit+0x1da>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002602:	2302      	movs	r3, #2
 8002604:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002606:	2300      	movs	r3, #0
 8002608:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800260a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800260e:	4618      	mov	r0, r3
 8002610:	f002 f8ac 	bl	800476c <HAL_RCCEx_PeriphCLKConfig>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_UART_MspInit+0x182>
      Error_Handler();
 800261a:	f7ff f997 	bl	800194c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800261e:	4b3c      	ldr	r3, [pc, #240]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002622:	4a3b      	ldr	r2, [pc, #236]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002628:	6593      	str	r3, [r2, #88]	@ 0x58
 800262a:	4b39      	ldr	r3, [pc, #228]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800262c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002632:	61bb      	str	r3, [r7, #24]
 8002634:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002636:	4b36      	ldr	r3, [pc, #216]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800263a:	4a35      	ldr	r2, [pc, #212]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002642:	4b33      	ldr	r3, [pc, #204]	@ (8002710 <HAL_UART_MspInit+0x274>)
 8002644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	617b      	str	r3, [r7, #20]
 800264c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin|LIDAR_RX_Pin;
 800264e:	230c      	movs	r3, #12
 8002650:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265a:	2300      	movs	r3, #0
 800265c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002660:	2307      	movs	r3, #7
 8002662:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002666:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800266a:	4619      	mov	r1, r3
 800266c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002670:	f000 fac4 	bl	8002bfc <HAL_GPIO_Init>
}
 8002674:	e045      	b.n	8002702 <HAL_UART_MspInit+0x266>
  else if(uartHandle->Instance==USART3)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a2a      	ldr	r2, [pc, #168]	@ (8002724 <HAL_UART_MspInit+0x288>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d140      	bne.n	8002702 <HAL_UART_MspInit+0x266>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002680:	2304      	movs	r3, #4
 8002682:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002684:	2300      	movs	r3, #0
 8002686:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002688:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800268c:	4618      	mov	r0, r3
 800268e:	f002 f86d 	bl	800476c <HAL_RCCEx_PeriphCLKConfig>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_UART_MspInit+0x200>
      Error_Handler();
 8002698:	f7ff f958 	bl	800194c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800269c:	4b1c      	ldr	r3, [pc, #112]	@ (8002710 <HAL_UART_MspInit+0x274>)
 800269e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a0:	4a1b      	ldr	r2, [pc, #108]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80026a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80026a8:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80026aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b4:	4b16      	ldr	r3, [pc, #88]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80026b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b8:	4a15      	ldr	r2, [pc, #84]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80026ba:	f043 0302 	orr.w	r3, r3, #2
 80026be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026c0:	4b13      	ldr	r3, [pc, #76]	@ (8002710 <HAL_UART_MspInit+0x274>)
 80026c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c4:	f003 0302 	and.w	r3, r3, #2
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 80026cc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80026d0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d2:	2302      	movs	r3, #2
 80026d4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d6:	2300      	movs	r3, #0
 80026d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026da:	2300      	movs	r3, #0
 80026dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026e0:	2307      	movs	r3, #7
 80026e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80026ea:	4619      	mov	r1, r3
 80026ec:	480b      	ldr	r0, [pc, #44]	@ (800271c <HAL_UART_MspInit+0x280>)
 80026ee:	f000 fa85 	bl	8002bfc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80026f2:	2200      	movs	r2, #0
 80026f4:	2105      	movs	r1, #5
 80026f6:	2027      	movs	r0, #39	@ 0x27
 80026f8:	f000 f98b 	bl	8002a12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80026fc:	2027      	movs	r0, #39	@ 0x27
 80026fe:	f000 f9a2 	bl	8002a46 <HAL_NVIC_EnableIRQ>
}
 8002702:	bf00      	nop
 8002704:	3788      	adds	r7, #136	@ 0x88
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40004c00 	.word	0x40004c00
 8002710:	40021000 	.word	0x40021000
 8002714:	48000800 	.word	0x48000800
 8002718:	40013800 	.word	0x40013800
 800271c:	48000400 	.word	0x48000400
 8002720:	40004400 	.word	0x40004400
 8002724:	40004800 	.word	0x40004800

08002728 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002728:	480d      	ldr	r0, [pc, #52]	@ (8002760 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800272a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800272c:	f7ff fb1e 	bl	8001d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002730:	480c      	ldr	r0, [pc, #48]	@ (8002764 <LoopForever+0x6>)
  ldr r1, =_edata
 8002732:	490d      	ldr	r1, [pc, #52]	@ (8002768 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002734:	4a0d      	ldr	r2, [pc, #52]	@ (800276c <LoopForever+0xe>)
  movs r3, #0
 8002736:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002738:	e002      	b.n	8002740 <LoopCopyDataInit>

0800273a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800273a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800273c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800273e:	3304      	adds	r3, #4

08002740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002744:	d3f9      	bcc.n	800273a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002746:	4a0a      	ldr	r2, [pc, #40]	@ (8002770 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002748:	4c0a      	ldr	r4, [pc, #40]	@ (8002774 <LoopForever+0x16>)
  movs r3, #0
 800274a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800274c:	e001      	b.n	8002752 <LoopFillZerobss>

0800274e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800274e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002750:	3204      	adds	r2, #4

08002752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002754:	d3fb      	bcc.n	800274e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002756:	f008 fd1f 	bl	800b198 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800275a:	f7ff f841 	bl	80017e0 <main>

0800275e <LoopForever>:

LoopForever:
    b LoopForever
 800275e:	e7fe      	b.n	800275e <LoopForever>
  ldr   r0, =_estack
 8002760:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002768:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800276c:	0800d3a0 	.word	0x0800d3a0
  ldr r2, =_sbss
 8002770:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002774:	20002064 	.word	0x20002064

08002778 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002778:	e7fe      	b.n	8002778 <ADC1_2_IRQHandler>

0800277a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002780:	2300      	movs	r3, #0
 8002782:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002784:	2003      	movs	r0, #3
 8002786:	f000 f939 	bl	80029fc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800278a:	200f      	movs	r0, #15
 800278c:	f000 f80e 	bl	80027ac <HAL_InitTick>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d002      	beq.n	800279c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	71fb      	strb	r3, [r7, #7]
 800279a:	e001      	b.n	80027a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800279c:	f7ff f9c4 	bl	8001b28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027a0:	79fb      	ldrb	r3, [r7, #7]

}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80027b8:	4b16      	ldr	r3, [pc, #88]	@ (8002814 <HAL_InitTick+0x68>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d022      	beq.n	8002806 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80027c0:	4b15      	ldr	r3, [pc, #84]	@ (8002818 <HAL_InitTick+0x6c>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <HAL_InitTick+0x68>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80027cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80027d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 f944 	bl	8002a62 <HAL_SYSTICK_Config>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d10f      	bne.n	8002800 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b0f      	cmp	r3, #15
 80027e4:	d809      	bhi.n	80027fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027e6:	2200      	movs	r2, #0
 80027e8:	6879      	ldr	r1, [r7, #4]
 80027ea:	f04f 30ff 	mov.w	r0, #4294967295
 80027ee:	f000 f910 	bl	8002a12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027f2:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <HAL_InitTick+0x70>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6013      	str	r3, [r2, #0]
 80027f8:	e007      	b.n	800280a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e004      	b.n	800280a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	73fb      	strb	r3, [r7, #15]
 8002804:	e001      	b.n	800280a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800280a:	7bfb      	ldrb	r3, [r7, #15]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20000008 	.word	0x20000008
 8002818:	20000000 	.word	0x20000000
 800281c:	20000004 	.word	0x20000004

08002820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <HAL_IncTick+0x1c>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4b05      	ldr	r3, [pc, #20]	@ (8002840 <HAL_IncTick+0x20>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4413      	add	r3, r2
 800282e:	4a03      	ldr	r2, [pc, #12]	@ (800283c <HAL_IncTick+0x1c>)
 8002830:	6013      	str	r3, [r2, #0]
}
 8002832:	bf00      	nop
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	200005c4 	.word	0x200005c4
 8002840:	20000008 	.word	0x20000008

08002844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return uwTick;
 8002848:	4b03      	ldr	r3, [pc, #12]	@ (8002858 <HAL_GetTick+0x14>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	4618      	mov	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	200005c4 	.word	0x200005c4

0800285c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800286c:	4b0c      	ldr	r3, [pc, #48]	@ (80028a0 <__NVIC_SetPriorityGrouping+0x44>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002878:	4013      	ands	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002884:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002888:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800288c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800288e:	4a04      	ldr	r2, [pc, #16]	@ (80028a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	60d3      	str	r3, [r2, #12]
}
 8002894:	bf00      	nop
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a8:	4b04      	ldr	r3, [pc, #16]	@ (80028bc <__NVIC_GetPriorityGrouping+0x18>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	0a1b      	lsrs	r3, r3, #8
 80028ae:	f003 0307 	and.w	r3, r3, #7
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	db0b      	blt.n	80028ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028d2:	79fb      	ldrb	r3, [r7, #7]
 80028d4:	f003 021f 	and.w	r2, r3, #31
 80028d8:	4907      	ldr	r1, [pc, #28]	@ (80028f8 <__NVIC_EnableIRQ+0x38>)
 80028da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028de:	095b      	lsrs	r3, r3, #5
 80028e0:	2001      	movs	r0, #1
 80028e2:	fa00 f202 	lsl.w	r2, r0, r2
 80028e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	e000e100 	.word	0xe000e100

080028fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	6039      	str	r1, [r7, #0]
 8002906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	2b00      	cmp	r3, #0
 800290e:	db0a      	blt.n	8002926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	b2da      	uxtb	r2, r3
 8002914:	490c      	ldr	r1, [pc, #48]	@ (8002948 <__NVIC_SetPriority+0x4c>)
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	0112      	lsls	r2, r2, #4
 800291c:	b2d2      	uxtb	r2, r2
 800291e:	440b      	add	r3, r1
 8002920:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002924:	e00a      	b.n	800293c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	b2da      	uxtb	r2, r3
 800292a:	4908      	ldr	r1, [pc, #32]	@ (800294c <__NVIC_SetPriority+0x50>)
 800292c:	79fb      	ldrb	r3, [r7, #7]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	3b04      	subs	r3, #4
 8002934:	0112      	lsls	r2, r2, #4
 8002936:	b2d2      	uxtb	r2, r2
 8002938:	440b      	add	r3, r1
 800293a:	761a      	strb	r2, [r3, #24]
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	e000e100 	.word	0xe000e100
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	@ 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	f1c3 0307 	rsb	r3, r3, #7
 800296a:	2b04      	cmp	r3, #4
 800296c:	bf28      	it	cs
 800296e:	2304      	movcs	r3, #4
 8002970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3304      	adds	r3, #4
 8002976:	2b06      	cmp	r3, #6
 8002978:	d902      	bls.n	8002980 <NVIC_EncodePriority+0x30>
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	3b03      	subs	r3, #3
 800297e:	e000      	b.n	8002982 <NVIC_EncodePriority+0x32>
 8002980:	2300      	movs	r3, #0
 8002982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002984:	f04f 32ff 	mov.w	r2, #4294967295
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43da      	mvns	r2, r3
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	401a      	ands	r2, r3
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002998:	f04f 31ff 	mov.w	r1, #4294967295
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	fa01 f303 	lsl.w	r3, r1, r3
 80029a2:	43d9      	mvns	r1, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a8:	4313      	orrs	r3, r2
         );
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3724      	adds	r7, #36	@ 0x24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029c8:	d301      	bcc.n	80029ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ca:	2301      	movs	r3, #1
 80029cc:	e00f      	b.n	80029ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ce:	4a0a      	ldr	r2, [pc, #40]	@ (80029f8 <SysTick_Config+0x40>)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3b01      	subs	r3, #1
 80029d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029d6:	210f      	movs	r1, #15
 80029d8:	f04f 30ff 	mov.w	r0, #4294967295
 80029dc:	f7ff ff8e 	bl	80028fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e0:	4b05      	ldr	r3, [pc, #20]	@ (80029f8 <SysTick_Config+0x40>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029e6:	4b04      	ldr	r3, [pc, #16]	@ (80029f8 <SysTick_Config+0x40>)
 80029e8:	2207      	movs	r2, #7
 80029ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	e000e010 	.word	0xe000e010

080029fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7ff ff29 	bl	800285c <__NVIC_SetPriorityGrouping>
}
 8002a0a:	bf00      	nop
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b086      	sub	sp, #24
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	4603      	mov	r3, r0
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	607a      	str	r2, [r7, #4]
 8002a1e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a20:	f7ff ff40 	bl	80028a4 <__NVIC_GetPriorityGrouping>
 8002a24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68b9      	ldr	r1, [r7, #8]
 8002a2a:	6978      	ldr	r0, [r7, #20]
 8002a2c:	f7ff ff90 	bl	8002950 <NVIC_EncodePriority>
 8002a30:	4602      	mov	r2, r0
 8002a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a36:	4611      	mov	r1, r2
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff ff5f 	bl	80028fc <__NVIC_SetPriority>
}
 8002a3e:	bf00      	nop
 8002a40:	3718      	adds	r7, #24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff33 	bl	80028c0 <__NVIC_EnableIRQ>
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff ffa4 	bl	80029b8 <SysTick_Config>
 8002a70:	4603      	mov	r3, r0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b085      	sub	sp, #20
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a82:	2300      	movs	r3, #0
 8002a84:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d005      	beq.n	8002a9e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2204      	movs	r2, #4
 8002a96:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
 8002a9c:	e037      	b.n	8002b0e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 020e 	bic.w	r2, r2, #14
 8002aac:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002abc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0201 	bic.w	r2, r2, #1
 8002acc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad2:	f003 021f 	and.w	r2, r3, #31
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ada:	2101      	movs	r1, #1
 8002adc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ae0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002aea:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d00c      	beq.n	8002b0e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b02:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b0c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b34:	2300      	movs	r3, #0
 8002b36:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d00d      	beq.n	8002b60 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2204      	movs	r2, #4
 8002b48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
 8002b5e:	e047      	b.n	8002bf0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 020e 	bic.w	r2, r2, #14
 8002b6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0201 	bic.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b94:	f003 021f 	and.w	r2, r3, #31
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00c      	beq.n	8002bd0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bc4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002bce:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bec:	6878      	ldr	r0, [r7, #4]
 8002bee:	4798      	blx	r3
    }
  }
  return status;
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b087      	sub	sp, #28
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002c0a:	e15a      	b.n	8002ec2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	2101      	movs	r1, #1
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	fa01 f303 	lsl.w	r3, r1, r3
 8002c18:	4013      	ands	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 814c 	beq.w	8002ebc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d005      	beq.n	8002c3c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d130      	bne.n	8002c9e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	2203      	movs	r2, #3
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	4013      	ands	r3, r2
 8002c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	68da      	ldr	r2, [r3, #12]
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	693a      	ldr	r2, [r7, #16]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c72:	2201      	movs	r2, #1
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	091b      	lsrs	r3, r3, #4
 8002c88:	f003 0201 	and.w	r2, r3, #1
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	693a      	ldr	r2, [r7, #16]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	2b03      	cmp	r3, #3
 8002ca8:	d017      	beq.n	8002cda <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	fa02 f303 	lsl.w	r3, r2, r3
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d123      	bne.n	8002d2e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	08da      	lsrs	r2, r3, #3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3208      	adds	r2, #8
 8002cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	220f      	movs	r2, #15
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43db      	mvns	r3, r3
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4013      	ands	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f003 0307 	and.w	r3, r3, #7
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	08da      	lsrs	r2, r3, #3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	3208      	adds	r2, #8
 8002d28:	6939      	ldr	r1, [r7, #16]
 8002d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	2203      	movs	r2, #3
 8002d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	693a      	ldr	r2, [r7, #16]
 8002d42:	4013      	ands	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0203 	and.w	r2, r3, #3
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	fa02 f303 	lsl.w	r3, r2, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 80a6 	beq.w	8002ebc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d70:	4b5b      	ldr	r3, [pc, #364]	@ (8002ee0 <HAL_GPIO_Init+0x2e4>)
 8002d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d74:	4a5a      	ldr	r2, [pc, #360]	@ (8002ee0 <HAL_GPIO_Init+0x2e4>)
 8002d76:	f043 0301 	orr.w	r3, r3, #1
 8002d7a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d7c:	4b58      	ldr	r3, [pc, #352]	@ (8002ee0 <HAL_GPIO_Init+0x2e4>)
 8002d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	60bb      	str	r3, [r7, #8]
 8002d86:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d88:	4a56      	ldr	r2, [pc, #344]	@ (8002ee4 <HAL_GPIO_Init+0x2e8>)
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	089b      	lsrs	r3, r3, #2
 8002d8e:	3302      	adds	r3, #2
 8002d90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	220f      	movs	r2, #15
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43db      	mvns	r3, r3
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	4013      	ands	r3, r2
 8002daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002db2:	d01f      	beq.n	8002df4 <HAL_GPIO_Init+0x1f8>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a4c      	ldr	r2, [pc, #304]	@ (8002ee8 <HAL_GPIO_Init+0x2ec>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d019      	beq.n	8002df0 <HAL_GPIO_Init+0x1f4>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a4b      	ldr	r2, [pc, #300]	@ (8002eec <HAL_GPIO_Init+0x2f0>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d013      	beq.n	8002dec <HAL_GPIO_Init+0x1f0>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a4a      	ldr	r2, [pc, #296]	@ (8002ef0 <HAL_GPIO_Init+0x2f4>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00d      	beq.n	8002de8 <HAL_GPIO_Init+0x1ec>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a49      	ldr	r2, [pc, #292]	@ (8002ef4 <HAL_GPIO_Init+0x2f8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d007      	beq.n	8002de4 <HAL_GPIO_Init+0x1e8>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a48      	ldr	r2, [pc, #288]	@ (8002ef8 <HAL_GPIO_Init+0x2fc>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d101      	bne.n	8002de0 <HAL_GPIO_Init+0x1e4>
 8002ddc:	2305      	movs	r3, #5
 8002dde:	e00a      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002de0:	2306      	movs	r3, #6
 8002de2:	e008      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002de4:	2304      	movs	r3, #4
 8002de6:	e006      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002de8:	2303      	movs	r3, #3
 8002dea:	e004      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002dec:	2302      	movs	r3, #2
 8002dee:	e002      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002df0:	2301      	movs	r3, #1
 8002df2:	e000      	b.n	8002df6 <HAL_GPIO_Init+0x1fa>
 8002df4:	2300      	movs	r3, #0
 8002df6:	697a      	ldr	r2, [r7, #20]
 8002df8:	f002 0203 	and.w	r2, r2, #3
 8002dfc:	0092      	lsls	r2, r2, #2
 8002dfe:	4093      	lsls	r3, r2
 8002e00:	693a      	ldr	r2, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e06:	4937      	ldr	r1, [pc, #220]	@ (8002ee4 <HAL_GPIO_Init+0x2e8>)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	089b      	lsrs	r3, r3, #2
 8002e0c:	3302      	adds	r3, #2
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e14:	4b39      	ldr	r3, [pc, #228]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	43db      	mvns	r3, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4013      	ands	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d003      	beq.n	8002e38 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e38:	4a30      	ldr	r2, [pc, #192]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	43db      	mvns	r3, r3
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d003      	beq.n	8002e62 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e62:	4a26      	ldr	r2, [pc, #152]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002e68:	4b24      	ldr	r3, [pc, #144]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	43db      	mvns	r3, r3
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4013      	ands	r3, r2
 8002e76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d003      	beq.n	8002e8c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002e92:	4b1a      	ldr	r3, [pc, #104]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002eb6:	4a11      	ldr	r2, [pc, #68]	@ (8002efc <HAL_GPIO_Init+0x300>)
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	3301      	adds	r3, #1
 8002ec0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f47f ae9d 	bne.w	8002c0c <HAL_GPIO_Init+0x10>
  }
}
 8002ed2:	bf00      	nop
 8002ed4:	bf00      	nop
 8002ed6:	371c      	adds	r7, #28
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ede:	4770      	bx	lr
 8002ee0:	40021000 	.word	0x40021000
 8002ee4:	40010000 	.word	0x40010000
 8002ee8:	48000400 	.word	0x48000400
 8002eec:	48000800 	.word	0x48000800
 8002ef0:	48000c00 	.word	0x48000c00
 8002ef4:	48001000 	.word	0x48001000
 8002ef8:	48001400 	.word	0x48001400
 8002efc:	40010400 	.word	0x40010400

08002f00 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	887b      	ldrh	r3, [r7, #2]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
 8002f1c:	e001      	b.n	8002f22 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	807b      	strh	r3, [r7, #2]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f40:	787b      	ldrb	r3, [r7, #1]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f46:	887a      	ldrh	r2, [r7, #2]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f4c:	e002      	b.n	8002f54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f4e:	887a      	ldrh	r2, [r7, #2]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e08d      	b.n	800308e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d106      	bne.n	8002f8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fe fbbe 	bl	8001708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2224      	movs	r2, #36	@ 0x24
 8002f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0201 	bic.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fb0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fc0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d107      	bne.n	8002fda <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689a      	ldr	r2, [r3, #8]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	e006      	b.n	8002fe8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689a      	ldr	r2, [r3, #8]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002fe6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d108      	bne.n	8003002 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	685a      	ldr	r2, [r3, #4]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ffe:	605a      	str	r2, [r3, #4]
 8003000:	e007      	b.n	8003012 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003010:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003020:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003024:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003034:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	691a      	ldr	r2, [r3, #16]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	430a      	orrs	r2, r1
 800304e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69d9      	ldr	r1, [r3, #28]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1a      	ldr	r2, [r3, #32]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	430a      	orrs	r2, r1
 800305e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2220      	movs	r2, #32
 800307a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
	...

08003098 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b088      	sub	sp, #32
 800309c:	af02      	add	r7, sp, #8
 800309e:	60f8      	str	r0, [r7, #12]
 80030a0:	4608      	mov	r0, r1
 80030a2:	4611      	mov	r1, r2
 80030a4:	461a      	mov	r2, r3
 80030a6:	4603      	mov	r3, r0
 80030a8:	817b      	strh	r3, [r7, #10]
 80030aa:	460b      	mov	r3, r1
 80030ac:	813b      	strh	r3, [r7, #8]
 80030ae:	4613      	mov	r3, r2
 80030b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b20      	cmp	r3, #32
 80030bc:	f040 80f9 	bne.w	80032b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c0:	6a3b      	ldr	r3, [r7, #32]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_I2C_Mem_Write+0x34>
 80030c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d105      	bne.n	80030d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e0ed      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_I2C_Mem_Write+0x4e>
 80030e2:	2302      	movs	r3, #2
 80030e4:	e0e6      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030ee:	f7ff fba9 	bl	8002844 <HAL_GetTick>
 80030f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	2319      	movs	r3, #25
 80030fa:	2201      	movs	r2, #1
 80030fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 fac3 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d001      	beq.n	8003110 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e0d1      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2221      	movs	r2, #33	@ 0x21
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2240      	movs	r2, #64	@ 0x40
 800311c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a3a      	ldr	r2, [r7, #32]
 800312a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003130:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2200      	movs	r2, #0
 8003136:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003138:	88f8      	ldrh	r0, [r7, #6]
 800313a:	893a      	ldrh	r2, [r7, #8]
 800313c:	8979      	ldrh	r1, [r7, #10]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	4603      	mov	r3, r0
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f000 f9d3 	bl	80034f4 <I2C_RequestMemoryWrite>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d005      	beq.n	8003160 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e0a9      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003164:	b29b      	uxth	r3, r3
 8003166:	2bff      	cmp	r3, #255	@ 0xff
 8003168:	d90e      	bls.n	8003188 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	22ff      	movs	r2, #255	@ 0xff
 800316e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003174:	b2da      	uxtb	r2, r3
 8003176:	8979      	ldrh	r1, [r7, #10]
 8003178:	2300      	movs	r3, #0
 800317a:	9300      	str	r3, [sp, #0]
 800317c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 fc47 	bl	8003a14 <I2C_TransferConfig>
 8003186:	e00f      	b.n	80031a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800318c:	b29a      	uxth	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003196:	b2da      	uxtb	r2, r3
 8003198:	8979      	ldrh	r1, [r7, #10]
 800319a:	2300      	movs	r3, #0
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 fc36 	bl	8003a14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 fac6 	bl	800373e <I2C_WaitOnTXISFlagUntilTimeout>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d001      	beq.n	80031bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	e07b      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c0:	781a      	ldrb	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031cc:	1c5a      	adds	r2, r3, #1
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	3b01      	subs	r3, #1
 80031da:	b29a      	uxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e4:	3b01      	subs	r3, #1
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d034      	beq.n	8003260 <HAL_I2C_Mem_Write+0x1c8>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d130      	bne.n	8003260 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003204:	2200      	movs	r2, #0
 8003206:	2180      	movs	r1, #128	@ 0x80
 8003208:	68f8      	ldr	r0, [r7, #12]
 800320a:	f000 fa3f 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e04d      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321c:	b29b      	uxth	r3, r3
 800321e:	2bff      	cmp	r3, #255	@ 0xff
 8003220:	d90e      	bls.n	8003240 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	22ff      	movs	r2, #255	@ 0xff
 8003226:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322c:	b2da      	uxtb	r2, r3
 800322e:	8979      	ldrh	r1, [r7, #10]
 8003230:	2300      	movs	r3, #0
 8003232:	9300      	str	r3, [sp, #0]
 8003234:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f000 fbeb 	bl	8003a14 <I2C_TransferConfig>
 800323e:	e00f      	b.n	8003260 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003244:	b29a      	uxth	r2, r3
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324e:	b2da      	uxtb	r2, r3
 8003250:	8979      	ldrh	r1, [r7, #10]
 8003252:	2300      	movs	r3, #0
 8003254:	9300      	str	r3, [sp, #0]
 8003256:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 fbda 	bl	8003a14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d19e      	bne.n	80031a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800326a:	697a      	ldr	r2, [r7, #20]
 800326c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 faac 	bl	80037cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e01a      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2220      	movs	r2, #32
 8003284:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	6859      	ldr	r1, [r3, #4]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	4b0a      	ldr	r3, [pc, #40]	@ (80032bc <HAL_I2C_Mem_Write+0x224>)
 8003292:	400b      	ands	r3, r1
 8003294:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	e000      	b.n	80032b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80032b2:	2302      	movs	r3, #2
  }
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3718      	adds	r7, #24
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	fe00e800 	.word	0xfe00e800

080032c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	4608      	mov	r0, r1
 80032ca:	4611      	mov	r1, r2
 80032cc:	461a      	mov	r2, r3
 80032ce:	4603      	mov	r3, r0
 80032d0:	817b      	strh	r3, [r7, #10]
 80032d2:	460b      	mov	r3, r1
 80032d4:	813b      	strh	r3, [r7, #8]
 80032d6:	4613      	mov	r3, r2
 80032d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b20      	cmp	r3, #32
 80032e4:	f040 80fd 	bne.w	80034e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032e8:	6a3b      	ldr	r3, [r7, #32]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d002      	beq.n	80032f4 <HAL_I2C_Mem_Read+0x34>
 80032ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d105      	bne.n	8003300 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e0f1      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_I2C_Mem_Read+0x4e>
 800330a:	2302      	movs	r3, #2
 800330c:	e0ea      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003316:	f7ff fa95 	bl	8002844 <HAL_GetTick>
 800331a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	2319      	movs	r3, #25
 8003322:	2201      	movs	r2, #1
 8003324:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 f9af 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e0d5      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2222      	movs	r2, #34	@ 0x22
 800333c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2240      	movs	r2, #64	@ 0x40
 8003344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a3a      	ldr	r2, [r7, #32]
 8003352:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003358:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003360:	88f8      	ldrh	r0, [r7, #6]
 8003362:	893a      	ldrh	r2, [r7, #8]
 8003364:	8979      	ldrh	r1, [r7, #10]
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	9301      	str	r3, [sp, #4]
 800336a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	4603      	mov	r3, r0
 8003370:	68f8      	ldr	r0, [r7, #12]
 8003372:	f000 f913 	bl	800359c <I2C_RequestMemoryRead>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0ad      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	2bff      	cmp	r3, #255	@ 0xff
 8003390:	d90e      	bls.n	80033b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	22ff      	movs	r2, #255	@ 0xff
 8003396:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800339c:	b2da      	uxtb	r2, r3
 800339e:	8979      	ldrh	r1, [r7, #10]
 80033a0:	4b52      	ldr	r3, [pc, #328]	@ (80034ec <HAL_I2C_Mem_Read+0x22c>)
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 fb33 	bl	8003a14 <I2C_TransferConfig>
 80033ae:	e00f      	b.n	80033d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29a      	uxth	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	8979      	ldrh	r1, [r7, #10]
 80033c2:	4b4a      	ldr	r3, [pc, #296]	@ (80034ec <HAL_I2C_Mem_Read+0x22c>)
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 fb22 	bl	8003a14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	9300      	str	r3, [sp, #0]
 80033d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d6:	2200      	movs	r2, #0
 80033d8:	2104      	movs	r1, #4
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f956 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e07c      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f4:	b2d2      	uxtb	r2, r2
 80033f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fc:	1c5a      	adds	r2, r3, #1
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003406:	3b01      	subs	r3, #1
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003412:	b29b      	uxth	r3, r3
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003420:	b29b      	uxth	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d034      	beq.n	8003490 <HAL_I2C_Mem_Read+0x1d0>
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342a:	2b00      	cmp	r3, #0
 800342c:	d130      	bne.n	8003490 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003434:	2200      	movs	r2, #0
 8003436:	2180      	movs	r1, #128	@ 0x80
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 f927 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e04d      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	2bff      	cmp	r3, #255	@ 0xff
 8003450:	d90e      	bls.n	8003470 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	22ff      	movs	r2, #255	@ 0xff
 8003456:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800345c:	b2da      	uxtb	r2, r3
 800345e:	8979      	ldrh	r1, [r7, #10]
 8003460:	2300      	movs	r3, #0
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003468:	68f8      	ldr	r0, [r7, #12]
 800346a:	f000 fad3 	bl	8003a14 <I2C_TransferConfig>
 800346e:	e00f      	b.n	8003490 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003474:	b29a      	uxth	r2, r3
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347e:	b2da      	uxtb	r2, r3
 8003480:	8979      	ldrh	r1, [r7, #10]
 8003482:	2300      	movs	r3, #0
 8003484:	9300      	str	r3, [sp, #0]
 8003486:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f000 fac2 	bl	8003a14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003494:	b29b      	uxth	r3, r3
 8003496:	2b00      	cmp	r3, #0
 8003498:	d19a      	bne.n	80033d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f994 	bl	80037cc <I2C_WaitOnSTOPFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e01a      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2220      	movs	r2, #32
 80034b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6859      	ldr	r1, [r3, #4]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <HAL_I2C_Mem_Read+0x230>)
 80034c2:	400b      	ands	r3, r1
 80034c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2220      	movs	r2, #32
 80034ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e000      	b.n	80034e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034e2:	2302      	movs	r3, #2
  }
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3718      	adds	r7, #24
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	80002400 	.word	0x80002400
 80034f0:	fe00e800 	.word	0xfe00e800

080034f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af02      	add	r7, sp, #8
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	4608      	mov	r0, r1
 80034fe:	4611      	mov	r1, r2
 8003500:	461a      	mov	r2, r3
 8003502:	4603      	mov	r3, r0
 8003504:	817b      	strh	r3, [r7, #10]
 8003506:	460b      	mov	r3, r1
 8003508:	813b      	strh	r3, [r7, #8]
 800350a:	4613      	mov	r3, r2
 800350c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800350e:	88fb      	ldrh	r3, [r7, #6]
 8003510:	b2da      	uxtb	r2, r3
 8003512:	8979      	ldrh	r1, [r7, #10]
 8003514:	4b20      	ldr	r3, [pc, #128]	@ (8003598 <I2C_RequestMemoryWrite+0xa4>)
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 fa79 	bl	8003a14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003522:	69fa      	ldr	r2, [r7, #28]
 8003524:	69b9      	ldr	r1, [r7, #24]
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f909 	bl	800373e <I2C_WaitOnTXISFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e02c      	b.n	8003590 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	2b01      	cmp	r3, #1
 800353a:	d105      	bne.n	8003548 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800353c:	893b      	ldrh	r3, [r7, #8]
 800353e:	b2da      	uxtb	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	629a      	str	r2, [r3, #40]	@ 0x28
 8003546:	e015      	b.n	8003574 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003548:	893b      	ldrh	r3, [r7, #8]
 800354a:	0a1b      	lsrs	r3, r3, #8
 800354c:	b29b      	uxth	r3, r3
 800354e:	b2da      	uxtb	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003556:	69fa      	ldr	r2, [r7, #28]
 8003558:	69b9      	ldr	r1, [r7, #24]
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 f8ef 	bl	800373e <I2C_WaitOnTXISFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e012      	b.n	8003590 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800356a:	893b      	ldrh	r3, [r7, #8]
 800356c:	b2da      	uxtb	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	2200      	movs	r2, #0
 800357c:	2180      	movs	r1, #128	@ 0x80
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f884 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	80002000 	.word	0x80002000

0800359c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af02      	add	r7, sp, #8
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4611      	mov	r1, r2
 80035a8:	461a      	mov	r2, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	817b      	strh	r3, [r7, #10]
 80035ae:	460b      	mov	r3, r1
 80035b0:	813b      	strh	r3, [r7, #8]
 80035b2:	4613      	mov	r3, r2
 80035b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	8979      	ldrh	r1, [r7, #10]
 80035bc:	4b20      	ldr	r3, [pc, #128]	@ (8003640 <I2C_RequestMemoryRead+0xa4>)
 80035be:	9300      	str	r3, [sp, #0]
 80035c0:	2300      	movs	r3, #0
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fa26 	bl	8003a14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c8:	69fa      	ldr	r2, [r7, #28]
 80035ca:	69b9      	ldr	r1, [r7, #24]
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 f8b6 	bl	800373e <I2C_WaitOnTXISFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e02c      	b.n	8003636 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035dc:	88fb      	ldrh	r3, [r7, #6]
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d105      	bne.n	80035ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035e2:	893b      	ldrh	r3, [r7, #8]
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80035ec:	e015      	b.n	800361a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035ee:	893b      	ldrh	r3, [r7, #8]
 80035f0:	0a1b      	lsrs	r3, r3, #8
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fc:	69fa      	ldr	r2, [r7, #28]
 80035fe:	69b9      	ldr	r1, [r7, #24]
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 f89c 	bl	800373e <I2C_WaitOnTXISFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e012      	b.n	8003636 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003610:	893b      	ldrh	r3, [r7, #8]
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2200      	movs	r2, #0
 8003622:	2140      	movs	r1, #64	@ 0x40
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f831 	bl	800368c <I2C_WaitOnFlagUntilTimeout>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e000      	b.n	8003636 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	80002000 	.word	0x80002000

08003644 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b02      	cmp	r3, #2
 8003658:	d103      	bne.n	8003662 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2200      	movs	r2, #0
 8003660:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d007      	beq.n	8003680 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	699a      	ldr	r2, [r3, #24]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f042 0201 	orr.w	r2, r2, #1
 800367e:	619a      	str	r2, [r3, #24]
  }
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	4613      	mov	r3, r2
 800369a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800369c:	e03b      	b.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	6839      	ldr	r1, [r7, #0]
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 f8d6 	bl	8003854 <I2C_IsErrorOccurred>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e041      	b.n	8003736 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b8:	d02d      	beq.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ba:	f7ff f8c3 	bl	8002844 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d302      	bcc.n	80036d0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d122      	bne.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699a      	ldr	r2, [r3, #24]
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	4013      	ands	r3, r2
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	429a      	cmp	r2, r3
 80036de:	bf0c      	ite	eq
 80036e0:	2301      	moveq	r3, #1
 80036e2:	2300      	movne	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	429a      	cmp	r2, r3
 80036ec:	d113      	bne.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f2:	f043 0220 	orr.w	r2, r3, #32
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2220      	movs	r2, #32
 80036fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e00f      	b.n	8003736 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	699a      	ldr	r2, [r3, #24]
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4013      	ands	r3, r2
 8003720:	68ba      	ldr	r2, [r7, #8]
 8003722:	429a      	cmp	r2, r3
 8003724:	bf0c      	ite	eq
 8003726:	2301      	moveq	r3, #1
 8003728:	2300      	movne	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	429a      	cmp	r2, r3
 8003732:	d0b4      	beq.n	800369e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800374a:	e033      	b.n	80037b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800374c:	687a      	ldr	r2, [r7, #4]
 800374e:	68b9      	ldr	r1, [r7, #8]
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 f87f 	bl	8003854 <I2C_IsErrorOccurred>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e031      	b.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003766:	d025      	beq.n	80037b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003768:	f7ff f86c 	bl	8002844 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	429a      	cmp	r2, r3
 8003776:	d302      	bcc.n	800377e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d11a      	bne.n	80037b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 0302 	and.w	r3, r3, #2
 8003788:	2b02      	cmp	r3, #2
 800378a:	d013      	beq.n	80037b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e007      	b.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d1c4      	bne.n	800374c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037c2:	2300      	movs	r3, #0
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037d8:	e02f      	b.n	800383a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 f838 	bl	8003854 <I2C_IsErrorOccurred>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e02d      	b.n	800384a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ee:	f7ff f829 	bl	8002844 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	68ba      	ldr	r2, [r7, #8]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d302      	bcc.n	8003804 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d11a      	bne.n	800383a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	f003 0320 	and.w	r3, r3, #32
 800380e:	2b20      	cmp	r3, #32
 8003810:	d013      	beq.n	800383a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003816:	f043 0220 	orr.w	r2, r3, #32
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e007      	b.n	800384a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	f003 0320 	and.w	r3, r3, #32
 8003844:	2b20      	cmp	r3, #32
 8003846:	d1c8      	bne.n	80037da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3710      	adds	r7, #16
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
	...

08003854 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08a      	sub	sp, #40	@ 0x28
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003860:	2300      	movs	r3, #0
 8003862:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800386e:	2300      	movs	r3, #0
 8003870:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	f003 0310 	and.w	r3, r3, #16
 800387c:	2b00      	cmp	r3, #0
 800387e:	d068      	beq.n	8003952 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2210      	movs	r2, #16
 8003886:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003888:	e049      	b.n	800391e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003890:	d045      	beq.n	800391e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003892:	f7fe ffd7 	bl	8002844 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d302      	bcc.n	80038a8 <I2C_IsErrorOccurred+0x54>
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d13a      	bne.n	800391e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038b2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038ba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ca:	d121      	bne.n	8003910 <I2C_IsErrorOccurred+0xbc>
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038d2:	d01d      	beq.n	8003910 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80038d4:	7cfb      	ldrb	r3, [r7, #19]
 80038d6:	2b20      	cmp	r3, #32
 80038d8:	d01a      	beq.n	8003910 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038e8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038ea:	f7fe ffab 	bl	8002844 <HAL_GetTick>
 80038ee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038f0:	e00e      	b.n	8003910 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038f2:	f7fe ffa7 	bl	8002844 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b19      	cmp	r3, #25
 80038fe:	d907      	bls.n	8003910 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	f043 0320 	orr.w	r3, r3, #32
 8003906:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800390e:	e006      	b.n	800391e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b20      	cmp	r3, #32
 800391c:	d1e9      	bne.n	80038f2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b20      	cmp	r3, #32
 800392a:	d003      	beq.n	8003934 <I2C_IsErrorOccurred+0xe0>
 800392c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0aa      	beq.n	800388a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003934:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003938:	2b00      	cmp	r3, #0
 800393a:	d103      	bne.n	8003944 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2220      	movs	r2, #32
 8003942:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003944:	6a3b      	ldr	r3, [r7, #32]
 8003946:	f043 0304 	orr.w	r3, r3, #4
 800394a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00b      	beq.n	800397c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f043 0301 	orr.w	r3, r3, #1
 800396a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003974:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800397c:	69bb      	ldr	r3, [r7, #24]
 800397e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00b      	beq.n	800399e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f043 0308 	orr.w	r3, r3, #8
 800398c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003996:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00b      	beq.n	80039c0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	f043 0302 	orr.w	r3, r3, #2
 80039ae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039b8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80039c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d01c      	beq.n	8003a02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f7ff fe3b 	bl	8003644 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003a10 <I2C_IsErrorOccurred+0x1bc>)
 80039da:	400b      	ands	r3, r1
 80039dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	431a      	orrs	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2220      	movs	r2, #32
 80039ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3728      	adds	r7, #40	@ 0x28
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	fe00e800 	.word	0xfe00e800

08003a14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b087      	sub	sp, #28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	607b      	str	r3, [r7, #4]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	817b      	strh	r3, [r7, #10]
 8003a22:	4613      	mov	r3, r2
 8003a24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a26:	897b      	ldrh	r3, [r7, #10]
 8003a28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a2c:	7a7b      	ldrb	r3, [r7, #9]
 8003a2e:	041b      	lsls	r3, r3, #16
 8003a30:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a34:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a3a:	6a3b      	ldr	r3, [r7, #32]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a42:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	6a3b      	ldr	r3, [r7, #32]
 8003a4c:	0d5b      	lsrs	r3, r3, #21
 8003a4e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003a52:	4b08      	ldr	r3, [pc, #32]	@ (8003a74 <I2C_TransferConfig+0x60>)
 8003a54:	430b      	orrs	r3, r1
 8003a56:	43db      	mvns	r3, r3
 8003a58:	ea02 0103 	and.w	r1, r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	430a      	orrs	r2, r1
 8003a64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a66:	bf00      	nop
 8003a68:	371c      	adds	r7, #28
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	03ff63ff 	.word	0x03ff63ff

08003a78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	2b20      	cmp	r3, #32
 8003a8c:	d138      	bne.n	8003b00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e032      	b.n	8003b02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2224      	movs	r2, #36	@ 0x24
 8003aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0201 	bic.w	r2, r2, #1
 8003aba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003aca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6819      	ldr	r1, [r3, #0]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f042 0201 	orr.w	r2, r2, #1
 8003aea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003afc:	2300      	movs	r3, #0
 8003afe:	e000      	b.n	8003b02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b00:	2302      	movs	r3, #2
  }
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b085      	sub	sp, #20
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b20      	cmp	r3, #32
 8003b22:	d139      	bne.n	8003b98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d101      	bne.n	8003b32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b2e:	2302      	movs	r3, #2
 8003b30:	e033      	b.n	8003b9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2201      	movs	r2, #1
 8003b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2224      	movs	r2, #36	@ 0x24
 8003b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f022 0201 	bic.w	r2, r2, #1
 8003b50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	021b      	lsls	r3, r3, #8
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68fa      	ldr	r2, [r7, #12]
 8003b72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	e000      	b.n	8003b9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b98:	2302      	movs	r3, #2
  }
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
	...

08003ba8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d141      	bne.n	8003c3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bb6:	4b4b      	ldr	r3, [pc, #300]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003bbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bc2:	d131      	bne.n	8003c28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bc4:	4b47      	ldr	r3, [pc, #284]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bca:	4a46      	ldr	r2, [pc, #280]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bd4:	4b43      	ldr	r3, [pc, #268]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003bdc:	4a41      	ldr	r2, [pc, #260]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003be2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003be4:	4b40      	ldr	r3, [pc, #256]	@ (8003ce8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2232      	movs	r2, #50	@ 0x32
 8003bea:	fb02 f303 	mul.w	r3, r2, r3
 8003bee:	4a3f      	ldr	r2, [pc, #252]	@ (8003cec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf4:	0c9b      	lsrs	r3, r3, #18
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bfa:	e002      	b.n	8003c02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c02:	4b38      	ldr	r3, [pc, #224]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c0e:	d102      	bne.n	8003c16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f2      	bne.n	8003bfc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c16:	4b33      	ldr	r3, [pc, #204]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c22:	d158      	bne.n	8003cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e057      	b.n	8003cd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c28:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c2e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003c38:	e04d      	b.n	8003cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c40:	d141      	bne.n	8003cc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c42:	4b28      	ldr	r3, [pc, #160]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c4e:	d131      	bne.n	8003cb4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c50:	4b24      	ldr	r3, [pc, #144]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c56:	4a23      	ldr	r2, [pc, #140]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c60:	4b20      	ldr	r3, [pc, #128]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003c68:	4a1e      	ldr	r2, [pc, #120]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c70:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2232      	movs	r2, #50	@ 0x32
 8003c76:	fb02 f303 	mul.w	r3, r2, r3
 8003c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003cec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c80:	0c9b      	lsrs	r3, r3, #18
 8003c82:	3301      	adds	r3, #1
 8003c84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c86:	e002      	b.n	8003c8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c8e:	4b15      	ldr	r3, [pc, #84]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c9a:	d102      	bne.n	8003ca2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d1f2      	bne.n	8003c88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ca2:	4b10      	ldr	r3, [pc, #64]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cae:	d112      	bne.n	8003cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e011      	b.n	8003cd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cba:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003cc4:	e007      	b.n	8003cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cc6:	4b07      	ldr	r3, [pc, #28]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cce:	4a05      	ldr	r2, [pc, #20]	@ (8003ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003cd4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3714      	adds	r7, #20
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	40007000 	.word	0x40007000
 8003ce8:	20000000 	.word	0x20000000
 8003cec:	431bde83 	.word	0x431bde83

08003cf0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003cf4:	4b05      	ldr	r3, [pc, #20]	@ (8003d0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	4a04      	ldr	r2, [pc, #16]	@ (8003d0c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003cfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cfe:	6093      	str	r3, [r2, #8]
}
 8003d00:	bf00      	nop
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40007000 	.word	0x40007000

08003d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e2fe      	b.n	8004320 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d075      	beq.n	8003e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d2e:	4b97      	ldr	r3, [pc, #604]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d38:	4b94      	ldr	r3, [pc, #592]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	2b0c      	cmp	r3, #12
 8003d46:	d102      	bne.n	8003d4e <HAL_RCC_OscConfig+0x3e>
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d002      	beq.n	8003d54 <HAL_RCC_OscConfig+0x44>
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d10b      	bne.n	8003d6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d54:	4b8d      	ldr	r3, [pc, #564]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d05b      	beq.n	8003e18 <HAL_RCC_OscConfig+0x108>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d157      	bne.n	8003e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e2d9      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d74:	d106      	bne.n	8003d84 <HAL_RCC_OscConfig+0x74>
 8003d76:	4b85      	ldr	r3, [pc, #532]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a84      	ldr	r2, [pc, #528]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e01d      	b.n	8003dc0 <HAL_RCC_OscConfig+0xb0>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCC_OscConfig+0x98>
 8003d8e:	4b7f      	ldr	r3, [pc, #508]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a7e      	ldr	r2, [pc, #504]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4b7c      	ldr	r3, [pc, #496]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a7b      	ldr	r2, [pc, #492]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCC_OscConfig+0xb0>
 8003da8:	4b78      	ldr	r3, [pc, #480]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a77      	ldr	r2, [pc, #476]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	4b75      	ldr	r3, [pc, #468]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a74      	ldr	r2, [pc, #464]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f7fe fd3c 	bl	8002844 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd0:	f7fe fd38 	bl	8002844 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b64      	cmp	r3, #100	@ 0x64
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e29e      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003de2:	4b6a      	ldr	r3, [pc, #424]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f0      	beq.n	8003dd0 <HAL_RCC_OscConfig+0xc0>
 8003dee:	e014      	b.n	8003e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7fe fd28 	bl	8002844 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fe fd24 	bl	8002844 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	@ 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e28a      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e0a:	4b60      	ldr	r3, [pc, #384]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0xe8>
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d075      	beq.n	8003f12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e26:	4b59      	ldr	r3, [pc, #356]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e30:	4b56      	ldr	r3, [pc, #344]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	d102      	bne.n	8003e46 <HAL_RCC_OscConfig+0x136>
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d002      	beq.n	8003e4c <HAL_RCC_OscConfig+0x13c>
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d11f      	bne.n	8003e8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e4c:	4b4f      	ldr	r3, [pc, #316]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_RCC_OscConfig+0x154>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d101      	bne.n	8003e64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e25d      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e64:	4b49      	ldr	r3, [pc, #292]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	061b      	lsls	r3, r3, #24
 8003e72:	4946      	ldr	r1, [pc, #280]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e78:	4b45      	ldr	r3, [pc, #276]	@ (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7fe fc95 	bl	80027ac <HAL_InitTick>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d043      	beq.n	8003f10 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e249      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d023      	beq.n	8003edc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e94:	4b3d      	ldr	r3, [pc, #244]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a3c      	ldr	r2, [pc, #240]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fe fcd0 	bl	8002844 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea8:	f7fe fccc 	bl	8002844 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e232      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eba:	4b34      	ldr	r3, [pc, #208]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b31      	ldr	r3, [pc, #196]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	061b      	lsls	r3, r3, #24
 8003ed4:	492d      	ldr	r1, [pc, #180]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	604b      	str	r3, [r1, #4]
 8003eda:	e01a      	b.n	8003f12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003edc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ee2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fcac 	bl	8002844 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef0:	f7fe fca8 	bl	8002844 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e20e      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f02:	4b22      	ldr	r3, [pc, #136]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x1e0>
 8003f0e:	e000      	b.n	8003f12 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d041      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d01c      	beq.n	8003f60 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f26:	4b19      	ldr	r3, [pc, #100]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f2c:	4a17      	ldr	r2, [pc, #92]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f36:	f7fe fc85 	bl	8002844 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3e:	f7fe fc81 	bl	8002844 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e1e7      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f50:	4b0e      	ldr	r3, [pc, #56]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0ef      	beq.n	8003f3e <HAL_RCC_OscConfig+0x22e>
 8003f5e:	e020      	b.n	8003fa2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f60:	4b0a      	ldr	r3, [pc, #40]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f66:	4a09      	ldr	r2, [pc, #36]	@ (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f68:	f023 0301 	bic.w	r3, r3, #1
 8003f6c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f70:	f7fe fc68 	bl	8002844 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f76:	e00d      	b.n	8003f94 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f78:	f7fe fc64 	bl	8002844 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d906      	bls.n	8003f94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e1ca      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f94:	4b8c      	ldr	r3, [pc, #560]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1ea      	bne.n	8003f78 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 80a6 	beq.w	80040fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fb4:	4b84      	ldr	r3, [pc, #528]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x2b4>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCC_OscConfig+0x2b6>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00d      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fca:	4b7f      	ldr	r3, [pc, #508]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fce:	4a7e      	ldr	r2, [pc, #504]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fd6:	4b7c      	ldr	r3, [pc, #496]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fe6:	4b79      	ldr	r3, [pc, #484]	@ (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d118      	bne.n	8004024 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ff2:	4b76      	ldr	r3, [pc, #472]	@ (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a75      	ldr	r2, [pc, #468]	@ (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003ff8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ffe:	f7fe fc21 	bl	8002844 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004006:	f7fe fc1d 	bl	8002844 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e183      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004018:	4b6c      	ldr	r3, [pc, #432]	@ (80041cc <HAL_RCC_OscConfig+0x4bc>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d108      	bne.n	800403e <HAL_RCC_OscConfig+0x32e>
 800402c:	4b66      	ldr	r3, [pc, #408]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800402e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004032:	4a65      	ldr	r2, [pc, #404]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800403c:	e024      	b.n	8004088 <HAL_RCC_OscConfig+0x378>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	2b05      	cmp	r3, #5
 8004044:	d110      	bne.n	8004068 <HAL_RCC_OscConfig+0x358>
 8004046:	4b60      	ldr	r3, [pc, #384]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800404c:	4a5e      	ldr	r2, [pc, #376]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800404e:	f043 0304 	orr.w	r3, r3, #4
 8004052:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004056:	4b5c      	ldr	r3, [pc, #368]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800405c:	4a5a      	ldr	r2, [pc, #360]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004066:	e00f      	b.n	8004088 <HAL_RCC_OscConfig+0x378>
 8004068:	4b57      	ldr	r3, [pc, #348]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800406a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406e:	4a56      	ldr	r2, [pc, #344]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004070:	f023 0301 	bic.w	r3, r3, #1
 8004074:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004078:	4b53      	ldr	r3, [pc, #332]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800407a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800407e:	4a52      	ldr	r2, [pc, #328]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004080:	f023 0304 	bic.w	r3, r3, #4
 8004084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d016      	beq.n	80040be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fe fbd8 	bl	8002844 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004096:	e00a      	b.n	80040ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004098:	f7fe fbd4 	bl	8002844 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e138      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ae:	4b46      	ldr	r3, [pc, #280]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0ed      	beq.n	8004098 <HAL_RCC_OscConfig+0x388>
 80040bc:	e015      	b.n	80040ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040be:	f7fe fbc1 	bl	8002844 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040c4:	e00a      	b.n	80040dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c6:	f7fe fbbd 	bl	8002844 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e121      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040dc:	4b3a      	ldr	r3, [pc, #232]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1ed      	bne.n	80040c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040ea:	7ffb      	ldrb	r3, [r7, #31]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d105      	bne.n	80040fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f0:	4b35      	ldr	r3, [pc, #212]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f4:	4a34      	ldr	r2, [pc, #208]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0320 	and.w	r3, r3, #32
 8004104:	2b00      	cmp	r3, #0
 8004106:	d03c      	beq.n	8004182 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01c      	beq.n	800414a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004110:	4b2d      	ldr	r3, [pc, #180]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004112:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004116:	4a2c      	ldr	r2, [pc, #176]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004120:	f7fe fb90 	bl	8002844 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004128:	f7fe fb8c 	bl	8002844 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e0f2      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800413a:	4b23      	ldr	r3, [pc, #140]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800413c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0ef      	beq.n	8004128 <HAL_RCC_OscConfig+0x418>
 8004148:	e01b      	b.n	8004182 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800414a:	4b1f      	ldr	r3, [pc, #124]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800414c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004150:	4a1d      	ldr	r2, [pc, #116]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004152:	f023 0301 	bic.w	r3, r3, #1
 8004156:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415a:	f7fe fb73 	bl	8002844 <HAL_GetTick>
 800415e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004160:	e008      	b.n	8004174 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004162:	f7fe fb6f 	bl	8002844 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e0d5      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004174:	4b14      	ldr	r3, [pc, #80]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004176:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1ef      	bne.n	8004162 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80c9 	beq.w	800431e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800418c:	4b0e      	ldr	r3, [pc, #56]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 030c 	and.w	r3, r3, #12
 8004194:	2b0c      	cmp	r3, #12
 8004196:	f000 8083 	beq.w	80042a0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d15e      	bne.n	8004260 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b09      	ldr	r3, [pc, #36]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a08      	ldr	r2, [pc, #32]	@ (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80041a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ae:	f7fe fb49 	bl	8002844 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b4:	e00c      	b.n	80041d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b6:	f7fe fb45 	bl	8002844 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d905      	bls.n	80041d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0ab      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
 80041c8:	40021000 	.word	0x40021000
 80041cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041d0:	4b55      	ldr	r3, [pc, #340]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1ec      	bne.n	80041b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041dc:	4b52      	ldr	r3, [pc, #328]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	4b52      	ldr	r3, [pc, #328]	@ (800432c <HAL_RCC_OscConfig+0x61c>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6a11      	ldr	r1, [r2, #32]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041ec:	3a01      	subs	r2, #1
 80041ee:	0112      	lsls	r2, r2, #4
 80041f0:	4311      	orrs	r1, r2
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80041f6:	0212      	lsls	r2, r2, #8
 80041f8:	4311      	orrs	r1, r2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80041fe:	0852      	lsrs	r2, r2, #1
 8004200:	3a01      	subs	r2, #1
 8004202:	0552      	lsls	r2, r2, #21
 8004204:	4311      	orrs	r1, r2
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800420a:	0852      	lsrs	r2, r2, #1
 800420c:	3a01      	subs	r2, #1
 800420e:	0652      	lsls	r2, r2, #25
 8004210:	4311      	orrs	r1, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004216:	06d2      	lsls	r2, r2, #27
 8004218:	430a      	orrs	r2, r1
 800421a:	4943      	ldr	r1, [pc, #268]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 800421c:	4313      	orrs	r3, r2
 800421e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004220:	4b41      	ldr	r3, [pc, #260]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a40      	ldr	r2, [pc, #256]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004226:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800422a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800422c:	4b3e      	ldr	r3, [pc, #248]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	4a3d      	ldr	r2, [pc, #244]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004232:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004236:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004238:	f7fe fb04 	bl	8002844 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423e:	e008      	b.n	8004252 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004240:	f7fe fb00 	bl	8002844 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e066      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004252:	4b35      	ldr	r3, [pc, #212]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0f0      	beq.n	8004240 <HAL_RCC_OscConfig+0x530>
 800425e:	e05e      	b.n	800431e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004260:	4b31      	ldr	r3, [pc, #196]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a30      	ldr	r2, [pc, #192]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004266:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800426a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7fe faea 	bl	8002844 <HAL_GetTick>
 8004270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004274:	f7fe fae6 	bl	8002844 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e04c      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004286:	4b28      	ldr	r3, [pc, #160]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004292:	4b25      	ldr	r3, [pc, #148]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004294:	68da      	ldr	r2, [r3, #12]
 8004296:	4924      	ldr	r1, [pc, #144]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 8004298:	4b25      	ldr	r3, [pc, #148]	@ (8004330 <HAL_RCC_OscConfig+0x620>)
 800429a:	4013      	ands	r3, r2
 800429c:	60cb      	str	r3, [r1, #12]
 800429e:	e03e      	b.n	800431e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	69db      	ldr	r3, [r3, #28]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d101      	bne.n	80042ac <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e039      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042ac:	4b1e      	ldr	r3, [pc, #120]	@ (8004328 <HAL_RCC_OscConfig+0x618>)
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f003 0203 	and.w	r2, r3, #3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d12c      	bne.n	800431a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ca:	3b01      	subs	r3, #1
 80042cc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d123      	bne.n	800431a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042dc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042de:	429a      	cmp	r2, r3
 80042e0:	d11b      	bne.n	800431a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d113      	bne.n	800431a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	085b      	lsrs	r3, r3, #1
 80042fe:	3b01      	subs	r3, #1
 8004300:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004302:	429a      	cmp	r2, r3
 8004304:	d109      	bne.n	800431a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004310:	085b      	lsrs	r3, r3, #1
 8004312:	3b01      	subs	r3, #1
 8004314:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004316:	429a      	cmp	r2, r3
 8004318:	d001      	beq.n	800431e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e000      	b.n	8004320 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3720      	adds	r7, #32
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40021000 	.word	0x40021000
 800432c:	019f800c 	.word	0x019f800c
 8004330:	feeefffc 	.word	0xfeeefffc

08004334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b086      	sub	sp, #24
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800433e:	2300      	movs	r3, #0
 8004340:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e11e      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800434c:	4b91      	ldr	r3, [pc, #580]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 030f 	and.w	r3, r3, #15
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	429a      	cmp	r2, r3
 8004358:	d910      	bls.n	800437c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435a:	4b8e      	ldr	r3, [pc, #568]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f023 020f 	bic.w	r2, r3, #15
 8004362:	498c      	ldr	r1, [pc, #560]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	4313      	orrs	r3, r2
 8004368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800436a:	4b8a      	ldr	r3, [pc, #552]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 030f 	and.w	r3, r3, #15
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d001      	beq.n	800437c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e106      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b00      	cmp	r3, #0
 8004386:	d073      	beq.n	8004470 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	2b03      	cmp	r3, #3
 800438e:	d129      	bne.n	80043e4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004390:	4b81      	ldr	r3, [pc, #516]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d101      	bne.n	80043a0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e0f4      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043a0:	f000 f99e 	bl	80046e0 <RCC_GetSysClockFreqFromPLLSource>
 80043a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	4a7c      	ldr	r2, [pc, #496]	@ (800459c <HAL_RCC_ClockConfig+0x268>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d93f      	bls.n	800442e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043ae:	4b7a      	ldr	r3, [pc, #488]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d009      	beq.n	80043ce <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d033      	beq.n	800442e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d12f      	bne.n	800442e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043ce:	4b72      	ldr	r3, [pc, #456]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043d6:	4a70      	ldr	r2, [pc, #448]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80043d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043dc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043de:	2380      	movs	r3, #128	@ 0x80
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	e024      	b.n	800442e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d107      	bne.n	80043fc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d109      	bne.n	800440c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0c6      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043fc:	4b66      	ldr	r3, [pc, #408]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004404:	2b00      	cmp	r3, #0
 8004406:	d101      	bne.n	800440c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e0be      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800440c:	f000 f8ce 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8004410:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	4a61      	ldr	r2, [pc, #388]	@ (800459c <HAL_RCC_ClockConfig+0x268>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d909      	bls.n	800442e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800441a:	4b5f      	ldr	r3, [pc, #380]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004422:	4a5d      	ldr	r2, [pc, #372]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 8004424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004428:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800442a:	2380      	movs	r3, #128	@ 0x80
 800442c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800442e:	4b5a      	ldr	r3, [pc, #360]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	f023 0203 	bic.w	r2, r3, #3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	4957      	ldr	r1, [pc, #348]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800443c:	4313      	orrs	r3, r2
 800443e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004440:	f7fe fa00 	bl	8002844 <HAL_GetTick>
 8004444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004446:	e00a      	b.n	800445e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004448:	f7fe f9fc 	bl	8002844 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004456:	4293      	cmp	r3, r2
 8004458:	d901      	bls.n	800445e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e095      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800445e:	4b4e      	ldr	r3, [pc, #312]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f003 020c 	and.w	r2, r3, #12
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	429a      	cmp	r2, r3
 800446e:	d1eb      	bne.n	8004448 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0302 	and.w	r3, r3, #2
 8004478:	2b00      	cmp	r3, #0
 800447a:	d023      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004488:	4b43      	ldr	r3, [pc, #268]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	4a42      	ldr	r2, [pc, #264]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800448e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004492:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b00      	cmp	r3, #0
 800449e:	d007      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044a0:	4b3d      	ldr	r3, [pc, #244]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044a8:	4a3b      	ldr	r2, [pc, #236]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80044ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b0:	4b39      	ldr	r3, [pc, #228]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4936      	ldr	r1, [pc, #216]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	608b      	str	r3, [r1, #8]
 80044c2:	e008      	b.n	80044d6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	2b80      	cmp	r3, #128	@ 0x80
 80044c8:	d105      	bne.n	80044d6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044ca:	4b33      	ldr	r3, [pc, #204]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	4a32      	ldr	r2, [pc, #200]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 80044d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044d4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 030f 	and.w	r3, r3, #15
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d21d      	bcs.n	8004520 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f023 020f 	bic.w	r2, r3, #15
 80044ec:	4929      	ldr	r1, [pc, #164]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	4313      	orrs	r3, r2
 80044f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80044f4:	f7fe f9a6 	bl	8002844 <HAL_GetTick>
 80044f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fa:	e00a      	b.n	8004512 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044fc:	f7fe f9a2 	bl	8002844 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450a:	4293      	cmp	r3, r2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e03b      	b.n	800458a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004512:	4b20      	ldr	r3, [pc, #128]	@ (8004594 <HAL_RCC_ClockConfig+0x260>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 030f 	and.w	r3, r3, #15
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	d1ed      	bne.n	80044fc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d008      	beq.n	800453e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800452c:	4b1a      	ldr	r3, [pc, #104]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4917      	ldr	r1, [pc, #92]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800453a:	4313      	orrs	r3, r2
 800453c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b00      	cmp	r3, #0
 8004548:	d009      	beq.n	800455e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800454a:	4b13      	ldr	r3, [pc, #76]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	490f      	ldr	r1, [pc, #60]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800455e:	f000 f825 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8004562:	4602      	mov	r2, r0
 8004564:	4b0c      	ldr	r3, [pc, #48]	@ (8004598 <HAL_RCC_ClockConfig+0x264>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	091b      	lsrs	r3, r3, #4
 800456a:	f003 030f 	and.w	r3, r3, #15
 800456e:	490c      	ldr	r1, [pc, #48]	@ (80045a0 <HAL_RCC_ClockConfig+0x26c>)
 8004570:	5ccb      	ldrb	r3, [r1, r3]
 8004572:	f003 031f 	and.w	r3, r3, #31
 8004576:	fa22 f303 	lsr.w	r3, r2, r3
 800457a:	4a0a      	ldr	r2, [pc, #40]	@ (80045a4 <HAL_RCC_ClockConfig+0x270>)
 800457c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800457e:	4b0a      	ldr	r3, [pc, #40]	@ (80045a8 <HAL_RCC_ClockConfig+0x274>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4618      	mov	r0, r3
 8004584:	f7fe f912 	bl	80027ac <HAL_InitTick>
 8004588:	4603      	mov	r3, r0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3718      	adds	r7, #24
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	40022000 	.word	0x40022000
 8004598:	40021000 	.word	0x40021000
 800459c:	04c4b400 	.word	0x04c4b400
 80045a0:	0800cfdc 	.word	0x0800cfdc
 80045a4:	20000000 	.word	0x20000000
 80045a8:	20000004 	.word	0x20000004

080045ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045b2:	4b2c      	ldr	r3, [pc, #176]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f003 030c 	and.w	r3, r3, #12
 80045ba:	2b04      	cmp	r3, #4
 80045bc:	d102      	bne.n	80045c4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045be:	4b2a      	ldr	r3, [pc, #168]	@ (8004668 <HAL_RCC_GetSysClockFreq+0xbc>)
 80045c0:	613b      	str	r3, [r7, #16]
 80045c2:	e047      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80045c4:	4b27      	ldr	r3, [pc, #156]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f003 030c 	and.w	r3, r3, #12
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d102      	bne.n	80045d6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045d0:	4b26      	ldr	r3, [pc, #152]	@ (800466c <HAL_RCC_GetSysClockFreq+0xc0>)
 80045d2:	613b      	str	r3, [r7, #16]
 80045d4:	e03e      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80045d6:	4b23      	ldr	r3, [pc, #140]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 030c 	and.w	r3, r3, #12
 80045de:	2b0c      	cmp	r3, #12
 80045e0:	d136      	bne.n	8004650 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045e2:	4b20      	ldr	r3, [pc, #128]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	091b      	lsrs	r3, r3, #4
 80045f2:	f003 030f 	and.w	r3, r3, #15
 80045f6:	3301      	adds	r3, #1
 80045f8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d10c      	bne.n	800461a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004600:	4a1a      	ldr	r2, [pc, #104]	@ (800466c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	fbb2 f3f3 	udiv	r3, r2, r3
 8004608:	4a16      	ldr	r2, [pc, #88]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 800460a:	68d2      	ldr	r2, [r2, #12]
 800460c:	0a12      	lsrs	r2, r2, #8
 800460e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004612:	fb02 f303 	mul.w	r3, r2, r3
 8004616:	617b      	str	r3, [r7, #20]
      break;
 8004618:	e00c      	b.n	8004634 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800461a:	4a13      	ldr	r2, [pc, #76]	@ (8004668 <HAL_RCC_GetSysClockFreq+0xbc>)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004622:	4a10      	ldr	r2, [pc, #64]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004624:	68d2      	ldr	r2, [r2, #12]
 8004626:	0a12      	lsrs	r2, r2, #8
 8004628:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800462c:	fb02 f303 	mul.w	r3, r2, r3
 8004630:	617b      	str	r3, [r7, #20]
      break;
 8004632:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004634:	4b0b      	ldr	r3, [pc, #44]	@ (8004664 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	0e5b      	lsrs	r3, r3, #25
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	3301      	adds	r3, #1
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	613b      	str	r3, [r7, #16]
 800464e:	e001      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004654:	693b      	ldr	r3, [r7, #16]
}
 8004656:	4618      	mov	r0, r3
 8004658:	371c      	adds	r7, #28
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40021000 	.word	0x40021000
 8004668:	00f42400 	.word	0x00f42400
 800466c:	007a1200 	.word	0x007a1200

08004670 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004674:	4b03      	ldr	r3, [pc, #12]	@ (8004684 <HAL_RCC_GetHCLKFreq+0x14>)
 8004676:	681b      	ldr	r3, [r3, #0]
}
 8004678:	4618      	mov	r0, r3
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	20000000 	.word	0x20000000

08004688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800468c:	f7ff fff0 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 8004690:	4602      	mov	r2, r0
 8004692:	4b06      	ldr	r3, [pc, #24]	@ (80046ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	0a1b      	lsrs	r3, r3, #8
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	4904      	ldr	r1, [pc, #16]	@ (80046b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800469e:	5ccb      	ldrb	r3, [r1, r3]
 80046a0:	f003 031f 	and.w	r3, r3, #31
 80046a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	40021000 	.word	0x40021000
 80046b0:	0800cfec 	.word	0x0800cfec

080046b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046b8:	f7ff ffda 	bl	8004670 <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b06      	ldr	r3, [pc, #24]	@ (80046d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0adb      	lsrs	r3, r3, #11
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4904      	ldr	r1, [pc, #16]	@ (80046dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	f003 031f 	and.w	r3, r3, #31
 80046d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40021000 	.word	0x40021000
 80046dc:	0800cfec 	.word	0x0800cfec

080046e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b087      	sub	sp, #28
 80046e4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	3301      	adds	r3, #1
 80046fc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	2b03      	cmp	r3, #3
 8004702:	d10c      	bne.n	800471e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004704:	4a17      	ldr	r2, [pc, #92]	@ (8004764 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	4a14      	ldr	r2, [pc, #80]	@ (8004760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800470e:	68d2      	ldr	r2, [r2, #12]
 8004710:	0a12      	lsrs	r2, r2, #8
 8004712:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	617b      	str	r3, [r7, #20]
    break;
 800471c:	e00c      	b.n	8004738 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800471e:	4a12      	ldr	r2, [pc, #72]	@ (8004768 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	fbb2 f3f3 	udiv	r3, r2, r3
 8004726:	4a0e      	ldr	r2, [pc, #56]	@ (8004760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004728:	68d2      	ldr	r2, [r2, #12]
 800472a:	0a12      	lsrs	r2, r2, #8
 800472c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004730:	fb02 f303 	mul.w	r3, r2, r3
 8004734:	617b      	str	r3, [r7, #20]
    break;
 8004736:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004738:	4b09      	ldr	r3, [pc, #36]	@ (8004760 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	0e5b      	lsrs	r3, r3, #25
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	3301      	adds	r3, #1
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004750:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004752:	687b      	ldr	r3, [r7, #4]
}
 8004754:	4618      	mov	r0, r3
 8004756:	371c      	adds	r7, #28
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	40021000 	.word	0x40021000
 8004764:	007a1200 	.word	0x007a1200
 8004768:	00f42400 	.word	0x00f42400

0800476c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004774:	2300      	movs	r3, #0
 8004776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004778:	2300      	movs	r3, #0
 800477a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 8098 	beq.w	80048ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800478a:	2300      	movs	r3, #0
 800478c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800478e:	4b43      	ldr	r3, [pc, #268]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10d      	bne.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800479a:	4b40      	ldr	r3, [pc, #256]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800479c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800479e:	4a3f      	ldr	r2, [pc, #252]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80047a6:	4b3d      	ldr	r3, [pc, #244]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047b2:	2301      	movs	r3, #1
 80047b4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b6:	4b3a      	ldr	r3, [pc, #232]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a39      	ldr	r2, [pc, #228]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047c2:	f7fe f83f 	bl	8002844 <HAL_GetTick>
 80047c6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047c8:	e009      	b.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ca:	f7fe f83b 	bl	8002844 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d902      	bls.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	74fb      	strb	r3, [r7, #19]
        break;
 80047dc:	e005      	b.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047de:	4b30      	ldr	r3, [pc, #192]	@ (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0ef      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80047ea:	7cfb      	ldrb	r3, [r7, #19]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d159      	bne.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047f0:	4b2a      	ldr	r3, [pc, #168]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047fa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d01e      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	697a      	ldr	r2, [r7, #20]
 8004808:	429a      	cmp	r2, r3
 800480a:	d019      	beq.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800480c:	4b23      	ldr	r3, [pc, #140]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800480e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004816:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004818:	4b20      	ldr	r3, [pc, #128]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800481e:	4a1f      	ldr	r2, [pc, #124]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004828:	4b1c      	ldr	r3, [pc, #112]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800482a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800482e:	4a1b      	ldr	r2, [pc, #108]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004830:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004838:	4a18      	ldr	r2, [pc, #96]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	2b00      	cmp	r3, #0
 8004848:	d016      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800484a:	f7fd fffb 	bl	8002844 <HAL_GetTick>
 800484e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004850:	e00b      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004852:	f7fd fff7 	bl	8002844 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004860:	4293      	cmp	r3, r2
 8004862:	d902      	bls.n	800486a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004864:	2303      	movs	r3, #3
 8004866:	74fb      	strb	r3, [r7, #19]
            break;
 8004868:	e006      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800486a:	4b0c      	ldr	r3, [pc, #48]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800486c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004870:	f003 0302 	and.w	r3, r3, #2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d0ec      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004878:	7cfb      	ldrb	r3, [r7, #19]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d10b      	bne.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800487e:	4b07      	ldr	r3, [pc, #28]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004884:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488c:	4903      	ldr	r1, [pc, #12]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800488e:	4313      	orrs	r3, r2
 8004890:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004894:	e008      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004896:	7cfb      	ldrb	r3, [r7, #19]
 8004898:	74bb      	strb	r3, [r7, #18]
 800489a:	e005      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800489c:	40021000 	.word	0x40021000
 80048a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a4:	7cfb      	ldrb	r3, [r7, #19]
 80048a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048a8:	7c7b      	ldrb	r3, [r7, #17]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d105      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ae:	4ba6      	ldr	r3, [pc, #664]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b2:	4aa5      	ldr	r2, [pc, #660]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048c6:	4ba0      	ldr	r3, [pc, #640]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048cc:	f023 0203 	bic.w	r2, r3, #3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	499c      	ldr	r1, [pc, #624]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00a      	beq.n	80048fe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048e8:	4b97      	ldr	r3, [pc, #604]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048ee:	f023 020c 	bic.w	r2, r3, #12
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	4994      	ldr	r1, [pc, #592]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f003 0304 	and.w	r3, r3, #4
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800490a:	4b8f      	ldr	r3, [pc, #572]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800490c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004910:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	498b      	ldr	r1, [pc, #556]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800491a:	4313      	orrs	r3, r2
 800491c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d00a      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800492c:	4b86      	ldr	r3, [pc, #536]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800492e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004932:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	4983      	ldr	r1, [pc, #524]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800493c:	4313      	orrs	r3, r2
 800493e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0320 	and.w	r3, r3, #32
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00a      	beq.n	8004964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800494e:	4b7e      	ldr	r3, [pc, #504]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004954:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	497a      	ldr	r1, [pc, #488]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800495e:	4313      	orrs	r3, r2
 8004960:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00a      	beq.n	8004986 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004970:	4b75      	ldr	r3, [pc, #468]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004976:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	4972      	ldr	r1, [pc, #456]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004980:	4313      	orrs	r3, r2
 8004982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00a      	beq.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004992:	4b6d      	ldr	r3, [pc, #436]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004998:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	4969      	ldr	r1, [pc, #420]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00a      	beq.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049b4:	4b64      	ldr	r3, [pc, #400]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a1b      	ldr	r3, [r3, #32]
 80049c2:	4961      	ldr	r1, [pc, #388]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049c4:	4313      	orrs	r3, r2
 80049c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00a      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049d6:	4b5c      	ldr	r3, [pc, #368]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049dc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e4:	4958      	ldr	r1, [pc, #352]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d015      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049f8:	4b53      	ldr	r3, [pc, #332]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a06:	4950      	ldr	r1, [pc, #320]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a16:	d105      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a18:	4b4b      	ldr	r3, [pc, #300]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	4a4a      	ldr	r2, [pc, #296]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a22:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d015      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a30:	4b45      	ldr	r3, [pc, #276]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3e:	4942      	ldr	r1, [pc, #264]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a4e:	d105      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a50:	4b3d      	ldr	r3, [pc, #244]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4a3c      	ldr	r2, [pc, #240]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a5a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d015      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a68:	4b37      	ldr	r3, [pc, #220]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a76:	4934      	ldr	r1, [pc, #208]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a86:	d105      	bne.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a88:	4b2f      	ldr	r3, [pc, #188]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a92:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d015      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004aa0:	4b29      	ldr	r3, [pc, #164]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aae:	4926      	ldr	r1, [pc, #152]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004abe:	d105      	bne.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ac0:	4b21      	ldr	r3, [pc, #132]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	4a20      	ldr	r2, [pc, #128]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004aca:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d015      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ade:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae6:	4918      	ldr	r1, [pc, #96]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004af6:	d105      	bne.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004af8:	4b13      	ldr	r3, [pc, #76]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	4a12      	ldr	r2, [pc, #72]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b02:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d015      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b10:	4b0d      	ldr	r3, [pc, #52]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b16:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1e:	490a      	ldr	r1, [pc, #40]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b2e:	d105      	bne.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b30:	4b05      	ldr	r3, [pc, #20]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4a04      	ldr	r2, [pc, #16]	@ (8004b48 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b3a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004b3c:	7cbb      	ldrb	r3, [r7, #18]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3718      	adds	r7, #24
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	40021000 	.word	0x40021000

08004b4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e049      	b.n	8004bf2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fd fa58 	bl	8002028 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3304      	adds	r3, #4
 8004b88:	4619      	mov	r1, r3
 8004b8a:	4610      	mov	r0, r2
 8004b8c:	f000 fb86 	bl	800529c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
	...

08004bfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d109      	bne.n	8004c20 <HAL_TIM_PWM_Start+0x24>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	bf14      	ite	ne
 8004c18:	2301      	movne	r3, #1
 8004c1a:	2300      	moveq	r3, #0
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	e03c      	b.n	8004c9a <HAL_TIM_PWM_Start+0x9e>
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d109      	bne.n	8004c3a <HAL_TIM_PWM_Start+0x3e>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	bf14      	ite	ne
 8004c32:	2301      	movne	r3, #1
 8004c34:	2300      	moveq	r3, #0
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	e02f      	b.n	8004c9a <HAL_TIM_PWM_Start+0x9e>
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d109      	bne.n	8004c54 <HAL_TIM_PWM_Start+0x58>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e022      	b.n	8004c9a <HAL_TIM_PWM_Start+0x9e>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b0c      	cmp	r3, #12
 8004c58:	d109      	bne.n	8004c6e <HAL_TIM_PWM_Start+0x72>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	bf14      	ite	ne
 8004c66:	2301      	movne	r3, #1
 8004c68:	2300      	moveq	r3, #0
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	e015      	b.n	8004c9a <HAL_TIM_PWM_Start+0x9e>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d109      	bne.n	8004c88 <HAL_TIM_PWM_Start+0x8c>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	bf14      	ite	ne
 8004c80:	2301      	movne	r3, #1
 8004c82:	2300      	moveq	r3, #0
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	e008      	b.n	8004c9a <HAL_TIM_PWM_Start+0x9e>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	bf14      	ite	ne
 8004c94:	2301      	movne	r3, #1
 8004c96:	2300      	moveq	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e097      	b.n	8004dd2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d104      	bne.n	8004cb2 <HAL_TIM_PWM_Start+0xb6>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cb0:	e023      	b.n	8004cfa <HAL_TIM_PWM_Start+0xfe>
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b04      	cmp	r3, #4
 8004cb6:	d104      	bne.n	8004cc2 <HAL_TIM_PWM_Start+0xc6>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cc0:	e01b      	b.n	8004cfa <HAL_TIM_PWM_Start+0xfe>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_PWM_Start+0xd6>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cd0:	e013      	b.n	8004cfa <HAL_TIM_PWM_Start+0xfe>
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2b0c      	cmp	r3, #12
 8004cd6:	d104      	bne.n	8004ce2 <HAL_TIM_PWM_Start+0xe6>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce0:	e00b      	b.n	8004cfa <HAL_TIM_PWM_Start+0xfe>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	2b10      	cmp	r3, #16
 8004ce6:	d104      	bne.n	8004cf2 <HAL_TIM_PWM_Start+0xf6>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf0:	e003      	b.n	8004cfa <HAL_TIM_PWM_Start+0xfe>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	6839      	ldr	r1, [r7, #0]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fe5c 	bl	80059c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a33      	ldr	r2, [pc, #204]	@ (8004ddc <HAL_TIM_PWM_Start+0x1e0>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d013      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x13e>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a32      	ldr	r2, [pc, #200]	@ (8004de0 <HAL_TIM_PWM_Start+0x1e4>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d00e      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x13e>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a30      	ldr	r2, [pc, #192]	@ (8004de4 <HAL_TIM_PWM_Start+0x1e8>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d009      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x13e>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004de8 <HAL_TIM_PWM_Start+0x1ec>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d004      	beq.n	8004d3a <HAL_TIM_PWM_Start+0x13e>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a2d      	ldr	r2, [pc, #180]	@ (8004dec <HAL_TIM_PWM_Start+0x1f0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d101      	bne.n	8004d3e <HAL_TIM_PWM_Start+0x142>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <HAL_TIM_PWM_Start+0x144>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d007      	beq.n	8004d54 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d52:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a20      	ldr	r2, [pc, #128]	@ (8004ddc <HAL_TIM_PWM_Start+0x1e0>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d018      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x194>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d66:	d013      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x194>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a20      	ldr	r2, [pc, #128]	@ (8004df0 <HAL_TIM_PWM_Start+0x1f4>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d00e      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x194>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <HAL_TIM_PWM_Start+0x1f8>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d009      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x194>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a17      	ldr	r2, [pc, #92]	@ (8004de0 <HAL_TIM_PWM_Start+0x1e4>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d004      	beq.n	8004d90 <HAL_TIM_PWM_Start+0x194>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a16      	ldr	r2, [pc, #88]	@ (8004de4 <HAL_TIM_PWM_Start+0x1e8>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d115      	bne.n	8004dbc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689a      	ldr	r2, [r3, #8]
 8004d96:	4b18      	ldr	r3, [pc, #96]	@ (8004df8 <HAL_TIM_PWM_Start+0x1fc>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2b06      	cmp	r3, #6
 8004da0:	d015      	beq.n	8004dce <HAL_TIM_PWM_Start+0x1d2>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da8:	d011      	beq.n	8004dce <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f042 0201 	orr.w	r2, r2, #1
 8004db8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dba:	e008      	b.n	8004dce <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0201 	orr.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]
 8004dcc:	e000      	b.n	8004dd0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	40013400 	.word	0x40013400
 8004de4:	40014000 	.word	0x40014000
 8004de8:	40014400 	.word	0x40014400
 8004dec:	40014800 	.word	0x40014800
 8004df0:	40000400 	.word	0x40000400
 8004df4:	40000800 	.word	0x40000800
 8004df8:	00010007 	.word	0x00010007

08004dfc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	6839      	ldr	r1, [r7, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fdd6 	bl	80059c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a3e      	ldr	r2, [pc, #248]	@ (8004f14 <HAL_TIM_PWM_Stop+0x118>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d013      	beq.n	8004e46 <HAL_TIM_PWM_Stop+0x4a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a3d      	ldr	r2, [pc, #244]	@ (8004f18 <HAL_TIM_PWM_Stop+0x11c>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d00e      	beq.n	8004e46 <HAL_TIM_PWM_Stop+0x4a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a3b      	ldr	r2, [pc, #236]	@ (8004f1c <HAL_TIM_PWM_Stop+0x120>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d009      	beq.n	8004e46 <HAL_TIM_PWM_Stop+0x4a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a3a      	ldr	r2, [pc, #232]	@ (8004f20 <HAL_TIM_PWM_Stop+0x124>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d004      	beq.n	8004e46 <HAL_TIM_PWM_Stop+0x4a>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a38      	ldr	r2, [pc, #224]	@ (8004f24 <HAL_TIM_PWM_Stop+0x128>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d101      	bne.n	8004e4a <HAL_TIM_PWM_Stop+0x4e>
 8004e46:	2301      	movs	r3, #1
 8004e48:	e000      	b.n	8004e4c <HAL_TIM_PWM_Stop+0x50>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d017      	beq.n	8004e80 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	6a1a      	ldr	r2, [r3, #32]
 8004e56:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10f      	bne.n	8004e80 <HAL_TIM_PWM_Stop+0x84>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6a1a      	ldr	r2, [r3, #32]
 8004e66:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e6a:	4013      	ands	r3, r2
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d107      	bne.n	8004e80 <HAL_TIM_PWM_Stop+0x84>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e7e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6a1a      	ldr	r2, [r3, #32]
 8004e86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10f      	bne.n	8004eb0 <HAL_TIM_PWM_Stop+0xb4>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6a1a      	ldr	r2, [r3, #32]
 8004e96:	f244 4344 	movw	r3, #17476	@ 0x4444
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d107      	bne.n	8004eb0 <HAL_TIM_PWM_Stop+0xb4>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0201 	bic.w	r2, r2, #1
 8004eae:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <HAL_TIM_PWM_Stop+0xc4>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ebe:	e023      	b.n	8004f08 <HAL_TIM_PWM_Stop+0x10c>
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d104      	bne.n	8004ed0 <HAL_TIM_PWM_Stop+0xd4>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ece:	e01b      	b.n	8004f08 <HAL_TIM_PWM_Stop+0x10c>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d104      	bne.n	8004ee0 <HAL_TIM_PWM_Stop+0xe4>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ede:	e013      	b.n	8004f08 <HAL_TIM_PWM_Stop+0x10c>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2b0c      	cmp	r3, #12
 8004ee4:	d104      	bne.n	8004ef0 <HAL_TIM_PWM_Stop+0xf4>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004eee:	e00b      	b.n	8004f08 <HAL_TIM_PWM_Stop+0x10c>
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2b10      	cmp	r3, #16
 8004ef4:	d104      	bne.n	8004f00 <HAL_TIM_PWM_Stop+0x104>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004efe:	e003      	b.n	8004f08 <HAL_TIM_PWM_Stop+0x10c>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004f08:	2300      	movs	r3, #0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	40012c00 	.word	0x40012c00
 8004f18:	40013400 	.word	0x40013400
 8004f1c:	40014000 	.word	0x40014000
 8004f20:	40014400 	.word	0x40014400
 8004f24:	40014800 	.word	0x40014800

08004f28 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e097      	b.n	800506c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d106      	bne.n	8004f56 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7fd f889 	bl	8002068 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2202      	movs	r2, #2
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	6812      	ldr	r2, [r2, #0]
 8004f68:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004f6c:	f023 0307 	bic.w	r3, r3, #7
 8004f70:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	3304      	adds	r3, #4
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	4610      	mov	r0, r2
 8004f7e:	f000 f98d 	bl	800529c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004faa:	f023 0303 	bic.w	r3, r3, #3
 8004fae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	699b      	ldr	r3, [r3, #24]
 8004fb8:	021b      	lsls	r3, r3, #8
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	693a      	ldr	r2, [r7, #16]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004fc8:	f023 030c 	bic.w	r3, r3, #12
 8004fcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fd4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	68da      	ldr	r2, [r3, #12]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	021b      	lsls	r3, r3, #8
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	693a      	ldr	r2, [r7, #16]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	011a      	lsls	r2, r3, #4
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	6a1b      	ldr	r3, [r3, #32]
 8004ff6:	031b      	lsls	r3, r3, #12
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005006:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800500e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	011b      	lsls	r3, r3, #4
 800501a:	4313      	orrs	r3, r2
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	697a      	ldr	r2, [r7, #20]
 8005028:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2201      	movs	r2, #1
 8005056:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3718      	adds	r7, #24
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005080:	2300      	movs	r3, #0
 8005082:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800508e:	2302      	movs	r3, #2
 8005090:	e0ff      	b.n	8005292 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b14      	cmp	r3, #20
 800509e:	f200 80f0 	bhi.w	8005282 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80050a2:	a201      	add	r2, pc, #4	@ (adr r2, 80050a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80050a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a8:	080050fd 	.word	0x080050fd
 80050ac:	08005283 	.word	0x08005283
 80050b0:	08005283 	.word	0x08005283
 80050b4:	08005283 	.word	0x08005283
 80050b8:	0800513d 	.word	0x0800513d
 80050bc:	08005283 	.word	0x08005283
 80050c0:	08005283 	.word	0x08005283
 80050c4:	08005283 	.word	0x08005283
 80050c8:	0800517f 	.word	0x0800517f
 80050cc:	08005283 	.word	0x08005283
 80050d0:	08005283 	.word	0x08005283
 80050d4:	08005283 	.word	0x08005283
 80050d8:	080051bf 	.word	0x080051bf
 80050dc:	08005283 	.word	0x08005283
 80050e0:	08005283 	.word	0x08005283
 80050e4:	08005283 	.word	0x08005283
 80050e8:	08005201 	.word	0x08005201
 80050ec:	08005283 	.word	0x08005283
 80050f0:	08005283 	.word	0x08005283
 80050f4:	08005283 	.word	0x08005283
 80050f8:	08005241 	.word	0x08005241
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68b9      	ldr	r1, [r7, #8]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 f966 	bl	80053d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	699a      	ldr	r2, [r3, #24]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0208 	orr.w	r2, r2, #8
 8005116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699a      	ldr	r2, [r3, #24]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0204 	bic.w	r2, r2, #4
 8005126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6999      	ldr	r1, [r3, #24]
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	430a      	orrs	r2, r1
 8005138:	619a      	str	r2, [r3, #24]
      break;
 800513a:	e0a5      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68b9      	ldr	r1, [r7, #8]
 8005142:	4618      	mov	r0, r3
 8005144:	f000 f9d6 	bl	80054f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	699a      	ldr	r2, [r3, #24]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005156:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	699a      	ldr	r2, [r3, #24]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005166:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6999      	ldr	r1, [r3, #24]
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	021a      	lsls	r2, r3, #8
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	430a      	orrs	r2, r1
 800517a:	619a      	str	r2, [r3, #24]
      break;
 800517c:	e084      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	4618      	mov	r0, r3
 8005186:	f000 fa3f 	bl	8005608 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	69da      	ldr	r2, [r3, #28]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0208 	orr.w	r2, r2, #8
 8005198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	69da      	ldr	r2, [r3, #28]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0204 	bic.w	r2, r2, #4
 80051a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69d9      	ldr	r1, [r3, #28]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	61da      	str	r2, [r3, #28]
      break;
 80051bc:	e064      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68b9      	ldr	r1, [r7, #8]
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 faa7 	bl	8005718 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69da      	ldr	r2, [r3, #28]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	69da      	ldr	r2, [r3, #28]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	69d9      	ldr	r1, [r3, #28]
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	021a      	lsls	r2, r3, #8
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	61da      	str	r2, [r3, #28]
      break;
 80051fe:	e043      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	4618      	mov	r0, r3
 8005208:	f000 fb10 	bl	800582c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f042 0208 	orr.w	r2, r2, #8
 800521a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 0204 	bic.w	r2, r2, #4
 800522a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	691a      	ldr	r2, [r3, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800523e:	e023      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68b9      	ldr	r1, [r7, #8]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 fb54 	bl	80058f4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800525a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800526a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	021a      	lsls	r2, r3, #8
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	430a      	orrs	r2, r1
 800527e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005280:	e002      	b.n	8005288 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	75fb      	strb	r3, [r7, #23]
      break;
 8005286:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2200      	movs	r2, #0
 800528c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005290:	7dfb      	ldrb	r3, [r7, #23]
}
 8005292:	4618      	mov	r0, r3
 8005294:	3718      	adds	r7, #24
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop

0800529c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a42      	ldr	r2, [pc, #264]	@ (80053b8 <TIM_Base_SetConfig+0x11c>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d00f      	beq.n	80052d4 <TIM_Base_SetConfig+0x38>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052ba:	d00b      	beq.n	80052d4 <TIM_Base_SetConfig+0x38>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a3f      	ldr	r2, [pc, #252]	@ (80053bc <TIM_Base_SetConfig+0x120>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d007      	beq.n	80052d4 <TIM_Base_SetConfig+0x38>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3e      	ldr	r2, [pc, #248]	@ (80053c0 <TIM_Base_SetConfig+0x124>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_Base_SetConfig+0x38>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3d      	ldr	r2, [pc, #244]	@ (80053c4 <TIM_Base_SetConfig+0x128>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d108      	bne.n	80052e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a33      	ldr	r2, [pc, #204]	@ (80053b8 <TIM_Base_SetConfig+0x11c>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d01b      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f4:	d017      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a30      	ldr	r2, [pc, #192]	@ (80053bc <TIM_Base_SetConfig+0x120>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2f      	ldr	r2, [pc, #188]	@ (80053c0 <TIM_Base_SetConfig+0x124>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d00f      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2e      	ldr	r2, [pc, #184]	@ (80053c4 <TIM_Base_SetConfig+0x128>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d00b      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a2d      	ldr	r2, [pc, #180]	@ (80053c8 <TIM_Base_SetConfig+0x12c>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d007      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a2c      	ldr	r2, [pc, #176]	@ (80053cc <TIM_Base_SetConfig+0x130>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d003      	beq.n	8005326 <TIM_Base_SetConfig+0x8a>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2b      	ldr	r2, [pc, #172]	@ (80053d0 <TIM_Base_SetConfig+0x134>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d108      	bne.n	8005338 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800532c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	4313      	orrs	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	689a      	ldr	r2, [r3, #8]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a16      	ldr	r2, [pc, #88]	@ (80053b8 <TIM_Base_SetConfig+0x11c>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d00f      	beq.n	8005384 <TIM_Base_SetConfig+0xe8>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a17      	ldr	r2, [pc, #92]	@ (80053c4 <TIM_Base_SetConfig+0x128>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00b      	beq.n	8005384 <TIM_Base_SetConfig+0xe8>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a16      	ldr	r2, [pc, #88]	@ (80053c8 <TIM_Base_SetConfig+0x12c>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <TIM_Base_SetConfig+0xe8>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a15      	ldr	r2, [pc, #84]	@ (80053cc <TIM_Base_SetConfig+0x130>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_Base_SetConfig+0xe8>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a14      	ldr	r2, [pc, #80]	@ (80053d0 <TIM_Base_SetConfig+0x134>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d103      	bne.n	800538c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	691a      	ldr	r2, [r3, #16]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0301 	and.w	r3, r3, #1
 800539a:	2b01      	cmp	r3, #1
 800539c:	d105      	bne.n	80053aa <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691b      	ldr	r3, [r3, #16]
 80053a2:	f023 0201 	bic.w	r2, r3, #1
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	611a      	str	r2, [r3, #16]
  }
}
 80053aa:	bf00      	nop
 80053ac:	3714      	adds	r7, #20
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop
 80053b8:	40012c00 	.word	0x40012c00
 80053bc:	40000400 	.word	0x40000400
 80053c0:	40000800 	.word	0x40000800
 80053c4:	40013400 	.word	0x40013400
 80053c8:	40014000 	.word	0x40014000
 80053cc:	40014400 	.word	0x40014400
 80053d0:	40014800 	.word	0x40014800

080053d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b087      	sub	sp, #28
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a1b      	ldr	r3, [r3, #32]
 80053e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	f023 0201 	bic.w	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	699b      	ldr	r3, [r3, #24]
 80053fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005402:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0303 	bic.w	r3, r3, #3
 800540e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	f023 0302 	bic.w	r3, r3, #2
 8005420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4313      	orrs	r3, r2
 800542a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a2c      	ldr	r2, [pc, #176]	@ (80054e0 <TIM_OC1_SetConfig+0x10c>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00f      	beq.n	8005454 <TIM_OC1_SetConfig+0x80>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a2b      	ldr	r2, [pc, #172]	@ (80054e4 <TIM_OC1_SetConfig+0x110>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00b      	beq.n	8005454 <TIM_OC1_SetConfig+0x80>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a2a      	ldr	r2, [pc, #168]	@ (80054e8 <TIM_OC1_SetConfig+0x114>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d007      	beq.n	8005454 <TIM_OC1_SetConfig+0x80>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a29      	ldr	r2, [pc, #164]	@ (80054ec <TIM_OC1_SetConfig+0x118>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d003      	beq.n	8005454 <TIM_OC1_SetConfig+0x80>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a28      	ldr	r2, [pc, #160]	@ (80054f0 <TIM_OC1_SetConfig+0x11c>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d10c      	bne.n	800546e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f023 0308 	bic.w	r3, r3, #8
 800545a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	4313      	orrs	r3, r2
 8005464:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f023 0304 	bic.w	r3, r3, #4
 800546c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1b      	ldr	r2, [pc, #108]	@ (80054e0 <TIM_OC1_SetConfig+0x10c>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d00f      	beq.n	8005496 <TIM_OC1_SetConfig+0xc2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1a      	ldr	r2, [pc, #104]	@ (80054e4 <TIM_OC1_SetConfig+0x110>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00b      	beq.n	8005496 <TIM_OC1_SetConfig+0xc2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a19      	ldr	r2, [pc, #100]	@ (80054e8 <TIM_OC1_SetConfig+0x114>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d007      	beq.n	8005496 <TIM_OC1_SetConfig+0xc2>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a18      	ldr	r2, [pc, #96]	@ (80054ec <TIM_OC1_SetConfig+0x118>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d003      	beq.n	8005496 <TIM_OC1_SetConfig+0xc2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	4a17      	ldr	r2, [pc, #92]	@ (80054f0 <TIM_OC1_SetConfig+0x11c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d111      	bne.n	80054ba <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800549c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80054a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	621a      	str	r2, [r3, #32]
}
 80054d4:	bf00      	nop
 80054d6:	371c      	adds	r7, #28
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	40012c00 	.word	0x40012c00
 80054e4:	40013400 	.word	0x40013400
 80054e8:	40014000 	.word	0x40014000
 80054ec:	40014400 	.word	0x40014400
 80054f0:	40014800 	.word	0x40014800

080054f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b087      	sub	sp, #28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6a1b      	ldr	r3, [r3, #32]
 8005508:	f023 0210 	bic.w	r2, r3, #16
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005522:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800552e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	021b      	lsls	r3, r3, #8
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	4313      	orrs	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f023 0320 	bic.w	r3, r3, #32
 8005542:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	011b      	lsls	r3, r3, #4
 800554a:	697a      	ldr	r2, [r7, #20]
 800554c:	4313      	orrs	r3, r2
 800554e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a28      	ldr	r2, [pc, #160]	@ (80055f4 <TIM_OC2_SetConfig+0x100>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d003      	beq.n	8005560 <TIM_OC2_SetConfig+0x6c>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a27      	ldr	r2, [pc, #156]	@ (80055f8 <TIM_OC2_SetConfig+0x104>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d10d      	bne.n	800557c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	4313      	orrs	r3, r2
 8005572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800557a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a1d      	ldr	r2, [pc, #116]	@ (80055f4 <TIM_OC2_SetConfig+0x100>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00f      	beq.n	80055a4 <TIM_OC2_SetConfig+0xb0>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a1c      	ldr	r2, [pc, #112]	@ (80055f8 <TIM_OC2_SetConfig+0x104>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d00b      	beq.n	80055a4 <TIM_OC2_SetConfig+0xb0>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a1b      	ldr	r2, [pc, #108]	@ (80055fc <TIM_OC2_SetConfig+0x108>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d007      	beq.n	80055a4 <TIM_OC2_SetConfig+0xb0>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a1a      	ldr	r2, [pc, #104]	@ (8005600 <TIM_OC2_SetConfig+0x10c>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d003      	beq.n	80055a4 <TIM_OC2_SetConfig+0xb0>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a19      	ldr	r2, [pc, #100]	@ (8005604 <TIM_OC2_SetConfig+0x110>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d113      	bne.n	80055cc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	695b      	ldr	r3, [r3, #20]
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	4313      	orrs	r3, r2
 80055be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	009b      	lsls	r3, r3, #2
 80055c6:	693a      	ldr	r2, [r7, #16]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	693a      	ldr	r2, [r7, #16]
 80055d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	40012c00 	.word	0x40012c00
 80055f8:	40013400 	.word	0x40013400
 80055fc:	40014000 	.word	0x40014000
 8005600:	40014400 	.word	0x40014400
 8005604:	40014800 	.word	0x40014800

08005608 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005608:	b480      	push	{r7}
 800560a:	b087      	sub	sp, #28
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a1b      	ldr	r3, [r3, #32]
 8005616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a1b      	ldr	r3, [r3, #32]
 800561c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800563a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005654:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	021b      	lsls	r3, r3, #8
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	4313      	orrs	r3, r2
 8005660:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a27      	ldr	r2, [pc, #156]	@ (8005704 <TIM_OC3_SetConfig+0xfc>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d003      	beq.n	8005672 <TIM_OC3_SetConfig+0x6a>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a26      	ldr	r2, [pc, #152]	@ (8005708 <TIM_OC3_SetConfig+0x100>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d10d      	bne.n	800568e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005678:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	021b      	lsls	r3, r3, #8
 8005680:	697a      	ldr	r2, [r7, #20]
 8005682:	4313      	orrs	r3, r2
 8005684:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800568c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a1c      	ldr	r2, [pc, #112]	@ (8005704 <TIM_OC3_SetConfig+0xfc>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d00f      	beq.n	80056b6 <TIM_OC3_SetConfig+0xae>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a1b      	ldr	r2, [pc, #108]	@ (8005708 <TIM_OC3_SetConfig+0x100>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d00b      	beq.n	80056b6 <TIM_OC3_SetConfig+0xae>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a1a      	ldr	r2, [pc, #104]	@ (800570c <TIM_OC3_SetConfig+0x104>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d007      	beq.n	80056b6 <TIM_OC3_SetConfig+0xae>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a19      	ldr	r2, [pc, #100]	@ (8005710 <TIM_OC3_SetConfig+0x108>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d003      	beq.n	80056b6 <TIM_OC3_SetConfig+0xae>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a18      	ldr	r2, [pc, #96]	@ (8005714 <TIM_OC3_SetConfig+0x10c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d113      	bne.n	80056de <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	011b      	lsls	r3, r3, #4
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	011b      	lsls	r3, r3, #4
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	4313      	orrs	r3, r2
 80056dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68fa      	ldr	r2, [r7, #12]
 80056e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	621a      	str	r2, [r3, #32]
}
 80056f8:	bf00      	nop
 80056fa:	371c      	adds	r7, #28
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40013400 	.word	0x40013400
 800570c:	40014000 	.word	0x40014000
 8005710:	40014400 	.word	0x40014400
 8005714:	40014800 	.word	0x40014800

08005718 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005718:	b480      	push	{r7}
 800571a:	b087      	sub	sp, #28
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a1b      	ldr	r3, [r3, #32]
 8005726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	69db      	ldr	r3, [r3, #28]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005746:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800574a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	021b      	lsls	r3, r3, #8
 800575a:	68fa      	ldr	r2, [r7, #12]
 800575c:	4313      	orrs	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005766:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	031b      	lsls	r3, r3, #12
 800576e:	697a      	ldr	r2, [r7, #20]
 8005770:	4313      	orrs	r3, r2
 8005772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a28      	ldr	r2, [pc, #160]	@ (8005818 <TIM_OC4_SetConfig+0x100>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d003      	beq.n	8005784 <TIM_OC4_SetConfig+0x6c>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a27      	ldr	r2, [pc, #156]	@ (800581c <TIM_OC4_SetConfig+0x104>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d10d      	bne.n	80057a0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800578a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	031b      	lsls	r3, r3, #12
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800579e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005818 <TIM_OC4_SetConfig+0x100>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d00f      	beq.n	80057c8 <TIM_OC4_SetConfig+0xb0>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	4a1c      	ldr	r2, [pc, #112]	@ (800581c <TIM_OC4_SetConfig+0x104>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d00b      	beq.n	80057c8 <TIM_OC4_SetConfig+0xb0>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a1b      	ldr	r2, [pc, #108]	@ (8005820 <TIM_OC4_SetConfig+0x108>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d007      	beq.n	80057c8 <TIM_OC4_SetConfig+0xb0>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005824 <TIM_OC4_SetConfig+0x10c>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d003      	beq.n	80057c8 <TIM_OC4_SetConfig+0xb0>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a19      	ldr	r2, [pc, #100]	@ (8005828 <TIM_OC4_SetConfig+0x110>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d113      	bne.n	80057f0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057ce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80057d6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	019b      	lsls	r3, r3, #6
 80057de:	693a      	ldr	r2, [r7, #16]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	019b      	lsls	r3, r3, #6
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	693a      	ldr	r2, [r7, #16]
 80057f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	40012c00 	.word	0x40012c00
 800581c:	40013400 	.word	0x40013400
 8005820:	40014000 	.word	0x40014000
 8005824:	40014400 	.word	0x40014400
 8005828:	40014800 	.word	0x40014800

0800582c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800582c:	b480      	push	{r7}
 800582e:	b087      	sub	sp, #28
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6a1b      	ldr	r3, [r3, #32]
 8005840:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800585a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005870:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	041b      	lsls	r3, r3, #16
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	4313      	orrs	r3, r2
 800587c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a17      	ldr	r2, [pc, #92]	@ (80058e0 <TIM_OC5_SetConfig+0xb4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00f      	beq.n	80058a6 <TIM_OC5_SetConfig+0x7a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a16      	ldr	r2, [pc, #88]	@ (80058e4 <TIM_OC5_SetConfig+0xb8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00b      	beq.n	80058a6 <TIM_OC5_SetConfig+0x7a>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a15      	ldr	r2, [pc, #84]	@ (80058e8 <TIM_OC5_SetConfig+0xbc>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d007      	beq.n	80058a6 <TIM_OC5_SetConfig+0x7a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a14      	ldr	r2, [pc, #80]	@ (80058ec <TIM_OC5_SetConfig+0xc0>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d003      	beq.n	80058a6 <TIM_OC5_SetConfig+0x7a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a13      	ldr	r2, [pc, #76]	@ (80058f0 <TIM_OC5_SetConfig+0xc4>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d109      	bne.n	80058ba <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	021b      	lsls	r3, r3, #8
 80058b4:	697a      	ldr	r2, [r7, #20]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	621a      	str	r2, [r3, #32]
}
 80058d4:	bf00      	nop
 80058d6:	371c      	adds	r7, #28
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr
 80058e0:	40012c00 	.word	0x40012c00
 80058e4:	40013400 	.word	0x40013400
 80058e8:	40014000 	.word	0x40014000
 80058ec:	40014400 	.word	0x40014400
 80058f0:	40014800 	.word	0x40014800

080058f4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005922:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	021b      	lsls	r3, r3, #8
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4313      	orrs	r3, r2
 8005932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800593a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	051b      	lsls	r3, r3, #20
 8005942:	693a      	ldr	r2, [r7, #16]
 8005944:	4313      	orrs	r3, r2
 8005946:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a18      	ldr	r2, [pc, #96]	@ (80059ac <TIM_OC6_SetConfig+0xb8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00f      	beq.n	8005970 <TIM_OC6_SetConfig+0x7c>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a17      	ldr	r2, [pc, #92]	@ (80059b0 <TIM_OC6_SetConfig+0xbc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d00b      	beq.n	8005970 <TIM_OC6_SetConfig+0x7c>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	4a16      	ldr	r2, [pc, #88]	@ (80059b4 <TIM_OC6_SetConfig+0xc0>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d007      	beq.n	8005970 <TIM_OC6_SetConfig+0x7c>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a15      	ldr	r2, [pc, #84]	@ (80059b8 <TIM_OC6_SetConfig+0xc4>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_OC6_SetConfig+0x7c>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a14      	ldr	r2, [pc, #80]	@ (80059bc <TIM_OC6_SetConfig+0xc8>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d109      	bne.n	8005984 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005976:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	029b      	lsls	r3, r3, #10
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4313      	orrs	r3, r2
 8005982:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	685a      	ldr	r2, [r3, #4]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	621a      	str	r2, [r3, #32]
}
 800599e:	bf00      	nop
 80059a0:	371c      	adds	r7, #28
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40012c00 	.word	0x40012c00
 80059b0:	40013400 	.word	0x40013400
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40014400 	.word	0x40014400
 80059bc:	40014800 	.word	0x40014800

080059c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b087      	sub	sp, #28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f003 031f 	and.w	r3, r3, #31
 80059d2:	2201      	movs	r2, #1
 80059d4:	fa02 f303 	lsl.w	r3, r2, r3
 80059d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6a1a      	ldr	r2, [r3, #32]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	43db      	mvns	r3, r3
 80059e2:	401a      	ands	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6a1a      	ldr	r2, [r3, #32]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f003 031f 	and.w	r3, r3, #31
 80059f2:	6879      	ldr	r1, [r7, #4]
 80059f4:	fa01 f303 	lsl.w	r3, r1, r3
 80059f8:	431a      	orrs	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	621a      	str	r2, [r3, #32]
}
 80059fe:	bf00      	nop
 8005a00:	371c      	adds	r7, #28
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
	...

08005a0c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b084      	sub	sp, #16
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d109      	bne.n	8005a30 <HAL_TIMEx_PWMN_Start+0x24>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	bf14      	ite	ne
 8005a28:	2301      	movne	r3, #1
 8005a2a:	2300      	moveq	r3, #0
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	e022      	b.n	8005a76 <HAL_TIMEx_PWMN_Start+0x6a>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d109      	bne.n	8005a4a <HAL_TIMEx_PWMN_Start+0x3e>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	bf14      	ite	ne
 8005a42:	2301      	movne	r3, #1
 8005a44:	2300      	moveq	r3, #0
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	e015      	b.n	8005a76 <HAL_TIMEx_PWMN_Start+0x6a>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d109      	bne.n	8005a64 <HAL_TIMEx_PWMN_Start+0x58>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	bf14      	ite	ne
 8005a5c:	2301      	movne	r3, #1
 8005a5e:	2300      	moveq	r3, #0
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	e008      	b.n	8005a76 <HAL_TIMEx_PWMN_Start+0x6a>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	bf14      	ite	ne
 8005a70:	2301      	movne	r3, #1
 8005a72:	2300      	moveq	r3, #0
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d001      	beq.n	8005a7e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e069      	b.n	8005b52 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d104      	bne.n	8005a8e <HAL_TIMEx_PWMN_Start+0x82>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a8c:	e013      	b.n	8005ab6 <HAL_TIMEx_PWMN_Start+0xaa>
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	2b04      	cmp	r3, #4
 8005a92:	d104      	bne.n	8005a9e <HAL_TIMEx_PWMN_Start+0x92>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2202      	movs	r2, #2
 8005a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a9c:	e00b      	b.n	8005ab6 <HAL_TIMEx_PWMN_Start+0xaa>
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d104      	bne.n	8005aae <HAL_TIMEx_PWMN_Start+0xa2>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005aac:	e003      	b.n	8005ab6 <HAL_TIMEx_PWMN_Start+0xaa>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	2204      	movs	r2, #4
 8005abc:	6839      	ldr	r1, [r7, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f000 f9c4 	bl	8005e4c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ad2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a20      	ldr	r2, [pc, #128]	@ (8005b5c <HAL_TIMEx_PWMN_Start+0x150>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d018      	beq.n	8005b10 <HAL_TIMEx_PWMN_Start+0x104>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ae6:	d013      	beq.n	8005b10 <HAL_TIMEx_PWMN_Start+0x104>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <HAL_TIMEx_PWMN_Start+0x154>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d00e      	beq.n	8005b10 <HAL_TIMEx_PWMN_Start+0x104>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a1b      	ldr	r2, [pc, #108]	@ (8005b64 <HAL_TIMEx_PWMN_Start+0x158>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d009      	beq.n	8005b10 <HAL_TIMEx_PWMN_Start+0x104>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a19      	ldr	r2, [pc, #100]	@ (8005b68 <HAL_TIMEx_PWMN_Start+0x15c>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d004      	beq.n	8005b10 <HAL_TIMEx_PWMN_Start+0x104>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a18      	ldr	r2, [pc, #96]	@ (8005b6c <HAL_TIMEx_PWMN_Start+0x160>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d115      	bne.n	8005b3c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689a      	ldr	r2, [r3, #8]
 8005b16:	4b16      	ldr	r3, [pc, #88]	@ (8005b70 <HAL_TIMEx_PWMN_Start+0x164>)
 8005b18:	4013      	ands	r3, r2
 8005b1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2b06      	cmp	r3, #6
 8005b20:	d015      	beq.n	8005b4e <HAL_TIMEx_PWMN_Start+0x142>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b28:	d011      	beq.n	8005b4e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f042 0201 	orr.w	r2, r2, #1
 8005b38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b3a:	e008      	b.n	8005b4e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f042 0201 	orr.w	r2, r2, #1
 8005b4a:	601a      	str	r2, [r3, #0]
 8005b4c:	e000      	b.n	8005b50 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	40012c00 	.word	0x40012c00
 8005b60:	40000400 	.word	0x40000400
 8005b64:	40000800 	.word	0x40000800
 8005b68:	40013400 	.word	0x40013400
 8005b6c:	40014000 	.word	0x40014000
 8005b70:	00010007 	.word	0x00010007

08005b74 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2200      	movs	r2, #0
 8005b84:	6839      	ldr	r1, [r7, #0]
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 f960 	bl	8005e4c <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6a1a      	ldr	r2, [r3, #32]
 8005b92:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005b96:	4013      	ands	r3, r2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10f      	bne.n	8005bbc <HAL_TIMEx_PWMN_Stop+0x48>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6a1a      	ldr	r2, [r3, #32]
 8005ba2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d107      	bne.n	8005bbc <HAL_TIMEx_PWMN_Stop+0x48>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6a1a      	ldr	r2, [r3, #32]
 8005bc2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10f      	bne.n	8005bec <HAL_TIMEx_PWMN_Stop+0x78>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6a1a      	ldr	r2, [r3, #32]
 8005bd2:	f244 4344 	movw	r3, #17476	@ 0x4444
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d107      	bne.n	8005bec <HAL_TIMEx_PWMN_Stop+0x78>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 0201 	bic.w	r2, r2, #1
 8005bea:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d104      	bne.n	8005bfc <HAL_TIMEx_PWMN_Stop+0x88>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bfa:	e013      	b.n	8005c24 <HAL_TIMEx_PWMN_Stop+0xb0>
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	2b04      	cmp	r3, #4
 8005c00:	d104      	bne.n	8005c0c <HAL_TIMEx_PWMN_Stop+0x98>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c0a:	e00b      	b.n	8005c24 <HAL_TIMEx_PWMN_Stop+0xb0>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d104      	bne.n	8005c1c <HAL_TIMEx_PWMN_Stop+0xa8>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c1a:	e003      	b.n	8005c24 <HAL_TIMEx_PWMN_Stop+0xb0>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
	...

08005c30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e065      	b.n	8005d14 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2202      	movs	r2, #2
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a2c      	ldr	r2, [pc, #176]	@ (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d004      	beq.n	8005c7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a2b      	ldr	r2, [pc, #172]	@ (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d108      	bne.n	8005c8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005c94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c98:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d018      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cbe:	d013      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a18      	ldr	r2, [pc, #96]	@ (8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00e      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a17      	ldr	r2, [pc, #92]	@ (8005d2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d009      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a12      	ldr	r2, [pc, #72]	@ (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d004      	beq.n	8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a13      	ldr	r2, [pc, #76]	@ (8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d10c      	bne.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68ba      	ldr	r2, [r7, #8]
 8005d00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d12:	2300      	movs	r3, #0
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	40012c00 	.word	0x40012c00
 8005d24:	40013400 	.word	0x40013400
 8005d28:	40000400 	.word	0x40000400
 8005d2c:	40000800 	.word	0x40000800
 8005d30:	40014000 	.word	0x40014000

08005d34 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d4c:	2302      	movs	r3, #2
 8005d4e:	e073      	b.n	8005e38 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	68db      	ldr	r3, [r3, #12]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	691b      	ldr	r3, [r3, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db6:	4313      	orrs	r3, r2
 8005db8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	699b      	ldr	r3, [r3, #24]
 8005dc4:	041b      	lsls	r3, r3, #16
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a19      	ldr	r2, [pc, #100]	@ (8005e44 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d004      	beq.n	8005dec <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a18      	ldr	r2, [pc, #96]	@ (8005e48 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d11c      	bne.n	8005e26 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df6:	051b      	lsls	r3, r3, #20
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6a1b      	ldr	r3, [r3, #32]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e22:	4313      	orrs	r3, r2
 8005e24:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3714      	adds	r7, #20
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	40012c00 	.word	0x40012c00
 8005e48:	40013400 	.word	0x40013400

08005e4c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b087      	sub	sp, #28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	f003 030f 	and.w	r3, r3, #15
 8005e5e:	2204      	movs	r2, #4
 8005e60:	fa02 f303 	lsl.w	r3, r2, r3
 8005e64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6a1a      	ldr	r2, [r3, #32]
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	401a      	ands	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	6a1a      	ldr	r2, [r3, #32]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f003 030f 	and.w	r3, r3, #15
 8005e7e:	6879      	ldr	r1, [r7, #4]
 8005e80:	fa01 f303 	lsl.w	r3, r1, r3
 8005e84:	431a      	orrs	r2, r3
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	621a      	str	r2, [r3, #32]
}
 8005e8a:	bf00      	nop
 8005e8c:	371c      	adds	r7, #28
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b082      	sub	sp, #8
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e042      	b.n	8005f2e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d106      	bne.n	8005ec0 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f7fc faee 	bl	800249c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2224      	movs	r2, #36	@ 0x24
 8005ec4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 0201 	bic.w	r2, r2, #1
 8005ed6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d002      	beq.n	8005ee6 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 fee5 	bl	8006cb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fc16 	bl	8006718 <UART_SetConfig>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d101      	bne.n	8005ef6 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e01b      	b.n	8005f2e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f04:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689a      	ldr	r2, [r3, #8]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f14:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f042 0201 	orr.w	r2, r2, #1
 8005f24:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 ff64 	bl	8006df4 <UART_CheckIdleState>
 8005f2c:	4603      	mov	r3, r0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3708      	adds	r7, #8
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b08a      	sub	sp, #40	@ 0x28
 8005f3a:	af02      	add	r7, sp, #8
 8005f3c:	60f8      	str	r0, [r7, #12]
 8005f3e:	60b9      	str	r1, [r7, #8]
 8005f40:	603b      	str	r3, [r7, #0]
 8005f42:	4613      	mov	r3, r2
 8005f44:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d17b      	bne.n	8006048 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d002      	beq.n	8005f5c <HAL_UART_Transmit+0x26>
 8005f56:	88fb      	ldrh	r3, [r7, #6]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e074      	b.n	800604a <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2221      	movs	r2, #33	@ 0x21
 8005f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f70:	f7fc fc68 	bl	8002844 <HAL_GetTick>
 8005f74:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	88fa      	ldrh	r2, [r7, #6]
 8005f7a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	88fa      	ldrh	r2, [r7, #6]
 8005f82:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f8e:	d108      	bne.n	8005fa2 <HAL_UART_Transmit+0x6c>
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d104      	bne.n	8005fa2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	61bb      	str	r3, [r7, #24]
 8005fa0:	e003      	b.n	8005faa <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005faa:	e030      	b.n	800600e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	2180      	movs	r1, #128	@ 0x80
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f000 ffc6 	bl	8006f48 <UART_WaitOnFlagUntilTimeout>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d005      	beq.n	8005fce <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2220      	movs	r2, #32
 8005fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e03d      	b.n	800604a <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10b      	bne.n	8005fec <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fe2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	3302      	adds	r3, #2
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	e007      	b.n	8005ffc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	781a      	ldrb	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006002:	b29b      	uxth	r3, r3
 8006004:	3b01      	subs	r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006014:	b29b      	uxth	r3, r3
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1c8      	bne.n	8005fac <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	2200      	movs	r2, #0
 8006022:	2140      	movs	r1, #64	@ 0x40
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f000 ff8f 	bl	8006f48 <UART_WaitOnFlagUntilTimeout>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d005      	beq.n	800603c <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2220      	movs	r2, #32
 8006034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e006      	b.n	800604a <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2220      	movs	r2, #32
 8006040:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	e000      	b.n	800604a <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
  }
}
 800604a:	4618      	mov	r0, r3
 800604c:	3720      	adds	r7, #32
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b0ba      	sub	sp, #232	@ 0xe8
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800607a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800607e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006082:	4013      	ands	r3, r2
 8006084:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006088:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800608c:	2b00      	cmp	r3, #0
 800608e:	d11b      	bne.n	80060c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006094:	f003 0320 	and.w	r3, r3, #32
 8006098:	2b00      	cmp	r3, #0
 800609a:	d015      	beq.n	80060c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800609c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a0:	f003 0320 	and.w	r3, r3, #32
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d105      	bne.n	80060b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80060a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d009      	beq.n	80060c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	f000 8300 	beq.w	80066be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	4798      	blx	r3
      }
      return;
 80060c6:	e2fa      	b.n	80066be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	f000 8123 	beq.w	8006318 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80060d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80060d6:	4b8d      	ldr	r3, [pc, #564]	@ (800630c <HAL_UART_IRQHandler+0x2b8>)
 80060d8:	4013      	ands	r3, r2
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d106      	bne.n	80060ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80060de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80060e2:	4b8b      	ldr	r3, [pc, #556]	@ (8006310 <HAL_UART_IRQHandler+0x2bc>)
 80060e4:	4013      	ands	r3, r2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 8116 	beq.w	8006318 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060f0:	f003 0301 	and.w	r3, r3, #1
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d011      	beq.n	800611c <HAL_UART_IRQHandler+0xc8>
 80060f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00b      	beq.n	800611c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2201      	movs	r2, #1
 800610a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006112:	f043 0201 	orr.w	r2, r3, #1
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800611c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006120:	f003 0302 	and.w	r3, r3, #2
 8006124:	2b00      	cmp	r3, #0
 8006126:	d011      	beq.n	800614c <HAL_UART_IRQHandler+0xf8>
 8006128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00b      	beq.n	800614c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2202      	movs	r2, #2
 800613a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006142:	f043 0204 	orr.w	r2, r3, #4
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800614c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b00      	cmp	r3, #0
 8006156:	d011      	beq.n	800617c <HAL_UART_IRQHandler+0x128>
 8006158:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00b      	beq.n	800617c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2204      	movs	r2, #4
 800616a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006172:	f043 0202 	orr.w	r2, r3, #2
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800617c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006180:	f003 0308 	and.w	r3, r3, #8
 8006184:	2b00      	cmp	r3, #0
 8006186:	d017      	beq.n	80061b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800618c:	f003 0320 	and.w	r3, r3, #32
 8006190:	2b00      	cmp	r3, #0
 8006192:	d105      	bne.n	80061a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006194:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006198:	4b5c      	ldr	r3, [pc, #368]	@ (800630c <HAL_UART_IRQHandler+0x2b8>)
 800619a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00b      	beq.n	80061b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2208      	movs	r2, #8
 80061a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061ae:	f043 0208 	orr.w	r2, r3, #8
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d012      	beq.n	80061ea <HAL_UART_IRQHandler+0x196>
 80061c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00c      	beq.n	80061ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e0:	f043 0220 	orr.w	r2, r3, #32
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 8266 	beq.w	80066c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80061f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d013      	beq.n	800622a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006206:	f003 0320 	and.w	r3, r3, #32
 800620a:	2b00      	cmp	r3, #0
 800620c:	d105      	bne.n	800621a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800620e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006212:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d007      	beq.n	800622a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006230:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689b      	ldr	r3, [r3, #8]
 800623a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800623e:	2b40      	cmp	r3, #64	@ 0x40
 8006240:	d005      	beq.n	800624e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006246:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800624a:	2b00      	cmp	r3, #0
 800624c:	d054      	beq.n	80062f8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800624e:	6878      	ldr	r0, [r7, #4]
 8006250:	f000 fee7 	bl	8007022 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800625e:	2b40      	cmp	r3, #64	@ 0x40
 8006260:	d146      	bne.n	80062f0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	3308      	adds	r3, #8
 8006268:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006270:	e853 3f00 	ldrex	r3, [r3]
 8006274:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006278:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800627c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3308      	adds	r3, #8
 800628a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800628e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006292:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006296:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800629a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800629e:	e841 2300 	strex	r3, r2, [r1]
 80062a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1d9      	bne.n	8006262 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d017      	beq.n	80062e8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062be:	4a15      	ldr	r2, [pc, #84]	@ (8006314 <HAL_UART_IRQHandler+0x2c0>)
 80062c0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062c8:	4618      	mov	r0, r3
 80062ca:	f7fc fc2f 	bl	8002b2c <HAL_DMA_Abort_IT>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d019      	beq.n	8006308 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80062e2:	4610      	mov	r0, r2
 80062e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e6:	e00f      	b.n	8006308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 f9ff 	bl	80066ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ee:	e00b      	b.n	8006308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f9fb 	bl	80066ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062f6:	e007      	b.n	8006308 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f000 f9f7 	bl	80066ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006306:	e1dc      	b.n	80066c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	bf00      	nop
    return;
 800630a:	e1da      	b.n	80066c2 <HAL_UART_IRQHandler+0x66e>
 800630c:	10000001 	.word	0x10000001
 8006310:	04000120 	.word	0x04000120
 8006314:	080070ef 	.word	0x080070ef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800631c:	2b01      	cmp	r3, #1
 800631e:	f040 8170 	bne.w	8006602 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006326:	f003 0310 	and.w	r3, r3, #16
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 8169 	beq.w	8006602 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006330:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006334:	f003 0310 	and.w	r3, r3, #16
 8006338:	2b00      	cmp	r3, #0
 800633a:	f000 8162 	beq.w	8006602 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2210      	movs	r2, #16
 8006344:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006350:	2b40      	cmp	r3, #64	@ 0x40
 8006352:	f040 80d8 	bne.w	8006506 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006364:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 80af 	beq.w	80064cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006374:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006378:	429a      	cmp	r2, r3
 800637a:	f080 80a7 	bcs.w	80064cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006384:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 0320 	and.w	r3, r3, #32
 8006396:	2b00      	cmp	r3, #0
 8006398:	f040 8087 	bne.w	80064aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063a8:	e853 3f00 	ldrex	r3, [r3]
 80063ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80063c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80063ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063d6:	e841 2300 	strex	r3, r2, [r1]
 80063da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1da      	bne.n	800639c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	3308      	adds	r3, #8
 80063ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063f0:	e853 3f00 	ldrex	r3, [r3]
 80063f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80063f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063f8:	f023 0301 	bic.w	r3, r3, #1
 80063fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3308      	adds	r3, #8
 8006406:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800640a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800640e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006410:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006412:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800641c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1e1      	bne.n	80063e6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	3308      	adds	r3, #8
 8006428:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800642c:	e853 3f00 	ldrex	r3, [r3]
 8006430:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006432:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006434:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006438:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	3308      	adds	r3, #8
 8006442:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006446:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006448:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800644c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800644e:	e841 2300 	strex	r3, r2, [r1]
 8006452:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006454:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1e3      	bne.n	8006422 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2220      	movs	r2, #32
 800645e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006470:	e853 3f00 	ldrex	r3, [r3]
 8006474:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006478:	f023 0310 	bic.w	r3, r3, #16
 800647c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	461a      	mov	r2, r3
 8006486:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800648a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800648c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006490:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e4      	bne.n	8006468 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7fc fae8 	bl	8002a7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2202      	movs	r2, #2
 80064ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80064bc:	b29b      	uxth	r3, r3
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	b29b      	uxth	r3, r3
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f91b 	bl	8006700 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064ca:	e0fc      	b.n	80066c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064d6:	429a      	cmp	r2, r3
 80064d8:	f040 80f5 	bne.w	80066c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0320 	and.w	r3, r3, #32
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	f040 80eb 	bne.w	80066c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2202      	movs	r2, #2
 80064f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064fc:	4619      	mov	r1, r3
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 f8fe 	bl	8006700 <HAL_UARTEx_RxEventCallback>
      return;
 8006504:	e0df      	b.n	80066c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006512:	b29b      	uxth	r3, r3
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 80d1 	beq.w	80066ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 80cc 	beq.w	80066ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653a:	e853 3f00 	ldrex	r3, [r3]
 800653e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006540:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006542:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006546:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006554:	647b      	str	r3, [r7, #68]	@ 0x44
 8006556:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006558:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800655a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800655c:	e841 2300 	strex	r3, r2, [r1]
 8006560:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006564:	2b00      	cmp	r3, #0
 8006566:	d1e4      	bne.n	8006532 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3308      	adds	r3, #8
 800656e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006572:	e853 3f00 	ldrex	r3, [r3]
 8006576:	623b      	str	r3, [r7, #32]
   return(result);
 8006578:	6a3b      	ldr	r3, [r7, #32]
 800657a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800657e:	f023 0301 	bic.w	r3, r3, #1
 8006582:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3308      	adds	r3, #8
 800658c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006590:	633a      	str	r2, [r7, #48]	@ 0x30
 8006592:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006594:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006596:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006598:	e841 2300 	strex	r3, r2, [r1]
 800659c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800659e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d1e1      	bne.n	8006568 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	e853 3f00 	ldrex	r3, [r3]
 80065c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f023 0310 	bic.w	r3, r3, #16
 80065cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	461a      	mov	r2, r3
 80065d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80065da:	61fb      	str	r3, [r7, #28]
 80065dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065de:	69b9      	ldr	r1, [r7, #24]
 80065e0:	69fa      	ldr	r2, [r7, #28]
 80065e2:	e841 2300 	strex	r3, r2, [r1]
 80065e6:	617b      	str	r3, [r7, #20]
   return(result);
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1e4      	bne.n	80065b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2202      	movs	r2, #2
 80065f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065f8:	4619      	mov	r1, r3
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 f880 	bl	8006700 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006600:	e063      	b.n	80066ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006606:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00e      	beq.n	800662c <HAL_UART_IRQHandler+0x5d8>
 800660e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d008      	beq.n	800662c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006622:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fd9f 	bl	8007168 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800662a:	e051      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800662c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006634:	2b00      	cmp	r3, #0
 8006636:	d014      	beq.n	8006662 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800663c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006640:	2b00      	cmp	r3, #0
 8006642:	d105      	bne.n	8006650 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006644:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006648:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d008      	beq.n	8006662 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006654:	2b00      	cmp	r3, #0
 8006656:	d03a      	beq.n	80066ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	4798      	blx	r3
    }
    return;
 8006660:	e035      	b.n	80066ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006666:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800666a:	2b00      	cmp	r3, #0
 800666c:	d009      	beq.n	8006682 <HAL_UART_IRQHandler+0x62e>
 800666e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 fd49 	bl	8007112 <UART_EndTransmit_IT>
    return;
 8006680:	e026      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006686:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800668a:	2b00      	cmp	r3, #0
 800668c:	d009      	beq.n	80066a2 <HAL_UART_IRQHandler+0x64e>
 800668e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006692:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d003      	beq.n	80066a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	f000 fd78 	bl	8007190 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066a0:	e016      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80066a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d010      	beq.n	80066d0 <HAL_UART_IRQHandler+0x67c>
 80066ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	da0c      	bge.n	80066d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fd60 	bl	800717c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066bc:	e008      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80066be:	bf00      	nop
 80066c0:	e006      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80066c2:	bf00      	nop
 80066c4:	e004      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80066c6:	bf00      	nop
 80066c8:	e002      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80066ce:	bf00      	nop
  }
}
 80066d0:	37e8      	adds	r7, #232	@ 0xe8
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop

080066d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	460b      	mov	r3, r1
 800670a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800670c:	bf00      	nop
 800670e:	370c      	adds	r7, #12
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr

08006718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006718:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800671c:	b08c      	sub	sp, #48	@ 0x30
 800671e:	af00      	add	r7, sp, #0
 8006720:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	431a      	orrs	r2, r3
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	431a      	orrs	r2, r3
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	69db      	ldr	r3, [r3, #28]
 800673c:	4313      	orrs	r3, r2
 800673e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	4bab      	ldr	r3, [pc, #684]	@ (80069f4 <UART_SetConfig+0x2dc>)
 8006748:	4013      	ands	r3, r2
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	6812      	ldr	r2, [r2, #0]
 800674e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006750:	430b      	orrs	r3, r1
 8006752:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	68da      	ldr	r2, [r3, #12]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4aa0      	ldr	r2, [pc, #640]	@ (80069f8 <UART_SetConfig+0x2e0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d004      	beq.n	8006784 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006780:	4313      	orrs	r3, r2
 8006782:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800678e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	6812      	ldr	r2, [r2, #0]
 8006796:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006798:	430b      	orrs	r3, r1
 800679a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a2:	f023 010f 	bic.w	r1, r3, #15
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	430a      	orrs	r2, r1
 80067b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a91      	ldr	r2, [pc, #580]	@ (80069fc <UART_SetConfig+0x2e4>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d125      	bne.n	8006808 <UART_SetConfig+0xf0>
 80067bc:	4b90      	ldr	r3, [pc, #576]	@ (8006a00 <UART_SetConfig+0x2e8>)
 80067be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c2:	f003 0303 	and.w	r3, r3, #3
 80067c6:	2b03      	cmp	r3, #3
 80067c8:	d81a      	bhi.n	8006800 <UART_SetConfig+0xe8>
 80067ca:	a201      	add	r2, pc, #4	@ (adr r2, 80067d0 <UART_SetConfig+0xb8>)
 80067cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d0:	080067e1 	.word	0x080067e1
 80067d4:	080067f1 	.word	0x080067f1
 80067d8:	080067e9 	.word	0x080067e9
 80067dc:	080067f9 	.word	0x080067f9
 80067e0:	2301      	movs	r3, #1
 80067e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067e6:	e0d6      	b.n	8006996 <UART_SetConfig+0x27e>
 80067e8:	2302      	movs	r3, #2
 80067ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ee:	e0d2      	b.n	8006996 <UART_SetConfig+0x27e>
 80067f0:	2304      	movs	r3, #4
 80067f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067f6:	e0ce      	b.n	8006996 <UART_SetConfig+0x27e>
 80067f8:	2308      	movs	r3, #8
 80067fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067fe:	e0ca      	b.n	8006996 <UART_SetConfig+0x27e>
 8006800:	2310      	movs	r3, #16
 8006802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006806:	e0c6      	b.n	8006996 <UART_SetConfig+0x27e>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a7d      	ldr	r2, [pc, #500]	@ (8006a04 <UART_SetConfig+0x2ec>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d138      	bne.n	8006884 <UART_SetConfig+0x16c>
 8006812:	4b7b      	ldr	r3, [pc, #492]	@ (8006a00 <UART_SetConfig+0x2e8>)
 8006814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006818:	f003 030c 	and.w	r3, r3, #12
 800681c:	2b0c      	cmp	r3, #12
 800681e:	d82d      	bhi.n	800687c <UART_SetConfig+0x164>
 8006820:	a201      	add	r2, pc, #4	@ (adr r2, 8006828 <UART_SetConfig+0x110>)
 8006822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006826:	bf00      	nop
 8006828:	0800685d 	.word	0x0800685d
 800682c:	0800687d 	.word	0x0800687d
 8006830:	0800687d 	.word	0x0800687d
 8006834:	0800687d 	.word	0x0800687d
 8006838:	0800686d 	.word	0x0800686d
 800683c:	0800687d 	.word	0x0800687d
 8006840:	0800687d 	.word	0x0800687d
 8006844:	0800687d 	.word	0x0800687d
 8006848:	08006865 	.word	0x08006865
 800684c:	0800687d 	.word	0x0800687d
 8006850:	0800687d 	.word	0x0800687d
 8006854:	0800687d 	.word	0x0800687d
 8006858:	08006875 	.word	0x08006875
 800685c:	2300      	movs	r3, #0
 800685e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006862:	e098      	b.n	8006996 <UART_SetConfig+0x27e>
 8006864:	2302      	movs	r3, #2
 8006866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800686a:	e094      	b.n	8006996 <UART_SetConfig+0x27e>
 800686c:	2304      	movs	r3, #4
 800686e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006872:	e090      	b.n	8006996 <UART_SetConfig+0x27e>
 8006874:	2308      	movs	r3, #8
 8006876:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800687a:	e08c      	b.n	8006996 <UART_SetConfig+0x27e>
 800687c:	2310      	movs	r3, #16
 800687e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006882:	e088      	b.n	8006996 <UART_SetConfig+0x27e>
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a5f      	ldr	r2, [pc, #380]	@ (8006a08 <UART_SetConfig+0x2f0>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d125      	bne.n	80068da <UART_SetConfig+0x1c2>
 800688e:	4b5c      	ldr	r3, [pc, #368]	@ (8006a00 <UART_SetConfig+0x2e8>)
 8006890:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006894:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006898:	2b30      	cmp	r3, #48	@ 0x30
 800689a:	d016      	beq.n	80068ca <UART_SetConfig+0x1b2>
 800689c:	2b30      	cmp	r3, #48	@ 0x30
 800689e:	d818      	bhi.n	80068d2 <UART_SetConfig+0x1ba>
 80068a0:	2b20      	cmp	r3, #32
 80068a2:	d00a      	beq.n	80068ba <UART_SetConfig+0x1a2>
 80068a4:	2b20      	cmp	r3, #32
 80068a6:	d814      	bhi.n	80068d2 <UART_SetConfig+0x1ba>
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d002      	beq.n	80068b2 <UART_SetConfig+0x19a>
 80068ac:	2b10      	cmp	r3, #16
 80068ae:	d008      	beq.n	80068c2 <UART_SetConfig+0x1aa>
 80068b0:	e00f      	b.n	80068d2 <UART_SetConfig+0x1ba>
 80068b2:	2300      	movs	r3, #0
 80068b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068b8:	e06d      	b.n	8006996 <UART_SetConfig+0x27e>
 80068ba:	2302      	movs	r3, #2
 80068bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068c0:	e069      	b.n	8006996 <UART_SetConfig+0x27e>
 80068c2:	2304      	movs	r3, #4
 80068c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068c8:	e065      	b.n	8006996 <UART_SetConfig+0x27e>
 80068ca:	2308      	movs	r3, #8
 80068cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068d0:	e061      	b.n	8006996 <UART_SetConfig+0x27e>
 80068d2:	2310      	movs	r3, #16
 80068d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80068d8:	e05d      	b.n	8006996 <UART_SetConfig+0x27e>
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a4b      	ldr	r2, [pc, #300]	@ (8006a0c <UART_SetConfig+0x2f4>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d125      	bne.n	8006930 <UART_SetConfig+0x218>
 80068e4:	4b46      	ldr	r3, [pc, #280]	@ (8006a00 <UART_SetConfig+0x2e8>)
 80068e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80068ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80068f0:	d016      	beq.n	8006920 <UART_SetConfig+0x208>
 80068f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80068f4:	d818      	bhi.n	8006928 <UART_SetConfig+0x210>
 80068f6:	2b80      	cmp	r3, #128	@ 0x80
 80068f8:	d00a      	beq.n	8006910 <UART_SetConfig+0x1f8>
 80068fa:	2b80      	cmp	r3, #128	@ 0x80
 80068fc:	d814      	bhi.n	8006928 <UART_SetConfig+0x210>
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <UART_SetConfig+0x1f0>
 8006902:	2b40      	cmp	r3, #64	@ 0x40
 8006904:	d008      	beq.n	8006918 <UART_SetConfig+0x200>
 8006906:	e00f      	b.n	8006928 <UART_SetConfig+0x210>
 8006908:	2300      	movs	r3, #0
 800690a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800690e:	e042      	b.n	8006996 <UART_SetConfig+0x27e>
 8006910:	2302      	movs	r3, #2
 8006912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006916:	e03e      	b.n	8006996 <UART_SetConfig+0x27e>
 8006918:	2304      	movs	r3, #4
 800691a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800691e:	e03a      	b.n	8006996 <UART_SetConfig+0x27e>
 8006920:	2308      	movs	r3, #8
 8006922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006926:	e036      	b.n	8006996 <UART_SetConfig+0x27e>
 8006928:	2310      	movs	r3, #16
 800692a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800692e:	e032      	b.n	8006996 <UART_SetConfig+0x27e>
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a30      	ldr	r2, [pc, #192]	@ (80069f8 <UART_SetConfig+0x2e0>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d12a      	bne.n	8006990 <UART_SetConfig+0x278>
 800693a:	4b31      	ldr	r3, [pc, #196]	@ (8006a00 <UART_SetConfig+0x2e8>)
 800693c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006940:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006944:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006948:	d01a      	beq.n	8006980 <UART_SetConfig+0x268>
 800694a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800694e:	d81b      	bhi.n	8006988 <UART_SetConfig+0x270>
 8006950:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006954:	d00c      	beq.n	8006970 <UART_SetConfig+0x258>
 8006956:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800695a:	d815      	bhi.n	8006988 <UART_SetConfig+0x270>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <UART_SetConfig+0x250>
 8006960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006964:	d008      	beq.n	8006978 <UART_SetConfig+0x260>
 8006966:	e00f      	b.n	8006988 <UART_SetConfig+0x270>
 8006968:	2300      	movs	r3, #0
 800696a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800696e:	e012      	b.n	8006996 <UART_SetConfig+0x27e>
 8006970:	2302      	movs	r3, #2
 8006972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006976:	e00e      	b.n	8006996 <UART_SetConfig+0x27e>
 8006978:	2304      	movs	r3, #4
 800697a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800697e:	e00a      	b.n	8006996 <UART_SetConfig+0x27e>
 8006980:	2308      	movs	r3, #8
 8006982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006986:	e006      	b.n	8006996 <UART_SetConfig+0x27e>
 8006988:	2310      	movs	r3, #16
 800698a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800698e:	e002      	b.n	8006996 <UART_SetConfig+0x27e>
 8006990:	2310      	movs	r3, #16
 8006992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	4a17      	ldr	r2, [pc, #92]	@ (80069f8 <UART_SetConfig+0x2e0>)
 800699c:	4293      	cmp	r3, r2
 800699e:	f040 80a8 	bne.w	8006af2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80069a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80069a6:	2b08      	cmp	r3, #8
 80069a8:	d834      	bhi.n	8006a14 <UART_SetConfig+0x2fc>
 80069aa:	a201      	add	r2, pc, #4	@ (adr r2, 80069b0 <UART_SetConfig+0x298>)
 80069ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069b0:	080069d5 	.word	0x080069d5
 80069b4:	08006a15 	.word	0x08006a15
 80069b8:	080069dd 	.word	0x080069dd
 80069bc:	08006a15 	.word	0x08006a15
 80069c0:	080069e3 	.word	0x080069e3
 80069c4:	08006a15 	.word	0x08006a15
 80069c8:	08006a15 	.word	0x08006a15
 80069cc:	08006a15 	.word	0x08006a15
 80069d0:	080069eb 	.word	0x080069eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069d4:	f7fd fe58 	bl	8004688 <HAL_RCC_GetPCLK1Freq>
 80069d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069da:	e021      	b.n	8006a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006a10 <UART_SetConfig+0x2f8>)
 80069de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80069e0:	e01e      	b.n	8006a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069e2:	f7fd fde3 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 80069e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069e8:	e01a      	b.n	8006a20 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80069f0:	e016      	b.n	8006a20 <UART_SetConfig+0x308>
 80069f2:	bf00      	nop
 80069f4:	cfff69f3 	.word	0xcfff69f3
 80069f8:	40008000 	.word	0x40008000
 80069fc:	40013800 	.word	0x40013800
 8006a00:	40021000 	.word	0x40021000
 8006a04:	40004400 	.word	0x40004400
 8006a08:	40004800 	.word	0x40004800
 8006a0c:	40004c00 	.word	0x40004c00
 8006a10:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a1e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f000 812a 	beq.w	8006c7c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a2c:	4a9e      	ldr	r2, [pc, #632]	@ (8006ca8 <UART_SetConfig+0x590>)
 8006a2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a32:	461a      	mov	r2, r3
 8006a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a36:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a3a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	685a      	ldr	r2, [r3, #4]
 8006a40:	4613      	mov	r3, r2
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	4413      	add	r3, r2
 8006a46:	69ba      	ldr	r2, [r7, #24]
 8006a48:	429a      	cmp	r2, r3
 8006a4a:	d305      	bcc.n	8006a58 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a52:	69ba      	ldr	r2, [r7, #24]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d903      	bls.n	8006a60 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a5e:	e10d      	b.n	8006c7c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	2200      	movs	r2, #0
 8006a64:	60bb      	str	r3, [r7, #8]
 8006a66:	60fa      	str	r2, [r7, #12]
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6c:	4a8e      	ldr	r2, [pc, #568]	@ (8006ca8 <UART_SetConfig+0x590>)
 8006a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	2200      	movs	r2, #0
 8006a76:	603b      	str	r3, [r7, #0]
 8006a78:	607a      	str	r2, [r7, #4]
 8006a7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006a82:	f7fa f8b9 	bl	8000bf8 <__aeabi_uldivmod>
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4610      	mov	r0, r2
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	f04f 0200 	mov.w	r2, #0
 8006a92:	f04f 0300 	mov.w	r3, #0
 8006a96:	020b      	lsls	r3, r1, #8
 8006a98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006a9c:	0202      	lsls	r2, r0, #8
 8006a9e:	6979      	ldr	r1, [r7, #20]
 8006aa0:	6849      	ldr	r1, [r1, #4]
 8006aa2:	0849      	lsrs	r1, r1, #1
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	460c      	mov	r4, r1
 8006aa8:	4605      	mov	r5, r0
 8006aaa:	eb12 0804 	adds.w	r8, r2, r4
 8006aae:	eb43 0905 	adc.w	r9, r3, r5
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	469a      	mov	sl, r3
 8006aba:	4693      	mov	fp, r2
 8006abc:	4652      	mov	r2, sl
 8006abe:	465b      	mov	r3, fp
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	f7fa f898 	bl	8000bf8 <__aeabi_uldivmod>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	4613      	mov	r3, r2
 8006ace:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ad6:	d308      	bcc.n	8006aea <UART_SetConfig+0x3d2>
 8006ad8:	6a3b      	ldr	r3, [r7, #32]
 8006ada:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ade:	d204      	bcs.n	8006aea <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	6a3a      	ldr	r2, [r7, #32]
 8006ae6:	60da      	str	r2, [r3, #12]
 8006ae8:	e0c8      	b.n	8006c7c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006af0:	e0c4      	b.n	8006c7c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006afa:	d167      	bne.n	8006bcc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006afc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006b00:	2b08      	cmp	r3, #8
 8006b02:	d828      	bhi.n	8006b56 <UART_SetConfig+0x43e>
 8006b04:	a201      	add	r2, pc, #4	@ (adr r2, 8006b0c <UART_SetConfig+0x3f4>)
 8006b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b0a:	bf00      	nop
 8006b0c:	08006b31 	.word	0x08006b31
 8006b10:	08006b39 	.word	0x08006b39
 8006b14:	08006b41 	.word	0x08006b41
 8006b18:	08006b57 	.word	0x08006b57
 8006b1c:	08006b47 	.word	0x08006b47
 8006b20:	08006b57 	.word	0x08006b57
 8006b24:	08006b57 	.word	0x08006b57
 8006b28:	08006b57 	.word	0x08006b57
 8006b2c:	08006b4f 	.word	0x08006b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b30:	f7fd fdaa 	bl	8004688 <HAL_RCC_GetPCLK1Freq>
 8006b34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b36:	e014      	b.n	8006b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b38:	f7fd fdbc 	bl	80046b4 <HAL_RCC_GetPCLK2Freq>
 8006b3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b3e:	e010      	b.n	8006b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b40:	4b5a      	ldr	r3, [pc, #360]	@ (8006cac <UART_SetConfig+0x594>)
 8006b42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b44:	e00d      	b.n	8006b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b46:	f7fd fd31 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8006b4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006b4c:	e009      	b.n	8006b62 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006b54:	e005      	b.n	8006b62 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006b56:	2300      	movs	r3, #0
 8006b58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006b60:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f000 8089 	beq.w	8006c7c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6e:	4a4e      	ldr	r2, [pc, #312]	@ (8006ca8 <UART_SetConfig+0x590>)
 8006b70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006b74:	461a      	mov	r2, r3
 8006b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b78:	fbb3 f3f2 	udiv	r3, r3, r2
 8006b7c:	005a      	lsls	r2, r3, #1
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	085b      	lsrs	r3, r3, #1
 8006b84:	441a      	add	r2, r3
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b8e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	2b0f      	cmp	r3, #15
 8006b94:	d916      	bls.n	8006bc4 <UART_SetConfig+0x4ac>
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b9c:	d212      	bcs.n	8006bc4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	f023 030f 	bic.w	r3, r3, #15
 8006ba6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ba8:	6a3b      	ldr	r3, [r7, #32]
 8006baa:	085b      	lsrs	r3, r3, #1
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	f003 0307 	and.w	r3, r3, #7
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	8bfb      	ldrh	r3, [r7, #30]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	8bfa      	ldrh	r2, [r7, #30]
 8006bc0:	60da      	str	r2, [r3, #12]
 8006bc2:	e05b      	b.n	8006c7c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006bca:	e057      	b.n	8006c7c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006bcc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d828      	bhi.n	8006c26 <UART_SetConfig+0x50e>
 8006bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006bdc <UART_SetConfig+0x4c4>)
 8006bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bda:	bf00      	nop
 8006bdc:	08006c01 	.word	0x08006c01
 8006be0:	08006c09 	.word	0x08006c09
 8006be4:	08006c11 	.word	0x08006c11
 8006be8:	08006c27 	.word	0x08006c27
 8006bec:	08006c17 	.word	0x08006c17
 8006bf0:	08006c27 	.word	0x08006c27
 8006bf4:	08006c27 	.word	0x08006c27
 8006bf8:	08006c27 	.word	0x08006c27
 8006bfc:	08006c1f 	.word	0x08006c1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c00:	f7fd fd42 	bl	8004688 <HAL_RCC_GetPCLK1Freq>
 8006c04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c06:	e014      	b.n	8006c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c08:	f7fd fd54 	bl	80046b4 <HAL_RCC_GetPCLK2Freq>
 8006c0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c0e:	e010      	b.n	8006c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c10:	4b26      	ldr	r3, [pc, #152]	@ (8006cac <UART_SetConfig+0x594>)
 8006c12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c14:	e00d      	b.n	8006c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c16:	f7fd fcc9 	bl	80045ac <HAL_RCC_GetSysClockFreq>
 8006c1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006c1c:	e009      	b.n	8006c32 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006c24:	e005      	b.n	8006c32 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006c30:	bf00      	nop
    }

    if (pclk != 0U)
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d021      	beq.n	8006c7c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006ca8 <UART_SetConfig+0x590>)
 8006c3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c42:	461a      	mov	r2, r3
 8006c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c46:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	085b      	lsrs	r3, r3, #1
 8006c50:	441a      	add	r2, r3
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c5a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	2b0f      	cmp	r3, #15
 8006c60:	d909      	bls.n	8006c76 <UART_SetConfig+0x55e>
 8006c62:	6a3b      	ldr	r3, [r7, #32]
 8006c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c68:	d205      	bcs.n	8006c76 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c6a:	6a3b      	ldr	r3, [r7, #32]
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60da      	str	r2, [r3, #12]
 8006c74:	e002      	b.n	8006c7c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	2200      	movs	r2, #0
 8006c96:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c98:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3730      	adds	r7, #48	@ 0x30
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ca6:	bf00      	nop
 8006ca8:	0800cff4 	.word	0x0800cff4
 8006cac:	00f42400 	.word	0x00f42400

08006cb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbc:	f003 0308 	and.w	r3, r3, #8
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00a      	beq.n	8006cda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00a      	beq.n	8006cfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d00a      	beq.n	8006d1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d22:	f003 0304 	and.w	r3, r3, #4
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00a      	beq.n	8006d40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d00a      	beq.n	8006d62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	f003 0320 	and.w	r3, r3, #32
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00a      	beq.n	8006d84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d01a      	beq.n	8006dc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006dae:	d10a      	bne.n	8006dc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00a      	beq.n	8006de8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	605a      	str	r2, [r3, #4]
  }
}
 8006de8:	bf00      	nop
 8006dea:	370c      	adds	r7, #12
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b098      	sub	sp, #96	@ 0x60
 8006df8:	af02      	add	r7, sp, #8
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e04:	f7fb fd1e 	bl	8002844 <HAL_GetTick>
 8006e08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0308 	and.w	r3, r3, #8
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d12f      	bne.n	8006e78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e1c:	9300      	str	r3, [sp, #0]
 8006e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e20:	2200      	movs	r2, #0
 8006e22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f000 f88e 	bl	8006f48 <UART_WaitOnFlagUntilTimeout>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d022      	beq.n	8006e78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e46:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	461a      	mov	r2, r3
 8006e4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e52:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e58:	e841 2300 	strex	r3, r2, [r1]
 8006e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1e6      	bne.n	8006e32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2220      	movs	r2, #32
 8006e68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e063      	b.n	8006f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0304 	and.w	r3, r3, #4
 8006e82:	2b04      	cmp	r3, #4
 8006e84:	d149      	bne.n	8006f1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 f857 	bl	8006f48 <UART_WaitOnFlagUntilTimeout>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d03c      	beq.n	8006f1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	623b      	str	r3, [r7, #32]
   return(result);
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ec0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ec4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ec6:	e841 2300 	strex	r3, r2, [r1]
 8006eca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1e6      	bne.n	8006ea0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f023 0301 	bic.w	r3, r3, #1
 8006ee8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	3308      	adds	r3, #8
 8006ef0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ef2:	61fa      	str	r2, [r7, #28]
 8006ef4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	69b9      	ldr	r1, [r7, #24]
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	617b      	str	r3, [r7, #20]
   return(result);
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1e5      	bne.n	8006ed2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f16:	2303      	movs	r3, #3
 8006f18:	e012      	b.n	8006f40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2220      	movs	r2, #32
 8006f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2220      	movs	r2, #32
 8006f26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3758      	adds	r7, #88	@ 0x58
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	603b      	str	r3, [r7, #0]
 8006f54:	4613      	mov	r3, r2
 8006f56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f58:	e04f      	b.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f60:	d04b      	beq.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f62:	f7fb fc6f 	bl	8002844 <HAL_GetTick>
 8006f66:	4602      	mov	r2, r0
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d302      	bcc.n	8006f78 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e04e      	b.n	800701a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d037      	beq.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	2b80      	cmp	r3, #128	@ 0x80
 8006f8e:	d034      	beq.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2b40      	cmp	r3, #64	@ 0x40
 8006f94:	d031      	beq.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	69db      	ldr	r3, [r3, #28]
 8006f9c:	f003 0308 	and.w	r3, r3, #8
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d110      	bne.n	8006fc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2208      	movs	r2, #8
 8006faa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f000 f838 	bl	8007022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e029      	b.n	800701a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	69db      	ldr	r3, [r3, #28]
 8006fcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fd4:	d111      	bne.n	8006ffa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fe0:	68f8      	ldr	r0, [r7, #12]
 8006fe2:	f000 f81e 	bl	8007022 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e00f      	b.n	800701a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	69da      	ldr	r2, [r3, #28]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4013      	ands	r3, r2
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	429a      	cmp	r2, r3
 8007008:	bf0c      	ite	eq
 800700a:	2301      	moveq	r3, #1
 800700c:	2300      	movne	r3, #0
 800700e:	b2db      	uxtb	r3, r3
 8007010:	461a      	mov	r2, r3
 8007012:	79fb      	ldrb	r3, [r7, #7]
 8007014:	429a      	cmp	r2, r3
 8007016:	d0a0      	beq.n	8006f5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007022:	b480      	push	{r7}
 8007024:	b095      	sub	sp, #84	@ 0x54
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800703e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007048:	643b      	str	r3, [r7, #64]	@ 0x40
 800704a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800704e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e6      	bne.n	800702a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	3308      	adds	r3, #8
 8007062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	6a3b      	ldr	r3, [r7, #32]
 8007066:	e853 3f00 	ldrex	r3, [r3]
 800706a:	61fb      	str	r3, [r7, #28]
   return(result);
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007072:	f023 0301 	bic.w	r3, r3, #1
 8007076:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3308      	adds	r3, #8
 800707e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007080:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007082:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007088:	e841 2300 	strex	r3, r2, [r1]
 800708c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800708e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1e3      	bne.n	800705c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007098:	2b01      	cmp	r3, #1
 800709a:	d118      	bne.n	80070ce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	f023 0310 	bic.w	r3, r3, #16
 80070b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070ba:	61bb      	str	r3, [r7, #24]
 80070bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	6979      	ldr	r1, [r7, #20]
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	613b      	str	r3, [r7, #16]
   return(result);
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e6      	bne.n	800709c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80070e2:	bf00      	nop
 80070e4:	3754      	adds	r7, #84	@ 0x54
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f7ff faf1 	bl	80066ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800710a:	bf00      	nop
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b088      	sub	sp, #32
 8007116:	af00      	add	r7, sp, #0
 8007118:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	e853 3f00 	ldrex	r3, [r3]
 8007126:	60bb      	str	r3, [r7, #8]
   return(result);
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800712e:	61fb      	str	r3, [r7, #28]
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	461a      	mov	r2, r3
 8007136:	69fb      	ldr	r3, [r7, #28]
 8007138:	61bb      	str	r3, [r7, #24]
 800713a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	6979      	ldr	r1, [r7, #20]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	613b      	str	r3, [r7, #16]
   return(result);
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e6      	bne.n	800711a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2220      	movs	r2, #32
 8007150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f7ff fabc 	bl	80066d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007160:	bf00      	nop
 8007162:	3720      	adds	r7, #32
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr

08007190 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007190:	b480      	push	{r7}
 8007192:	b083      	sub	sp, #12
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007198:	bf00      	nop
 800719a:	370c      	adds	r7, #12
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d101      	bne.n	80071ba <HAL_UARTEx_DisableFifoMode+0x16>
 80071b6:	2302      	movs	r3, #2
 80071b8:	e027      	b.n	800720a <HAL_UARTEx_DisableFifoMode+0x66>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2224      	movs	r2, #36	@ 0x24
 80071c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f022 0201 	bic.w	r2, r2, #1
 80071e0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80071e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68fa      	ldr	r2, [r7, #12]
 80071f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2220      	movs	r2, #32
 80071fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3714      	adds	r7, #20
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007216:	b580      	push	{r7, lr}
 8007218:	b084      	sub	sp, #16
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007226:	2b01      	cmp	r3, #1
 8007228:	d101      	bne.n	800722e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800722a:	2302      	movs	r3, #2
 800722c:	e02d      	b.n	800728a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2224      	movs	r2, #36	@ 0x24
 800723a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f022 0201 	bic.w	r2, r2, #1
 8007254:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	683a      	ldr	r2, [r7, #0]
 8007266:	430a      	orrs	r2, r1
 8007268:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 f850 	bl	8007310 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	68fa      	ldr	r2, [r7, #12]
 8007276:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2220      	movs	r2, #32
 800727c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007292:	b580      	push	{r7, lr}
 8007294:	b084      	sub	sp, #16
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d101      	bne.n	80072aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80072a6:	2302      	movs	r3, #2
 80072a8:	e02d      	b.n	8007306 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2224      	movs	r2, #36	@ 0x24
 80072b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	681a      	ldr	r2, [r3, #0]
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0201 	bic.w	r2, r2, #1
 80072d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	683a      	ldr	r2, [r7, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f812 	bl	8007310 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2220      	movs	r2, #32
 80072f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007304:	2300      	movs	r3, #0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3710      	adds	r7, #16
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
	...

08007310 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800731c:	2b00      	cmp	r3, #0
 800731e:	d108      	bne.n	8007332 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007330:	e031      	b.n	8007396 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007332:	2308      	movs	r3, #8
 8007334:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007336:	2308      	movs	r3, #8
 8007338:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	0e5b      	lsrs	r3, r3, #25
 8007342:	b2db      	uxtb	r3, r3
 8007344:	f003 0307 	and.w	r3, r3, #7
 8007348:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	0f5b      	lsrs	r3, r3, #29
 8007352:	b2db      	uxtb	r3, r3
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800735a:	7bbb      	ldrb	r3, [r7, #14]
 800735c:	7b3a      	ldrb	r2, [r7, #12]
 800735e:	4911      	ldr	r1, [pc, #68]	@ (80073a4 <UARTEx_SetNbDataToProcess+0x94>)
 8007360:	5c8a      	ldrb	r2, [r1, r2]
 8007362:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007366:	7b3a      	ldrb	r2, [r7, #12]
 8007368:	490f      	ldr	r1, [pc, #60]	@ (80073a8 <UARTEx_SetNbDataToProcess+0x98>)
 800736a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800736c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007370:	b29a      	uxth	r2, r3
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	7b7a      	ldrb	r2, [r7, #13]
 800737c:	4909      	ldr	r1, [pc, #36]	@ (80073a4 <UARTEx_SetNbDataToProcess+0x94>)
 800737e:	5c8a      	ldrb	r2, [r1, r2]
 8007380:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007384:	7b7a      	ldrb	r2, [r7, #13]
 8007386:	4908      	ldr	r1, [pc, #32]	@ (80073a8 <UARTEx_SetNbDataToProcess+0x98>)
 8007388:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800738a:	fb93 f3f2 	sdiv	r3, r3, r2
 800738e:	b29a      	uxth	r2, r3
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007396:	bf00      	nop
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr
 80073a2:	bf00      	nop
 80073a4:	0800d00c 	.word	0x0800d00c
 80073a8:	0800d014 	.word	0x0800d014

080073ac <__NVIC_SetPriority>:
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	6039      	str	r1, [r7, #0]
 80073b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	db0a      	blt.n	80073d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	490c      	ldr	r1, [pc, #48]	@ (80073f8 <__NVIC_SetPriority+0x4c>)
 80073c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ca:	0112      	lsls	r2, r2, #4
 80073cc:	b2d2      	uxtb	r2, r2
 80073ce:	440b      	add	r3, r1
 80073d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80073d4:	e00a      	b.n	80073ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	b2da      	uxtb	r2, r3
 80073da:	4908      	ldr	r1, [pc, #32]	@ (80073fc <__NVIC_SetPriority+0x50>)
 80073dc:	79fb      	ldrb	r3, [r7, #7]
 80073de:	f003 030f 	and.w	r3, r3, #15
 80073e2:	3b04      	subs	r3, #4
 80073e4:	0112      	lsls	r2, r2, #4
 80073e6:	b2d2      	uxtb	r2, r2
 80073e8:	440b      	add	r3, r1
 80073ea:	761a      	strb	r2, [r3, #24]
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	e000e100 	.word	0xe000e100
 80073fc:	e000ed00 	.word	0xe000ed00

08007400 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007400:	b580      	push	{r7, lr}
 8007402:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007404:	2100      	movs	r1, #0
 8007406:	f06f 0004 	mvn.w	r0, #4
 800740a:	f7ff ffcf 	bl	80073ac <__NVIC_SetPriority>
#endif
}
 800740e:	bf00      	nop
 8007410:	bd80      	pop	{r7, pc}
	...

08007414 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800741a:	f3ef 8305 	mrs	r3, IPSR
 800741e:	603b      	str	r3, [r7, #0]
  return(result);
 8007420:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007422:	2b00      	cmp	r3, #0
 8007424:	d003      	beq.n	800742e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007426:	f06f 0305 	mvn.w	r3, #5
 800742a:	607b      	str	r3, [r7, #4]
 800742c:	e00c      	b.n	8007448 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800742e:	4b0a      	ldr	r3, [pc, #40]	@ (8007458 <osKernelInitialize+0x44>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d105      	bne.n	8007442 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007436:	4b08      	ldr	r3, [pc, #32]	@ (8007458 <osKernelInitialize+0x44>)
 8007438:	2201      	movs	r2, #1
 800743a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800743c:	2300      	movs	r3, #0
 800743e:	607b      	str	r3, [r7, #4]
 8007440:	e002      	b.n	8007448 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007442:	f04f 33ff 	mov.w	r3, #4294967295
 8007446:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007448:	687b      	ldr	r3, [r7, #4]
}
 800744a:	4618      	mov	r0, r3
 800744c:	370c      	adds	r7, #12
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	200005c8 	.word	0x200005c8

0800745c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007462:	f3ef 8305 	mrs	r3, IPSR
 8007466:	603b      	str	r3, [r7, #0]
  return(result);
 8007468:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <osKernelStart+0x1a>
    stat = osErrorISR;
 800746e:	f06f 0305 	mvn.w	r3, #5
 8007472:	607b      	str	r3, [r7, #4]
 8007474:	e010      	b.n	8007498 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007476:	4b0b      	ldr	r3, [pc, #44]	@ (80074a4 <osKernelStart+0x48>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d109      	bne.n	8007492 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800747e:	f7ff ffbf 	bl	8007400 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007482:	4b08      	ldr	r3, [pc, #32]	@ (80074a4 <osKernelStart+0x48>)
 8007484:	2202      	movs	r2, #2
 8007486:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007488:	f001 fa10 	bl	80088ac <vTaskStartScheduler>
      stat = osOK;
 800748c:	2300      	movs	r3, #0
 800748e:	607b      	str	r3, [r7, #4]
 8007490:	e002      	b.n	8007498 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007492:	f04f 33ff 	mov.w	r3, #4294967295
 8007496:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007498:	687b      	ldr	r3, [r7, #4]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	200005c8 	.word	0x200005c8

080074a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b08e      	sub	sp, #56	@ 0x38
 80074ac:	af04      	add	r7, sp, #16
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80074b4:	2300      	movs	r3, #0
 80074b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074b8:	f3ef 8305 	mrs	r3, IPSR
 80074bc:	617b      	str	r3, [r7, #20]
  return(result);
 80074be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d17e      	bne.n	80075c2 <osThreadNew+0x11a>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d07b      	beq.n	80075c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80074ca:	2380      	movs	r3, #128	@ 0x80
 80074cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80074ce:	2318      	movs	r3, #24
 80074d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80074d2:	2300      	movs	r3, #0
 80074d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80074d6:	f04f 33ff 	mov.w	r3, #4294967295
 80074da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d045      	beq.n	800756e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d002      	beq.n	80074f0 <osThreadNew+0x48>
        name = attr->name;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d002      	beq.n	80074fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80074fe:	69fb      	ldr	r3, [r7, #28]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d008      	beq.n	8007516 <osThreadNew+0x6e>
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	2b38      	cmp	r3, #56	@ 0x38
 8007508:	d805      	bhi.n	8007516 <osThreadNew+0x6e>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	f003 0301 	and.w	r3, r3, #1
 8007512:	2b00      	cmp	r3, #0
 8007514:	d001      	beq.n	800751a <osThreadNew+0x72>
        return (NULL);
 8007516:	2300      	movs	r3, #0
 8007518:	e054      	b.n	80075c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d003      	beq.n	800752a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	089b      	lsrs	r3, r3, #2
 8007528:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00e      	beq.n	8007550 <osThreadNew+0xa8>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	2b5b      	cmp	r3, #91	@ 0x5b
 8007538:	d90a      	bls.n	8007550 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800753e:	2b00      	cmp	r3, #0
 8007540:	d006      	beq.n	8007550 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d002      	beq.n	8007550 <osThreadNew+0xa8>
        mem = 1;
 800754a:	2301      	movs	r3, #1
 800754c:	61bb      	str	r3, [r7, #24]
 800754e:	e010      	b.n	8007572 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10c      	bne.n	8007572 <osThreadNew+0xca>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d108      	bne.n	8007572 <osThreadNew+0xca>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d104      	bne.n	8007572 <osThreadNew+0xca>
          mem = 0;
 8007568:	2300      	movs	r3, #0
 800756a:	61bb      	str	r3, [r7, #24]
 800756c:	e001      	b.n	8007572 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800756e:	2300      	movs	r3, #0
 8007570:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007572:	69bb      	ldr	r3, [r7, #24]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d110      	bne.n	800759a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800757c:	687a      	ldr	r2, [r7, #4]
 800757e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007580:	9202      	str	r2, [sp, #8]
 8007582:	9301      	str	r3, [sp, #4]
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	6a3a      	ldr	r2, [r7, #32]
 800758c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 ffb0 	bl	80084f4 <xTaskCreateStatic>
 8007594:	4603      	mov	r3, r0
 8007596:	613b      	str	r3, [r7, #16]
 8007598:	e013      	b.n	80075c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d110      	bne.n	80075c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	b29a      	uxth	r2, r3
 80075a4:	f107 0310 	add.w	r3, r7, #16
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 fffe 	bl	80085b4 <xTaskCreate>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d001      	beq.n	80075c2 <osThreadNew+0x11a>
            hTask = NULL;
 80075be:	2300      	movs	r3, #0
 80075c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80075c2:	693b      	ldr	r3, [r7, #16]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3728      	adds	r7, #40	@ 0x28
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075d4:	f3ef 8305 	mrs	r3, IPSR
 80075d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80075da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <osDelay+0x1c>
    stat = osErrorISR;
 80075e0:	f06f 0305 	mvn.w	r3, #5
 80075e4:	60fb      	str	r3, [r7, #12]
 80075e6:	e007      	b.n	80075f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80075e8:	2300      	movs	r3, #0
 80075ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f001 f924 	bl	8008840 <vTaskDelay>
    }
  }

  return (stat);
 80075f8:	68fb      	ldr	r3, [r7, #12]
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4a07      	ldr	r2, [pc, #28]	@ (8007630 <vApplicationGetIdleTaskMemory+0x2c>)
 8007614:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	4a06      	ldr	r2, [pc, #24]	@ (8007634 <vApplicationGetIdleTaskMemory+0x30>)
 800761a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2280      	movs	r2, #128	@ 0x80
 8007620:	601a      	str	r2, [r3, #0]
}
 8007622:	bf00      	nop
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	200005cc 	.word	0x200005cc
 8007634:	20000628 	.word	0x20000628

08007638 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	4a07      	ldr	r2, [pc, #28]	@ (8007664 <vApplicationGetTimerTaskMemory+0x2c>)
 8007648:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4a06      	ldr	r2, [pc, #24]	@ (8007668 <vApplicationGetTimerTaskMemory+0x30>)
 800764e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007656:	601a      	str	r2, [r3, #0]
}
 8007658:	bf00      	nop
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	20000828 	.word	0x20000828
 8007668:	20000884 	.word	0x20000884

0800766c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f103 0208 	add.w	r2, r3, #8
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f04f 32ff 	mov.w	r2, #4294967295
 8007684:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f103 0208 	add.w	r2, r3, #8
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f103 0208 	add.w	r2, r3, #8
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80076a0:	bf00      	nop
 80076a2:	370c      	adds	r7, #12
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076ba:	bf00      	nop
 80076bc:	370c      	adds	r7, #12
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076c6:	b480      	push	{r7}
 80076c8:	b085      	sub	sp, #20
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	6078      	str	r0, [r7, #4]
 80076ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68fa      	ldr	r2, [r7, #12]
 80076da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689a      	ldr	r2, [r3, #8]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	683a      	ldr	r2, [r7, #0]
 80076ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	1c5a      	adds	r2, r3, #1
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	601a      	str	r2, [r3, #0]
}
 8007702:	bf00      	nop
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr

0800770e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800770e:	b480      	push	{r7}
 8007710:	b085      	sub	sp, #20
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800771e:	68bb      	ldr	r3, [r7, #8]
 8007720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007724:	d103      	bne.n	800772e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	60fb      	str	r3, [r7, #12]
 800772c:	e00c      	b.n	8007748 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	3308      	adds	r3, #8
 8007732:	60fb      	str	r3, [r7, #12]
 8007734:	e002      	b.n	800773c <vListInsert+0x2e>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	685b      	ldr	r3, [r3, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	68ba      	ldr	r2, [r7, #8]
 8007744:	429a      	cmp	r2, r3
 8007746:	d2f6      	bcs.n	8007736 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	685a      	ldr	r2, [r3, #4]
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	683a      	ldr	r2, [r7, #0]
 8007756:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	1c5a      	adds	r2, r3, #1
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	601a      	str	r2, [r3, #0]
}
 8007774:	bf00      	nop
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007780:	b480      	push	{r7}
 8007782:	b085      	sub	sp, #20
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	6892      	ldr	r2, [r2, #8]
 8007796:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	6852      	ldr	r2, [r2, #4]
 80077a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d103      	bne.n	80077b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	1e5a      	subs	r2, r3, #1
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr

080077d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
 80077dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10b      	bne.n	8007800 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80077e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ec:	f383 8811 	msr	BASEPRI, r3
 80077f0:	f3bf 8f6f 	isb	sy
 80077f4:	f3bf 8f4f 	dsb	sy
 80077f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	e7fd      	b.n	80077fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007800:	f002 fb12 	bl	8009e28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800780c:	68f9      	ldr	r1, [r7, #12]
 800780e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007810:	fb01 f303 	mul.w	r3, r1, r3
 8007814:	441a      	add	r2, r3
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2200      	movs	r2, #0
 800781e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007830:	3b01      	subs	r3, #1
 8007832:	68f9      	ldr	r1, [r7, #12]
 8007834:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007836:	fb01 f303 	mul.w	r3, r1, r3
 800783a:	441a      	add	r2, r3
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	22ff      	movs	r2, #255	@ 0xff
 8007844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	22ff      	movs	r2, #255	@ 0xff
 800784c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d114      	bne.n	8007880 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d01a      	beq.n	8007894 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	3310      	adds	r3, #16
 8007862:	4618      	mov	r0, r3
 8007864:	f001 fab0 	bl	8008dc8 <xTaskRemoveFromEventList>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	d012      	beq.n	8007894 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800786e:	4b0d      	ldr	r3, [pc, #52]	@ (80078a4 <xQueueGenericReset+0xd0>)
 8007870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007874:	601a      	str	r2, [r3, #0]
 8007876:	f3bf 8f4f 	dsb	sy
 800787a:	f3bf 8f6f 	isb	sy
 800787e:	e009      	b.n	8007894 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	3310      	adds	r3, #16
 8007884:	4618      	mov	r0, r3
 8007886:	f7ff fef1 	bl	800766c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	3324      	adds	r3, #36	@ 0x24
 800788e:	4618      	mov	r0, r3
 8007890:	f7ff feec 	bl	800766c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007894:	f002 fafa 	bl	8009e8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007898:	2301      	movs	r3, #1
}
 800789a:	4618      	mov	r0, r3
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	e000ed04 	.word	0xe000ed04

080078a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b08e      	sub	sp, #56	@ 0x38
 80078ac:	af02      	add	r7, sp, #8
 80078ae:	60f8      	str	r0, [r7, #12]
 80078b0:	60b9      	str	r1, [r7, #8]
 80078b2:	607a      	str	r2, [r7, #4]
 80078b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10b      	bne.n	80078d4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	f383 8811 	msr	BASEPRI, r3
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	e7fd      	b.n	80078ee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d002      	beq.n	80078fe <xQueueGenericCreateStatic+0x56>
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d001      	beq.n	8007902 <xQueueGenericCreateStatic+0x5a>
 80078fe:	2301      	movs	r3, #1
 8007900:	e000      	b.n	8007904 <xQueueGenericCreateStatic+0x5c>
 8007902:	2300      	movs	r3, #0
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10b      	bne.n	8007920 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800790c:	f383 8811 	msr	BASEPRI, r3
 8007910:	f3bf 8f6f 	isb	sy
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	623b      	str	r3, [r7, #32]
}
 800791a:	bf00      	nop
 800791c:	bf00      	nop
 800791e:	e7fd      	b.n	800791c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d102      	bne.n	800792c <xQueueGenericCreateStatic+0x84>
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d101      	bne.n	8007930 <xQueueGenericCreateStatic+0x88>
 800792c:	2301      	movs	r3, #1
 800792e:	e000      	b.n	8007932 <xQueueGenericCreateStatic+0x8a>
 8007930:	2300      	movs	r3, #0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10b      	bne.n	800794e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793a:	f383 8811 	msr	BASEPRI, r3
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	61fb      	str	r3, [r7, #28]
}
 8007948:	bf00      	nop
 800794a:	bf00      	nop
 800794c:	e7fd      	b.n	800794a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800794e:	2350      	movs	r3, #80	@ 0x50
 8007950:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	2b50      	cmp	r3, #80	@ 0x50
 8007956:	d00b      	beq.n	8007970 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800795c:	f383 8811 	msr	BASEPRI, r3
 8007960:	f3bf 8f6f 	isb	sy
 8007964:	f3bf 8f4f 	dsb	sy
 8007968:	61bb      	str	r3, [r7, #24]
}
 800796a:	bf00      	nop
 800796c:	bf00      	nop
 800796e:	e7fd      	b.n	800796c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007970:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00d      	beq.n	8007998 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800797c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800797e:	2201      	movs	r2, #1
 8007980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007984:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800798a:	9300      	str	r3, [sp, #0]
 800798c:	4613      	mov	r3, r2
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	68b9      	ldr	r1, [r7, #8]
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f000 f840 	bl	8007a18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800799a:	4618      	mov	r0, r3
 800799c:	3730      	adds	r7, #48	@ 0x30
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}

080079a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80079a2:	b580      	push	{r7, lr}
 80079a4:	b08a      	sub	sp, #40	@ 0x28
 80079a6:	af02      	add	r7, sp, #8
 80079a8:	60f8      	str	r0, [r7, #12]
 80079aa:	60b9      	str	r1, [r7, #8]
 80079ac:	4613      	mov	r3, r2
 80079ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d10b      	bne.n	80079ce <xQueueGenericCreate+0x2c>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	613b      	str	r3, [r7, #16]
}
 80079c8:	bf00      	nop
 80079ca:	bf00      	nop
 80079cc:	e7fd      	b.n	80079ca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	68ba      	ldr	r2, [r7, #8]
 80079d2:	fb02 f303 	mul.w	r3, r2, r3
 80079d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	3350      	adds	r3, #80	@ 0x50
 80079dc:	4618      	mov	r0, r3
 80079de:	f002 fb45 	bl	800a06c <pvPortMalloc>
 80079e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80079e4:	69bb      	ldr	r3, [r7, #24]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d011      	beq.n	8007a0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80079ea:	69bb      	ldr	r3, [r7, #24]
 80079ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	3350      	adds	r3, #80	@ 0x50
 80079f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079fc:	79fa      	ldrb	r2, [r7, #7]
 80079fe:	69bb      	ldr	r3, [r7, #24]
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	4613      	mov	r3, r2
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	68b9      	ldr	r1, [r7, #8]
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f000 f805 	bl	8007a18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a0e:	69bb      	ldr	r3, [r7, #24]
	}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3720      	adds	r7, #32
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b084      	sub	sp, #16
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
 8007a24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d103      	bne.n	8007a34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	69ba      	ldr	r2, [r7, #24]
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	e002      	b.n	8007a3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	687a      	ldr	r2, [r7, #4]
 8007a38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a46:	2101      	movs	r1, #1
 8007a48:	69b8      	ldr	r0, [r7, #24]
 8007a4a:	f7ff fec3 	bl	80077d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	78fa      	ldrb	r2, [r7, #3]
 8007a52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a56:	bf00      	nop
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b082      	sub	sp, #8
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00e      	beq.n	8007a8a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007a7e:	2300      	movs	r3, #0
 8007a80:	2200      	movs	r2, #0
 8007a82:	2100      	movs	r1, #0
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 f81d 	bl	8007ac4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007a8a:	bf00      	nop
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b086      	sub	sp, #24
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	4603      	mov	r3, r0
 8007a9a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	617b      	str	r3, [r7, #20]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	6939      	ldr	r1, [r7, #16]
 8007aaa:	6978      	ldr	r0, [r7, #20]
 8007aac:	f7ff ff79 	bl	80079a2 <xQueueGenericCreate>
 8007ab0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f7ff ffd3 	bl	8007a5e <prvInitialiseMutex>

		return xNewQueue;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
	}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3718      	adds	r7, #24
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
	...

08007ac4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b08e      	sub	sp, #56	@ 0x38
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
 8007ad0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d10b      	bne.n	8007af8 <xQueueGenericSend+0x34>
	__asm volatile
 8007ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae4:	f383 8811 	msr	BASEPRI, r3
 8007ae8:	f3bf 8f6f 	isb	sy
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007af2:	bf00      	nop
 8007af4:	bf00      	nop
 8007af6:	e7fd      	b.n	8007af4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d103      	bne.n	8007b06 <xQueueGenericSend+0x42>
 8007afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <xQueueGenericSend+0x46>
 8007b06:	2301      	movs	r3, #1
 8007b08:	e000      	b.n	8007b0c <xQueueGenericSend+0x48>
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d10b      	bne.n	8007b28 <xQueueGenericSend+0x64>
	__asm volatile
 8007b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b14:	f383 8811 	msr	BASEPRI, r3
 8007b18:	f3bf 8f6f 	isb	sy
 8007b1c:	f3bf 8f4f 	dsb	sy
 8007b20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b22:	bf00      	nop
 8007b24:	bf00      	nop
 8007b26:	e7fd      	b.n	8007b24 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	2b02      	cmp	r3, #2
 8007b2c:	d103      	bne.n	8007b36 <xQueueGenericSend+0x72>
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d101      	bne.n	8007b3a <xQueueGenericSend+0x76>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e000      	b.n	8007b3c <xQueueGenericSend+0x78>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10b      	bne.n	8007b58 <xQueueGenericSend+0x94>
	__asm volatile
 8007b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	623b      	str	r3, [r7, #32]
}
 8007b52:	bf00      	nop
 8007b54:	bf00      	nop
 8007b56:	e7fd      	b.n	8007b54 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b58:	f001 faf6 	bl	8009148 <xTaskGetSchedulerState>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d102      	bne.n	8007b68 <xQueueGenericSend+0xa4>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d101      	bne.n	8007b6c <xQueueGenericSend+0xa8>
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e000      	b.n	8007b6e <xQueueGenericSend+0xaa>
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d10b      	bne.n	8007b8a <xQueueGenericSend+0xc6>
	__asm volatile
 8007b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b76:	f383 8811 	msr	BASEPRI, r3
 8007b7a:	f3bf 8f6f 	isb	sy
 8007b7e:	f3bf 8f4f 	dsb	sy
 8007b82:	61fb      	str	r3, [r7, #28]
}
 8007b84:	bf00      	nop
 8007b86:	bf00      	nop
 8007b88:	e7fd      	b.n	8007b86 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b8a:	f002 f94d 	bl	8009e28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d302      	bcc.n	8007ba0 <xQueueGenericSend+0xdc>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b02      	cmp	r3, #2
 8007b9e:	d129      	bne.n	8007bf4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007ba0:	683a      	ldr	r2, [r7, #0]
 8007ba2:	68b9      	ldr	r1, [r7, #8]
 8007ba4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ba6:	f000 fb37 	bl	8008218 <prvCopyDataToQueue>
 8007baa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d010      	beq.n	8007bd6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	3324      	adds	r3, #36	@ 0x24
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f001 f905 	bl	8008dc8 <xTaskRemoveFromEventList>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d013      	beq.n	8007bec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007bc4:	4b3f      	ldr	r3, [pc, #252]	@ (8007cc4 <xQueueGenericSend+0x200>)
 8007bc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	f3bf 8f6f 	isb	sy
 8007bd4:	e00a      	b.n	8007bec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d007      	beq.n	8007bec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007bdc:	4b39      	ldr	r3, [pc, #228]	@ (8007cc4 <xQueueGenericSend+0x200>)
 8007bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007be2:	601a      	str	r2, [r3, #0]
 8007be4:	f3bf 8f4f 	dsb	sy
 8007be8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007bec:	f002 f94e 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e063      	b.n	8007cbc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d103      	bne.n	8007c02 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007bfa:	f002 f947 	bl	8009e8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e05c      	b.n	8007cbc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d106      	bne.n	8007c16 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c08:	f107 0314 	add.w	r3, r7, #20
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f001 f93f 	bl	8008e90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c12:	2301      	movs	r3, #1
 8007c14:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c16:	f002 f939 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c1a:	f000 feaf 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c1e:	f002 f903 	bl	8009e28 <vPortEnterCritical>
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c28:	b25b      	sxtb	r3, r3
 8007c2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c2e:	d103      	bne.n	8007c38 <xQueueGenericSend+0x174>
 8007c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c3e:	b25b      	sxtb	r3, r3
 8007c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c44:	d103      	bne.n	8007c4e <xQueueGenericSend+0x18a>
 8007c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c4e:	f002 f91d 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c52:	1d3a      	adds	r2, r7, #4
 8007c54:	f107 0314 	add.w	r3, r7, #20
 8007c58:	4611      	mov	r1, r2
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f001 f92e 	bl	8008ebc <xTaskCheckForTimeOut>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d124      	bne.n	8007cb0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007c66:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c68:	f000 fbce 	bl	8008408 <prvIsQueueFull>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d018      	beq.n	8007ca4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c74:	3310      	adds	r3, #16
 8007c76:	687a      	ldr	r2, [r7, #4]
 8007c78:	4611      	mov	r1, r2
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f001 f852 	bl	8008d24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007c80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c82:	f000 fb59 	bl	8008338 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007c86:	f000 fe87 	bl	8008998 <xTaskResumeAll>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f47f af7c 	bne.w	8007b8a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007c92:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc4 <xQueueGenericSend+0x200>)
 8007c94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c98:	601a      	str	r2, [r3, #0]
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	e772      	b.n	8007b8a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ca4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ca6:	f000 fb47 	bl	8008338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007caa:	f000 fe75 	bl	8008998 <xTaskResumeAll>
 8007cae:	e76c      	b.n	8007b8a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007cb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cb2:	f000 fb41 	bl	8008338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007cb6:	f000 fe6f 	bl	8008998 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007cba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3738      	adds	r7, #56	@ 0x38
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	e000ed04 	.word	0xe000ed04

08007cc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b090      	sub	sp, #64	@ 0x40
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	607a      	str	r2, [r7, #4]
 8007cd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d10b      	bne.n	8007cf8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce4:	f383 8811 	msr	BASEPRI, r3
 8007ce8:	f3bf 8f6f 	isb	sy
 8007cec:	f3bf 8f4f 	dsb	sy
 8007cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007cf2:	bf00      	nop
 8007cf4:	bf00      	nop
 8007cf6:	e7fd      	b.n	8007cf4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d103      	bne.n	8007d06 <xQueueGenericSendFromISR+0x3e>
 8007cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d101      	bne.n	8007d0a <xQueueGenericSendFromISR+0x42>
 8007d06:	2301      	movs	r3, #1
 8007d08:	e000      	b.n	8007d0c <xQueueGenericSendFromISR+0x44>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d10b      	bne.n	8007d28 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d14:	f383 8811 	msr	BASEPRI, r3
 8007d18:	f3bf 8f6f 	isb	sy
 8007d1c:	f3bf 8f4f 	dsb	sy
 8007d20:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007d22:	bf00      	nop
 8007d24:	bf00      	nop
 8007d26:	e7fd      	b.n	8007d24 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2b02      	cmp	r3, #2
 8007d2c:	d103      	bne.n	8007d36 <xQueueGenericSendFromISR+0x6e>
 8007d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d32:	2b01      	cmp	r3, #1
 8007d34:	d101      	bne.n	8007d3a <xQueueGenericSendFromISR+0x72>
 8007d36:	2301      	movs	r3, #1
 8007d38:	e000      	b.n	8007d3c <xQueueGenericSendFromISR+0x74>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10b      	bne.n	8007d58 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	623b      	str	r3, [r7, #32]
}
 8007d52:	bf00      	nop
 8007d54:	bf00      	nop
 8007d56:	e7fd      	b.n	8007d54 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d58:	f002 f946 	bl	8009fe8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d5c:	f3ef 8211 	mrs	r2, BASEPRI
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	61fa      	str	r2, [r7, #28]
 8007d72:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d74:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d76:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d302      	bcc.n	8007d8a <xQueueGenericSendFromISR+0xc2>
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d12f      	bne.n	8007dea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d9a:	683a      	ldr	r2, [r7, #0]
 8007d9c:	68b9      	ldr	r1, [r7, #8]
 8007d9e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007da0:	f000 fa3a 	bl	8008218 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007da4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dac:	d112      	bne.n	8007dd4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d016      	beq.n	8007de4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	3324      	adds	r3, #36	@ 0x24
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f001 f804 	bl	8008dc8 <xTaskRemoveFromEventList>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00e      	beq.n	8007de4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d00b      	beq.n	8007de4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	601a      	str	r2, [r3, #0]
 8007dd2:	e007      	b.n	8007de4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007dd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007dd8:	3301      	adds	r3, #1
 8007dda:	b2db      	uxtb	r3, r3
 8007ddc:	b25a      	sxtb	r2, r3
 8007dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007de4:	2301      	movs	r3, #1
 8007de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007de8:	e001      	b.n	8007dee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007dea:	2300      	movs	r3, #0
 8007dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007df0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007df8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007dfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3740      	adds	r7, #64	@ 0x40
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b08c      	sub	sp, #48	@ 0x30
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007e10:	2300      	movs	r3, #0
 8007e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10b      	bne.n	8007e36 <xQueueReceive+0x32>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	623b      	str	r3, [r7, #32]
}
 8007e30:	bf00      	nop
 8007e32:	bf00      	nop
 8007e34:	e7fd      	b.n	8007e32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d103      	bne.n	8007e44 <xQueueReceive+0x40>
 8007e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d101      	bne.n	8007e48 <xQueueReceive+0x44>
 8007e44:	2301      	movs	r3, #1
 8007e46:	e000      	b.n	8007e4a <xQueueReceive+0x46>
 8007e48:	2300      	movs	r3, #0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10b      	bne.n	8007e66 <xQueueReceive+0x62>
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	61fb      	str	r3, [r7, #28]
}
 8007e60:	bf00      	nop
 8007e62:	bf00      	nop
 8007e64:	e7fd      	b.n	8007e62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e66:	f001 f96f 	bl	8009148 <xTaskGetSchedulerState>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d102      	bne.n	8007e76 <xQueueReceive+0x72>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d101      	bne.n	8007e7a <xQueueReceive+0x76>
 8007e76:	2301      	movs	r3, #1
 8007e78:	e000      	b.n	8007e7c <xQueueReceive+0x78>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d10b      	bne.n	8007e98 <xQueueReceive+0x94>
	__asm volatile
 8007e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e84:	f383 8811 	msr	BASEPRI, r3
 8007e88:	f3bf 8f6f 	isb	sy
 8007e8c:	f3bf 8f4f 	dsb	sy
 8007e90:	61bb      	str	r3, [r7, #24]
}
 8007e92:	bf00      	nop
 8007e94:	bf00      	nop
 8007e96:	e7fd      	b.n	8007e94 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e98:	f001 ffc6 	bl	8009e28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ea0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d01f      	beq.n	8007ee8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ea8:	68b9      	ldr	r1, [r7, #8]
 8007eaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eac:	f000 fa1e 	bl	80082ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb2:	1e5a      	subs	r2, r3, #1
 8007eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00f      	beq.n	8007ee0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ec2:	3310      	adds	r3, #16
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f000 ff7f 	bl	8008dc8 <xTaskRemoveFromEventList>
 8007eca:	4603      	mov	r3, r0
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d007      	beq.n	8007ee0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ed0:	4b3c      	ldr	r3, [pc, #240]	@ (8007fc4 <xQueueReceive+0x1c0>)
 8007ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ed6:	601a      	str	r2, [r3, #0]
 8007ed8:	f3bf 8f4f 	dsb	sy
 8007edc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ee0:	f001 ffd4 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e069      	b.n	8007fbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d103      	bne.n	8007ef6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007eee:	f001 ffcd 	bl	8009e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	e062      	b.n	8007fbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d106      	bne.n	8007f0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007efc:	f107 0310 	add.w	r3, r7, #16
 8007f00:	4618      	mov	r0, r3
 8007f02:	f000 ffc5 	bl	8008e90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007f06:	2301      	movs	r3, #1
 8007f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007f0a:	f001 ffbf 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007f0e:	f000 fd35 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f12:	f001 ff89 	bl	8009e28 <vPortEnterCritical>
 8007f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f1c:	b25b      	sxtb	r3, r3
 8007f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f22:	d103      	bne.n	8007f2c <xQueueReceive+0x128>
 8007f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f32:	b25b      	sxtb	r3, r3
 8007f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f38:	d103      	bne.n	8007f42 <xQueueReceive+0x13e>
 8007f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007f42:	f001 ffa3 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f46:	1d3a      	adds	r2, r7, #4
 8007f48:	f107 0310 	add.w	r3, r7, #16
 8007f4c:	4611      	mov	r1, r2
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f000 ffb4 	bl	8008ebc <xTaskCheckForTimeOut>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d123      	bne.n	8007fa2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f5c:	f000 fa3e 	bl	80083dc <prvIsQueueEmpty>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d017      	beq.n	8007f96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f68:	3324      	adds	r3, #36	@ 0x24
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f000 fed8 	bl	8008d24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f76:	f000 f9df 	bl	8008338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007f7a:	f000 fd0d 	bl	8008998 <xTaskResumeAll>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d189      	bne.n	8007e98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007f84:	4b0f      	ldr	r3, [pc, #60]	@ (8007fc4 <xQueueReceive+0x1c0>)
 8007f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	f3bf 8f6f 	isb	sy
 8007f94:	e780      	b.n	8007e98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007f96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f98:	f000 f9ce 	bl	8008338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f9c:	f000 fcfc 	bl	8008998 <xTaskResumeAll>
 8007fa0:	e77a      	b.n	8007e98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007fa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fa4:	f000 f9c8 	bl	8008338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007fa8:	f000 fcf6 	bl	8008998 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007fac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fae:	f000 fa15 	bl	80083dc <prvIsQueueEmpty>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f43f af6f 	beq.w	8007e98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007fba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3730      	adds	r7, #48	@ 0x30
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	e000ed04 	.word	0xe000ed04

08007fc8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08e      	sub	sp, #56	@ 0x38
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10b      	bne.n	8007ffc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	623b      	str	r3, [r7, #32]
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	e7fd      	b.n	8007ff8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008008:	f383 8811 	msr	BASEPRI, r3
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f3bf 8f4f 	dsb	sy
 8008014:	61fb      	str	r3, [r7, #28]
}
 8008016:	bf00      	nop
 8008018:	bf00      	nop
 800801a:	e7fd      	b.n	8008018 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800801c:	f001 f894 	bl	8009148 <xTaskGetSchedulerState>
 8008020:	4603      	mov	r3, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	d102      	bne.n	800802c <xQueueSemaphoreTake+0x64>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d101      	bne.n	8008030 <xQueueSemaphoreTake+0x68>
 800802c:	2301      	movs	r3, #1
 800802e:	e000      	b.n	8008032 <xQueueSemaphoreTake+0x6a>
 8008030:	2300      	movs	r3, #0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d10b      	bne.n	800804e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803a:	f383 8811 	msr	BASEPRI, r3
 800803e:	f3bf 8f6f 	isb	sy
 8008042:	f3bf 8f4f 	dsb	sy
 8008046:	61bb      	str	r3, [r7, #24]
}
 8008048:	bf00      	nop
 800804a:	bf00      	nop
 800804c:	e7fd      	b.n	800804a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800804e:	f001 feeb 	bl	8009e28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008056:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805a:	2b00      	cmp	r3, #0
 800805c:	d024      	beq.n	80080a8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800805e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008060:	1e5a      	subs	r2, r3, #1
 8008062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008064:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d104      	bne.n	8008078 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800806e:	f001 f9e5 	bl	800943c <pvTaskIncrementMutexHeldCount>
 8008072:	4602      	mov	r2, r0
 8008074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008076:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00f      	beq.n	80080a0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008082:	3310      	adds	r3, #16
 8008084:	4618      	mov	r0, r3
 8008086:	f000 fe9f 	bl	8008dc8 <xTaskRemoveFromEventList>
 800808a:	4603      	mov	r3, r0
 800808c:	2b00      	cmp	r3, #0
 800808e:	d007      	beq.n	80080a0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008090:	4b54      	ldr	r3, [pc, #336]	@ (80081e4 <xQueueSemaphoreTake+0x21c>)
 8008092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008096:	601a      	str	r2, [r3, #0]
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080a0:	f001 fef4 	bl	8009e8c <vPortExitCritical>
				return pdPASS;
 80080a4:	2301      	movs	r3, #1
 80080a6:	e098      	b.n	80081da <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d112      	bne.n	80080d4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80080ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00b      	beq.n	80080cc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	617b      	str	r3, [r7, #20]
}
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	e7fd      	b.n	80080c8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80080cc:	f001 fede 	bl	8009e8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080d0:	2300      	movs	r3, #0
 80080d2:	e082      	b.n	80081da <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d106      	bne.n	80080e8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080da:	f107 030c 	add.w	r3, r7, #12
 80080de:	4618      	mov	r0, r3
 80080e0:	f000 fed6 	bl	8008e90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080e4:	2301      	movs	r3, #1
 80080e6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080e8:	f001 fed0 	bl	8009e8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080ec:	f000 fc46 	bl	800897c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080f0:	f001 fe9a 	bl	8009e28 <vPortEnterCritical>
 80080f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080fa:	b25b      	sxtb	r3, r3
 80080fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008100:	d103      	bne.n	800810a <xQueueSemaphoreTake+0x142>
 8008102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008104:	2200      	movs	r2, #0
 8008106:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800810a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800810c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008110:	b25b      	sxtb	r3, r3
 8008112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008116:	d103      	bne.n	8008120 <xQueueSemaphoreTake+0x158>
 8008118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800811a:	2200      	movs	r2, #0
 800811c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008120:	f001 feb4 	bl	8009e8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008124:	463a      	mov	r2, r7
 8008126:	f107 030c 	add.w	r3, r7, #12
 800812a:	4611      	mov	r1, r2
 800812c:	4618      	mov	r0, r3
 800812e:	f000 fec5 	bl	8008ebc <xTaskCheckForTimeOut>
 8008132:	4603      	mov	r3, r0
 8008134:	2b00      	cmp	r3, #0
 8008136:	d132      	bne.n	800819e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008138:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800813a:	f000 f94f 	bl	80083dc <prvIsQueueEmpty>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d026      	beq.n	8008192 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d109      	bne.n	8008160 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800814c:	f001 fe6c 	bl	8009e28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	4618      	mov	r0, r3
 8008156:	f001 f815 	bl	8009184 <xTaskPriorityInherit>
 800815a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800815c:	f001 fe96 	bl	8009e8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008162:	3324      	adds	r3, #36	@ 0x24
 8008164:	683a      	ldr	r2, [r7, #0]
 8008166:	4611      	mov	r1, r2
 8008168:	4618      	mov	r0, r3
 800816a:	f000 fddb 	bl	8008d24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800816e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008170:	f000 f8e2 	bl	8008338 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008174:	f000 fc10 	bl	8008998 <xTaskResumeAll>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	f47f af67 	bne.w	800804e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008180:	4b18      	ldr	r3, [pc, #96]	@ (80081e4 <xQueueSemaphoreTake+0x21c>)
 8008182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008186:	601a      	str	r2, [r3, #0]
 8008188:	f3bf 8f4f 	dsb	sy
 800818c:	f3bf 8f6f 	isb	sy
 8008190:	e75d      	b.n	800804e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008192:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008194:	f000 f8d0 	bl	8008338 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008198:	f000 fbfe 	bl	8008998 <xTaskResumeAll>
 800819c:	e757      	b.n	800804e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800819e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081a0:	f000 f8ca 	bl	8008338 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80081a4:	f000 fbf8 	bl	8008998 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081aa:	f000 f917 	bl	80083dc <prvIsQueueEmpty>
 80081ae:	4603      	mov	r3, r0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f43f af4c 	beq.w	800804e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80081b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00d      	beq.n	80081d8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80081bc:	f001 fe34 	bl	8009e28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80081c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80081c2:	f000 f811 	bl	80081e8 <prvGetDisinheritPriorityAfterTimeout>
 80081c6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80081c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80081ce:	4618      	mov	r0, r3
 80081d0:	f001 f8b0 	bl	8009334 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80081d4:	f001 fe5a 	bl	8009e8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081d8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3738      	adds	r7, #56	@ 0x38
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	e000ed04 	.word	0xe000ed04

080081e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80081e8:	b480      	push	{r7}
 80081ea:	b085      	sub	sp, #20
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d006      	beq.n	8008206 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008202:	60fb      	str	r3, [r7, #12]
 8008204:	e001      	b.n	800820a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800820a:	68fb      	ldr	r3, [r7, #12]
	}
 800820c:	4618      	mov	r0, r3
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	60f8      	str	r0, [r7, #12]
 8008220:	60b9      	str	r1, [r7, #8]
 8008222:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008224:	2300      	movs	r3, #0
 8008226:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800822c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10d      	bne.n	8008252 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d14d      	bne.n	80082da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	4618      	mov	r0, r3
 8008244:	f001 f806 	bl	8009254 <xTaskPriorityDisinherit>
 8008248:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	609a      	str	r2, [r3, #8]
 8008250:	e043      	b.n	80082da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d119      	bne.n	800828c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6858      	ldr	r0, [r3, #4]
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008260:	461a      	mov	r2, r3
 8008262:	68b9      	ldr	r1, [r7, #8]
 8008264:	f002 ffbf 	bl	800b1e6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008270:	441a      	add	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	429a      	cmp	r2, r3
 8008280:	d32b      	bcc.n	80082da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	605a      	str	r2, [r3, #4]
 800828a:	e026      	b.n	80082da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	68d8      	ldr	r0, [r3, #12]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008294:	461a      	mov	r2, r3
 8008296:	68b9      	ldr	r1, [r7, #8]
 8008298:	f002 ffa5 	bl	800b1e6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	68da      	ldr	r2, [r3, #12]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082a4:	425b      	negs	r3, r3
 80082a6:	441a      	add	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68da      	ldr	r2, [r3, #12]
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d207      	bcs.n	80082c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c0:	425b      	negs	r3, r3
 80082c2:	441a      	add	r2, r3
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2b02      	cmp	r3, #2
 80082cc:	d105      	bne.n	80082da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80082ce:	693b      	ldr	r3, [r7, #16]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d002      	beq.n	80082da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	1c5a      	adds	r2, r3, #1
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80082e2:	697b      	ldr	r3, [r7, #20]
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3718      	adds	r7, #24
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
 80082f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d018      	beq.n	8008330 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	68da      	ldr	r2, [r3, #12]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008306:	441a      	add	r2, r3
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68da      	ldr	r2, [r3, #12]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	689b      	ldr	r3, [r3, #8]
 8008314:	429a      	cmp	r2, r3
 8008316:	d303      	bcc.n	8008320 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68d9      	ldr	r1, [r3, #12]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008328:	461a      	mov	r2, r3
 800832a:	6838      	ldr	r0, [r7, #0]
 800832c:	f002 ff5b 	bl	800b1e6 <memcpy>
	}
}
 8008330:	bf00      	nop
 8008332:	3708      	adds	r7, #8
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b084      	sub	sp, #16
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008340:	f001 fd72 	bl	8009e28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800834a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800834c:	e011      	b.n	8008372 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008352:	2b00      	cmp	r3, #0
 8008354:	d012      	beq.n	800837c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	3324      	adds	r3, #36	@ 0x24
 800835a:	4618      	mov	r0, r3
 800835c:	f000 fd34 	bl	8008dc8 <xTaskRemoveFromEventList>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d001      	beq.n	800836a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008366:	f000 fe0d 	bl	8008f84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800836a:	7bfb      	ldrb	r3, [r7, #15]
 800836c:	3b01      	subs	r3, #1
 800836e:	b2db      	uxtb	r3, r3
 8008370:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008376:	2b00      	cmp	r3, #0
 8008378:	dce9      	bgt.n	800834e <prvUnlockQueue+0x16>
 800837a:	e000      	b.n	800837e <prvUnlockQueue+0x46>
					break;
 800837c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	22ff      	movs	r2, #255	@ 0xff
 8008382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008386:	f001 fd81 	bl	8009e8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800838a:	f001 fd4d 	bl	8009e28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008394:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008396:	e011      	b.n	80083bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	691b      	ldr	r3, [r3, #16]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d012      	beq.n	80083c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	3310      	adds	r3, #16
 80083a4:	4618      	mov	r0, r3
 80083a6:	f000 fd0f 	bl	8008dc8 <xTaskRemoveFromEventList>
 80083aa:	4603      	mov	r3, r0
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d001      	beq.n	80083b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80083b0:	f000 fde8 	bl	8008f84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80083b4:	7bbb      	ldrb	r3, [r7, #14]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80083bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	dce9      	bgt.n	8008398 <prvUnlockQueue+0x60>
 80083c4:	e000      	b.n	80083c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80083c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	22ff      	movs	r2, #255	@ 0xff
 80083cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80083d0:	f001 fd5c 	bl	8009e8c <vPortExitCritical>
}
 80083d4:	bf00      	nop
 80083d6:	3710      	adds	r7, #16
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80083e4:	f001 fd20 	bl	8009e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d102      	bne.n	80083f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80083f0:	2301      	movs	r3, #1
 80083f2:	60fb      	str	r3, [r7, #12]
 80083f4:	e001      	b.n	80083fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80083f6:	2300      	movs	r3, #0
 80083f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80083fa:	f001 fd47 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 80083fe:	68fb      	ldr	r3, [r7, #12]
}
 8008400:	4618      	mov	r0, r3
 8008402:	3710      	adds	r7, #16
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008410:	f001 fd0a 	bl	8009e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800841c:	429a      	cmp	r2, r3
 800841e:	d102      	bne.n	8008426 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008420:	2301      	movs	r3, #1
 8008422:	60fb      	str	r3, [r7, #12]
 8008424:	e001      	b.n	800842a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008426:	2300      	movs	r3, #0
 8008428:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800842a:	f001 fd2f 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 800842e:	68fb      	ldr	r3, [r7, #12]
}
 8008430:	4618      	mov	r0, r3
 8008432:	3710      	adds	r7, #16
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008442:	2300      	movs	r3, #0
 8008444:	60fb      	str	r3, [r7, #12]
 8008446:	e014      	b.n	8008472 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008448:	4a0f      	ldr	r2, [pc, #60]	@ (8008488 <vQueueAddToRegistry+0x50>)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008454:	490c      	ldr	r1, [pc, #48]	@ (8008488 <vQueueAddToRegistry+0x50>)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	683a      	ldr	r2, [r7, #0]
 800845a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800845e:	4a0a      	ldr	r2, [pc, #40]	@ (8008488 <vQueueAddToRegistry+0x50>)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	00db      	lsls	r3, r3, #3
 8008464:	4413      	add	r3, r2
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800846a:	e006      	b.n	800847a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	3301      	adds	r3, #1
 8008470:	60fb      	str	r3, [r7, #12]
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2b07      	cmp	r3, #7
 8008476:	d9e7      	bls.n	8008448 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008478:	bf00      	nop
 800847a:	bf00      	nop
 800847c:	3714      	adds	r7, #20
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	20000c84 	.word	0x20000c84

0800848c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800848c:	b580      	push	{r7, lr}
 800848e:	b086      	sub	sp, #24
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	60b9      	str	r1, [r7, #8]
 8008496:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800849c:	f001 fcc4 	bl	8009e28 <vPortEnterCritical>
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084a6:	b25b      	sxtb	r3, r3
 80084a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ac:	d103      	bne.n	80084b6 <vQueueWaitForMessageRestricted+0x2a>
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084bc:	b25b      	sxtb	r3, r3
 80084be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c2:	d103      	bne.n	80084cc <vQueueWaitForMessageRestricted+0x40>
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084cc:	f001 fcde 	bl	8009e8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d106      	bne.n	80084e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	3324      	adds	r3, #36	@ 0x24
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	68b9      	ldr	r1, [r7, #8]
 80084e0:	4618      	mov	r0, r3
 80084e2:	f000 fc45 	bl	8008d70 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80084e6:	6978      	ldr	r0, [r7, #20]
 80084e8:	f7ff ff26 	bl	8008338 <prvUnlockQueue>
	}
 80084ec:	bf00      	nop
 80084ee:	3718      	adds	r7, #24
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b08e      	sub	sp, #56	@ 0x38
 80084f8:	af04      	add	r7, sp, #16
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
 8008500:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10b      	bne.n	8008520 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	623b      	str	r3, [r7, #32]
}
 800851a:	bf00      	nop
 800851c:	bf00      	nop
 800851e:	e7fd      	b.n	800851c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008522:	2b00      	cmp	r3, #0
 8008524:	d10b      	bne.n	800853e <xTaskCreateStatic+0x4a>
	__asm volatile
 8008526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	61fb      	str	r3, [r7, #28]
}
 8008538:	bf00      	nop
 800853a:	bf00      	nop
 800853c:	e7fd      	b.n	800853a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800853e:	235c      	movs	r3, #92	@ 0x5c
 8008540:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	2b5c      	cmp	r3, #92	@ 0x5c
 8008546:	d00b      	beq.n	8008560 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	61bb      	str	r3, [r7, #24]
}
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	e7fd      	b.n	800855c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008560:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008564:	2b00      	cmp	r3, #0
 8008566:	d01e      	beq.n	80085a6 <xTaskCreateStatic+0xb2>
 8008568:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800856a:	2b00      	cmp	r3, #0
 800856c:	d01b      	beq.n	80085a6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800856e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008570:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008576:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857a:	2202      	movs	r2, #2
 800857c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008580:	2300      	movs	r3, #0
 8008582:	9303      	str	r3, [sp, #12]
 8008584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008586:	9302      	str	r3, [sp, #8]
 8008588:	f107 0314 	add.w	r3, r7, #20
 800858c:	9301      	str	r3, [sp, #4]
 800858e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008590:	9300      	str	r3, [sp, #0]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	687a      	ldr	r2, [r7, #4]
 8008596:	68b9      	ldr	r1, [r7, #8]
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f000 f850 	bl	800863e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800859e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80085a0:	f000 f8de 	bl	8008760 <prvAddNewTaskToReadyList>
 80085a4:	e001      	b.n	80085aa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80085a6:	2300      	movs	r3, #0
 80085a8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80085aa:	697b      	ldr	r3, [r7, #20]
	}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3728      	adds	r7, #40	@ 0x28
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08c      	sub	sp, #48	@ 0x30
 80085b8:	af04      	add	r7, sp, #16
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	603b      	str	r3, [r7, #0]
 80085c0:	4613      	mov	r3, r2
 80085c2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80085c4:	88fb      	ldrh	r3, [r7, #6]
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4618      	mov	r0, r3
 80085ca:	f001 fd4f 	bl	800a06c <pvPortMalloc>
 80085ce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00e      	beq.n	80085f4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80085d6:	205c      	movs	r0, #92	@ 0x5c
 80085d8:	f001 fd48 	bl	800a06c <pvPortMalloc>
 80085dc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d003      	beq.n	80085ec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80085e4:	69fb      	ldr	r3, [r7, #28]
 80085e6:	697a      	ldr	r2, [r7, #20]
 80085e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80085ea:	e005      	b.n	80085f8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80085ec:	6978      	ldr	r0, [r7, #20]
 80085ee:	f001 fe0b 	bl	800a208 <vPortFree>
 80085f2:	e001      	b.n	80085f8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80085f4:	2300      	movs	r3, #0
 80085f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80085f8:	69fb      	ldr	r3, [r7, #28]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d017      	beq.n	800862e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008606:	88fa      	ldrh	r2, [r7, #6]
 8008608:	2300      	movs	r3, #0
 800860a:	9303      	str	r3, [sp, #12]
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	9302      	str	r3, [sp, #8]
 8008610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68b9      	ldr	r1, [r7, #8]
 800861c:	68f8      	ldr	r0, [r7, #12]
 800861e:	f000 f80e 	bl	800863e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008622:	69f8      	ldr	r0, [r7, #28]
 8008624:	f000 f89c 	bl	8008760 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008628:	2301      	movs	r3, #1
 800862a:	61bb      	str	r3, [r7, #24]
 800862c:	e002      	b.n	8008634 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800862e:	f04f 33ff 	mov.w	r3, #4294967295
 8008632:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008634:	69bb      	ldr	r3, [r7, #24]
	}
 8008636:	4618      	mov	r0, r3
 8008638:	3720      	adds	r7, #32
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b088      	sub	sp, #32
 8008642:	af00      	add	r7, sp, #0
 8008644:	60f8      	str	r0, [r7, #12]
 8008646:	60b9      	str	r1, [r7, #8]
 8008648:	607a      	str	r2, [r7, #4]
 800864a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800864c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	461a      	mov	r2, r3
 8008656:	21a5      	movs	r1, #165	@ 0xa5
 8008658:	f002 fd46 	bl	800b0e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800865c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800865e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008666:	3b01      	subs	r3, #1
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	4413      	add	r3, r2
 800866c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800866e:	69bb      	ldr	r3, [r7, #24]
 8008670:	f023 0307 	bic.w	r3, r3, #7
 8008674:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	f003 0307 	and.w	r3, r3, #7
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00b      	beq.n	8008698 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008684:	f383 8811 	msr	BASEPRI, r3
 8008688:	f3bf 8f6f 	isb	sy
 800868c:	f3bf 8f4f 	dsb	sy
 8008690:	617b      	str	r3, [r7, #20]
}
 8008692:	bf00      	nop
 8008694:	bf00      	nop
 8008696:	e7fd      	b.n	8008694 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d01f      	beq.n	80086de <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800869e:	2300      	movs	r3, #0
 80086a0:	61fb      	str	r3, [r7, #28]
 80086a2:	e012      	b.n	80086ca <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80086a4:	68ba      	ldr	r2, [r7, #8]
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	4413      	add	r3, r2
 80086aa:	7819      	ldrb	r1, [r3, #0]
 80086ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	4413      	add	r3, r2
 80086b2:	3334      	adds	r3, #52	@ 0x34
 80086b4:	460a      	mov	r2, r1
 80086b6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	4413      	add	r3, r2
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d006      	beq.n	80086d2 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	3301      	adds	r3, #1
 80086c8:	61fb      	str	r3, [r7, #28]
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	2b0f      	cmp	r3, #15
 80086ce:	d9e9      	bls.n	80086a4 <prvInitialiseNewTask+0x66>
 80086d0:	e000      	b.n	80086d4 <prvInitialiseNewTask+0x96>
			{
				break;
 80086d2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80086d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086dc:	e003      	b.n	80086e6 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80086de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e0:	2200      	movs	r2, #0
 80086e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80086e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e8:	2b37      	cmp	r3, #55	@ 0x37
 80086ea:	d901      	bls.n	80086f0 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80086ec:	2337      	movs	r3, #55	@ 0x37
 80086ee:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80086f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086f4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80086f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086fa:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	2200      	movs	r2, #0
 8008700:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	3304      	adds	r3, #4
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe ffd0 	bl	80076ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	3318      	adds	r3, #24
 8008710:	4618      	mov	r0, r3
 8008712:	f7fe ffcb 	bl	80076ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800871a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800871c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800871e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008724:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800872a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	2200      	movs	r2, #0
 8008730:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	2200      	movs	r2, #0
 8008736:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	68f9      	ldr	r1, [r7, #12]
 800873e:	69b8      	ldr	r0, [r7, #24]
 8008740:	f001 fa3e 	bl	8009bc0 <pxPortInitialiseStack>
 8008744:	4602      	mov	r2, r0
 8008746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008748:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800874a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800874c:	2b00      	cmp	r3, #0
 800874e:	d002      	beq.n	8008756 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008752:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008756:	bf00      	nop
 8008758:	3720      	adds	r7, #32
 800875a:	46bd      	mov	sp, r7
 800875c:	bd80      	pop	{r7, pc}
	...

08008760 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b082      	sub	sp, #8
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008768:	f001 fb5e 	bl	8009e28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800876c:	4b2d      	ldr	r3, [pc, #180]	@ (8008824 <prvAddNewTaskToReadyList+0xc4>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	3301      	adds	r3, #1
 8008772:	4a2c      	ldr	r2, [pc, #176]	@ (8008824 <prvAddNewTaskToReadyList+0xc4>)
 8008774:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008776:	4b2c      	ldr	r3, [pc, #176]	@ (8008828 <prvAddNewTaskToReadyList+0xc8>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d109      	bne.n	8008792 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800877e:	4a2a      	ldr	r2, [pc, #168]	@ (8008828 <prvAddNewTaskToReadyList+0xc8>)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008784:	4b27      	ldr	r3, [pc, #156]	@ (8008824 <prvAddNewTaskToReadyList+0xc4>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d110      	bne.n	80087ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800878c:	f000 fc1e 	bl	8008fcc <prvInitialiseTaskLists>
 8008790:	e00d      	b.n	80087ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008792:	4b26      	ldr	r3, [pc, #152]	@ (800882c <prvAddNewTaskToReadyList+0xcc>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d109      	bne.n	80087ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800879a:	4b23      	ldr	r3, [pc, #140]	@ (8008828 <prvAddNewTaskToReadyList+0xc8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d802      	bhi.n	80087ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80087a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008828 <prvAddNewTaskToReadyList+0xc8>)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80087ae:	4b20      	ldr	r3, [pc, #128]	@ (8008830 <prvAddNewTaskToReadyList+0xd0>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3301      	adds	r3, #1
 80087b4:	4a1e      	ldr	r2, [pc, #120]	@ (8008830 <prvAddNewTaskToReadyList+0xd0>)
 80087b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80087b8:	4b1d      	ldr	r3, [pc, #116]	@ (8008830 <prvAddNewTaskToReadyList+0xd0>)
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c4:	4b1b      	ldr	r3, [pc, #108]	@ (8008834 <prvAddNewTaskToReadyList+0xd4>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d903      	bls.n	80087d4 <prvAddNewTaskToReadyList+0x74>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d0:	4a18      	ldr	r2, [pc, #96]	@ (8008834 <prvAddNewTaskToReadyList+0xd4>)
 80087d2:	6013      	str	r3, [r2, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087d8:	4613      	mov	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	4a15      	ldr	r2, [pc, #84]	@ (8008838 <prvAddNewTaskToReadyList+0xd8>)
 80087e2:	441a      	add	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	3304      	adds	r3, #4
 80087e8:	4619      	mov	r1, r3
 80087ea:	4610      	mov	r0, r2
 80087ec:	f7fe ff6b 	bl	80076c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80087f0:	f001 fb4c 	bl	8009e8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80087f4:	4b0d      	ldr	r3, [pc, #52]	@ (800882c <prvAddNewTaskToReadyList+0xcc>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d00e      	beq.n	800881a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80087fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008828 <prvAddNewTaskToReadyList+0xc8>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008806:	429a      	cmp	r2, r3
 8008808:	d207      	bcs.n	800881a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800880a:	4b0c      	ldr	r3, [pc, #48]	@ (800883c <prvAddNewTaskToReadyList+0xdc>)
 800880c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008810:	601a      	str	r2, [r3, #0]
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800881a:	bf00      	nop
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	20001198 	.word	0x20001198
 8008828:	20000cc4 	.word	0x20000cc4
 800882c:	200011a4 	.word	0x200011a4
 8008830:	200011b4 	.word	0x200011b4
 8008834:	200011a0 	.word	0x200011a0
 8008838:	20000cc8 	.word	0x20000cc8
 800883c:	e000ed04 	.word	0xe000ed04

08008840 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008848:	2300      	movs	r3, #0
 800884a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d018      	beq.n	8008884 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008852:	4b14      	ldr	r3, [pc, #80]	@ (80088a4 <vTaskDelay+0x64>)
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d00b      	beq.n	8008872 <vTaskDelay+0x32>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885e:	f383 8811 	msr	BASEPRI, r3
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	f3bf 8f4f 	dsb	sy
 800886a:	60bb      	str	r3, [r7, #8]
}
 800886c:	bf00      	nop
 800886e:	bf00      	nop
 8008870:	e7fd      	b.n	800886e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008872:	f000 f883 	bl	800897c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008876:	2100      	movs	r1, #0
 8008878:	6878      	ldr	r0, [r7, #4]
 800887a:	f000 fdf3 	bl	8009464 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800887e:	f000 f88b 	bl	8008998 <xTaskResumeAll>
 8008882:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d107      	bne.n	800889a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800888a:	4b07      	ldr	r3, [pc, #28]	@ (80088a8 <vTaskDelay+0x68>)
 800888c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008890:	601a      	str	r2, [r3, #0]
 8008892:	f3bf 8f4f 	dsb	sy
 8008896:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800889a:	bf00      	nop
 800889c:	3710      	adds	r7, #16
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}
 80088a2:	bf00      	nop
 80088a4:	200011c0 	.word	0x200011c0
 80088a8:	e000ed04 	.word	0xe000ed04

080088ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08a      	sub	sp, #40	@ 0x28
 80088b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80088b2:	2300      	movs	r3, #0
 80088b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80088b6:	2300      	movs	r3, #0
 80088b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80088ba:	463a      	mov	r2, r7
 80088bc:	1d39      	adds	r1, r7, #4
 80088be:	f107 0308 	add.w	r3, r7, #8
 80088c2:	4618      	mov	r0, r3
 80088c4:	f7fe fe9e 	bl	8007604 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80088c8:	6839      	ldr	r1, [r7, #0]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	9202      	str	r2, [sp, #8]
 80088d0:	9301      	str	r3, [sp, #4]
 80088d2:	2300      	movs	r3, #0
 80088d4:	9300      	str	r3, [sp, #0]
 80088d6:	2300      	movs	r3, #0
 80088d8:	460a      	mov	r2, r1
 80088da:	4922      	ldr	r1, [pc, #136]	@ (8008964 <vTaskStartScheduler+0xb8>)
 80088dc:	4822      	ldr	r0, [pc, #136]	@ (8008968 <vTaskStartScheduler+0xbc>)
 80088de:	f7ff fe09 	bl	80084f4 <xTaskCreateStatic>
 80088e2:	4603      	mov	r3, r0
 80088e4:	4a21      	ldr	r2, [pc, #132]	@ (800896c <vTaskStartScheduler+0xc0>)
 80088e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80088e8:	4b20      	ldr	r3, [pc, #128]	@ (800896c <vTaskStartScheduler+0xc0>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d002      	beq.n	80088f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80088f0:	2301      	movs	r3, #1
 80088f2:	617b      	str	r3, [r7, #20]
 80088f4:	e001      	b.n	80088fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d102      	bne.n	8008906 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008900:	f000 fe04 	bl	800950c <xTimerCreateTimerTask>
 8008904:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d116      	bne.n	800893a <vTaskStartScheduler+0x8e>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	613b      	str	r3, [r7, #16]
}
 800891e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008920:	4b13      	ldr	r3, [pc, #76]	@ (8008970 <vTaskStartScheduler+0xc4>)
 8008922:	f04f 32ff 	mov.w	r2, #4294967295
 8008926:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008928:	4b12      	ldr	r3, [pc, #72]	@ (8008974 <vTaskStartScheduler+0xc8>)
 800892a:	2201      	movs	r2, #1
 800892c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800892e:	4b12      	ldr	r3, [pc, #72]	@ (8008978 <vTaskStartScheduler+0xcc>)
 8008930:	2200      	movs	r2, #0
 8008932:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008934:	f001 f9d4 	bl	8009ce0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008938:	e00f      	b.n	800895a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008940:	d10b      	bne.n	800895a <vTaskStartScheduler+0xae>
	__asm volatile
 8008942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008946:	f383 8811 	msr	BASEPRI, r3
 800894a:	f3bf 8f6f 	isb	sy
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	60fb      	str	r3, [r7, #12]
}
 8008954:	bf00      	nop
 8008956:	bf00      	nop
 8008958:	e7fd      	b.n	8008956 <vTaskStartScheduler+0xaa>
}
 800895a:	bf00      	nop
 800895c:	3718      	adds	r7, #24
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	0800cfa0 	.word	0x0800cfa0
 8008968:	08008f9d 	.word	0x08008f9d
 800896c:	200011bc 	.word	0x200011bc
 8008970:	200011b8 	.word	0x200011b8
 8008974:	200011a4 	.word	0x200011a4
 8008978:	2000119c 	.word	0x2000119c

0800897c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008980:	4b04      	ldr	r3, [pc, #16]	@ (8008994 <vTaskSuspendAll+0x18>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	3301      	adds	r3, #1
 8008986:	4a03      	ldr	r2, [pc, #12]	@ (8008994 <vTaskSuspendAll+0x18>)
 8008988:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800898a:	bf00      	nop
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	200011c0 	.word	0x200011c0

08008998 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80089a2:	2300      	movs	r3, #0
 80089a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80089a6:	4b42      	ldr	r3, [pc, #264]	@ (8008ab0 <xTaskResumeAll+0x118>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10b      	bne.n	80089c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80089ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b2:	f383 8811 	msr	BASEPRI, r3
 80089b6:	f3bf 8f6f 	isb	sy
 80089ba:	f3bf 8f4f 	dsb	sy
 80089be:	603b      	str	r3, [r7, #0]
}
 80089c0:	bf00      	nop
 80089c2:	bf00      	nop
 80089c4:	e7fd      	b.n	80089c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80089c6:	f001 fa2f 	bl	8009e28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80089ca:	4b39      	ldr	r3, [pc, #228]	@ (8008ab0 <xTaskResumeAll+0x118>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3b01      	subs	r3, #1
 80089d0:	4a37      	ldr	r2, [pc, #220]	@ (8008ab0 <xTaskResumeAll+0x118>)
 80089d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089d4:	4b36      	ldr	r3, [pc, #216]	@ (8008ab0 <xTaskResumeAll+0x118>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d162      	bne.n	8008aa2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80089dc:	4b35      	ldr	r3, [pc, #212]	@ (8008ab4 <xTaskResumeAll+0x11c>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d05e      	beq.n	8008aa2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80089e4:	e02f      	b.n	8008a46 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089e6:	4b34      	ldr	r3, [pc, #208]	@ (8008ab8 <xTaskResumeAll+0x120>)
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3318      	adds	r3, #24
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7fe fec4 	bl	8007780 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7fe febf 	bl	8007780 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a06:	4b2d      	ldr	r3, [pc, #180]	@ (8008abc <xTaskResumeAll+0x124>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d903      	bls.n	8008a16 <xTaskResumeAll+0x7e>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a12:	4a2a      	ldr	r2, [pc, #168]	@ (8008abc <xTaskResumeAll+0x124>)
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	4413      	add	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4a27      	ldr	r2, [pc, #156]	@ (8008ac0 <xTaskResumeAll+0x128>)
 8008a24:	441a      	add	r2, r3
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3304      	adds	r3, #4
 8008a2a:	4619      	mov	r1, r3
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	f7fe fe4a 	bl	80076c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a36:	4b23      	ldr	r3, [pc, #140]	@ (8008ac4 <xTaskResumeAll+0x12c>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d302      	bcc.n	8008a46 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008a40:	4b21      	ldr	r3, [pc, #132]	@ (8008ac8 <xTaskResumeAll+0x130>)
 8008a42:	2201      	movs	r2, #1
 8008a44:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a46:	4b1c      	ldr	r3, [pc, #112]	@ (8008ab8 <xTaskResumeAll+0x120>)
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1cb      	bne.n	80089e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d001      	beq.n	8008a58 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008a54:	f000 fb58 	bl	8009108 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008a58:	4b1c      	ldr	r3, [pc, #112]	@ (8008acc <xTaskResumeAll+0x134>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d010      	beq.n	8008a86 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008a64:	f000 f846 	bl	8008af4 <xTaskIncrementTick>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d002      	beq.n	8008a74 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008a6e:	4b16      	ldr	r3, [pc, #88]	@ (8008ac8 <xTaskResumeAll+0x130>)
 8008a70:	2201      	movs	r2, #1
 8008a72:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	3b01      	subs	r3, #1
 8008a78:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1f1      	bne.n	8008a64 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008a80:	4b12      	ldr	r3, [pc, #72]	@ (8008acc <xTaskResumeAll+0x134>)
 8008a82:	2200      	movs	r2, #0
 8008a84:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008a86:	4b10      	ldr	r3, [pc, #64]	@ (8008ac8 <xTaskResumeAll+0x130>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d009      	beq.n	8008aa2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008a92:	4b0f      	ldr	r3, [pc, #60]	@ (8008ad0 <xTaskResumeAll+0x138>)
 8008a94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a98:	601a      	str	r2, [r3, #0]
 8008a9a:	f3bf 8f4f 	dsb	sy
 8008a9e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008aa2:	f001 f9f3 	bl	8009e8c <vPortExitCritical>

	return xAlreadyYielded;
 8008aa6:	68bb      	ldr	r3, [r7, #8]
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3710      	adds	r7, #16
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}
 8008ab0:	200011c0 	.word	0x200011c0
 8008ab4:	20001198 	.word	0x20001198
 8008ab8:	20001158 	.word	0x20001158
 8008abc:	200011a0 	.word	0x200011a0
 8008ac0:	20000cc8 	.word	0x20000cc8
 8008ac4:	20000cc4 	.word	0x20000cc4
 8008ac8:	200011ac 	.word	0x200011ac
 8008acc:	200011a8 	.word	0x200011a8
 8008ad0:	e000ed04 	.word	0xe000ed04

08008ad4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008ada:	4b05      	ldr	r3, [pc, #20]	@ (8008af0 <xTaskGetTickCount+0x1c>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008ae0:	687b      	ldr	r3, [r7, #4]
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	370c      	adds	r7, #12
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop
 8008af0:	2000119c 	.word	0x2000119c

08008af4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008afa:	2300      	movs	r3, #0
 8008afc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008afe:	4b4f      	ldr	r3, [pc, #316]	@ (8008c3c <xTaskIncrementTick+0x148>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f040 8090 	bne.w	8008c28 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b08:	4b4d      	ldr	r3, [pc, #308]	@ (8008c40 <xTaskIncrementTick+0x14c>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b10:	4a4b      	ldr	r2, [pc, #300]	@ (8008c40 <xTaskIncrementTick+0x14c>)
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d121      	bne.n	8008b60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b1c:	4b49      	ldr	r3, [pc, #292]	@ (8008c44 <xTaskIncrementTick+0x150>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d00b      	beq.n	8008b3e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b2a:	f383 8811 	msr	BASEPRI, r3
 8008b2e:	f3bf 8f6f 	isb	sy
 8008b32:	f3bf 8f4f 	dsb	sy
 8008b36:	603b      	str	r3, [r7, #0]
}
 8008b38:	bf00      	nop
 8008b3a:	bf00      	nop
 8008b3c:	e7fd      	b.n	8008b3a <xTaskIncrementTick+0x46>
 8008b3e:	4b41      	ldr	r3, [pc, #260]	@ (8008c44 <xTaskIncrementTick+0x150>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	60fb      	str	r3, [r7, #12]
 8008b44:	4b40      	ldr	r3, [pc, #256]	@ (8008c48 <xTaskIncrementTick+0x154>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a3e      	ldr	r2, [pc, #248]	@ (8008c44 <xTaskIncrementTick+0x150>)
 8008b4a:	6013      	str	r3, [r2, #0]
 8008b4c:	4a3e      	ldr	r2, [pc, #248]	@ (8008c48 <xTaskIncrementTick+0x154>)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6013      	str	r3, [r2, #0]
 8008b52:	4b3e      	ldr	r3, [pc, #248]	@ (8008c4c <xTaskIncrementTick+0x158>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	3301      	adds	r3, #1
 8008b58:	4a3c      	ldr	r2, [pc, #240]	@ (8008c4c <xTaskIncrementTick+0x158>)
 8008b5a:	6013      	str	r3, [r2, #0]
 8008b5c:	f000 fad4 	bl	8009108 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008b60:	4b3b      	ldr	r3, [pc, #236]	@ (8008c50 <xTaskIncrementTick+0x15c>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d349      	bcc.n	8008bfe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b6a:	4b36      	ldr	r3, [pc, #216]	@ (8008c44 <xTaskIncrementTick+0x150>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d104      	bne.n	8008b7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b74:	4b36      	ldr	r3, [pc, #216]	@ (8008c50 <xTaskIncrementTick+0x15c>)
 8008b76:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7a:	601a      	str	r2, [r3, #0]
					break;
 8008b7c:	e03f      	b.n	8008bfe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b7e:	4b31      	ldr	r3, [pc, #196]	@ (8008c44 <xTaskIncrementTick+0x150>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	68db      	ldr	r3, [r3, #12]
 8008b86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008b8e:	693a      	ldr	r2, [r7, #16]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d203      	bcs.n	8008b9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008b96:	4a2e      	ldr	r2, [pc, #184]	@ (8008c50 <xTaskIncrementTick+0x15c>)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008b9c:	e02f      	b.n	8008bfe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	3304      	adds	r3, #4
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7fe fdec 	bl	8007780 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d004      	beq.n	8008bba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	3318      	adds	r3, #24
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f7fe fde3 	bl	8007780 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bbe:	4b25      	ldr	r3, [pc, #148]	@ (8008c54 <xTaskIncrementTick+0x160>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	d903      	bls.n	8008bce <xTaskIncrementTick+0xda>
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bca:	4a22      	ldr	r2, [pc, #136]	@ (8008c54 <xTaskIncrementTick+0x160>)
 8008bcc:	6013      	str	r3, [r2, #0]
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bd2:	4613      	mov	r3, r2
 8008bd4:	009b      	lsls	r3, r3, #2
 8008bd6:	4413      	add	r3, r2
 8008bd8:	009b      	lsls	r3, r3, #2
 8008bda:	4a1f      	ldr	r2, [pc, #124]	@ (8008c58 <xTaskIncrementTick+0x164>)
 8008bdc:	441a      	add	r2, r3
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4619      	mov	r1, r3
 8008be4:	4610      	mov	r0, r2
 8008be6:	f7fe fd6e 	bl	80076c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bee:	4b1b      	ldr	r3, [pc, #108]	@ (8008c5c <xTaskIncrementTick+0x168>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	d3b8      	bcc.n	8008b6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bfc:	e7b5      	b.n	8008b6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008bfe:	4b17      	ldr	r3, [pc, #92]	@ (8008c5c <xTaskIncrementTick+0x168>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c04:	4914      	ldr	r1, [pc, #80]	@ (8008c58 <xTaskIncrementTick+0x164>)
 8008c06:	4613      	mov	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	440b      	add	r3, r1
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b01      	cmp	r3, #1
 8008c14:	d901      	bls.n	8008c1a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008c16:	2301      	movs	r3, #1
 8008c18:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008c1a:	4b11      	ldr	r3, [pc, #68]	@ (8008c60 <xTaskIncrementTick+0x16c>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d007      	beq.n	8008c32 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008c22:	2301      	movs	r3, #1
 8008c24:	617b      	str	r3, [r7, #20]
 8008c26:	e004      	b.n	8008c32 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008c28:	4b0e      	ldr	r3, [pc, #56]	@ (8008c64 <xTaskIncrementTick+0x170>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	4a0d      	ldr	r2, [pc, #52]	@ (8008c64 <xTaskIncrementTick+0x170>)
 8008c30:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c32:	697b      	ldr	r3, [r7, #20]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	200011c0 	.word	0x200011c0
 8008c40:	2000119c 	.word	0x2000119c
 8008c44:	20001150 	.word	0x20001150
 8008c48:	20001154 	.word	0x20001154
 8008c4c:	200011b0 	.word	0x200011b0
 8008c50:	200011b8 	.word	0x200011b8
 8008c54:	200011a0 	.word	0x200011a0
 8008c58:	20000cc8 	.word	0x20000cc8
 8008c5c:	20000cc4 	.word	0x20000cc4
 8008c60:	200011ac 	.word	0x200011ac
 8008c64:	200011a8 	.word	0x200011a8

08008c68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b085      	sub	sp, #20
 8008c6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008c6e:	4b28      	ldr	r3, [pc, #160]	@ (8008d10 <vTaskSwitchContext+0xa8>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d003      	beq.n	8008c7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008c76:	4b27      	ldr	r3, [pc, #156]	@ (8008d14 <vTaskSwitchContext+0xac>)
 8008c78:	2201      	movs	r2, #1
 8008c7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008c7c:	e042      	b.n	8008d04 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008c7e:	4b25      	ldr	r3, [pc, #148]	@ (8008d14 <vTaskSwitchContext+0xac>)
 8008c80:	2200      	movs	r2, #0
 8008c82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c84:	4b24      	ldr	r3, [pc, #144]	@ (8008d18 <vTaskSwitchContext+0xb0>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	60fb      	str	r3, [r7, #12]
 8008c8a:	e011      	b.n	8008cb0 <vTaskSwitchContext+0x48>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d10b      	bne.n	8008caa <vTaskSwitchContext+0x42>
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c96:	f383 8811 	msr	BASEPRI, r3
 8008c9a:	f3bf 8f6f 	isb	sy
 8008c9e:	f3bf 8f4f 	dsb	sy
 8008ca2:	607b      	str	r3, [r7, #4]
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop
 8008ca8:	e7fd      	b.n	8008ca6 <vTaskSwitchContext+0x3e>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	3b01      	subs	r3, #1
 8008cae:	60fb      	str	r3, [r7, #12]
 8008cb0:	491a      	ldr	r1, [pc, #104]	@ (8008d1c <vTaskSwitchContext+0xb4>)
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	4613      	mov	r3, r2
 8008cb6:	009b      	lsls	r3, r3, #2
 8008cb8:	4413      	add	r3, r2
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	440b      	add	r3, r1
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d0e3      	beq.n	8008c8c <vTaskSwitchContext+0x24>
 8008cc4:	68fa      	ldr	r2, [r7, #12]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	009b      	lsls	r3, r3, #2
 8008cce:	4a13      	ldr	r2, [pc, #76]	@ (8008d1c <vTaskSwitchContext+0xb4>)
 8008cd0:	4413      	add	r3, r2
 8008cd2:	60bb      	str	r3, [r7, #8]
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	605a      	str	r2, [r3, #4]
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	685a      	ldr	r2, [r3, #4]
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	3308      	adds	r3, #8
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d104      	bne.n	8008cf4 <vTaskSwitchContext+0x8c>
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	685a      	ldr	r2, [r3, #4]
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	605a      	str	r2, [r3, #4]
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	68db      	ldr	r3, [r3, #12]
 8008cfa:	4a09      	ldr	r2, [pc, #36]	@ (8008d20 <vTaskSwitchContext+0xb8>)
 8008cfc:	6013      	str	r3, [r2, #0]
 8008cfe:	4a06      	ldr	r2, [pc, #24]	@ (8008d18 <vTaskSwitchContext+0xb0>)
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	6013      	str	r3, [r2, #0]
}
 8008d04:	bf00      	nop
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	200011c0 	.word	0x200011c0
 8008d14:	200011ac 	.word	0x200011ac
 8008d18:	200011a0 	.word	0x200011a0
 8008d1c:	20000cc8 	.word	0x20000cc8
 8008d20:	20000cc4 	.word	0x20000cc4

08008d24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10b      	bne.n	8008d4c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	60fb      	str	r3, [r7, #12]
}
 8008d46:	bf00      	nop
 8008d48:	bf00      	nop
 8008d4a:	e7fd      	b.n	8008d48 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d4c:	4b07      	ldr	r3, [pc, #28]	@ (8008d6c <vTaskPlaceOnEventList+0x48>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3318      	adds	r3, #24
 8008d52:	4619      	mov	r1, r3
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f7fe fcda 	bl	800770e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008d5a:	2101      	movs	r1, #1
 8008d5c:	6838      	ldr	r0, [r7, #0]
 8008d5e:	f000 fb81 	bl	8009464 <prvAddCurrentTaskToDelayedList>
}
 8008d62:	bf00      	nop
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	20000cc4 	.word	0x20000cc4

08008d70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10b      	bne.n	8008d9a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d86:	f383 8811 	msr	BASEPRI, r3
 8008d8a:	f3bf 8f6f 	isb	sy
 8008d8e:	f3bf 8f4f 	dsb	sy
 8008d92:	617b      	str	r3, [r7, #20]
}
 8008d94:	bf00      	nop
 8008d96:	bf00      	nop
 8008d98:	e7fd      	b.n	8008d96 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8008dc4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3318      	adds	r3, #24
 8008da0:	4619      	mov	r1, r3
 8008da2:	68f8      	ldr	r0, [r7, #12]
 8008da4:	f7fe fc8f 	bl	80076c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d002      	beq.n	8008db4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008dae:	f04f 33ff 	mov.w	r3, #4294967295
 8008db2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008db4:	6879      	ldr	r1, [r7, #4]
 8008db6:	68b8      	ldr	r0, [r7, #8]
 8008db8:	f000 fb54 	bl	8009464 <prvAddCurrentTaskToDelayedList>
	}
 8008dbc:	bf00      	nop
 8008dbe:	3718      	adds	r7, #24
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	20000cc4 	.word	0x20000cc4

08008dc8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	68db      	ldr	r3, [r3, #12]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10b      	bne.n	8008df6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	60fb      	str	r3, [r7, #12]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	3318      	adds	r3, #24
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f7fe fcc0 	bl	8007780 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e00:	4b1d      	ldr	r3, [pc, #116]	@ (8008e78 <xTaskRemoveFromEventList+0xb0>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d11d      	bne.n	8008e44 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	3304      	adds	r3, #4
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe fcb7 	bl	8007780 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e12:	693b      	ldr	r3, [r7, #16]
 8008e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e16:	4b19      	ldr	r3, [pc, #100]	@ (8008e7c <xTaskRemoveFromEventList+0xb4>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d903      	bls.n	8008e26 <xTaskRemoveFromEventList+0x5e>
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e22:	4a16      	ldr	r2, [pc, #88]	@ (8008e7c <xTaskRemoveFromEventList+0xb4>)
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e2a:	4613      	mov	r3, r2
 8008e2c:	009b      	lsls	r3, r3, #2
 8008e2e:	4413      	add	r3, r2
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	4a13      	ldr	r2, [pc, #76]	@ (8008e80 <xTaskRemoveFromEventList+0xb8>)
 8008e34:	441a      	add	r2, r3
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	3304      	adds	r3, #4
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	4610      	mov	r0, r2
 8008e3e:	f7fe fc42 	bl	80076c6 <vListInsertEnd>
 8008e42:	e005      	b.n	8008e50 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	3318      	adds	r3, #24
 8008e48:	4619      	mov	r1, r3
 8008e4a:	480e      	ldr	r0, [pc, #56]	@ (8008e84 <xTaskRemoveFromEventList+0xbc>)
 8008e4c:	f7fe fc3b 	bl	80076c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e54:	4b0c      	ldr	r3, [pc, #48]	@ (8008e88 <xTaskRemoveFromEventList+0xc0>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d905      	bls.n	8008e6a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008e62:	4b0a      	ldr	r3, [pc, #40]	@ (8008e8c <xTaskRemoveFromEventList+0xc4>)
 8008e64:	2201      	movs	r2, #1
 8008e66:	601a      	str	r2, [r3, #0]
 8008e68:	e001      	b.n	8008e6e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008e6e:	697b      	ldr	r3, [r7, #20]
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3718      	adds	r7, #24
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}
 8008e78:	200011c0 	.word	0x200011c0
 8008e7c:	200011a0 	.word	0x200011a0
 8008e80:	20000cc8 	.word	0x20000cc8
 8008e84:	20001158 	.word	0x20001158
 8008e88:	20000cc4 	.word	0x20000cc4
 8008e8c:	200011ac 	.word	0x200011ac

08008e90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008e90:	b480      	push	{r7}
 8008e92:	b083      	sub	sp, #12
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008e98:	4b06      	ldr	r3, [pc, #24]	@ (8008eb4 <vTaskInternalSetTimeOutState+0x24>)
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008ea0:	4b05      	ldr	r3, [pc, #20]	@ (8008eb8 <vTaskInternalSetTimeOutState+0x28>)
 8008ea2:	681a      	ldr	r2, [r3, #0]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	605a      	str	r2, [r3, #4]
}
 8008ea8:	bf00      	nop
 8008eaa:	370c      	adds	r7, #12
 8008eac:	46bd      	mov	sp, r7
 8008eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eb2:	4770      	bx	lr
 8008eb4:	200011b0 	.word	0x200011b0
 8008eb8:	2000119c 	.word	0x2000119c

08008ebc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b088      	sub	sp, #32
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d10b      	bne.n	8008ee4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed0:	f383 8811 	msr	BASEPRI, r3
 8008ed4:	f3bf 8f6f 	isb	sy
 8008ed8:	f3bf 8f4f 	dsb	sy
 8008edc:	613b      	str	r3, [r7, #16]
}
 8008ede:	bf00      	nop
 8008ee0:	bf00      	nop
 8008ee2:	e7fd      	b.n	8008ee0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10b      	bne.n	8008f02 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	60fb      	str	r3, [r7, #12]
}
 8008efc:	bf00      	nop
 8008efe:	bf00      	nop
 8008f00:	e7fd      	b.n	8008efe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008f02:	f000 ff91 	bl	8009e28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f06:	4b1d      	ldr	r3, [pc, #116]	@ (8008f7c <xTaskCheckForTimeOut+0xc0>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	69ba      	ldr	r2, [r7, #24]
 8008f12:	1ad3      	subs	r3, r2, r3
 8008f14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f1e:	d102      	bne.n	8008f26 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008f20:	2300      	movs	r3, #0
 8008f22:	61fb      	str	r3, [r7, #28]
 8008f24:	e023      	b.n	8008f6e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681a      	ldr	r2, [r3, #0]
 8008f2a:	4b15      	ldr	r3, [pc, #84]	@ (8008f80 <xTaskCheckForTimeOut+0xc4>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d007      	beq.n	8008f42 <xTaskCheckForTimeOut+0x86>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	69ba      	ldr	r2, [r7, #24]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d302      	bcc.n	8008f42 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	61fb      	str	r3, [r7, #28]
 8008f40:	e015      	b.n	8008f6e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d20b      	bcs.n	8008f64 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	1ad2      	subs	r2, r2, r3
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f7ff ff99 	bl	8008e90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	61fb      	str	r3, [r7, #28]
 8008f62:	e004      	b.n	8008f6e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	2200      	movs	r2, #0
 8008f68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008f6e:	f000 ff8d 	bl	8009e8c <vPortExitCritical>

	return xReturn;
 8008f72:	69fb      	ldr	r3, [r7, #28]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3720      	adds	r7, #32
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	2000119c 	.word	0x2000119c
 8008f80:	200011b0 	.word	0x200011b0

08008f84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008f84:	b480      	push	{r7}
 8008f86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008f88:	4b03      	ldr	r3, [pc, #12]	@ (8008f98 <vTaskMissedYield+0x14>)
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	601a      	str	r2, [r3, #0]
}
 8008f8e:	bf00      	nop
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	200011ac 	.word	0x200011ac

08008f9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008fa4:	f000 f852 	bl	800904c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008fa8:	4b06      	ldr	r3, [pc, #24]	@ (8008fc4 <prvIdleTask+0x28>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	d9f9      	bls.n	8008fa4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008fb0:	4b05      	ldr	r3, [pc, #20]	@ (8008fc8 <prvIdleTask+0x2c>)
 8008fb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fb6:	601a      	str	r2, [r3, #0]
 8008fb8:	f3bf 8f4f 	dsb	sy
 8008fbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008fc0:	e7f0      	b.n	8008fa4 <prvIdleTask+0x8>
 8008fc2:	bf00      	nop
 8008fc4:	20000cc8 	.word	0x20000cc8
 8008fc8:	e000ed04 	.word	0xe000ed04

08008fcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	607b      	str	r3, [r7, #4]
 8008fd6:	e00c      	b.n	8008ff2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	4613      	mov	r3, r2
 8008fdc:	009b      	lsls	r3, r3, #2
 8008fde:	4413      	add	r3, r2
 8008fe0:	009b      	lsls	r3, r3, #2
 8008fe2:	4a12      	ldr	r2, [pc, #72]	@ (800902c <prvInitialiseTaskLists+0x60>)
 8008fe4:	4413      	add	r3, r2
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7fe fb40 	bl	800766c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	3301      	adds	r3, #1
 8008ff0:	607b      	str	r3, [r7, #4]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2b37      	cmp	r3, #55	@ 0x37
 8008ff6:	d9ef      	bls.n	8008fd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008ff8:	480d      	ldr	r0, [pc, #52]	@ (8009030 <prvInitialiseTaskLists+0x64>)
 8008ffa:	f7fe fb37 	bl	800766c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008ffe:	480d      	ldr	r0, [pc, #52]	@ (8009034 <prvInitialiseTaskLists+0x68>)
 8009000:	f7fe fb34 	bl	800766c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009004:	480c      	ldr	r0, [pc, #48]	@ (8009038 <prvInitialiseTaskLists+0x6c>)
 8009006:	f7fe fb31 	bl	800766c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800900a:	480c      	ldr	r0, [pc, #48]	@ (800903c <prvInitialiseTaskLists+0x70>)
 800900c:	f7fe fb2e 	bl	800766c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009010:	480b      	ldr	r0, [pc, #44]	@ (8009040 <prvInitialiseTaskLists+0x74>)
 8009012:	f7fe fb2b 	bl	800766c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009016:	4b0b      	ldr	r3, [pc, #44]	@ (8009044 <prvInitialiseTaskLists+0x78>)
 8009018:	4a05      	ldr	r2, [pc, #20]	@ (8009030 <prvInitialiseTaskLists+0x64>)
 800901a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800901c:	4b0a      	ldr	r3, [pc, #40]	@ (8009048 <prvInitialiseTaskLists+0x7c>)
 800901e:	4a05      	ldr	r2, [pc, #20]	@ (8009034 <prvInitialiseTaskLists+0x68>)
 8009020:	601a      	str	r2, [r3, #0]
}
 8009022:	bf00      	nop
 8009024:	3708      	adds	r7, #8
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}
 800902a:	bf00      	nop
 800902c:	20000cc8 	.word	0x20000cc8
 8009030:	20001128 	.word	0x20001128
 8009034:	2000113c 	.word	0x2000113c
 8009038:	20001158 	.word	0x20001158
 800903c:	2000116c 	.word	0x2000116c
 8009040:	20001184 	.word	0x20001184
 8009044:	20001150 	.word	0x20001150
 8009048:	20001154 	.word	0x20001154

0800904c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b082      	sub	sp, #8
 8009050:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009052:	e019      	b.n	8009088 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009054:	f000 fee8 	bl	8009e28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009058:	4b10      	ldr	r3, [pc, #64]	@ (800909c <prvCheckTasksWaitingTermination+0x50>)
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	68db      	ldr	r3, [r3, #12]
 800905e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	3304      	adds	r3, #4
 8009064:	4618      	mov	r0, r3
 8009066:	f7fe fb8b 	bl	8007780 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800906a:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <prvCheckTasksWaitingTermination+0x54>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	3b01      	subs	r3, #1
 8009070:	4a0b      	ldr	r2, [pc, #44]	@ (80090a0 <prvCheckTasksWaitingTermination+0x54>)
 8009072:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009074:	4b0b      	ldr	r3, [pc, #44]	@ (80090a4 <prvCheckTasksWaitingTermination+0x58>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	3b01      	subs	r3, #1
 800907a:	4a0a      	ldr	r2, [pc, #40]	@ (80090a4 <prvCheckTasksWaitingTermination+0x58>)
 800907c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800907e:	f000 ff05 	bl	8009e8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 f810 	bl	80090a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009088:	4b06      	ldr	r3, [pc, #24]	@ (80090a4 <prvCheckTasksWaitingTermination+0x58>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d1e1      	bne.n	8009054 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009090:	bf00      	nop
 8009092:	bf00      	nop
 8009094:	3708      	adds	r7, #8
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	2000116c 	.word	0x2000116c
 80090a0:	20001198 	.word	0x20001198
 80090a4:	20001180 	.word	0x20001180

080090a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d108      	bne.n	80090cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090be:	4618      	mov	r0, r3
 80090c0:	f001 f8a2 	bl	800a208 <vPortFree>
				vPortFree( pxTCB );
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f001 f89f 	bl	800a208 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80090ca:	e019      	b.n	8009100 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d103      	bne.n	80090de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f001 f896 	bl	800a208 <vPortFree>
	}
 80090dc:	e010      	b.n	8009100 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	d00b      	beq.n	8009100 <prvDeleteTCB+0x58>
	__asm volatile
 80090e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ec:	f383 8811 	msr	BASEPRI, r3
 80090f0:	f3bf 8f6f 	isb	sy
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	60fb      	str	r3, [r7, #12]
}
 80090fa:	bf00      	nop
 80090fc:	bf00      	nop
 80090fe:	e7fd      	b.n	80090fc <prvDeleteTCB+0x54>
	}
 8009100:	bf00      	nop
 8009102:	3710      	adds	r7, #16
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800910e:	4b0c      	ldr	r3, [pc, #48]	@ (8009140 <prvResetNextTaskUnblockTime+0x38>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d104      	bne.n	8009122 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009118:	4b0a      	ldr	r3, [pc, #40]	@ (8009144 <prvResetNextTaskUnblockTime+0x3c>)
 800911a:	f04f 32ff 	mov.w	r2, #4294967295
 800911e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009120:	e008      	b.n	8009134 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009122:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <prvResetNextTaskUnblockTime+0x38>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	68db      	ldr	r3, [r3, #12]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	4a04      	ldr	r2, [pc, #16]	@ (8009144 <prvResetNextTaskUnblockTime+0x3c>)
 8009132:	6013      	str	r3, [r2, #0]
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr
 8009140:	20001150 	.word	0x20001150
 8009144:	200011b8 	.word	0x200011b8

08009148 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800914e:	4b0b      	ldr	r3, [pc, #44]	@ (800917c <xTaskGetSchedulerState+0x34>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d102      	bne.n	800915c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009156:	2301      	movs	r3, #1
 8009158:	607b      	str	r3, [r7, #4]
 800915a:	e008      	b.n	800916e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800915c:	4b08      	ldr	r3, [pc, #32]	@ (8009180 <xTaskGetSchedulerState+0x38>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d102      	bne.n	800916a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009164:	2302      	movs	r3, #2
 8009166:	607b      	str	r3, [r7, #4]
 8009168:	e001      	b.n	800916e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800916a:	2300      	movs	r3, #0
 800916c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800916e:	687b      	ldr	r3, [r7, #4]
	}
 8009170:	4618      	mov	r0, r3
 8009172:	370c      	adds	r7, #12
 8009174:	46bd      	mov	sp, r7
 8009176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917a:	4770      	bx	lr
 800917c:	200011a4 	.word	0x200011a4
 8009180:	200011c0 	.word	0x200011c0

08009184 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009190:	2300      	movs	r3, #0
 8009192:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d051      	beq.n	800923e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800919e:	4b2a      	ldr	r3, [pc, #168]	@ (8009248 <xTaskPriorityInherit+0xc4>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d241      	bcs.n	800922c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	699b      	ldr	r3, [r3, #24]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	db06      	blt.n	80091be <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091b0:	4b25      	ldr	r3, [pc, #148]	@ (8009248 <xTaskPriorityInherit+0xc4>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091b6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	6959      	ldr	r1, [r3, #20]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091c6:	4613      	mov	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4413      	add	r3, r2
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4a1f      	ldr	r2, [pc, #124]	@ (800924c <xTaskPriorityInherit+0xc8>)
 80091d0:	4413      	add	r3, r2
 80091d2:	4299      	cmp	r1, r3
 80091d4:	d122      	bne.n	800921c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	3304      	adds	r3, #4
 80091da:	4618      	mov	r0, r3
 80091dc:	f7fe fad0 	bl	8007780 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80091e0:	4b19      	ldr	r3, [pc, #100]	@ (8009248 <xTaskPriorityInherit+0xc4>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ee:	4b18      	ldr	r3, [pc, #96]	@ (8009250 <xTaskPriorityInherit+0xcc>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d903      	bls.n	80091fe <xTaskPriorityInherit+0x7a>
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fa:	4a15      	ldr	r2, [pc, #84]	@ (8009250 <xTaskPriorityInherit+0xcc>)
 80091fc:	6013      	str	r3, [r2, #0]
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009202:	4613      	mov	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	4413      	add	r3, r2
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	4a10      	ldr	r2, [pc, #64]	@ (800924c <xTaskPriorityInherit+0xc8>)
 800920c:	441a      	add	r2, r3
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	3304      	adds	r3, #4
 8009212:	4619      	mov	r1, r3
 8009214:	4610      	mov	r0, r2
 8009216:	f7fe fa56 	bl	80076c6 <vListInsertEnd>
 800921a:	e004      	b.n	8009226 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800921c:	4b0a      	ldr	r3, [pc, #40]	@ (8009248 <xTaskPriorityInherit+0xc4>)
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009226:	2301      	movs	r3, #1
 8009228:	60fb      	str	r3, [r7, #12]
 800922a:	e008      	b.n	800923e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009230:	4b05      	ldr	r3, [pc, #20]	@ (8009248 <xTaskPriorityInherit+0xc4>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009236:	429a      	cmp	r2, r3
 8009238:	d201      	bcs.n	800923e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800923a:	2301      	movs	r3, #1
 800923c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800923e:	68fb      	ldr	r3, [r7, #12]
	}
 8009240:	4618      	mov	r0, r3
 8009242:	3710      	adds	r7, #16
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	20000cc4 	.word	0x20000cc4
 800924c:	20000cc8 	.word	0x20000cc8
 8009250:	200011a0 	.word	0x200011a0

08009254 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009254:	b580      	push	{r7, lr}
 8009256:	b086      	sub	sp, #24
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009260:	2300      	movs	r3, #0
 8009262:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d058      	beq.n	800931c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800926a:	4b2f      	ldr	r3, [pc, #188]	@ (8009328 <xTaskPriorityDisinherit+0xd4>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	693a      	ldr	r2, [r7, #16]
 8009270:	429a      	cmp	r2, r3
 8009272:	d00b      	beq.n	800928c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	60fb      	str	r3, [r7, #12]
}
 8009286:	bf00      	nop
 8009288:	bf00      	nop
 800928a:	e7fd      	b.n	8009288 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10b      	bne.n	80092ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009298:	f383 8811 	msr	BASEPRI, r3
 800929c:	f3bf 8f6f 	isb	sy
 80092a0:	f3bf 8f4f 	dsb	sy
 80092a4:	60bb      	str	r3, [r7, #8]
}
 80092a6:	bf00      	nop
 80092a8:	bf00      	nop
 80092aa:	e7fd      	b.n	80092a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092b0:	1e5a      	subs	r2, r3, #1
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092be:	429a      	cmp	r2, r3
 80092c0:	d02c      	beq.n	800931c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d128      	bne.n	800931c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	3304      	adds	r3, #4
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7fe fa56 	bl	8007780 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ec:	4b0f      	ldr	r3, [pc, #60]	@ (800932c <xTaskPriorityDisinherit+0xd8>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	429a      	cmp	r2, r3
 80092f2:	d903      	bls.n	80092fc <xTaskPriorityDisinherit+0xa8>
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f8:	4a0c      	ldr	r2, [pc, #48]	@ (800932c <xTaskPriorityDisinherit+0xd8>)
 80092fa:	6013      	str	r3, [r2, #0]
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009300:	4613      	mov	r3, r2
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	4413      	add	r3, r2
 8009306:	009b      	lsls	r3, r3, #2
 8009308:	4a09      	ldr	r2, [pc, #36]	@ (8009330 <xTaskPriorityDisinherit+0xdc>)
 800930a:	441a      	add	r2, r3
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	3304      	adds	r3, #4
 8009310:	4619      	mov	r1, r3
 8009312:	4610      	mov	r0, r2
 8009314:	f7fe f9d7 	bl	80076c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009318:	2301      	movs	r3, #1
 800931a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800931c:	697b      	ldr	r3, [r7, #20]
	}
 800931e:	4618      	mov	r0, r3
 8009320:	3718      	adds	r7, #24
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	20000cc4 	.word	0x20000cc4
 800932c:	200011a0 	.word	0x200011a0
 8009330:	20000cc8 	.word	0x20000cc8

08009334 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009334:	b580      	push	{r7, lr}
 8009336:	b088      	sub	sp, #32
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009342:	2301      	movs	r3, #1
 8009344:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d06c      	beq.n	8009426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10b      	bne.n	800936c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	60fb      	str	r3, [r7, #12]
}
 8009366:	bf00      	nop
 8009368:	bf00      	nop
 800936a:	e7fd      	b.n	8009368 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800936c:	69bb      	ldr	r3, [r7, #24]
 800936e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	429a      	cmp	r2, r3
 8009374:	d902      	bls.n	800937c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	61fb      	str	r3, [r7, #28]
 800937a:	e002      	b.n	8009382 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009380:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009386:	69fa      	ldr	r2, [r7, #28]
 8009388:	429a      	cmp	r2, r3
 800938a:	d04c      	beq.n	8009426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800938c:	69bb      	ldr	r3, [r7, #24]
 800938e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009390:	697a      	ldr	r2, [r7, #20]
 8009392:	429a      	cmp	r2, r3
 8009394:	d147      	bne.n	8009426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009396:	4b26      	ldr	r3, [pc, #152]	@ (8009430 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	69ba      	ldr	r2, [r7, #24]
 800939c:	429a      	cmp	r2, r3
 800939e:	d10b      	bne.n	80093b8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80093a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	60bb      	str	r3, [r7, #8]
}
 80093b2:	bf00      	nop
 80093b4:	bf00      	nop
 80093b6:	e7fd      	b.n	80093b4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80093b8:	69bb      	ldr	r3, [r7, #24]
 80093ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093bc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	db04      	blt.n	80093d6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	6959      	ldr	r1, [r3, #20]
 80093da:	693a      	ldr	r2, [r7, #16]
 80093dc:	4613      	mov	r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	4413      	add	r3, r2
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	4a13      	ldr	r2, [pc, #76]	@ (8009434 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80093e6:	4413      	add	r3, r2
 80093e8:	4299      	cmp	r1, r3
 80093ea:	d11c      	bne.n	8009426 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093ec:	69bb      	ldr	r3, [r7, #24]
 80093ee:	3304      	adds	r3, #4
 80093f0:	4618      	mov	r0, r3
 80093f2:	f7fe f9c5 	bl	8007780 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80093f6:	69bb      	ldr	r3, [r7, #24]
 80093f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093fa:	4b0f      	ldr	r3, [pc, #60]	@ (8009438 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d903      	bls.n	800940a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009402:	69bb      	ldr	r3, [r7, #24]
 8009404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009406:	4a0c      	ldr	r2, [pc, #48]	@ (8009438 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800940e:	4613      	mov	r3, r2
 8009410:	009b      	lsls	r3, r3, #2
 8009412:	4413      	add	r3, r2
 8009414:	009b      	lsls	r3, r3, #2
 8009416:	4a07      	ldr	r2, [pc, #28]	@ (8009434 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009418:	441a      	add	r2, r3
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	3304      	adds	r3, #4
 800941e:	4619      	mov	r1, r3
 8009420:	4610      	mov	r0, r2
 8009422:	f7fe f950 	bl	80076c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009426:	bf00      	nop
 8009428:	3720      	adds	r7, #32
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
 800942e:	bf00      	nop
 8009430:	20000cc4 	.word	0x20000cc4
 8009434:	20000cc8 	.word	0x20000cc8
 8009438:	200011a0 	.word	0x200011a0

0800943c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800943c:	b480      	push	{r7}
 800943e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009440:	4b07      	ldr	r3, [pc, #28]	@ (8009460 <pvTaskIncrementMutexHeldCount+0x24>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d004      	beq.n	8009452 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009448:	4b05      	ldr	r3, [pc, #20]	@ (8009460 <pvTaskIncrementMutexHeldCount+0x24>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800944e:	3201      	adds	r2, #1
 8009450:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009452:	4b03      	ldr	r3, [pc, #12]	@ (8009460 <pvTaskIncrementMutexHeldCount+0x24>)
 8009454:	681b      	ldr	r3, [r3, #0]
	}
 8009456:	4618      	mov	r0, r3
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr
 8009460:	20000cc4 	.word	0x20000cc4

08009464 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800946e:	4b21      	ldr	r3, [pc, #132]	@ (80094f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009474:	4b20      	ldr	r3, [pc, #128]	@ (80094f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	3304      	adds	r3, #4
 800947a:	4618      	mov	r0, r3
 800947c:	f7fe f980 	bl	8007780 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009486:	d10a      	bne.n	800949e <prvAddCurrentTaskToDelayedList+0x3a>
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d007      	beq.n	800949e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800948e:	4b1a      	ldr	r3, [pc, #104]	@ (80094f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	3304      	adds	r3, #4
 8009494:	4619      	mov	r1, r3
 8009496:	4819      	ldr	r0, [pc, #100]	@ (80094fc <prvAddCurrentTaskToDelayedList+0x98>)
 8009498:	f7fe f915 	bl	80076c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800949c:	e026      	b.n	80094ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800949e:	68fa      	ldr	r2, [r7, #12]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4413      	add	r3, r2
 80094a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80094a6:	4b14      	ldr	r3, [pc, #80]	@ (80094f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68ba      	ldr	r2, [r7, #8]
 80094ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80094ae:	68ba      	ldr	r2, [r7, #8]
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d209      	bcs.n	80094ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094b6:	4b12      	ldr	r3, [pc, #72]	@ (8009500 <prvAddCurrentTaskToDelayedList+0x9c>)
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	4b0f      	ldr	r3, [pc, #60]	@ (80094f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3304      	adds	r3, #4
 80094c0:	4619      	mov	r1, r3
 80094c2:	4610      	mov	r0, r2
 80094c4:	f7fe f923 	bl	800770e <vListInsert>
}
 80094c8:	e010      	b.n	80094ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094ca:	4b0e      	ldr	r3, [pc, #56]	@ (8009504 <prvAddCurrentTaskToDelayedList+0xa0>)
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	4b0a      	ldr	r3, [pc, #40]	@ (80094f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3304      	adds	r3, #4
 80094d4:	4619      	mov	r1, r3
 80094d6:	4610      	mov	r0, r2
 80094d8:	f7fe f919 	bl	800770e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80094dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009508 <prvAddCurrentTaskToDelayedList+0xa4>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	68ba      	ldr	r2, [r7, #8]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d202      	bcs.n	80094ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80094e6:	4a08      	ldr	r2, [pc, #32]	@ (8009508 <prvAddCurrentTaskToDelayedList+0xa4>)
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	6013      	str	r3, [r2, #0]
}
 80094ec:	bf00      	nop
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	2000119c 	.word	0x2000119c
 80094f8:	20000cc4 	.word	0x20000cc4
 80094fc:	20001184 	.word	0x20001184
 8009500:	20001154 	.word	0x20001154
 8009504:	20001150 	.word	0x20001150
 8009508:	200011b8 	.word	0x200011b8

0800950c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b08a      	sub	sp, #40	@ 0x28
 8009510:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009512:	2300      	movs	r3, #0
 8009514:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009516:	f000 fb13 	bl	8009b40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800951a:	4b1d      	ldr	r3, [pc, #116]	@ (8009590 <xTimerCreateTimerTask+0x84>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d021      	beq.n	8009566 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009522:	2300      	movs	r3, #0
 8009524:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009526:	2300      	movs	r3, #0
 8009528:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800952a:	1d3a      	adds	r2, r7, #4
 800952c:	f107 0108 	add.w	r1, r7, #8
 8009530:	f107 030c 	add.w	r3, r7, #12
 8009534:	4618      	mov	r0, r3
 8009536:	f7fe f87f 	bl	8007638 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	68fa      	ldr	r2, [r7, #12]
 8009540:	9202      	str	r2, [sp, #8]
 8009542:	9301      	str	r3, [sp, #4]
 8009544:	2302      	movs	r3, #2
 8009546:	9300      	str	r3, [sp, #0]
 8009548:	2300      	movs	r3, #0
 800954a:	460a      	mov	r2, r1
 800954c:	4911      	ldr	r1, [pc, #68]	@ (8009594 <xTimerCreateTimerTask+0x88>)
 800954e:	4812      	ldr	r0, [pc, #72]	@ (8009598 <xTimerCreateTimerTask+0x8c>)
 8009550:	f7fe ffd0 	bl	80084f4 <xTaskCreateStatic>
 8009554:	4603      	mov	r3, r0
 8009556:	4a11      	ldr	r2, [pc, #68]	@ (800959c <xTimerCreateTimerTask+0x90>)
 8009558:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800955a:	4b10      	ldr	r3, [pc, #64]	@ (800959c <xTimerCreateTimerTask+0x90>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d001      	beq.n	8009566 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009562:	2301      	movs	r3, #1
 8009564:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d10b      	bne.n	8009584 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	613b      	str	r3, [r7, #16]
}
 800957e:	bf00      	nop
 8009580:	bf00      	nop
 8009582:	e7fd      	b.n	8009580 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009584:	697b      	ldr	r3, [r7, #20]
}
 8009586:	4618      	mov	r0, r3
 8009588:	3718      	adds	r7, #24
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	200011f4 	.word	0x200011f4
 8009594:	0800cfa8 	.word	0x0800cfa8
 8009598:	080096d9 	.word	0x080096d9
 800959c:	200011f8 	.word	0x200011f8

080095a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80095a0:	b580      	push	{r7, lr}
 80095a2:	b08a      	sub	sp, #40	@ 0x28
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
 80095ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80095ae:	2300      	movs	r3, #0
 80095b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d10b      	bne.n	80095d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80095b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095bc:	f383 8811 	msr	BASEPRI, r3
 80095c0:	f3bf 8f6f 	isb	sy
 80095c4:	f3bf 8f4f 	dsb	sy
 80095c8:	623b      	str	r3, [r7, #32]
}
 80095ca:	bf00      	nop
 80095cc:	bf00      	nop
 80095ce:	e7fd      	b.n	80095cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80095d0:	4b19      	ldr	r3, [pc, #100]	@ (8009638 <xTimerGenericCommand+0x98>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d02a      	beq.n	800962e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80095d8:	68bb      	ldr	r3, [r7, #8]
 80095da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b05      	cmp	r3, #5
 80095e8:	dc18      	bgt.n	800961c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80095ea:	f7ff fdad 	bl	8009148 <xTaskGetSchedulerState>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b02      	cmp	r3, #2
 80095f2:	d109      	bne.n	8009608 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80095f4:	4b10      	ldr	r3, [pc, #64]	@ (8009638 <xTimerGenericCommand+0x98>)
 80095f6:	6818      	ldr	r0, [r3, #0]
 80095f8:	f107 0110 	add.w	r1, r7, #16
 80095fc:	2300      	movs	r3, #0
 80095fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009600:	f7fe fa60 	bl	8007ac4 <xQueueGenericSend>
 8009604:	6278      	str	r0, [r7, #36]	@ 0x24
 8009606:	e012      	b.n	800962e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009608:	4b0b      	ldr	r3, [pc, #44]	@ (8009638 <xTimerGenericCommand+0x98>)
 800960a:	6818      	ldr	r0, [r3, #0]
 800960c:	f107 0110 	add.w	r1, r7, #16
 8009610:	2300      	movs	r3, #0
 8009612:	2200      	movs	r2, #0
 8009614:	f7fe fa56 	bl	8007ac4 <xQueueGenericSend>
 8009618:	6278      	str	r0, [r7, #36]	@ 0x24
 800961a:	e008      	b.n	800962e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800961c:	4b06      	ldr	r3, [pc, #24]	@ (8009638 <xTimerGenericCommand+0x98>)
 800961e:	6818      	ldr	r0, [r3, #0]
 8009620:	f107 0110 	add.w	r1, r7, #16
 8009624:	2300      	movs	r3, #0
 8009626:	683a      	ldr	r2, [r7, #0]
 8009628:	f7fe fb4e 	bl	8007cc8 <xQueueGenericSendFromISR>
 800962c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800962e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009630:	4618      	mov	r0, r3
 8009632:	3728      	adds	r7, #40	@ 0x28
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}
 8009638:	200011f4 	.word	0x200011f4

0800963c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b088      	sub	sp, #32
 8009640:	af02      	add	r7, sp, #8
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009646:	4b23      	ldr	r3, [pc, #140]	@ (80096d4 <prvProcessExpiredTimer+0x98>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	68db      	ldr	r3, [r3, #12]
 800964e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	3304      	adds	r3, #4
 8009654:	4618      	mov	r0, r3
 8009656:	f7fe f893 	bl	8007780 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009660:	f003 0304 	and.w	r3, r3, #4
 8009664:	2b00      	cmp	r3, #0
 8009666:	d023      	beq.n	80096b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	699a      	ldr	r2, [r3, #24]
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	18d1      	adds	r1, r2, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	683a      	ldr	r2, [r7, #0]
 8009674:	6978      	ldr	r0, [r7, #20]
 8009676:	f000 f8d5 	bl	8009824 <prvInsertTimerInActiveList>
 800967a:	4603      	mov	r3, r0
 800967c:	2b00      	cmp	r3, #0
 800967e:	d020      	beq.n	80096c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009680:	2300      	movs	r3, #0
 8009682:	9300      	str	r3, [sp, #0]
 8009684:	2300      	movs	r3, #0
 8009686:	687a      	ldr	r2, [r7, #4]
 8009688:	2100      	movs	r1, #0
 800968a:	6978      	ldr	r0, [r7, #20]
 800968c:	f7ff ff88 	bl	80095a0 <xTimerGenericCommand>
 8009690:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d114      	bne.n	80096c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969c:	f383 8811 	msr	BASEPRI, r3
 80096a0:	f3bf 8f6f 	isb	sy
 80096a4:	f3bf 8f4f 	dsb	sy
 80096a8:	60fb      	str	r3, [r7, #12]
}
 80096aa:	bf00      	nop
 80096ac:	bf00      	nop
 80096ae:	e7fd      	b.n	80096ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80096b6:	f023 0301 	bic.w	r3, r3, #1
 80096ba:	b2da      	uxtb	r2, r3
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	6a1b      	ldr	r3, [r3, #32]
 80096c6:	6978      	ldr	r0, [r7, #20]
 80096c8:	4798      	blx	r3
}
 80096ca:	bf00      	nop
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	200011ec 	.word	0x200011ec

080096d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b084      	sub	sp, #16
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80096e0:	f107 0308 	add.w	r3, r7, #8
 80096e4:	4618      	mov	r0, r3
 80096e6:	f000 f859 	bl	800979c <prvGetNextExpireTime>
 80096ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	4619      	mov	r1, r3
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 f805 	bl	8009700 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80096f6:	f000 f8d7 	bl	80098a8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80096fa:	bf00      	nop
 80096fc:	e7f0      	b.n	80096e0 <prvTimerTask+0x8>
	...

08009700 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800970a:	f7ff f937 	bl	800897c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800970e:	f107 0308 	add.w	r3, r7, #8
 8009712:	4618      	mov	r0, r3
 8009714:	f000 f866 	bl	80097e4 <prvSampleTimeNow>
 8009718:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d130      	bne.n	8009782 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d10a      	bne.n	800973c <prvProcessTimerOrBlockTask+0x3c>
 8009726:	687a      	ldr	r2, [r7, #4]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	429a      	cmp	r2, r3
 800972c:	d806      	bhi.n	800973c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800972e:	f7ff f933 	bl	8008998 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009732:	68f9      	ldr	r1, [r7, #12]
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f7ff ff81 	bl	800963c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800973a:	e024      	b.n	8009786 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d008      	beq.n	8009754 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009742:	4b13      	ldr	r3, [pc, #76]	@ (8009790 <prvProcessTimerOrBlockTask+0x90>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d101      	bne.n	8009750 <prvProcessTimerOrBlockTask+0x50>
 800974c:	2301      	movs	r3, #1
 800974e:	e000      	b.n	8009752 <prvProcessTimerOrBlockTask+0x52>
 8009750:	2300      	movs	r3, #0
 8009752:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009754:	4b0f      	ldr	r3, [pc, #60]	@ (8009794 <prvProcessTimerOrBlockTask+0x94>)
 8009756:	6818      	ldr	r0, [r3, #0]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	683a      	ldr	r2, [r7, #0]
 8009760:	4619      	mov	r1, r3
 8009762:	f7fe fe93 	bl	800848c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009766:	f7ff f917 	bl	8008998 <xTaskResumeAll>
 800976a:	4603      	mov	r3, r0
 800976c:	2b00      	cmp	r3, #0
 800976e:	d10a      	bne.n	8009786 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009770:	4b09      	ldr	r3, [pc, #36]	@ (8009798 <prvProcessTimerOrBlockTask+0x98>)
 8009772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009776:	601a      	str	r2, [r3, #0]
 8009778:	f3bf 8f4f 	dsb	sy
 800977c:	f3bf 8f6f 	isb	sy
}
 8009780:	e001      	b.n	8009786 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009782:	f7ff f909 	bl	8008998 <xTaskResumeAll>
}
 8009786:	bf00      	nop
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	200011f0 	.word	0x200011f0
 8009794:	200011f4 	.word	0x200011f4
 8009798:	e000ed04 	.word	0xe000ed04

0800979c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800979c:	b480      	push	{r7}
 800979e:	b085      	sub	sp, #20
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80097a4:	4b0e      	ldr	r3, [pc, #56]	@ (80097e0 <prvGetNextExpireTime+0x44>)
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d101      	bne.n	80097b2 <prvGetNextExpireTime+0x16>
 80097ae:	2201      	movs	r2, #1
 80097b0:	e000      	b.n	80097b4 <prvGetNextExpireTime+0x18>
 80097b2:	2200      	movs	r2, #0
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d105      	bne.n	80097cc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097c0:	4b07      	ldr	r3, [pc, #28]	@ (80097e0 <prvGetNextExpireTime+0x44>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	60fb      	str	r3, [r7, #12]
 80097ca:	e001      	b.n	80097d0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80097cc:	2300      	movs	r3, #0
 80097ce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80097d0:	68fb      	ldr	r3, [r7, #12]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3714      	adds	r7, #20
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop
 80097e0:	200011ec 	.word	0x200011ec

080097e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b084      	sub	sp, #16
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80097ec:	f7ff f972 	bl	8008ad4 <xTaskGetTickCount>
 80097f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80097f2:	4b0b      	ldr	r3, [pc, #44]	@ (8009820 <prvSampleTimeNow+0x3c>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	68fa      	ldr	r2, [r7, #12]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d205      	bcs.n	8009808 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80097fc:	f000 f93a 	bl	8009a74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	601a      	str	r2, [r3, #0]
 8009806:	e002      	b.n	800980e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800980e:	4a04      	ldr	r2, [pc, #16]	@ (8009820 <prvSampleTimeNow+0x3c>)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009814:	68fb      	ldr	r3, [r7, #12]
}
 8009816:	4618      	mov	r0, r3
 8009818:	3710      	adds	r7, #16
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	200011fc 	.word	0x200011fc

08009824 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b086      	sub	sp, #24
 8009828:	af00      	add	r7, sp, #0
 800982a:	60f8      	str	r0, [r7, #12]
 800982c:	60b9      	str	r1, [r7, #8]
 800982e:	607a      	str	r2, [r7, #4]
 8009830:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009832:	2300      	movs	r3, #0
 8009834:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	68ba      	ldr	r2, [r7, #8]
 800983a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009842:	68ba      	ldr	r2, [r7, #8]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	429a      	cmp	r2, r3
 8009848:	d812      	bhi.n	8009870 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	1ad2      	subs	r2, r2, r3
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	699b      	ldr	r3, [r3, #24]
 8009854:	429a      	cmp	r2, r3
 8009856:	d302      	bcc.n	800985e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009858:	2301      	movs	r3, #1
 800985a:	617b      	str	r3, [r7, #20]
 800985c:	e01b      	b.n	8009896 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800985e:	4b10      	ldr	r3, [pc, #64]	@ (80098a0 <prvInsertTimerInActiveList+0x7c>)
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	3304      	adds	r3, #4
 8009866:	4619      	mov	r1, r3
 8009868:	4610      	mov	r0, r2
 800986a:	f7fd ff50 	bl	800770e <vListInsert>
 800986e:	e012      	b.n	8009896 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009870:	687a      	ldr	r2, [r7, #4]
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	429a      	cmp	r2, r3
 8009876:	d206      	bcs.n	8009886 <prvInsertTimerInActiveList+0x62>
 8009878:	68ba      	ldr	r2, [r7, #8]
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	429a      	cmp	r2, r3
 800987e:	d302      	bcc.n	8009886 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009880:	2301      	movs	r3, #1
 8009882:	617b      	str	r3, [r7, #20]
 8009884:	e007      	b.n	8009896 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009886:	4b07      	ldr	r3, [pc, #28]	@ (80098a4 <prvInsertTimerInActiveList+0x80>)
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	3304      	adds	r3, #4
 800988e:	4619      	mov	r1, r3
 8009890:	4610      	mov	r0, r2
 8009892:	f7fd ff3c 	bl	800770e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009896:	697b      	ldr	r3, [r7, #20]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3718      	adds	r7, #24
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	200011f0 	.word	0x200011f0
 80098a4:	200011ec 	.word	0x200011ec

080098a8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b08e      	sub	sp, #56	@ 0x38
 80098ac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80098ae:	e0ce      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	da19      	bge.n	80098ea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80098b6:	1d3b      	adds	r3, r7, #4
 80098b8:	3304      	adds	r3, #4
 80098ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80098bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d10b      	bne.n	80098da <prvProcessReceivedCommands+0x32>
	__asm volatile
 80098c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c6:	f383 8811 	msr	BASEPRI, r3
 80098ca:	f3bf 8f6f 	isb	sy
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	61fb      	str	r3, [r7, #28]
}
 80098d4:	bf00      	nop
 80098d6:	bf00      	nop
 80098d8:	e7fd      	b.n	80098d6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80098da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098e0:	6850      	ldr	r0, [r2, #4]
 80098e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098e4:	6892      	ldr	r2, [r2, #8]
 80098e6:	4611      	mov	r1, r2
 80098e8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f2c0 80ae 	blt.w	8009a4e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	695b      	ldr	r3, [r3, #20]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d004      	beq.n	8009908 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009900:	3304      	adds	r3, #4
 8009902:	4618      	mov	r0, r3
 8009904:	f7fd ff3c 	bl	8007780 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009908:	463b      	mov	r3, r7
 800990a:	4618      	mov	r0, r3
 800990c:	f7ff ff6a 	bl	80097e4 <prvSampleTimeNow>
 8009910:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b09      	cmp	r3, #9
 8009916:	f200 8097 	bhi.w	8009a48 <prvProcessReceivedCommands+0x1a0>
 800991a:	a201      	add	r2, pc, #4	@ (adr r2, 8009920 <prvProcessReceivedCommands+0x78>)
 800991c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009920:	08009949 	.word	0x08009949
 8009924:	08009949 	.word	0x08009949
 8009928:	08009949 	.word	0x08009949
 800992c:	080099bf 	.word	0x080099bf
 8009930:	080099d3 	.word	0x080099d3
 8009934:	08009a1f 	.word	0x08009a1f
 8009938:	08009949 	.word	0x08009949
 800993c:	08009949 	.word	0x08009949
 8009940:	080099bf 	.word	0x080099bf
 8009944:	080099d3 	.word	0x080099d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800994e:	f043 0301 	orr.w	r3, r3, #1
 8009952:	b2da      	uxtb	r2, r3
 8009954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009956:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800995a:	68ba      	ldr	r2, [r7, #8]
 800995c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995e:	699b      	ldr	r3, [r3, #24]
 8009960:	18d1      	adds	r1, r2, r3
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009966:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009968:	f7ff ff5c 	bl	8009824 <prvInsertTimerInActiveList>
 800996c:	4603      	mov	r3, r0
 800996e:	2b00      	cmp	r3, #0
 8009970:	d06c      	beq.n	8009a4c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009978:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800997a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800997c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009980:	f003 0304 	and.w	r3, r3, #4
 8009984:	2b00      	cmp	r3, #0
 8009986:	d061      	beq.n	8009a4c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009988:	68ba      	ldr	r2, [r7, #8]
 800998a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800998c:	699b      	ldr	r3, [r3, #24]
 800998e:	441a      	add	r2, r3
 8009990:	2300      	movs	r3, #0
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	2300      	movs	r3, #0
 8009996:	2100      	movs	r1, #0
 8009998:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800999a:	f7ff fe01 	bl	80095a0 <xTimerGenericCommand>
 800999e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80099a0:	6a3b      	ldr	r3, [r7, #32]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d152      	bne.n	8009a4c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80099a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099aa:	f383 8811 	msr	BASEPRI, r3
 80099ae:	f3bf 8f6f 	isb	sy
 80099b2:	f3bf 8f4f 	dsb	sy
 80099b6:	61bb      	str	r3, [r7, #24]
}
 80099b8:	bf00      	nop
 80099ba:	bf00      	nop
 80099bc:	e7fd      	b.n	80099ba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099c4:	f023 0301 	bic.w	r3, r3, #1
 80099c8:	b2da      	uxtb	r2, r3
 80099ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80099d0:	e03d      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80099d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80099d8:	f043 0301 	orr.w	r3, r3, #1
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80099ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ec:	699b      	ldr	r3, [r3, #24]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10b      	bne.n	8009a0a <prvProcessReceivedCommands+0x162>
	__asm volatile
 80099f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f6:	f383 8811 	msr	BASEPRI, r3
 80099fa:	f3bf 8f6f 	isb	sy
 80099fe:	f3bf 8f4f 	dsb	sy
 8009a02:	617b      	str	r3, [r7, #20]
}
 8009a04:	bf00      	nop
 8009a06:	bf00      	nop
 8009a08:	e7fd      	b.n	8009a06 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0c:	699a      	ldr	r2, [r3, #24]
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a10:	18d1      	adds	r1, r2, r3
 8009a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a18:	f7ff ff04 	bl	8009824 <prvInsertTimerInActiveList>
					break;
 8009a1c:	e017      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a24:	f003 0302 	and.w	r3, r3, #2
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d103      	bne.n	8009a34 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009a2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009a2e:	f000 fbeb 	bl	800a208 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a32:	e00c      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a3a:	f023 0301 	bic.w	r3, r3, #1
 8009a3e:	b2da      	uxtb	r2, r3
 8009a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009a46:	e002      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009a48:	bf00      	nop
 8009a4a:	e000      	b.n	8009a4e <prvProcessReceivedCommands+0x1a6>
					break;
 8009a4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a4e:	4b08      	ldr	r3, [pc, #32]	@ (8009a70 <prvProcessReceivedCommands+0x1c8>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	1d39      	adds	r1, r7, #4
 8009a54:	2200      	movs	r2, #0
 8009a56:	4618      	mov	r0, r3
 8009a58:	f7fe f9d4 	bl	8007e04 <xQueueReceive>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	f47f af26 	bne.w	80098b0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009a64:	bf00      	nop
 8009a66:	bf00      	nop
 8009a68:	3730      	adds	r7, #48	@ 0x30
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	200011f4 	.word	0x200011f4

08009a74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b088      	sub	sp, #32
 8009a78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a7a:	e049      	b.n	8009b10 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a7c:	4b2e      	ldr	r3, [pc, #184]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	68db      	ldr	r3, [r3, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a86:	4b2c      	ldr	r3, [pc, #176]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	3304      	adds	r3, #4
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fd fe73 	bl	8007780 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	6a1b      	ldr	r3, [r3, #32]
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009aa8:	f003 0304 	and.w	r3, r3, #4
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d02f      	beq.n	8009b10 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	699b      	ldr	r3, [r3, #24]
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	4413      	add	r3, r2
 8009ab8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009aba:	68ba      	ldr	r2, [r7, #8]
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	429a      	cmp	r2, r3
 8009ac0:	d90e      	bls.n	8009ae0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	68ba      	ldr	r2, [r7, #8]
 8009ac6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	68fa      	ldr	r2, [r7, #12]
 8009acc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009ace:	4b1a      	ldr	r3, [pc, #104]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	3304      	adds	r3, #4
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	4610      	mov	r0, r2
 8009ada:	f7fd fe18 	bl	800770e <vListInsert>
 8009ade:	e017      	b.n	8009b10 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	9300      	str	r3, [sp, #0]
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	693a      	ldr	r2, [r7, #16]
 8009ae8:	2100      	movs	r1, #0
 8009aea:	68f8      	ldr	r0, [r7, #12]
 8009aec:	f7ff fd58 	bl	80095a0 <xTimerGenericCommand>
 8009af0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d10b      	bne.n	8009b10 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	603b      	str	r3, [r7, #0]
}
 8009b0a:	bf00      	nop
 8009b0c:	bf00      	nop
 8009b0e:	e7fd      	b.n	8009b0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b10:	4b09      	ldr	r3, [pc, #36]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d1b0      	bne.n	8009a7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b1a:	4b07      	ldr	r3, [pc, #28]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b20:	4b06      	ldr	r3, [pc, #24]	@ (8009b3c <prvSwitchTimerLists+0xc8>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a04      	ldr	r2, [pc, #16]	@ (8009b38 <prvSwitchTimerLists+0xc4>)
 8009b26:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b28:	4a04      	ldr	r2, [pc, #16]	@ (8009b3c <prvSwitchTimerLists+0xc8>)
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	6013      	str	r3, [r2, #0]
}
 8009b2e:	bf00      	nop
 8009b30:	3718      	adds	r7, #24
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	200011ec 	.word	0x200011ec
 8009b3c:	200011f0 	.word	0x200011f0

08009b40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009b46:	f000 f96f 	bl	8009e28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009b4a:	4b15      	ldr	r3, [pc, #84]	@ (8009ba0 <prvCheckForValidListAndQueue+0x60>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d120      	bne.n	8009b94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009b52:	4814      	ldr	r0, [pc, #80]	@ (8009ba4 <prvCheckForValidListAndQueue+0x64>)
 8009b54:	f7fd fd8a 	bl	800766c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b58:	4813      	ldr	r0, [pc, #76]	@ (8009ba8 <prvCheckForValidListAndQueue+0x68>)
 8009b5a:	f7fd fd87 	bl	800766c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b5e:	4b13      	ldr	r3, [pc, #76]	@ (8009bac <prvCheckForValidListAndQueue+0x6c>)
 8009b60:	4a10      	ldr	r2, [pc, #64]	@ (8009ba4 <prvCheckForValidListAndQueue+0x64>)
 8009b62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009b64:	4b12      	ldr	r3, [pc, #72]	@ (8009bb0 <prvCheckForValidListAndQueue+0x70>)
 8009b66:	4a10      	ldr	r2, [pc, #64]	@ (8009ba8 <prvCheckForValidListAndQueue+0x68>)
 8009b68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	9300      	str	r3, [sp, #0]
 8009b6e:	4b11      	ldr	r3, [pc, #68]	@ (8009bb4 <prvCheckForValidListAndQueue+0x74>)
 8009b70:	4a11      	ldr	r2, [pc, #68]	@ (8009bb8 <prvCheckForValidListAndQueue+0x78>)
 8009b72:	2110      	movs	r1, #16
 8009b74:	200a      	movs	r0, #10
 8009b76:	f7fd fe97 	bl	80078a8 <xQueueGenericCreateStatic>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	4a08      	ldr	r2, [pc, #32]	@ (8009ba0 <prvCheckForValidListAndQueue+0x60>)
 8009b7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009b80:	4b07      	ldr	r3, [pc, #28]	@ (8009ba0 <prvCheckForValidListAndQueue+0x60>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d005      	beq.n	8009b94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009b88:	4b05      	ldr	r3, [pc, #20]	@ (8009ba0 <prvCheckForValidListAndQueue+0x60>)
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	490b      	ldr	r1, [pc, #44]	@ (8009bbc <prvCheckForValidListAndQueue+0x7c>)
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7fe fc52 	bl	8008438 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b94:	f000 f97a 	bl	8009e8c <vPortExitCritical>
}
 8009b98:	bf00      	nop
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
 8009b9e:	bf00      	nop
 8009ba0:	200011f4 	.word	0x200011f4
 8009ba4:	200011c4 	.word	0x200011c4
 8009ba8:	200011d8 	.word	0x200011d8
 8009bac:	200011ec 	.word	0x200011ec
 8009bb0:	200011f0 	.word	0x200011f0
 8009bb4:	200012a0 	.word	0x200012a0
 8009bb8:	20001200 	.word	0x20001200
 8009bbc:	0800cfb0 	.word	0x0800cfb0

08009bc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b085      	sub	sp, #20
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	60f8      	str	r0, [r7, #12]
 8009bc8:	60b9      	str	r1, [r7, #8]
 8009bca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	3b04      	subs	r3, #4
 8009bd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009bd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	3b04      	subs	r3, #4
 8009bde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	f023 0201 	bic.w	r2, r3, #1
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	3b04      	subs	r3, #4
 8009bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8009c24 <pxPortInitialiseStack+0x64>)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	3b14      	subs	r3, #20
 8009bfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	3b04      	subs	r3, #4
 8009c06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	f06f 0202 	mvn.w	r2, #2
 8009c0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	3b20      	subs	r3, #32
 8009c14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c16:	68fb      	ldr	r3, [r7, #12]
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3714      	adds	r7, #20
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr
 8009c24:	08009c29 	.word	0x08009c29

08009c28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b085      	sub	sp, #20
 8009c2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c32:	4b13      	ldr	r3, [pc, #76]	@ (8009c80 <prvTaskExitError+0x58>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c3a:	d00b      	beq.n	8009c54 <prvTaskExitError+0x2c>
	__asm volatile
 8009c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c40:	f383 8811 	msr	BASEPRI, r3
 8009c44:	f3bf 8f6f 	isb	sy
 8009c48:	f3bf 8f4f 	dsb	sy
 8009c4c:	60fb      	str	r3, [r7, #12]
}
 8009c4e:	bf00      	nop
 8009c50:	bf00      	nop
 8009c52:	e7fd      	b.n	8009c50 <prvTaskExitError+0x28>
	__asm volatile
 8009c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	60bb      	str	r3, [r7, #8]
}
 8009c66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009c68:	bf00      	nop
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d0fc      	beq.n	8009c6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	3714      	adds	r7, #20
 8009c76:	46bd      	mov	sp, r7
 8009c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7c:	4770      	bx	lr
 8009c7e:	bf00      	nop
 8009c80:	2000000c 	.word	0x2000000c
	...

08009c90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009c90:	4b07      	ldr	r3, [pc, #28]	@ (8009cb0 <pxCurrentTCBConst2>)
 8009c92:	6819      	ldr	r1, [r3, #0]
 8009c94:	6808      	ldr	r0, [r1, #0]
 8009c96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c9a:	f380 8809 	msr	PSP, r0
 8009c9e:	f3bf 8f6f 	isb	sy
 8009ca2:	f04f 0000 	mov.w	r0, #0
 8009ca6:	f380 8811 	msr	BASEPRI, r0
 8009caa:	4770      	bx	lr
 8009cac:	f3af 8000 	nop.w

08009cb0 <pxCurrentTCBConst2>:
 8009cb0:	20000cc4 	.word	0x20000cc4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009cb4:	bf00      	nop
 8009cb6:	bf00      	nop

08009cb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009cb8:	4808      	ldr	r0, [pc, #32]	@ (8009cdc <prvPortStartFirstTask+0x24>)
 8009cba:	6800      	ldr	r0, [r0, #0]
 8009cbc:	6800      	ldr	r0, [r0, #0]
 8009cbe:	f380 8808 	msr	MSP, r0
 8009cc2:	f04f 0000 	mov.w	r0, #0
 8009cc6:	f380 8814 	msr	CONTROL, r0
 8009cca:	b662      	cpsie	i
 8009ccc:	b661      	cpsie	f
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	df00      	svc	0
 8009cd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009cda:	bf00      	nop
 8009cdc:	e000ed08 	.word	0xe000ed08

08009ce0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ce6:	4b47      	ldr	r3, [pc, #284]	@ (8009e04 <xPortStartScheduler+0x124>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a47      	ldr	r2, [pc, #284]	@ (8009e08 <xPortStartScheduler+0x128>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d10b      	bne.n	8009d08 <xPortStartScheduler+0x28>
	__asm volatile
 8009cf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf4:	f383 8811 	msr	BASEPRI, r3
 8009cf8:	f3bf 8f6f 	isb	sy
 8009cfc:	f3bf 8f4f 	dsb	sy
 8009d00:	613b      	str	r3, [r7, #16]
}
 8009d02:	bf00      	nop
 8009d04:	bf00      	nop
 8009d06:	e7fd      	b.n	8009d04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d08:	4b3e      	ldr	r3, [pc, #248]	@ (8009e04 <xPortStartScheduler+0x124>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e0c <xPortStartScheduler+0x12c>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d10b      	bne.n	8009d2a <xPortStartScheduler+0x4a>
	__asm volatile
 8009d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d16:	f383 8811 	msr	BASEPRI, r3
 8009d1a:	f3bf 8f6f 	isb	sy
 8009d1e:	f3bf 8f4f 	dsb	sy
 8009d22:	60fb      	str	r3, [r7, #12]
}
 8009d24:	bf00      	nop
 8009d26:	bf00      	nop
 8009d28:	e7fd      	b.n	8009d26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d2a:	4b39      	ldr	r3, [pc, #228]	@ (8009e10 <xPortStartScheduler+0x130>)
 8009d2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	22ff      	movs	r2, #255	@ 0xff
 8009d3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d44:	78fb      	ldrb	r3, [r7, #3]
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009d4c:	b2da      	uxtb	r2, r3
 8009d4e:	4b31      	ldr	r3, [pc, #196]	@ (8009e14 <xPortStartScheduler+0x134>)
 8009d50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d52:	4b31      	ldr	r3, [pc, #196]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d54:	2207      	movs	r2, #7
 8009d56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d58:	e009      	b.n	8009d6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	3b01      	subs	r3, #1
 8009d60:	4a2d      	ldr	r2, [pc, #180]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d64:	78fb      	ldrb	r3, [r7, #3]
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	005b      	lsls	r3, r3, #1
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d6e:	78fb      	ldrb	r3, [r7, #3]
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009d76:	2b80      	cmp	r3, #128	@ 0x80
 8009d78:	d0ef      	beq.n	8009d5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009d7a:	4b27      	ldr	r3, [pc, #156]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f1c3 0307 	rsb	r3, r3, #7
 8009d82:	2b04      	cmp	r3, #4
 8009d84:	d00b      	beq.n	8009d9e <xPortStartScheduler+0xbe>
	__asm volatile
 8009d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8a:	f383 8811 	msr	BASEPRI, r3
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f3bf 8f4f 	dsb	sy
 8009d96:	60bb      	str	r3, [r7, #8]
}
 8009d98:	bf00      	nop
 8009d9a:	bf00      	nop
 8009d9c:	e7fd      	b.n	8009d9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	021b      	lsls	r3, r3, #8
 8009da4:	4a1c      	ldr	r2, [pc, #112]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009da6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009da8:	4b1b      	ldr	r3, [pc, #108]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009db0:	4a19      	ldr	r2, [pc, #100]	@ (8009e18 <xPortStartScheduler+0x138>)
 8009db2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	b2da      	uxtb	r2, r3
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009dbc:	4b17      	ldr	r3, [pc, #92]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a16      	ldr	r2, [pc, #88]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009dc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009dc8:	4b14      	ldr	r3, [pc, #80]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4a13      	ldr	r2, [pc, #76]	@ (8009e1c <xPortStartScheduler+0x13c>)
 8009dce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009dd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009dd4:	f000 f8da 	bl	8009f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009dd8:	4b11      	ldr	r3, [pc, #68]	@ (8009e20 <xPortStartScheduler+0x140>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009dde:	f000 f8f9 	bl	8009fd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009de2:	4b10      	ldr	r3, [pc, #64]	@ (8009e24 <xPortStartScheduler+0x144>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a0f      	ldr	r2, [pc, #60]	@ (8009e24 <xPortStartScheduler+0x144>)
 8009de8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009dec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009dee:	f7ff ff63 	bl	8009cb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009df2:	f7fe ff39 	bl	8008c68 <vTaskSwitchContext>
	prvTaskExitError();
 8009df6:	f7ff ff17 	bl	8009c28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3718      	adds	r7, #24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	e000ed00 	.word	0xe000ed00
 8009e08:	410fc271 	.word	0x410fc271
 8009e0c:	410fc270 	.word	0x410fc270
 8009e10:	e000e400 	.word	0xe000e400
 8009e14:	200012f0 	.word	0x200012f0
 8009e18:	200012f4 	.word	0x200012f4
 8009e1c:	e000ed20 	.word	0xe000ed20
 8009e20:	2000000c 	.word	0x2000000c
 8009e24:	e000ef34 	.word	0xe000ef34

08009e28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	607b      	str	r3, [r7, #4]
}
 8009e40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e42:	4b10      	ldr	r3, [pc, #64]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	3301      	adds	r3, #1
 8009e48:	4a0e      	ldr	r2, [pc, #56]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8009e84 <vPortEnterCritical+0x5c>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d110      	bne.n	8009e76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e54:	4b0c      	ldr	r3, [pc, #48]	@ (8009e88 <vPortEnterCritical+0x60>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d00b      	beq.n	8009e76 <vPortEnterCritical+0x4e>
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	603b      	str	r3, [r7, #0]
}
 8009e70:	bf00      	nop
 8009e72:	bf00      	nop
 8009e74:	e7fd      	b.n	8009e72 <vPortEnterCritical+0x4a>
	}
}
 8009e76:	bf00      	nop
 8009e78:	370c      	adds	r7, #12
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e80:	4770      	bx	lr
 8009e82:	bf00      	nop
 8009e84:	2000000c 	.word	0x2000000c
 8009e88:	e000ed04 	.word	0xe000ed04

08009e8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e92:	4b12      	ldr	r3, [pc, #72]	@ (8009edc <vPortExitCritical+0x50>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d10b      	bne.n	8009eb2 <vPortExitCritical+0x26>
	__asm volatile
 8009e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e9e:	f383 8811 	msr	BASEPRI, r3
 8009ea2:	f3bf 8f6f 	isb	sy
 8009ea6:	f3bf 8f4f 	dsb	sy
 8009eaa:	607b      	str	r3, [r7, #4]
}
 8009eac:	bf00      	nop
 8009eae:	bf00      	nop
 8009eb0:	e7fd      	b.n	8009eae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009edc <vPortExitCritical+0x50>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	4a08      	ldr	r2, [pc, #32]	@ (8009edc <vPortExitCritical+0x50>)
 8009eba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ebc:	4b07      	ldr	r3, [pc, #28]	@ (8009edc <vPortExitCritical+0x50>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d105      	bne.n	8009ed0 <vPortExitCritical+0x44>
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	f383 8811 	msr	BASEPRI, r3
}
 8009ece:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr
 8009edc:	2000000c 	.word	0x2000000c

08009ee0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ee0:	f3ef 8009 	mrs	r0, PSP
 8009ee4:	f3bf 8f6f 	isb	sy
 8009ee8:	4b15      	ldr	r3, [pc, #84]	@ (8009f40 <pxCurrentTCBConst>)
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	f01e 0f10 	tst.w	lr, #16
 8009ef0:	bf08      	it	eq
 8009ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009efa:	6010      	str	r0, [r2, #0]
 8009efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009f04:	f380 8811 	msr	BASEPRI, r0
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	f3bf 8f6f 	isb	sy
 8009f10:	f7fe feaa 	bl	8008c68 <vTaskSwitchContext>
 8009f14:	f04f 0000 	mov.w	r0, #0
 8009f18:	f380 8811 	msr	BASEPRI, r0
 8009f1c:	bc09      	pop	{r0, r3}
 8009f1e:	6819      	ldr	r1, [r3, #0]
 8009f20:	6808      	ldr	r0, [r1, #0]
 8009f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f26:	f01e 0f10 	tst.w	lr, #16
 8009f2a:	bf08      	it	eq
 8009f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f30:	f380 8809 	msr	PSP, r0
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	4770      	bx	lr
 8009f3a:	bf00      	nop
 8009f3c:	f3af 8000 	nop.w

08009f40 <pxCurrentTCBConst>:
 8009f40:	20000cc4 	.word	0x20000cc4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f44:	bf00      	nop
 8009f46:	bf00      	nop

08009f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b082      	sub	sp, #8
 8009f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f52:	f383 8811 	msr	BASEPRI, r3
 8009f56:	f3bf 8f6f 	isb	sy
 8009f5a:	f3bf 8f4f 	dsb	sy
 8009f5e:	607b      	str	r3, [r7, #4]
}
 8009f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f62:	f7fe fdc7 	bl	8008af4 <xTaskIncrementTick>
 8009f66:	4603      	mov	r3, r0
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d003      	beq.n	8009f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f6c:	4b06      	ldr	r3, [pc, #24]	@ (8009f88 <xPortSysTickHandler+0x40>)
 8009f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f72:	601a      	str	r2, [r3, #0]
 8009f74:	2300      	movs	r3, #0
 8009f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	f383 8811 	msr	BASEPRI, r3
}
 8009f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009f80:	bf00      	nop
 8009f82:	3708      	adds	r7, #8
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	e000ed04 	.word	0xe000ed04

08009f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009f90:	4b0b      	ldr	r3, [pc, #44]	@ (8009fc0 <vPortSetupTimerInterrupt+0x34>)
 8009f92:	2200      	movs	r2, #0
 8009f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009f96:	4b0b      	ldr	r3, [pc, #44]	@ (8009fc4 <vPortSetupTimerInterrupt+0x38>)
 8009f98:	2200      	movs	r2, #0
 8009f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009f9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009fc8 <vPortSetupTimerInterrupt+0x3c>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8009fcc <vPortSetupTimerInterrupt+0x40>)
 8009fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fa6:	099b      	lsrs	r3, r3, #6
 8009fa8:	4a09      	ldr	r2, [pc, #36]	@ (8009fd0 <vPortSetupTimerInterrupt+0x44>)
 8009faa:	3b01      	subs	r3, #1
 8009fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fae:	4b04      	ldr	r3, [pc, #16]	@ (8009fc0 <vPortSetupTimerInterrupt+0x34>)
 8009fb0:	2207      	movs	r2, #7
 8009fb2:	601a      	str	r2, [r3, #0]
}
 8009fb4:	bf00      	nop
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr
 8009fbe:	bf00      	nop
 8009fc0:	e000e010 	.word	0xe000e010
 8009fc4:	e000e018 	.word	0xe000e018
 8009fc8:	20000000 	.word	0x20000000
 8009fcc:	10624dd3 	.word	0x10624dd3
 8009fd0:	e000e014 	.word	0xe000e014

08009fd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009fd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009fe4 <vPortEnableVFP+0x10>
 8009fd8:	6801      	ldr	r1, [r0, #0]
 8009fda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009fde:	6001      	str	r1, [r0, #0]
 8009fe0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009fe2:	bf00      	nop
 8009fe4:	e000ed88 	.word	0xe000ed88

08009fe8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009fe8:	b480      	push	{r7}
 8009fea:	b085      	sub	sp, #20
 8009fec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009fee:	f3ef 8305 	mrs	r3, IPSR
 8009ff2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2b0f      	cmp	r3, #15
 8009ff8:	d915      	bls.n	800a026 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009ffa:	4a18      	ldr	r2, [pc, #96]	@ (800a05c <vPortValidateInterruptPriority+0x74>)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	4413      	add	r3, r2
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a004:	4b16      	ldr	r3, [pc, #88]	@ (800a060 <vPortValidateInterruptPriority+0x78>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	7afa      	ldrb	r2, [r7, #11]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d20b      	bcs.n	800a026 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	607b      	str	r3, [r7, #4]
}
 800a020:	bf00      	nop
 800a022:	bf00      	nop
 800a024:	e7fd      	b.n	800a022 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a026:	4b0f      	ldr	r3, [pc, #60]	@ (800a064 <vPortValidateInterruptPriority+0x7c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a02e:	4b0e      	ldr	r3, [pc, #56]	@ (800a068 <vPortValidateInterruptPriority+0x80>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	429a      	cmp	r2, r3
 800a034:	d90b      	bls.n	800a04e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03a:	f383 8811 	msr	BASEPRI, r3
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	603b      	str	r3, [r7, #0]
}
 800a048:	bf00      	nop
 800a04a:	bf00      	nop
 800a04c:	e7fd      	b.n	800a04a <vPortValidateInterruptPriority+0x62>
	}
 800a04e:	bf00      	nop
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	e000e3f0 	.word	0xe000e3f0
 800a060:	200012f0 	.word	0x200012f0
 800a064:	e000ed0c 	.word	0xe000ed0c
 800a068:	200012f4 	.word	0x200012f4

0800a06c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b08a      	sub	sp, #40	@ 0x28
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a074:	2300      	movs	r3, #0
 800a076:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a078:	f7fe fc80 	bl	800897c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a07c:	4b5c      	ldr	r3, [pc, #368]	@ (800a1f0 <pvPortMalloc+0x184>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d101      	bne.n	800a088 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a084:	f000 f924 	bl	800a2d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a088:	4b5a      	ldr	r3, [pc, #360]	@ (800a1f4 <pvPortMalloc+0x188>)
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4013      	ands	r3, r2
 800a090:	2b00      	cmp	r3, #0
 800a092:	f040 8095 	bne.w	800a1c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d01e      	beq.n	800a0da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a09c:	2208      	movs	r2, #8
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f003 0307 	and.w	r3, r3, #7
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d015      	beq.n	800a0da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f023 0307 	bic.w	r3, r3, #7
 800a0b4:	3308      	adds	r3, #8
 800a0b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f003 0307 	and.w	r3, r3, #7
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d00b      	beq.n	800a0da <pvPortMalloc+0x6e>
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	617b      	str	r3, [r7, #20]
}
 800a0d4:	bf00      	nop
 800a0d6:	bf00      	nop
 800a0d8:	e7fd      	b.n	800a0d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d06f      	beq.n	800a1c0 <pvPortMalloc+0x154>
 800a0e0:	4b45      	ldr	r3, [pc, #276]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	687a      	ldr	r2, [r7, #4]
 800a0e6:	429a      	cmp	r2, r3
 800a0e8:	d86a      	bhi.n	800a1c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a0ea:	4b44      	ldr	r3, [pc, #272]	@ (800a1fc <pvPortMalloc+0x190>)
 800a0ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a0ee:	4b43      	ldr	r3, [pc, #268]	@ (800a1fc <pvPortMalloc+0x190>)
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a0f4:	e004      	b.n	800a100 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	687a      	ldr	r2, [r7, #4]
 800a106:	429a      	cmp	r2, r3
 800a108:	d903      	bls.n	800a112 <pvPortMalloc+0xa6>
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1f1      	bne.n	800a0f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a112:	4b37      	ldr	r3, [pc, #220]	@ (800a1f0 <pvPortMalloc+0x184>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a118:	429a      	cmp	r2, r3
 800a11a:	d051      	beq.n	800a1c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2208      	movs	r2, #8
 800a122:	4413      	add	r3, r2
 800a124:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	685a      	ldr	r2, [r3, #4]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	1ad2      	subs	r2, r2, r3
 800a136:	2308      	movs	r3, #8
 800a138:	005b      	lsls	r3, r3, #1
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d920      	bls.n	800a180 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a13e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4413      	add	r3, r2
 800a144:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	f003 0307 	and.w	r3, r3, #7
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d00b      	beq.n	800a168 <pvPortMalloc+0xfc>
	__asm volatile
 800a150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a154:	f383 8811 	msr	BASEPRI, r3
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	f3bf 8f4f 	dsb	sy
 800a160:	613b      	str	r3, [r7, #16]
}
 800a162:	bf00      	nop
 800a164:	bf00      	nop
 800a166:	e7fd      	b.n	800a164 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16a:	685a      	ldr	r2, [r3, #4]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	1ad2      	subs	r2, r2, r3
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a17a:	69b8      	ldr	r0, [r7, #24]
 800a17c:	f000 f90a 	bl	800a394 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a180:	4b1d      	ldr	r3, [pc, #116]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	1ad3      	subs	r3, r2, r3
 800a18a:	4a1b      	ldr	r2, [pc, #108]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a18c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a18e:	4b1a      	ldr	r3, [pc, #104]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	4b1b      	ldr	r3, [pc, #108]	@ (800a200 <pvPortMalloc+0x194>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	429a      	cmp	r2, r3
 800a198:	d203      	bcs.n	800a1a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a19a:	4b17      	ldr	r3, [pc, #92]	@ (800a1f8 <pvPortMalloc+0x18c>)
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a18      	ldr	r2, [pc, #96]	@ (800a200 <pvPortMalloc+0x194>)
 800a1a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	4b13      	ldr	r3, [pc, #76]	@ (800a1f4 <pvPortMalloc+0x188>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1b6:	4b13      	ldr	r3, [pc, #76]	@ (800a204 <pvPortMalloc+0x198>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	4a11      	ldr	r2, [pc, #68]	@ (800a204 <pvPortMalloc+0x198>)
 800a1be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1c0:	f7fe fbea 	bl	8008998 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1c4:	69fb      	ldr	r3, [r7, #28]
 800a1c6:	f003 0307 	and.w	r3, r3, #7
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d00b      	beq.n	800a1e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d2:	f383 8811 	msr	BASEPRI, r3
 800a1d6:	f3bf 8f6f 	isb	sy
 800a1da:	f3bf 8f4f 	dsb	sy
 800a1de:	60fb      	str	r3, [r7, #12]
}
 800a1e0:	bf00      	nop
 800a1e2:	bf00      	nop
 800a1e4:	e7fd      	b.n	800a1e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a1e6:	69fb      	ldr	r3, [r7, #28]
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3728      	adds	r7, #40	@ 0x28
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}
 800a1f0:	20001f00 	.word	0x20001f00
 800a1f4:	20001f14 	.word	0x20001f14
 800a1f8:	20001f04 	.word	0x20001f04
 800a1fc:	20001ef8 	.word	0x20001ef8
 800a200:	20001f08 	.word	0x20001f08
 800a204:	20001f0c 	.word	0x20001f0c

0800a208 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b086      	sub	sp, #24
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d04f      	beq.n	800a2ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a21a:	2308      	movs	r3, #8
 800a21c:	425b      	negs	r3, r3
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	4413      	add	r3, r2
 800a222:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a224:	697b      	ldr	r3, [r7, #20]
 800a226:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	685a      	ldr	r2, [r3, #4]
 800a22c:	4b25      	ldr	r3, [pc, #148]	@ (800a2c4 <vPortFree+0xbc>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4013      	ands	r3, r2
 800a232:	2b00      	cmp	r3, #0
 800a234:	d10b      	bne.n	800a24e <vPortFree+0x46>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	60fb      	str	r3, [r7, #12]
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	e7fd      	b.n	800a24a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d00b      	beq.n	800a26e <vPortFree+0x66>
	__asm volatile
 800a256:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a25a:	f383 8811 	msr	BASEPRI, r3
 800a25e:	f3bf 8f6f 	isb	sy
 800a262:	f3bf 8f4f 	dsb	sy
 800a266:	60bb      	str	r3, [r7, #8]
}
 800a268:	bf00      	nop
 800a26a:	bf00      	nop
 800a26c:	e7fd      	b.n	800a26a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	685a      	ldr	r2, [r3, #4]
 800a272:	4b14      	ldr	r3, [pc, #80]	@ (800a2c4 <vPortFree+0xbc>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4013      	ands	r3, r2
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d01e      	beq.n	800a2ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d11a      	bne.n	800a2ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a284:	693b      	ldr	r3, [r7, #16]
 800a286:	685a      	ldr	r2, [r3, #4]
 800a288:	4b0e      	ldr	r3, [pc, #56]	@ (800a2c4 <vPortFree+0xbc>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	43db      	mvns	r3, r3
 800a28e:	401a      	ands	r2, r3
 800a290:	693b      	ldr	r3, [r7, #16]
 800a292:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a294:	f7fe fb72 	bl	800897c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	685a      	ldr	r2, [r3, #4]
 800a29c:	4b0a      	ldr	r3, [pc, #40]	@ (800a2c8 <vPortFree+0xc0>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	4a09      	ldr	r2, [pc, #36]	@ (800a2c8 <vPortFree+0xc0>)
 800a2a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2a6:	6938      	ldr	r0, [r7, #16]
 800a2a8:	f000 f874 	bl	800a394 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2ac:	4b07      	ldr	r3, [pc, #28]	@ (800a2cc <vPortFree+0xc4>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	4a06      	ldr	r2, [pc, #24]	@ (800a2cc <vPortFree+0xc4>)
 800a2b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2b6:	f7fe fb6f 	bl	8008998 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2ba:	bf00      	nop
 800a2bc:	3718      	adds	r7, #24
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}
 800a2c2:	bf00      	nop
 800a2c4:	20001f14 	.word	0x20001f14
 800a2c8:	20001f04 	.word	0x20001f04
 800a2cc:	20001f10 	.word	0x20001f10

0800a2d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b085      	sub	sp, #20
 800a2d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2d6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800a2da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a2dc:	4b27      	ldr	r3, [pc, #156]	@ (800a37c <prvHeapInit+0xac>)
 800a2de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	f003 0307 	and.w	r3, r3, #7
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d00c      	beq.n	800a304 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	3307      	adds	r3, #7
 800a2ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f023 0307 	bic.w	r3, r3, #7
 800a2f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	1ad3      	subs	r3, r2, r3
 800a2fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a37c <prvHeapInit+0xac>)
 800a300:	4413      	add	r3, r2
 800a302:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a308:	4a1d      	ldr	r2, [pc, #116]	@ (800a380 <prvHeapInit+0xb0>)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a30e:	4b1c      	ldr	r3, [pc, #112]	@ (800a380 <prvHeapInit+0xb0>)
 800a310:	2200      	movs	r2, #0
 800a312:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	68ba      	ldr	r2, [r7, #8]
 800a318:	4413      	add	r3, r2
 800a31a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a31c:	2208      	movs	r2, #8
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	1a9b      	subs	r3, r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f023 0307 	bic.w	r3, r3, #7
 800a32a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	4a15      	ldr	r2, [pc, #84]	@ (800a384 <prvHeapInit+0xb4>)
 800a330:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a332:	4b14      	ldr	r3, [pc, #80]	@ (800a384 <prvHeapInit+0xb4>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2200      	movs	r2, #0
 800a338:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a33a:	4b12      	ldr	r3, [pc, #72]	@ (800a384 <prvHeapInit+0xb4>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2200      	movs	r2, #0
 800a340:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	1ad2      	subs	r2, r2, r3
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a350:	4b0c      	ldr	r3, [pc, #48]	@ (800a384 <prvHeapInit+0xb4>)
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	4a0a      	ldr	r2, [pc, #40]	@ (800a388 <prvHeapInit+0xb8>)
 800a35e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	685b      	ldr	r3, [r3, #4]
 800a364:	4a09      	ldr	r2, [pc, #36]	@ (800a38c <prvHeapInit+0xbc>)
 800a366:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a368:	4b09      	ldr	r3, [pc, #36]	@ (800a390 <prvHeapInit+0xc0>)
 800a36a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a36e:	601a      	str	r2, [r3, #0]
}
 800a370:	bf00      	nop
 800a372:	3714      	adds	r7, #20
 800a374:	46bd      	mov	sp, r7
 800a376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37a:	4770      	bx	lr
 800a37c:	200012f8 	.word	0x200012f8
 800a380:	20001ef8 	.word	0x20001ef8
 800a384:	20001f00 	.word	0x20001f00
 800a388:	20001f08 	.word	0x20001f08
 800a38c:	20001f04 	.word	0x20001f04
 800a390:	20001f14 	.word	0x20001f14

0800a394 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a39c:	4b28      	ldr	r3, [pc, #160]	@ (800a440 <prvInsertBlockIntoFreeList+0xac>)
 800a39e:	60fb      	str	r3, [r7, #12]
 800a3a0:	e002      	b.n	800a3a8 <prvInsertBlockIntoFreeList+0x14>
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d8f7      	bhi.n	800a3a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	685b      	ldr	r3, [r3, #4]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	4413      	add	r3, r2
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d108      	bne.n	800a3d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	441a      	add	r2, r3
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	441a      	add	r2, r3
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d118      	bne.n	800a41c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681a      	ldr	r2, [r3, #0]
 800a3ee:	4b15      	ldr	r3, [pc, #84]	@ (800a444 <prvInsertBlockIntoFreeList+0xb0>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d00d      	beq.n	800a412 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	685a      	ldr	r2, [r3, #4]
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	685b      	ldr	r3, [r3, #4]
 800a400:	441a      	add	r2, r3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	601a      	str	r2, [r3, #0]
 800a410:	e008      	b.n	800a424 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a412:	4b0c      	ldr	r3, [pc, #48]	@ (800a444 <prvInsertBlockIntoFreeList+0xb0>)
 800a414:	681a      	ldr	r2, [r3, #0]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	601a      	str	r2, [r3, #0]
 800a41a:	e003      	b.n	800a424 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a424:	68fa      	ldr	r2, [r7, #12]
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	429a      	cmp	r2, r3
 800a42a:	d002      	beq.n	800a432 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a432:	bf00      	nop
 800a434:	3714      	adds	r7, #20
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr
 800a43e:	bf00      	nop
 800a440:	20001ef8 	.word	0x20001ef8
 800a444:	20001f00 	.word	0x20001f00

0800a448 <__cvt>:
 800a448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a44c:	ec57 6b10 	vmov	r6, r7, d0
 800a450:	2f00      	cmp	r7, #0
 800a452:	460c      	mov	r4, r1
 800a454:	4619      	mov	r1, r3
 800a456:	463b      	mov	r3, r7
 800a458:	bfbb      	ittet	lt
 800a45a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a45e:	461f      	movlt	r7, r3
 800a460:	2300      	movge	r3, #0
 800a462:	232d      	movlt	r3, #45	@ 0x2d
 800a464:	700b      	strb	r3, [r1, #0]
 800a466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a468:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a46c:	4691      	mov	r9, r2
 800a46e:	f023 0820 	bic.w	r8, r3, #32
 800a472:	bfbc      	itt	lt
 800a474:	4632      	movlt	r2, r6
 800a476:	4616      	movlt	r6, r2
 800a478:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a47c:	d005      	beq.n	800a48a <__cvt+0x42>
 800a47e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a482:	d100      	bne.n	800a486 <__cvt+0x3e>
 800a484:	3401      	adds	r4, #1
 800a486:	2102      	movs	r1, #2
 800a488:	e000      	b.n	800a48c <__cvt+0x44>
 800a48a:	2103      	movs	r1, #3
 800a48c:	ab03      	add	r3, sp, #12
 800a48e:	9301      	str	r3, [sp, #4]
 800a490:	ab02      	add	r3, sp, #8
 800a492:	9300      	str	r3, [sp, #0]
 800a494:	ec47 6b10 	vmov	d0, r6, r7
 800a498:	4653      	mov	r3, sl
 800a49a:	4622      	mov	r2, r4
 800a49c:	f000 ff3c 	bl	800b318 <_dtoa_r>
 800a4a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a4a4:	4605      	mov	r5, r0
 800a4a6:	d119      	bne.n	800a4dc <__cvt+0x94>
 800a4a8:	f019 0f01 	tst.w	r9, #1
 800a4ac:	d00e      	beq.n	800a4cc <__cvt+0x84>
 800a4ae:	eb00 0904 	add.w	r9, r0, r4
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	4639      	mov	r1, r7
 800a4ba:	f7f6 fb2d 	bl	8000b18 <__aeabi_dcmpeq>
 800a4be:	b108      	cbz	r0, 800a4c4 <__cvt+0x7c>
 800a4c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a4c4:	2230      	movs	r2, #48	@ 0x30
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	454b      	cmp	r3, r9
 800a4ca:	d31e      	bcc.n	800a50a <__cvt+0xc2>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4d0:	1b5b      	subs	r3, r3, r5
 800a4d2:	4628      	mov	r0, r5
 800a4d4:	6013      	str	r3, [r2, #0]
 800a4d6:	b004      	add	sp, #16
 800a4d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a4e0:	eb00 0904 	add.w	r9, r0, r4
 800a4e4:	d1e5      	bne.n	800a4b2 <__cvt+0x6a>
 800a4e6:	7803      	ldrb	r3, [r0, #0]
 800a4e8:	2b30      	cmp	r3, #48	@ 0x30
 800a4ea:	d10a      	bne.n	800a502 <__cvt+0xba>
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	4639      	mov	r1, r7
 800a4f4:	f7f6 fb10 	bl	8000b18 <__aeabi_dcmpeq>
 800a4f8:	b918      	cbnz	r0, 800a502 <__cvt+0xba>
 800a4fa:	f1c4 0401 	rsb	r4, r4, #1
 800a4fe:	f8ca 4000 	str.w	r4, [sl]
 800a502:	f8da 3000 	ldr.w	r3, [sl]
 800a506:	4499      	add	r9, r3
 800a508:	e7d3      	b.n	800a4b2 <__cvt+0x6a>
 800a50a:	1c59      	adds	r1, r3, #1
 800a50c:	9103      	str	r1, [sp, #12]
 800a50e:	701a      	strb	r2, [r3, #0]
 800a510:	e7d9      	b.n	800a4c6 <__cvt+0x7e>

0800a512 <__exponent>:
 800a512:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a514:	2900      	cmp	r1, #0
 800a516:	bfba      	itte	lt
 800a518:	4249      	neglt	r1, r1
 800a51a:	232d      	movlt	r3, #45	@ 0x2d
 800a51c:	232b      	movge	r3, #43	@ 0x2b
 800a51e:	2909      	cmp	r1, #9
 800a520:	7002      	strb	r2, [r0, #0]
 800a522:	7043      	strb	r3, [r0, #1]
 800a524:	dd29      	ble.n	800a57a <__exponent+0x68>
 800a526:	f10d 0307 	add.w	r3, sp, #7
 800a52a:	461d      	mov	r5, r3
 800a52c:	270a      	movs	r7, #10
 800a52e:	461a      	mov	r2, r3
 800a530:	fbb1 f6f7 	udiv	r6, r1, r7
 800a534:	fb07 1416 	mls	r4, r7, r6, r1
 800a538:	3430      	adds	r4, #48	@ 0x30
 800a53a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a53e:	460c      	mov	r4, r1
 800a540:	2c63      	cmp	r4, #99	@ 0x63
 800a542:	f103 33ff 	add.w	r3, r3, #4294967295
 800a546:	4631      	mov	r1, r6
 800a548:	dcf1      	bgt.n	800a52e <__exponent+0x1c>
 800a54a:	3130      	adds	r1, #48	@ 0x30
 800a54c:	1e94      	subs	r4, r2, #2
 800a54e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a552:	1c41      	adds	r1, r0, #1
 800a554:	4623      	mov	r3, r4
 800a556:	42ab      	cmp	r3, r5
 800a558:	d30a      	bcc.n	800a570 <__exponent+0x5e>
 800a55a:	f10d 0309 	add.w	r3, sp, #9
 800a55e:	1a9b      	subs	r3, r3, r2
 800a560:	42ac      	cmp	r4, r5
 800a562:	bf88      	it	hi
 800a564:	2300      	movhi	r3, #0
 800a566:	3302      	adds	r3, #2
 800a568:	4403      	add	r3, r0
 800a56a:	1a18      	subs	r0, r3, r0
 800a56c:	b003      	add	sp, #12
 800a56e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a570:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a574:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a578:	e7ed      	b.n	800a556 <__exponent+0x44>
 800a57a:	2330      	movs	r3, #48	@ 0x30
 800a57c:	3130      	adds	r1, #48	@ 0x30
 800a57e:	7083      	strb	r3, [r0, #2]
 800a580:	70c1      	strb	r1, [r0, #3]
 800a582:	1d03      	adds	r3, r0, #4
 800a584:	e7f1      	b.n	800a56a <__exponent+0x58>
	...

0800a588 <_printf_float>:
 800a588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a58c:	b08d      	sub	sp, #52	@ 0x34
 800a58e:	460c      	mov	r4, r1
 800a590:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a594:	4616      	mov	r6, r2
 800a596:	461f      	mov	r7, r3
 800a598:	4605      	mov	r5, r0
 800a59a:	f000 fdad 	bl	800b0f8 <_localeconv_r>
 800a59e:	6803      	ldr	r3, [r0, #0]
 800a5a0:	9304      	str	r3, [sp, #16]
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7f5 fe8c 	bl	80002c0 <strlen>
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a5ac:	f8d8 3000 	ldr.w	r3, [r8]
 800a5b0:	9005      	str	r0, [sp, #20]
 800a5b2:	3307      	adds	r3, #7
 800a5b4:	f023 0307 	bic.w	r3, r3, #7
 800a5b8:	f103 0208 	add.w	r2, r3, #8
 800a5bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a5c0:	f8d4 b000 	ldr.w	fp, [r4]
 800a5c4:	f8c8 2000 	str.w	r2, [r8]
 800a5c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a5cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a5d0:	9307      	str	r3, [sp, #28]
 800a5d2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a5d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a5da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5de:	4b9c      	ldr	r3, [pc, #624]	@ (800a850 <_printf_float+0x2c8>)
 800a5e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5e4:	f7f6 faca 	bl	8000b7c <__aeabi_dcmpun>
 800a5e8:	bb70      	cbnz	r0, 800a648 <_printf_float+0xc0>
 800a5ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5ee:	4b98      	ldr	r3, [pc, #608]	@ (800a850 <_printf_float+0x2c8>)
 800a5f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5f4:	f7f6 faa4 	bl	8000b40 <__aeabi_dcmple>
 800a5f8:	bb30      	cbnz	r0, 800a648 <_printf_float+0xc0>
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	4640      	mov	r0, r8
 800a600:	4649      	mov	r1, r9
 800a602:	f7f6 fa93 	bl	8000b2c <__aeabi_dcmplt>
 800a606:	b110      	cbz	r0, 800a60e <_printf_float+0x86>
 800a608:	232d      	movs	r3, #45	@ 0x2d
 800a60a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a60e:	4a91      	ldr	r2, [pc, #580]	@ (800a854 <_printf_float+0x2cc>)
 800a610:	4b91      	ldr	r3, [pc, #580]	@ (800a858 <_printf_float+0x2d0>)
 800a612:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a616:	bf94      	ite	ls
 800a618:	4690      	movls	r8, r2
 800a61a:	4698      	movhi	r8, r3
 800a61c:	2303      	movs	r3, #3
 800a61e:	6123      	str	r3, [r4, #16]
 800a620:	f02b 0304 	bic.w	r3, fp, #4
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	f04f 0900 	mov.w	r9, #0
 800a62a:	9700      	str	r7, [sp, #0]
 800a62c:	4633      	mov	r3, r6
 800a62e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a630:	4621      	mov	r1, r4
 800a632:	4628      	mov	r0, r5
 800a634:	f000 f9d2 	bl	800a9dc <_printf_common>
 800a638:	3001      	adds	r0, #1
 800a63a:	f040 808d 	bne.w	800a758 <_printf_float+0x1d0>
 800a63e:	f04f 30ff 	mov.w	r0, #4294967295
 800a642:	b00d      	add	sp, #52	@ 0x34
 800a644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a648:	4642      	mov	r2, r8
 800a64a:	464b      	mov	r3, r9
 800a64c:	4640      	mov	r0, r8
 800a64e:	4649      	mov	r1, r9
 800a650:	f7f6 fa94 	bl	8000b7c <__aeabi_dcmpun>
 800a654:	b140      	cbz	r0, 800a668 <_printf_float+0xe0>
 800a656:	464b      	mov	r3, r9
 800a658:	2b00      	cmp	r3, #0
 800a65a:	bfbc      	itt	lt
 800a65c:	232d      	movlt	r3, #45	@ 0x2d
 800a65e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a662:	4a7e      	ldr	r2, [pc, #504]	@ (800a85c <_printf_float+0x2d4>)
 800a664:	4b7e      	ldr	r3, [pc, #504]	@ (800a860 <_printf_float+0x2d8>)
 800a666:	e7d4      	b.n	800a612 <_printf_float+0x8a>
 800a668:	6863      	ldr	r3, [r4, #4]
 800a66a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a66e:	9206      	str	r2, [sp, #24]
 800a670:	1c5a      	adds	r2, r3, #1
 800a672:	d13b      	bne.n	800a6ec <_printf_float+0x164>
 800a674:	2306      	movs	r3, #6
 800a676:	6063      	str	r3, [r4, #4]
 800a678:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a67c:	2300      	movs	r3, #0
 800a67e:	6022      	str	r2, [r4, #0]
 800a680:	9303      	str	r3, [sp, #12]
 800a682:	ab0a      	add	r3, sp, #40	@ 0x28
 800a684:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a688:	ab09      	add	r3, sp, #36	@ 0x24
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	6861      	ldr	r1, [r4, #4]
 800a68e:	ec49 8b10 	vmov	d0, r8, r9
 800a692:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a696:	4628      	mov	r0, r5
 800a698:	f7ff fed6 	bl	800a448 <__cvt>
 800a69c:	9b06      	ldr	r3, [sp, #24]
 800a69e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a6a0:	2b47      	cmp	r3, #71	@ 0x47
 800a6a2:	4680      	mov	r8, r0
 800a6a4:	d129      	bne.n	800a6fa <_printf_float+0x172>
 800a6a6:	1cc8      	adds	r0, r1, #3
 800a6a8:	db02      	blt.n	800a6b0 <_printf_float+0x128>
 800a6aa:	6863      	ldr	r3, [r4, #4]
 800a6ac:	4299      	cmp	r1, r3
 800a6ae:	dd41      	ble.n	800a734 <_printf_float+0x1ac>
 800a6b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a6b4:	fa5f fa8a 	uxtb.w	sl, sl
 800a6b8:	3901      	subs	r1, #1
 800a6ba:	4652      	mov	r2, sl
 800a6bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a6c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a6c2:	f7ff ff26 	bl	800a512 <__exponent>
 800a6c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a6c8:	1813      	adds	r3, r2, r0
 800a6ca:	2a01      	cmp	r2, #1
 800a6cc:	4681      	mov	r9, r0
 800a6ce:	6123      	str	r3, [r4, #16]
 800a6d0:	dc02      	bgt.n	800a6d8 <_printf_float+0x150>
 800a6d2:	6822      	ldr	r2, [r4, #0]
 800a6d4:	07d2      	lsls	r2, r2, #31
 800a6d6:	d501      	bpl.n	800a6dc <_printf_float+0x154>
 800a6d8:	3301      	adds	r3, #1
 800a6da:	6123      	str	r3, [r4, #16]
 800a6dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d0a2      	beq.n	800a62a <_printf_float+0xa2>
 800a6e4:	232d      	movs	r3, #45	@ 0x2d
 800a6e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6ea:	e79e      	b.n	800a62a <_printf_float+0xa2>
 800a6ec:	9a06      	ldr	r2, [sp, #24]
 800a6ee:	2a47      	cmp	r2, #71	@ 0x47
 800a6f0:	d1c2      	bne.n	800a678 <_printf_float+0xf0>
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d1c0      	bne.n	800a678 <_printf_float+0xf0>
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	e7bd      	b.n	800a676 <_printf_float+0xee>
 800a6fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a6fe:	d9db      	bls.n	800a6b8 <_printf_float+0x130>
 800a700:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a704:	d118      	bne.n	800a738 <_printf_float+0x1b0>
 800a706:	2900      	cmp	r1, #0
 800a708:	6863      	ldr	r3, [r4, #4]
 800a70a:	dd0b      	ble.n	800a724 <_printf_float+0x19c>
 800a70c:	6121      	str	r1, [r4, #16]
 800a70e:	b913      	cbnz	r3, 800a716 <_printf_float+0x18e>
 800a710:	6822      	ldr	r2, [r4, #0]
 800a712:	07d0      	lsls	r0, r2, #31
 800a714:	d502      	bpl.n	800a71c <_printf_float+0x194>
 800a716:	3301      	adds	r3, #1
 800a718:	440b      	add	r3, r1
 800a71a:	6123      	str	r3, [r4, #16]
 800a71c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a71e:	f04f 0900 	mov.w	r9, #0
 800a722:	e7db      	b.n	800a6dc <_printf_float+0x154>
 800a724:	b913      	cbnz	r3, 800a72c <_printf_float+0x1a4>
 800a726:	6822      	ldr	r2, [r4, #0]
 800a728:	07d2      	lsls	r2, r2, #31
 800a72a:	d501      	bpl.n	800a730 <_printf_float+0x1a8>
 800a72c:	3302      	adds	r3, #2
 800a72e:	e7f4      	b.n	800a71a <_printf_float+0x192>
 800a730:	2301      	movs	r3, #1
 800a732:	e7f2      	b.n	800a71a <_printf_float+0x192>
 800a734:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a73a:	4299      	cmp	r1, r3
 800a73c:	db05      	blt.n	800a74a <_printf_float+0x1c2>
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	6121      	str	r1, [r4, #16]
 800a742:	07d8      	lsls	r0, r3, #31
 800a744:	d5ea      	bpl.n	800a71c <_printf_float+0x194>
 800a746:	1c4b      	adds	r3, r1, #1
 800a748:	e7e7      	b.n	800a71a <_printf_float+0x192>
 800a74a:	2900      	cmp	r1, #0
 800a74c:	bfd4      	ite	le
 800a74e:	f1c1 0202 	rsble	r2, r1, #2
 800a752:	2201      	movgt	r2, #1
 800a754:	4413      	add	r3, r2
 800a756:	e7e0      	b.n	800a71a <_printf_float+0x192>
 800a758:	6823      	ldr	r3, [r4, #0]
 800a75a:	055a      	lsls	r2, r3, #21
 800a75c:	d407      	bmi.n	800a76e <_printf_float+0x1e6>
 800a75e:	6923      	ldr	r3, [r4, #16]
 800a760:	4642      	mov	r2, r8
 800a762:	4631      	mov	r1, r6
 800a764:	4628      	mov	r0, r5
 800a766:	47b8      	blx	r7
 800a768:	3001      	adds	r0, #1
 800a76a:	d12b      	bne.n	800a7c4 <_printf_float+0x23c>
 800a76c:	e767      	b.n	800a63e <_printf_float+0xb6>
 800a76e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a772:	f240 80dd 	bls.w	800a930 <_printf_float+0x3a8>
 800a776:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a77a:	2200      	movs	r2, #0
 800a77c:	2300      	movs	r3, #0
 800a77e:	f7f6 f9cb 	bl	8000b18 <__aeabi_dcmpeq>
 800a782:	2800      	cmp	r0, #0
 800a784:	d033      	beq.n	800a7ee <_printf_float+0x266>
 800a786:	4a37      	ldr	r2, [pc, #220]	@ (800a864 <_printf_float+0x2dc>)
 800a788:	2301      	movs	r3, #1
 800a78a:	4631      	mov	r1, r6
 800a78c:	4628      	mov	r0, r5
 800a78e:	47b8      	blx	r7
 800a790:	3001      	adds	r0, #1
 800a792:	f43f af54 	beq.w	800a63e <_printf_float+0xb6>
 800a796:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a79a:	4543      	cmp	r3, r8
 800a79c:	db02      	blt.n	800a7a4 <_printf_float+0x21c>
 800a79e:	6823      	ldr	r3, [r4, #0]
 800a7a0:	07d8      	lsls	r0, r3, #31
 800a7a2:	d50f      	bpl.n	800a7c4 <_printf_float+0x23c>
 800a7a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	4628      	mov	r0, r5
 800a7ac:	47b8      	blx	r7
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	f43f af45 	beq.w	800a63e <_printf_float+0xb6>
 800a7b4:	f04f 0900 	mov.w	r9, #0
 800a7b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a7bc:	f104 0a1a 	add.w	sl, r4, #26
 800a7c0:	45c8      	cmp	r8, r9
 800a7c2:	dc09      	bgt.n	800a7d8 <_printf_float+0x250>
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	079b      	lsls	r3, r3, #30
 800a7c8:	f100 8103 	bmi.w	800a9d2 <_printf_float+0x44a>
 800a7cc:	68e0      	ldr	r0, [r4, #12]
 800a7ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7d0:	4298      	cmp	r0, r3
 800a7d2:	bfb8      	it	lt
 800a7d4:	4618      	movlt	r0, r3
 800a7d6:	e734      	b.n	800a642 <_printf_float+0xba>
 800a7d8:	2301      	movs	r3, #1
 800a7da:	4652      	mov	r2, sl
 800a7dc:	4631      	mov	r1, r6
 800a7de:	4628      	mov	r0, r5
 800a7e0:	47b8      	blx	r7
 800a7e2:	3001      	adds	r0, #1
 800a7e4:	f43f af2b 	beq.w	800a63e <_printf_float+0xb6>
 800a7e8:	f109 0901 	add.w	r9, r9, #1
 800a7ec:	e7e8      	b.n	800a7c0 <_printf_float+0x238>
 800a7ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	dc39      	bgt.n	800a868 <_printf_float+0x2e0>
 800a7f4:	4a1b      	ldr	r2, [pc, #108]	@ (800a864 <_printf_float+0x2dc>)
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	4631      	mov	r1, r6
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	47b8      	blx	r7
 800a7fe:	3001      	adds	r0, #1
 800a800:	f43f af1d 	beq.w	800a63e <_printf_float+0xb6>
 800a804:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a808:	ea59 0303 	orrs.w	r3, r9, r3
 800a80c:	d102      	bne.n	800a814 <_printf_float+0x28c>
 800a80e:	6823      	ldr	r3, [r4, #0]
 800a810:	07d9      	lsls	r1, r3, #31
 800a812:	d5d7      	bpl.n	800a7c4 <_printf_float+0x23c>
 800a814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a818:	4631      	mov	r1, r6
 800a81a:	4628      	mov	r0, r5
 800a81c:	47b8      	blx	r7
 800a81e:	3001      	adds	r0, #1
 800a820:	f43f af0d 	beq.w	800a63e <_printf_float+0xb6>
 800a824:	f04f 0a00 	mov.w	sl, #0
 800a828:	f104 0b1a 	add.w	fp, r4, #26
 800a82c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a82e:	425b      	negs	r3, r3
 800a830:	4553      	cmp	r3, sl
 800a832:	dc01      	bgt.n	800a838 <_printf_float+0x2b0>
 800a834:	464b      	mov	r3, r9
 800a836:	e793      	b.n	800a760 <_printf_float+0x1d8>
 800a838:	2301      	movs	r3, #1
 800a83a:	465a      	mov	r2, fp
 800a83c:	4631      	mov	r1, r6
 800a83e:	4628      	mov	r0, r5
 800a840:	47b8      	blx	r7
 800a842:	3001      	adds	r0, #1
 800a844:	f43f aefb 	beq.w	800a63e <_printf_float+0xb6>
 800a848:	f10a 0a01 	add.w	sl, sl, #1
 800a84c:	e7ee      	b.n	800a82c <_printf_float+0x2a4>
 800a84e:	bf00      	nop
 800a850:	7fefffff 	.word	0x7fefffff
 800a854:	0800d01c 	.word	0x0800d01c
 800a858:	0800d020 	.word	0x0800d020
 800a85c:	0800d024 	.word	0x0800d024
 800a860:	0800d028 	.word	0x0800d028
 800a864:	0800d02c 	.word	0x0800d02c
 800a868:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a86a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a86e:	4553      	cmp	r3, sl
 800a870:	bfa8      	it	ge
 800a872:	4653      	movge	r3, sl
 800a874:	2b00      	cmp	r3, #0
 800a876:	4699      	mov	r9, r3
 800a878:	dc36      	bgt.n	800a8e8 <_printf_float+0x360>
 800a87a:	f04f 0b00 	mov.w	fp, #0
 800a87e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a882:	f104 021a 	add.w	r2, r4, #26
 800a886:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a888:	9306      	str	r3, [sp, #24]
 800a88a:	eba3 0309 	sub.w	r3, r3, r9
 800a88e:	455b      	cmp	r3, fp
 800a890:	dc31      	bgt.n	800a8f6 <_printf_float+0x36e>
 800a892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a894:	459a      	cmp	sl, r3
 800a896:	dc3a      	bgt.n	800a90e <_printf_float+0x386>
 800a898:	6823      	ldr	r3, [r4, #0]
 800a89a:	07da      	lsls	r2, r3, #31
 800a89c:	d437      	bmi.n	800a90e <_printf_float+0x386>
 800a89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a0:	ebaa 0903 	sub.w	r9, sl, r3
 800a8a4:	9b06      	ldr	r3, [sp, #24]
 800a8a6:	ebaa 0303 	sub.w	r3, sl, r3
 800a8aa:	4599      	cmp	r9, r3
 800a8ac:	bfa8      	it	ge
 800a8ae:	4699      	movge	r9, r3
 800a8b0:	f1b9 0f00 	cmp.w	r9, #0
 800a8b4:	dc33      	bgt.n	800a91e <_printf_float+0x396>
 800a8b6:	f04f 0800 	mov.w	r8, #0
 800a8ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a8be:	f104 0b1a 	add.w	fp, r4, #26
 800a8c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8c4:	ebaa 0303 	sub.w	r3, sl, r3
 800a8c8:	eba3 0309 	sub.w	r3, r3, r9
 800a8cc:	4543      	cmp	r3, r8
 800a8ce:	f77f af79 	ble.w	800a7c4 <_printf_float+0x23c>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	465a      	mov	r2, fp
 800a8d6:	4631      	mov	r1, r6
 800a8d8:	4628      	mov	r0, r5
 800a8da:	47b8      	blx	r7
 800a8dc:	3001      	adds	r0, #1
 800a8de:	f43f aeae 	beq.w	800a63e <_printf_float+0xb6>
 800a8e2:	f108 0801 	add.w	r8, r8, #1
 800a8e6:	e7ec      	b.n	800a8c2 <_printf_float+0x33a>
 800a8e8:	4642      	mov	r2, r8
 800a8ea:	4631      	mov	r1, r6
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	47b8      	blx	r7
 800a8f0:	3001      	adds	r0, #1
 800a8f2:	d1c2      	bne.n	800a87a <_printf_float+0x2f2>
 800a8f4:	e6a3      	b.n	800a63e <_printf_float+0xb6>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	9206      	str	r2, [sp, #24]
 800a8fe:	47b8      	blx	r7
 800a900:	3001      	adds	r0, #1
 800a902:	f43f ae9c 	beq.w	800a63e <_printf_float+0xb6>
 800a906:	9a06      	ldr	r2, [sp, #24]
 800a908:	f10b 0b01 	add.w	fp, fp, #1
 800a90c:	e7bb      	b.n	800a886 <_printf_float+0x2fe>
 800a90e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a912:	4631      	mov	r1, r6
 800a914:	4628      	mov	r0, r5
 800a916:	47b8      	blx	r7
 800a918:	3001      	adds	r0, #1
 800a91a:	d1c0      	bne.n	800a89e <_printf_float+0x316>
 800a91c:	e68f      	b.n	800a63e <_printf_float+0xb6>
 800a91e:	9a06      	ldr	r2, [sp, #24]
 800a920:	464b      	mov	r3, r9
 800a922:	4442      	add	r2, r8
 800a924:	4631      	mov	r1, r6
 800a926:	4628      	mov	r0, r5
 800a928:	47b8      	blx	r7
 800a92a:	3001      	adds	r0, #1
 800a92c:	d1c3      	bne.n	800a8b6 <_printf_float+0x32e>
 800a92e:	e686      	b.n	800a63e <_printf_float+0xb6>
 800a930:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a934:	f1ba 0f01 	cmp.w	sl, #1
 800a938:	dc01      	bgt.n	800a93e <_printf_float+0x3b6>
 800a93a:	07db      	lsls	r3, r3, #31
 800a93c:	d536      	bpl.n	800a9ac <_printf_float+0x424>
 800a93e:	2301      	movs	r3, #1
 800a940:	4642      	mov	r2, r8
 800a942:	4631      	mov	r1, r6
 800a944:	4628      	mov	r0, r5
 800a946:	47b8      	blx	r7
 800a948:	3001      	adds	r0, #1
 800a94a:	f43f ae78 	beq.w	800a63e <_printf_float+0xb6>
 800a94e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a952:	4631      	mov	r1, r6
 800a954:	4628      	mov	r0, r5
 800a956:	47b8      	blx	r7
 800a958:	3001      	adds	r0, #1
 800a95a:	f43f ae70 	beq.w	800a63e <_printf_float+0xb6>
 800a95e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a962:	2200      	movs	r2, #0
 800a964:	2300      	movs	r3, #0
 800a966:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a96a:	f7f6 f8d5 	bl	8000b18 <__aeabi_dcmpeq>
 800a96e:	b9c0      	cbnz	r0, 800a9a2 <_printf_float+0x41a>
 800a970:	4653      	mov	r3, sl
 800a972:	f108 0201 	add.w	r2, r8, #1
 800a976:	4631      	mov	r1, r6
 800a978:	4628      	mov	r0, r5
 800a97a:	47b8      	blx	r7
 800a97c:	3001      	adds	r0, #1
 800a97e:	d10c      	bne.n	800a99a <_printf_float+0x412>
 800a980:	e65d      	b.n	800a63e <_printf_float+0xb6>
 800a982:	2301      	movs	r3, #1
 800a984:	465a      	mov	r2, fp
 800a986:	4631      	mov	r1, r6
 800a988:	4628      	mov	r0, r5
 800a98a:	47b8      	blx	r7
 800a98c:	3001      	adds	r0, #1
 800a98e:	f43f ae56 	beq.w	800a63e <_printf_float+0xb6>
 800a992:	f108 0801 	add.w	r8, r8, #1
 800a996:	45d0      	cmp	r8, sl
 800a998:	dbf3      	blt.n	800a982 <_printf_float+0x3fa>
 800a99a:	464b      	mov	r3, r9
 800a99c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a9a0:	e6df      	b.n	800a762 <_printf_float+0x1da>
 800a9a2:	f04f 0800 	mov.w	r8, #0
 800a9a6:	f104 0b1a 	add.w	fp, r4, #26
 800a9aa:	e7f4      	b.n	800a996 <_printf_float+0x40e>
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	4642      	mov	r2, r8
 800a9b0:	e7e1      	b.n	800a976 <_printf_float+0x3ee>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	464a      	mov	r2, r9
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	47b8      	blx	r7
 800a9bc:	3001      	adds	r0, #1
 800a9be:	f43f ae3e 	beq.w	800a63e <_printf_float+0xb6>
 800a9c2:	f108 0801 	add.w	r8, r8, #1
 800a9c6:	68e3      	ldr	r3, [r4, #12]
 800a9c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a9ca:	1a5b      	subs	r3, r3, r1
 800a9cc:	4543      	cmp	r3, r8
 800a9ce:	dcf0      	bgt.n	800a9b2 <_printf_float+0x42a>
 800a9d0:	e6fc      	b.n	800a7cc <_printf_float+0x244>
 800a9d2:	f04f 0800 	mov.w	r8, #0
 800a9d6:	f104 0919 	add.w	r9, r4, #25
 800a9da:	e7f4      	b.n	800a9c6 <_printf_float+0x43e>

0800a9dc <_printf_common>:
 800a9dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9e0:	4616      	mov	r6, r2
 800a9e2:	4698      	mov	r8, r3
 800a9e4:	688a      	ldr	r2, [r1, #8]
 800a9e6:	690b      	ldr	r3, [r1, #16]
 800a9e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	bfb8      	it	lt
 800a9f0:	4613      	movlt	r3, r2
 800a9f2:	6033      	str	r3, [r6, #0]
 800a9f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a9f8:	4607      	mov	r7, r0
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	b10a      	cbz	r2, 800aa02 <_printf_common+0x26>
 800a9fe:	3301      	adds	r3, #1
 800aa00:	6033      	str	r3, [r6, #0]
 800aa02:	6823      	ldr	r3, [r4, #0]
 800aa04:	0699      	lsls	r1, r3, #26
 800aa06:	bf42      	ittt	mi
 800aa08:	6833      	ldrmi	r3, [r6, #0]
 800aa0a:	3302      	addmi	r3, #2
 800aa0c:	6033      	strmi	r3, [r6, #0]
 800aa0e:	6825      	ldr	r5, [r4, #0]
 800aa10:	f015 0506 	ands.w	r5, r5, #6
 800aa14:	d106      	bne.n	800aa24 <_printf_common+0x48>
 800aa16:	f104 0a19 	add.w	sl, r4, #25
 800aa1a:	68e3      	ldr	r3, [r4, #12]
 800aa1c:	6832      	ldr	r2, [r6, #0]
 800aa1e:	1a9b      	subs	r3, r3, r2
 800aa20:	42ab      	cmp	r3, r5
 800aa22:	dc26      	bgt.n	800aa72 <_printf_common+0x96>
 800aa24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aa28:	6822      	ldr	r2, [r4, #0]
 800aa2a:	3b00      	subs	r3, #0
 800aa2c:	bf18      	it	ne
 800aa2e:	2301      	movne	r3, #1
 800aa30:	0692      	lsls	r2, r2, #26
 800aa32:	d42b      	bmi.n	800aa8c <_printf_common+0xb0>
 800aa34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aa38:	4641      	mov	r1, r8
 800aa3a:	4638      	mov	r0, r7
 800aa3c:	47c8      	blx	r9
 800aa3e:	3001      	adds	r0, #1
 800aa40:	d01e      	beq.n	800aa80 <_printf_common+0xa4>
 800aa42:	6823      	ldr	r3, [r4, #0]
 800aa44:	6922      	ldr	r2, [r4, #16]
 800aa46:	f003 0306 	and.w	r3, r3, #6
 800aa4a:	2b04      	cmp	r3, #4
 800aa4c:	bf02      	ittt	eq
 800aa4e:	68e5      	ldreq	r5, [r4, #12]
 800aa50:	6833      	ldreq	r3, [r6, #0]
 800aa52:	1aed      	subeq	r5, r5, r3
 800aa54:	68a3      	ldr	r3, [r4, #8]
 800aa56:	bf0c      	ite	eq
 800aa58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa5c:	2500      	movne	r5, #0
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	bfc4      	itt	gt
 800aa62:	1a9b      	subgt	r3, r3, r2
 800aa64:	18ed      	addgt	r5, r5, r3
 800aa66:	2600      	movs	r6, #0
 800aa68:	341a      	adds	r4, #26
 800aa6a:	42b5      	cmp	r5, r6
 800aa6c:	d11a      	bne.n	800aaa4 <_printf_common+0xc8>
 800aa6e:	2000      	movs	r0, #0
 800aa70:	e008      	b.n	800aa84 <_printf_common+0xa8>
 800aa72:	2301      	movs	r3, #1
 800aa74:	4652      	mov	r2, sl
 800aa76:	4641      	mov	r1, r8
 800aa78:	4638      	mov	r0, r7
 800aa7a:	47c8      	blx	r9
 800aa7c:	3001      	adds	r0, #1
 800aa7e:	d103      	bne.n	800aa88 <_printf_common+0xac>
 800aa80:	f04f 30ff 	mov.w	r0, #4294967295
 800aa84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa88:	3501      	adds	r5, #1
 800aa8a:	e7c6      	b.n	800aa1a <_printf_common+0x3e>
 800aa8c:	18e1      	adds	r1, r4, r3
 800aa8e:	1c5a      	adds	r2, r3, #1
 800aa90:	2030      	movs	r0, #48	@ 0x30
 800aa92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aa96:	4422      	add	r2, r4
 800aa98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aa9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aaa0:	3302      	adds	r3, #2
 800aaa2:	e7c7      	b.n	800aa34 <_printf_common+0x58>
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	4622      	mov	r2, r4
 800aaa8:	4641      	mov	r1, r8
 800aaaa:	4638      	mov	r0, r7
 800aaac:	47c8      	blx	r9
 800aaae:	3001      	adds	r0, #1
 800aab0:	d0e6      	beq.n	800aa80 <_printf_common+0xa4>
 800aab2:	3601      	adds	r6, #1
 800aab4:	e7d9      	b.n	800aa6a <_printf_common+0x8e>
	...

0800aab8 <_printf_i>:
 800aab8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aabc:	7e0f      	ldrb	r7, [r1, #24]
 800aabe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aac0:	2f78      	cmp	r7, #120	@ 0x78
 800aac2:	4691      	mov	r9, r2
 800aac4:	4680      	mov	r8, r0
 800aac6:	460c      	mov	r4, r1
 800aac8:	469a      	mov	sl, r3
 800aaca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aace:	d807      	bhi.n	800aae0 <_printf_i+0x28>
 800aad0:	2f62      	cmp	r7, #98	@ 0x62
 800aad2:	d80a      	bhi.n	800aaea <_printf_i+0x32>
 800aad4:	2f00      	cmp	r7, #0
 800aad6:	f000 80d2 	beq.w	800ac7e <_printf_i+0x1c6>
 800aada:	2f58      	cmp	r7, #88	@ 0x58
 800aadc:	f000 80b9 	beq.w	800ac52 <_printf_i+0x19a>
 800aae0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aae4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aae8:	e03a      	b.n	800ab60 <_printf_i+0xa8>
 800aaea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aaee:	2b15      	cmp	r3, #21
 800aaf0:	d8f6      	bhi.n	800aae0 <_printf_i+0x28>
 800aaf2:	a101      	add	r1, pc, #4	@ (adr r1, 800aaf8 <_printf_i+0x40>)
 800aaf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aaf8:	0800ab51 	.word	0x0800ab51
 800aafc:	0800ab65 	.word	0x0800ab65
 800ab00:	0800aae1 	.word	0x0800aae1
 800ab04:	0800aae1 	.word	0x0800aae1
 800ab08:	0800aae1 	.word	0x0800aae1
 800ab0c:	0800aae1 	.word	0x0800aae1
 800ab10:	0800ab65 	.word	0x0800ab65
 800ab14:	0800aae1 	.word	0x0800aae1
 800ab18:	0800aae1 	.word	0x0800aae1
 800ab1c:	0800aae1 	.word	0x0800aae1
 800ab20:	0800aae1 	.word	0x0800aae1
 800ab24:	0800ac65 	.word	0x0800ac65
 800ab28:	0800ab8f 	.word	0x0800ab8f
 800ab2c:	0800ac1f 	.word	0x0800ac1f
 800ab30:	0800aae1 	.word	0x0800aae1
 800ab34:	0800aae1 	.word	0x0800aae1
 800ab38:	0800ac87 	.word	0x0800ac87
 800ab3c:	0800aae1 	.word	0x0800aae1
 800ab40:	0800ab8f 	.word	0x0800ab8f
 800ab44:	0800aae1 	.word	0x0800aae1
 800ab48:	0800aae1 	.word	0x0800aae1
 800ab4c:	0800ac27 	.word	0x0800ac27
 800ab50:	6833      	ldr	r3, [r6, #0]
 800ab52:	1d1a      	adds	r2, r3, #4
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6032      	str	r2, [r6, #0]
 800ab58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ab5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ab60:	2301      	movs	r3, #1
 800ab62:	e09d      	b.n	800aca0 <_printf_i+0x1e8>
 800ab64:	6833      	ldr	r3, [r6, #0]
 800ab66:	6820      	ldr	r0, [r4, #0]
 800ab68:	1d19      	adds	r1, r3, #4
 800ab6a:	6031      	str	r1, [r6, #0]
 800ab6c:	0606      	lsls	r6, r0, #24
 800ab6e:	d501      	bpl.n	800ab74 <_printf_i+0xbc>
 800ab70:	681d      	ldr	r5, [r3, #0]
 800ab72:	e003      	b.n	800ab7c <_printf_i+0xc4>
 800ab74:	0645      	lsls	r5, r0, #25
 800ab76:	d5fb      	bpl.n	800ab70 <_printf_i+0xb8>
 800ab78:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ab7c:	2d00      	cmp	r5, #0
 800ab7e:	da03      	bge.n	800ab88 <_printf_i+0xd0>
 800ab80:	232d      	movs	r3, #45	@ 0x2d
 800ab82:	426d      	negs	r5, r5
 800ab84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab88:	4859      	ldr	r0, [pc, #356]	@ (800acf0 <_printf_i+0x238>)
 800ab8a:	230a      	movs	r3, #10
 800ab8c:	e011      	b.n	800abb2 <_printf_i+0xfa>
 800ab8e:	6821      	ldr	r1, [r4, #0]
 800ab90:	6833      	ldr	r3, [r6, #0]
 800ab92:	0608      	lsls	r0, r1, #24
 800ab94:	f853 5b04 	ldr.w	r5, [r3], #4
 800ab98:	d402      	bmi.n	800aba0 <_printf_i+0xe8>
 800ab9a:	0649      	lsls	r1, r1, #25
 800ab9c:	bf48      	it	mi
 800ab9e:	b2ad      	uxthmi	r5, r5
 800aba0:	2f6f      	cmp	r7, #111	@ 0x6f
 800aba2:	4853      	ldr	r0, [pc, #332]	@ (800acf0 <_printf_i+0x238>)
 800aba4:	6033      	str	r3, [r6, #0]
 800aba6:	bf14      	ite	ne
 800aba8:	230a      	movne	r3, #10
 800abaa:	2308      	moveq	r3, #8
 800abac:	2100      	movs	r1, #0
 800abae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800abb2:	6866      	ldr	r6, [r4, #4]
 800abb4:	60a6      	str	r6, [r4, #8]
 800abb6:	2e00      	cmp	r6, #0
 800abb8:	bfa2      	ittt	ge
 800abba:	6821      	ldrge	r1, [r4, #0]
 800abbc:	f021 0104 	bicge.w	r1, r1, #4
 800abc0:	6021      	strge	r1, [r4, #0]
 800abc2:	b90d      	cbnz	r5, 800abc8 <_printf_i+0x110>
 800abc4:	2e00      	cmp	r6, #0
 800abc6:	d04b      	beq.n	800ac60 <_printf_i+0x1a8>
 800abc8:	4616      	mov	r6, r2
 800abca:	fbb5 f1f3 	udiv	r1, r5, r3
 800abce:	fb03 5711 	mls	r7, r3, r1, r5
 800abd2:	5dc7      	ldrb	r7, [r0, r7]
 800abd4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800abd8:	462f      	mov	r7, r5
 800abda:	42bb      	cmp	r3, r7
 800abdc:	460d      	mov	r5, r1
 800abde:	d9f4      	bls.n	800abca <_printf_i+0x112>
 800abe0:	2b08      	cmp	r3, #8
 800abe2:	d10b      	bne.n	800abfc <_printf_i+0x144>
 800abe4:	6823      	ldr	r3, [r4, #0]
 800abe6:	07df      	lsls	r7, r3, #31
 800abe8:	d508      	bpl.n	800abfc <_printf_i+0x144>
 800abea:	6923      	ldr	r3, [r4, #16]
 800abec:	6861      	ldr	r1, [r4, #4]
 800abee:	4299      	cmp	r1, r3
 800abf0:	bfde      	ittt	le
 800abf2:	2330      	movle	r3, #48	@ 0x30
 800abf4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800abf8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800abfc:	1b92      	subs	r2, r2, r6
 800abfe:	6122      	str	r2, [r4, #16]
 800ac00:	f8cd a000 	str.w	sl, [sp]
 800ac04:	464b      	mov	r3, r9
 800ac06:	aa03      	add	r2, sp, #12
 800ac08:	4621      	mov	r1, r4
 800ac0a:	4640      	mov	r0, r8
 800ac0c:	f7ff fee6 	bl	800a9dc <_printf_common>
 800ac10:	3001      	adds	r0, #1
 800ac12:	d14a      	bne.n	800acaa <_printf_i+0x1f2>
 800ac14:	f04f 30ff 	mov.w	r0, #4294967295
 800ac18:	b004      	add	sp, #16
 800ac1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac1e:	6823      	ldr	r3, [r4, #0]
 800ac20:	f043 0320 	orr.w	r3, r3, #32
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	4833      	ldr	r0, [pc, #204]	@ (800acf4 <_printf_i+0x23c>)
 800ac28:	2778      	movs	r7, #120	@ 0x78
 800ac2a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ac2e:	6823      	ldr	r3, [r4, #0]
 800ac30:	6831      	ldr	r1, [r6, #0]
 800ac32:	061f      	lsls	r7, r3, #24
 800ac34:	f851 5b04 	ldr.w	r5, [r1], #4
 800ac38:	d402      	bmi.n	800ac40 <_printf_i+0x188>
 800ac3a:	065f      	lsls	r7, r3, #25
 800ac3c:	bf48      	it	mi
 800ac3e:	b2ad      	uxthmi	r5, r5
 800ac40:	6031      	str	r1, [r6, #0]
 800ac42:	07d9      	lsls	r1, r3, #31
 800ac44:	bf44      	itt	mi
 800ac46:	f043 0320 	orrmi.w	r3, r3, #32
 800ac4a:	6023      	strmi	r3, [r4, #0]
 800ac4c:	b11d      	cbz	r5, 800ac56 <_printf_i+0x19e>
 800ac4e:	2310      	movs	r3, #16
 800ac50:	e7ac      	b.n	800abac <_printf_i+0xf4>
 800ac52:	4827      	ldr	r0, [pc, #156]	@ (800acf0 <_printf_i+0x238>)
 800ac54:	e7e9      	b.n	800ac2a <_printf_i+0x172>
 800ac56:	6823      	ldr	r3, [r4, #0]
 800ac58:	f023 0320 	bic.w	r3, r3, #32
 800ac5c:	6023      	str	r3, [r4, #0]
 800ac5e:	e7f6      	b.n	800ac4e <_printf_i+0x196>
 800ac60:	4616      	mov	r6, r2
 800ac62:	e7bd      	b.n	800abe0 <_printf_i+0x128>
 800ac64:	6833      	ldr	r3, [r6, #0]
 800ac66:	6825      	ldr	r5, [r4, #0]
 800ac68:	6961      	ldr	r1, [r4, #20]
 800ac6a:	1d18      	adds	r0, r3, #4
 800ac6c:	6030      	str	r0, [r6, #0]
 800ac6e:	062e      	lsls	r6, r5, #24
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	d501      	bpl.n	800ac78 <_printf_i+0x1c0>
 800ac74:	6019      	str	r1, [r3, #0]
 800ac76:	e002      	b.n	800ac7e <_printf_i+0x1c6>
 800ac78:	0668      	lsls	r0, r5, #25
 800ac7a:	d5fb      	bpl.n	800ac74 <_printf_i+0x1bc>
 800ac7c:	8019      	strh	r1, [r3, #0]
 800ac7e:	2300      	movs	r3, #0
 800ac80:	6123      	str	r3, [r4, #16]
 800ac82:	4616      	mov	r6, r2
 800ac84:	e7bc      	b.n	800ac00 <_printf_i+0x148>
 800ac86:	6833      	ldr	r3, [r6, #0]
 800ac88:	1d1a      	adds	r2, r3, #4
 800ac8a:	6032      	str	r2, [r6, #0]
 800ac8c:	681e      	ldr	r6, [r3, #0]
 800ac8e:	6862      	ldr	r2, [r4, #4]
 800ac90:	2100      	movs	r1, #0
 800ac92:	4630      	mov	r0, r6
 800ac94:	f7f5 fac4 	bl	8000220 <memchr>
 800ac98:	b108      	cbz	r0, 800ac9e <_printf_i+0x1e6>
 800ac9a:	1b80      	subs	r0, r0, r6
 800ac9c:	6060      	str	r0, [r4, #4]
 800ac9e:	6863      	ldr	r3, [r4, #4]
 800aca0:	6123      	str	r3, [r4, #16]
 800aca2:	2300      	movs	r3, #0
 800aca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aca8:	e7aa      	b.n	800ac00 <_printf_i+0x148>
 800acaa:	6923      	ldr	r3, [r4, #16]
 800acac:	4632      	mov	r2, r6
 800acae:	4649      	mov	r1, r9
 800acb0:	4640      	mov	r0, r8
 800acb2:	47d0      	blx	sl
 800acb4:	3001      	adds	r0, #1
 800acb6:	d0ad      	beq.n	800ac14 <_printf_i+0x15c>
 800acb8:	6823      	ldr	r3, [r4, #0]
 800acba:	079b      	lsls	r3, r3, #30
 800acbc:	d413      	bmi.n	800ace6 <_printf_i+0x22e>
 800acbe:	68e0      	ldr	r0, [r4, #12]
 800acc0:	9b03      	ldr	r3, [sp, #12]
 800acc2:	4298      	cmp	r0, r3
 800acc4:	bfb8      	it	lt
 800acc6:	4618      	movlt	r0, r3
 800acc8:	e7a6      	b.n	800ac18 <_printf_i+0x160>
 800acca:	2301      	movs	r3, #1
 800accc:	4632      	mov	r2, r6
 800acce:	4649      	mov	r1, r9
 800acd0:	4640      	mov	r0, r8
 800acd2:	47d0      	blx	sl
 800acd4:	3001      	adds	r0, #1
 800acd6:	d09d      	beq.n	800ac14 <_printf_i+0x15c>
 800acd8:	3501      	adds	r5, #1
 800acda:	68e3      	ldr	r3, [r4, #12]
 800acdc:	9903      	ldr	r1, [sp, #12]
 800acde:	1a5b      	subs	r3, r3, r1
 800ace0:	42ab      	cmp	r3, r5
 800ace2:	dcf2      	bgt.n	800acca <_printf_i+0x212>
 800ace4:	e7eb      	b.n	800acbe <_printf_i+0x206>
 800ace6:	2500      	movs	r5, #0
 800ace8:	f104 0619 	add.w	r6, r4, #25
 800acec:	e7f5      	b.n	800acda <_printf_i+0x222>
 800acee:	bf00      	nop
 800acf0:	0800d02e 	.word	0x0800d02e
 800acf4:	0800d03f 	.word	0x0800d03f

0800acf8 <std>:
 800acf8:	2300      	movs	r3, #0
 800acfa:	b510      	push	{r4, lr}
 800acfc:	4604      	mov	r4, r0
 800acfe:	e9c0 3300 	strd	r3, r3, [r0]
 800ad02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad06:	6083      	str	r3, [r0, #8]
 800ad08:	8181      	strh	r1, [r0, #12]
 800ad0a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad0c:	81c2      	strh	r2, [r0, #14]
 800ad0e:	6183      	str	r3, [r0, #24]
 800ad10:	4619      	mov	r1, r3
 800ad12:	2208      	movs	r2, #8
 800ad14:	305c      	adds	r0, #92	@ 0x5c
 800ad16:	f000 f9e7 	bl	800b0e8 <memset>
 800ad1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad50 <std+0x58>)
 800ad1c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad54 <std+0x5c>)
 800ad20:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad22:	4b0d      	ldr	r3, [pc, #52]	@ (800ad58 <std+0x60>)
 800ad24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad26:	4b0d      	ldr	r3, [pc, #52]	@ (800ad5c <std+0x64>)
 800ad28:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ad60 <std+0x68>)
 800ad2c:	6224      	str	r4, [r4, #32]
 800ad2e:	429c      	cmp	r4, r3
 800ad30:	d006      	beq.n	800ad40 <std+0x48>
 800ad32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad36:	4294      	cmp	r4, r2
 800ad38:	d002      	beq.n	800ad40 <std+0x48>
 800ad3a:	33d0      	adds	r3, #208	@ 0xd0
 800ad3c:	429c      	cmp	r4, r3
 800ad3e:	d105      	bne.n	800ad4c <std+0x54>
 800ad40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad48:	f000 ba4a 	b.w	800b1e0 <__retarget_lock_init_recursive>
 800ad4c:	bd10      	pop	{r4, pc}
 800ad4e:	bf00      	nop
 800ad50:	0800af39 	.word	0x0800af39
 800ad54:	0800af5b 	.word	0x0800af5b
 800ad58:	0800af93 	.word	0x0800af93
 800ad5c:	0800afb7 	.word	0x0800afb7
 800ad60:	20001f18 	.word	0x20001f18

0800ad64 <stdio_exit_handler>:
 800ad64:	4a02      	ldr	r2, [pc, #8]	@ (800ad70 <stdio_exit_handler+0xc>)
 800ad66:	4903      	ldr	r1, [pc, #12]	@ (800ad74 <stdio_exit_handler+0x10>)
 800ad68:	4803      	ldr	r0, [pc, #12]	@ (800ad78 <stdio_exit_handler+0x14>)
 800ad6a:	f000 b869 	b.w	800ae40 <_fwalk_sglue>
 800ad6e:	bf00      	nop
 800ad70:	20000010 	.word	0x20000010
 800ad74:	0800cb31 	.word	0x0800cb31
 800ad78:	20000020 	.word	0x20000020

0800ad7c <cleanup_stdio>:
 800ad7c:	6841      	ldr	r1, [r0, #4]
 800ad7e:	4b0c      	ldr	r3, [pc, #48]	@ (800adb0 <cleanup_stdio+0x34>)
 800ad80:	4299      	cmp	r1, r3
 800ad82:	b510      	push	{r4, lr}
 800ad84:	4604      	mov	r4, r0
 800ad86:	d001      	beq.n	800ad8c <cleanup_stdio+0x10>
 800ad88:	f001 fed2 	bl	800cb30 <_fflush_r>
 800ad8c:	68a1      	ldr	r1, [r4, #8]
 800ad8e:	4b09      	ldr	r3, [pc, #36]	@ (800adb4 <cleanup_stdio+0x38>)
 800ad90:	4299      	cmp	r1, r3
 800ad92:	d002      	beq.n	800ad9a <cleanup_stdio+0x1e>
 800ad94:	4620      	mov	r0, r4
 800ad96:	f001 fecb 	bl	800cb30 <_fflush_r>
 800ad9a:	68e1      	ldr	r1, [r4, #12]
 800ad9c:	4b06      	ldr	r3, [pc, #24]	@ (800adb8 <cleanup_stdio+0x3c>)
 800ad9e:	4299      	cmp	r1, r3
 800ada0:	d004      	beq.n	800adac <cleanup_stdio+0x30>
 800ada2:	4620      	mov	r0, r4
 800ada4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ada8:	f001 bec2 	b.w	800cb30 <_fflush_r>
 800adac:	bd10      	pop	{r4, pc}
 800adae:	bf00      	nop
 800adb0:	20001f18 	.word	0x20001f18
 800adb4:	20001f80 	.word	0x20001f80
 800adb8:	20001fe8 	.word	0x20001fe8

0800adbc <global_stdio_init.part.0>:
 800adbc:	b510      	push	{r4, lr}
 800adbe:	4b0b      	ldr	r3, [pc, #44]	@ (800adec <global_stdio_init.part.0+0x30>)
 800adc0:	4c0b      	ldr	r4, [pc, #44]	@ (800adf0 <global_stdio_init.part.0+0x34>)
 800adc2:	4a0c      	ldr	r2, [pc, #48]	@ (800adf4 <global_stdio_init.part.0+0x38>)
 800adc4:	601a      	str	r2, [r3, #0]
 800adc6:	4620      	mov	r0, r4
 800adc8:	2200      	movs	r2, #0
 800adca:	2104      	movs	r1, #4
 800adcc:	f7ff ff94 	bl	800acf8 <std>
 800add0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800add4:	2201      	movs	r2, #1
 800add6:	2109      	movs	r1, #9
 800add8:	f7ff ff8e 	bl	800acf8 <std>
 800addc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ade0:	2202      	movs	r2, #2
 800ade2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ade6:	2112      	movs	r1, #18
 800ade8:	f7ff bf86 	b.w	800acf8 <std>
 800adec:	20002050 	.word	0x20002050
 800adf0:	20001f18 	.word	0x20001f18
 800adf4:	0800ad65 	.word	0x0800ad65

0800adf8 <__sfp_lock_acquire>:
 800adf8:	4801      	ldr	r0, [pc, #4]	@ (800ae00 <__sfp_lock_acquire+0x8>)
 800adfa:	f000 b9f2 	b.w	800b1e2 <__retarget_lock_acquire_recursive>
 800adfe:	bf00      	nop
 800ae00:	20002059 	.word	0x20002059

0800ae04 <__sfp_lock_release>:
 800ae04:	4801      	ldr	r0, [pc, #4]	@ (800ae0c <__sfp_lock_release+0x8>)
 800ae06:	f000 b9ed 	b.w	800b1e4 <__retarget_lock_release_recursive>
 800ae0a:	bf00      	nop
 800ae0c:	20002059 	.word	0x20002059

0800ae10 <__sinit>:
 800ae10:	b510      	push	{r4, lr}
 800ae12:	4604      	mov	r4, r0
 800ae14:	f7ff fff0 	bl	800adf8 <__sfp_lock_acquire>
 800ae18:	6a23      	ldr	r3, [r4, #32]
 800ae1a:	b11b      	cbz	r3, 800ae24 <__sinit+0x14>
 800ae1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae20:	f7ff bff0 	b.w	800ae04 <__sfp_lock_release>
 800ae24:	4b04      	ldr	r3, [pc, #16]	@ (800ae38 <__sinit+0x28>)
 800ae26:	6223      	str	r3, [r4, #32]
 800ae28:	4b04      	ldr	r3, [pc, #16]	@ (800ae3c <__sinit+0x2c>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d1f5      	bne.n	800ae1c <__sinit+0xc>
 800ae30:	f7ff ffc4 	bl	800adbc <global_stdio_init.part.0>
 800ae34:	e7f2      	b.n	800ae1c <__sinit+0xc>
 800ae36:	bf00      	nop
 800ae38:	0800ad7d 	.word	0x0800ad7d
 800ae3c:	20002050 	.word	0x20002050

0800ae40 <_fwalk_sglue>:
 800ae40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae44:	4607      	mov	r7, r0
 800ae46:	4688      	mov	r8, r1
 800ae48:	4614      	mov	r4, r2
 800ae4a:	2600      	movs	r6, #0
 800ae4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae50:	f1b9 0901 	subs.w	r9, r9, #1
 800ae54:	d505      	bpl.n	800ae62 <_fwalk_sglue+0x22>
 800ae56:	6824      	ldr	r4, [r4, #0]
 800ae58:	2c00      	cmp	r4, #0
 800ae5a:	d1f7      	bne.n	800ae4c <_fwalk_sglue+0xc>
 800ae5c:	4630      	mov	r0, r6
 800ae5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae62:	89ab      	ldrh	r3, [r5, #12]
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d907      	bls.n	800ae78 <_fwalk_sglue+0x38>
 800ae68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae6c:	3301      	adds	r3, #1
 800ae6e:	d003      	beq.n	800ae78 <_fwalk_sglue+0x38>
 800ae70:	4629      	mov	r1, r5
 800ae72:	4638      	mov	r0, r7
 800ae74:	47c0      	blx	r8
 800ae76:	4306      	orrs	r6, r0
 800ae78:	3568      	adds	r5, #104	@ 0x68
 800ae7a:	e7e9      	b.n	800ae50 <_fwalk_sglue+0x10>

0800ae7c <_puts_r>:
 800ae7c:	6a03      	ldr	r3, [r0, #32]
 800ae7e:	b570      	push	{r4, r5, r6, lr}
 800ae80:	6884      	ldr	r4, [r0, #8]
 800ae82:	4605      	mov	r5, r0
 800ae84:	460e      	mov	r6, r1
 800ae86:	b90b      	cbnz	r3, 800ae8c <_puts_r+0x10>
 800ae88:	f7ff ffc2 	bl	800ae10 <__sinit>
 800ae8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ae8e:	07db      	lsls	r3, r3, #31
 800ae90:	d405      	bmi.n	800ae9e <_puts_r+0x22>
 800ae92:	89a3      	ldrh	r3, [r4, #12]
 800ae94:	0598      	lsls	r0, r3, #22
 800ae96:	d402      	bmi.n	800ae9e <_puts_r+0x22>
 800ae98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ae9a:	f000 f9a2 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800ae9e:	89a3      	ldrh	r3, [r4, #12]
 800aea0:	0719      	lsls	r1, r3, #28
 800aea2:	d502      	bpl.n	800aeaa <_puts_r+0x2e>
 800aea4:	6923      	ldr	r3, [r4, #16]
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d135      	bne.n	800af16 <_puts_r+0x9a>
 800aeaa:	4621      	mov	r1, r4
 800aeac:	4628      	mov	r0, r5
 800aeae:	f000 f8c5 	bl	800b03c <__swsetup_r>
 800aeb2:	b380      	cbz	r0, 800af16 <_puts_r+0x9a>
 800aeb4:	f04f 35ff 	mov.w	r5, #4294967295
 800aeb8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aeba:	07da      	lsls	r2, r3, #31
 800aebc:	d405      	bmi.n	800aeca <_puts_r+0x4e>
 800aebe:	89a3      	ldrh	r3, [r4, #12]
 800aec0:	059b      	lsls	r3, r3, #22
 800aec2:	d402      	bmi.n	800aeca <_puts_r+0x4e>
 800aec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aec6:	f000 f98d 	bl	800b1e4 <__retarget_lock_release_recursive>
 800aeca:	4628      	mov	r0, r5
 800aecc:	bd70      	pop	{r4, r5, r6, pc}
 800aece:	2b00      	cmp	r3, #0
 800aed0:	da04      	bge.n	800aedc <_puts_r+0x60>
 800aed2:	69a2      	ldr	r2, [r4, #24]
 800aed4:	429a      	cmp	r2, r3
 800aed6:	dc17      	bgt.n	800af08 <_puts_r+0x8c>
 800aed8:	290a      	cmp	r1, #10
 800aeda:	d015      	beq.n	800af08 <_puts_r+0x8c>
 800aedc:	6823      	ldr	r3, [r4, #0]
 800aede:	1c5a      	adds	r2, r3, #1
 800aee0:	6022      	str	r2, [r4, #0]
 800aee2:	7019      	strb	r1, [r3, #0]
 800aee4:	68a3      	ldr	r3, [r4, #8]
 800aee6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aeea:	3b01      	subs	r3, #1
 800aeec:	60a3      	str	r3, [r4, #8]
 800aeee:	2900      	cmp	r1, #0
 800aef0:	d1ed      	bne.n	800aece <_puts_r+0x52>
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	da11      	bge.n	800af1a <_puts_r+0x9e>
 800aef6:	4622      	mov	r2, r4
 800aef8:	210a      	movs	r1, #10
 800aefa:	4628      	mov	r0, r5
 800aefc:	f000 f85f 	bl	800afbe <__swbuf_r>
 800af00:	3001      	adds	r0, #1
 800af02:	d0d7      	beq.n	800aeb4 <_puts_r+0x38>
 800af04:	250a      	movs	r5, #10
 800af06:	e7d7      	b.n	800aeb8 <_puts_r+0x3c>
 800af08:	4622      	mov	r2, r4
 800af0a:	4628      	mov	r0, r5
 800af0c:	f000 f857 	bl	800afbe <__swbuf_r>
 800af10:	3001      	adds	r0, #1
 800af12:	d1e7      	bne.n	800aee4 <_puts_r+0x68>
 800af14:	e7ce      	b.n	800aeb4 <_puts_r+0x38>
 800af16:	3e01      	subs	r6, #1
 800af18:	e7e4      	b.n	800aee4 <_puts_r+0x68>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	1c5a      	adds	r2, r3, #1
 800af1e:	6022      	str	r2, [r4, #0]
 800af20:	220a      	movs	r2, #10
 800af22:	701a      	strb	r2, [r3, #0]
 800af24:	e7ee      	b.n	800af04 <_puts_r+0x88>
	...

0800af28 <puts>:
 800af28:	4b02      	ldr	r3, [pc, #8]	@ (800af34 <puts+0xc>)
 800af2a:	4601      	mov	r1, r0
 800af2c:	6818      	ldr	r0, [r3, #0]
 800af2e:	f7ff bfa5 	b.w	800ae7c <_puts_r>
 800af32:	bf00      	nop
 800af34:	2000001c 	.word	0x2000001c

0800af38 <__sread>:
 800af38:	b510      	push	{r4, lr}
 800af3a:	460c      	mov	r4, r1
 800af3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af40:	f000 f900 	bl	800b144 <_read_r>
 800af44:	2800      	cmp	r0, #0
 800af46:	bfab      	itete	ge
 800af48:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af4a:	89a3      	ldrhlt	r3, [r4, #12]
 800af4c:	181b      	addge	r3, r3, r0
 800af4e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af52:	bfac      	ite	ge
 800af54:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af56:	81a3      	strhlt	r3, [r4, #12]
 800af58:	bd10      	pop	{r4, pc}

0800af5a <__swrite>:
 800af5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af5e:	461f      	mov	r7, r3
 800af60:	898b      	ldrh	r3, [r1, #12]
 800af62:	05db      	lsls	r3, r3, #23
 800af64:	4605      	mov	r5, r0
 800af66:	460c      	mov	r4, r1
 800af68:	4616      	mov	r6, r2
 800af6a:	d505      	bpl.n	800af78 <__swrite+0x1e>
 800af6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af70:	2302      	movs	r3, #2
 800af72:	2200      	movs	r2, #0
 800af74:	f000 f8d4 	bl	800b120 <_lseek_r>
 800af78:	89a3      	ldrh	r3, [r4, #12]
 800af7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af7e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af82:	81a3      	strh	r3, [r4, #12]
 800af84:	4632      	mov	r2, r6
 800af86:	463b      	mov	r3, r7
 800af88:	4628      	mov	r0, r5
 800af8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af8e:	f000 b8eb 	b.w	800b168 <_write_r>

0800af92 <__sseek>:
 800af92:	b510      	push	{r4, lr}
 800af94:	460c      	mov	r4, r1
 800af96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af9a:	f000 f8c1 	bl	800b120 <_lseek_r>
 800af9e:	1c43      	adds	r3, r0, #1
 800afa0:	89a3      	ldrh	r3, [r4, #12]
 800afa2:	bf15      	itete	ne
 800afa4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800afa6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800afaa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800afae:	81a3      	strheq	r3, [r4, #12]
 800afb0:	bf18      	it	ne
 800afb2:	81a3      	strhne	r3, [r4, #12]
 800afb4:	bd10      	pop	{r4, pc}

0800afb6 <__sclose>:
 800afb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afba:	f000 b8a1 	b.w	800b100 <_close_r>

0800afbe <__swbuf_r>:
 800afbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afc0:	460e      	mov	r6, r1
 800afc2:	4614      	mov	r4, r2
 800afc4:	4605      	mov	r5, r0
 800afc6:	b118      	cbz	r0, 800afd0 <__swbuf_r+0x12>
 800afc8:	6a03      	ldr	r3, [r0, #32]
 800afca:	b90b      	cbnz	r3, 800afd0 <__swbuf_r+0x12>
 800afcc:	f7ff ff20 	bl	800ae10 <__sinit>
 800afd0:	69a3      	ldr	r3, [r4, #24]
 800afd2:	60a3      	str	r3, [r4, #8]
 800afd4:	89a3      	ldrh	r3, [r4, #12]
 800afd6:	071a      	lsls	r2, r3, #28
 800afd8:	d501      	bpl.n	800afde <__swbuf_r+0x20>
 800afda:	6923      	ldr	r3, [r4, #16]
 800afdc:	b943      	cbnz	r3, 800aff0 <__swbuf_r+0x32>
 800afde:	4621      	mov	r1, r4
 800afe0:	4628      	mov	r0, r5
 800afe2:	f000 f82b 	bl	800b03c <__swsetup_r>
 800afe6:	b118      	cbz	r0, 800aff0 <__swbuf_r+0x32>
 800afe8:	f04f 37ff 	mov.w	r7, #4294967295
 800afec:	4638      	mov	r0, r7
 800afee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aff0:	6823      	ldr	r3, [r4, #0]
 800aff2:	6922      	ldr	r2, [r4, #16]
 800aff4:	1a98      	subs	r0, r3, r2
 800aff6:	6963      	ldr	r3, [r4, #20]
 800aff8:	b2f6      	uxtb	r6, r6
 800affa:	4283      	cmp	r3, r0
 800affc:	4637      	mov	r7, r6
 800affe:	dc05      	bgt.n	800b00c <__swbuf_r+0x4e>
 800b000:	4621      	mov	r1, r4
 800b002:	4628      	mov	r0, r5
 800b004:	f001 fd94 	bl	800cb30 <_fflush_r>
 800b008:	2800      	cmp	r0, #0
 800b00a:	d1ed      	bne.n	800afe8 <__swbuf_r+0x2a>
 800b00c:	68a3      	ldr	r3, [r4, #8]
 800b00e:	3b01      	subs	r3, #1
 800b010:	60a3      	str	r3, [r4, #8]
 800b012:	6823      	ldr	r3, [r4, #0]
 800b014:	1c5a      	adds	r2, r3, #1
 800b016:	6022      	str	r2, [r4, #0]
 800b018:	701e      	strb	r6, [r3, #0]
 800b01a:	6962      	ldr	r2, [r4, #20]
 800b01c:	1c43      	adds	r3, r0, #1
 800b01e:	429a      	cmp	r2, r3
 800b020:	d004      	beq.n	800b02c <__swbuf_r+0x6e>
 800b022:	89a3      	ldrh	r3, [r4, #12]
 800b024:	07db      	lsls	r3, r3, #31
 800b026:	d5e1      	bpl.n	800afec <__swbuf_r+0x2e>
 800b028:	2e0a      	cmp	r6, #10
 800b02a:	d1df      	bne.n	800afec <__swbuf_r+0x2e>
 800b02c:	4621      	mov	r1, r4
 800b02e:	4628      	mov	r0, r5
 800b030:	f001 fd7e 	bl	800cb30 <_fflush_r>
 800b034:	2800      	cmp	r0, #0
 800b036:	d0d9      	beq.n	800afec <__swbuf_r+0x2e>
 800b038:	e7d6      	b.n	800afe8 <__swbuf_r+0x2a>
	...

0800b03c <__swsetup_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	4b29      	ldr	r3, [pc, #164]	@ (800b0e4 <__swsetup_r+0xa8>)
 800b040:	4605      	mov	r5, r0
 800b042:	6818      	ldr	r0, [r3, #0]
 800b044:	460c      	mov	r4, r1
 800b046:	b118      	cbz	r0, 800b050 <__swsetup_r+0x14>
 800b048:	6a03      	ldr	r3, [r0, #32]
 800b04a:	b90b      	cbnz	r3, 800b050 <__swsetup_r+0x14>
 800b04c:	f7ff fee0 	bl	800ae10 <__sinit>
 800b050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b054:	0719      	lsls	r1, r3, #28
 800b056:	d422      	bmi.n	800b09e <__swsetup_r+0x62>
 800b058:	06da      	lsls	r2, r3, #27
 800b05a:	d407      	bmi.n	800b06c <__swsetup_r+0x30>
 800b05c:	2209      	movs	r2, #9
 800b05e:	602a      	str	r2, [r5, #0]
 800b060:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b064:	81a3      	strh	r3, [r4, #12]
 800b066:	f04f 30ff 	mov.w	r0, #4294967295
 800b06a:	e033      	b.n	800b0d4 <__swsetup_r+0x98>
 800b06c:	0758      	lsls	r0, r3, #29
 800b06e:	d512      	bpl.n	800b096 <__swsetup_r+0x5a>
 800b070:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b072:	b141      	cbz	r1, 800b086 <__swsetup_r+0x4a>
 800b074:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b078:	4299      	cmp	r1, r3
 800b07a:	d002      	beq.n	800b082 <__swsetup_r+0x46>
 800b07c:	4628      	mov	r0, r5
 800b07e:	f000 ff0f 	bl	800bea0 <_free_r>
 800b082:	2300      	movs	r3, #0
 800b084:	6363      	str	r3, [r4, #52]	@ 0x34
 800b086:	89a3      	ldrh	r3, [r4, #12]
 800b088:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b08c:	81a3      	strh	r3, [r4, #12]
 800b08e:	2300      	movs	r3, #0
 800b090:	6063      	str	r3, [r4, #4]
 800b092:	6923      	ldr	r3, [r4, #16]
 800b094:	6023      	str	r3, [r4, #0]
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	f043 0308 	orr.w	r3, r3, #8
 800b09c:	81a3      	strh	r3, [r4, #12]
 800b09e:	6923      	ldr	r3, [r4, #16]
 800b0a0:	b94b      	cbnz	r3, 800b0b6 <__swsetup_r+0x7a>
 800b0a2:	89a3      	ldrh	r3, [r4, #12]
 800b0a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b0a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0ac:	d003      	beq.n	800b0b6 <__swsetup_r+0x7a>
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	f001 fd8b 	bl	800cbcc <__smakebuf_r>
 800b0b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0ba:	f013 0201 	ands.w	r2, r3, #1
 800b0be:	d00a      	beq.n	800b0d6 <__swsetup_r+0x9a>
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	60a2      	str	r2, [r4, #8]
 800b0c4:	6962      	ldr	r2, [r4, #20]
 800b0c6:	4252      	negs	r2, r2
 800b0c8:	61a2      	str	r2, [r4, #24]
 800b0ca:	6922      	ldr	r2, [r4, #16]
 800b0cc:	b942      	cbnz	r2, 800b0e0 <__swsetup_r+0xa4>
 800b0ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0d2:	d1c5      	bne.n	800b060 <__swsetup_r+0x24>
 800b0d4:	bd38      	pop	{r3, r4, r5, pc}
 800b0d6:	0799      	lsls	r1, r3, #30
 800b0d8:	bf58      	it	pl
 800b0da:	6962      	ldrpl	r2, [r4, #20]
 800b0dc:	60a2      	str	r2, [r4, #8]
 800b0de:	e7f4      	b.n	800b0ca <__swsetup_r+0x8e>
 800b0e0:	2000      	movs	r0, #0
 800b0e2:	e7f7      	b.n	800b0d4 <__swsetup_r+0x98>
 800b0e4:	2000001c 	.word	0x2000001c

0800b0e8 <memset>:
 800b0e8:	4402      	add	r2, r0
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d100      	bne.n	800b0f2 <memset+0xa>
 800b0f0:	4770      	bx	lr
 800b0f2:	f803 1b01 	strb.w	r1, [r3], #1
 800b0f6:	e7f9      	b.n	800b0ec <memset+0x4>

0800b0f8 <_localeconv_r>:
 800b0f8:	4800      	ldr	r0, [pc, #0]	@ (800b0fc <_localeconv_r+0x4>)
 800b0fa:	4770      	bx	lr
 800b0fc:	2000015c 	.word	0x2000015c

0800b100 <_close_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d06      	ldr	r5, [pc, #24]	@ (800b11c <_close_r+0x1c>)
 800b104:	2300      	movs	r3, #0
 800b106:	4604      	mov	r4, r0
 800b108:	4608      	mov	r0, r1
 800b10a:	602b      	str	r3, [r5, #0]
 800b10c:	f7f6 fdc4 	bl	8001c98 <_close>
 800b110:	1c43      	adds	r3, r0, #1
 800b112:	d102      	bne.n	800b11a <_close_r+0x1a>
 800b114:	682b      	ldr	r3, [r5, #0]
 800b116:	b103      	cbz	r3, 800b11a <_close_r+0x1a>
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	bd38      	pop	{r3, r4, r5, pc}
 800b11c:	20002054 	.word	0x20002054

0800b120 <_lseek_r>:
 800b120:	b538      	push	{r3, r4, r5, lr}
 800b122:	4d07      	ldr	r5, [pc, #28]	@ (800b140 <_lseek_r+0x20>)
 800b124:	4604      	mov	r4, r0
 800b126:	4608      	mov	r0, r1
 800b128:	4611      	mov	r1, r2
 800b12a:	2200      	movs	r2, #0
 800b12c:	602a      	str	r2, [r5, #0]
 800b12e:	461a      	mov	r2, r3
 800b130:	f7f6 fdd9 	bl	8001ce6 <_lseek>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d102      	bne.n	800b13e <_lseek_r+0x1e>
 800b138:	682b      	ldr	r3, [r5, #0]
 800b13a:	b103      	cbz	r3, 800b13e <_lseek_r+0x1e>
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	bd38      	pop	{r3, r4, r5, pc}
 800b140:	20002054 	.word	0x20002054

0800b144 <_read_r>:
 800b144:	b538      	push	{r3, r4, r5, lr}
 800b146:	4d07      	ldr	r5, [pc, #28]	@ (800b164 <_read_r+0x20>)
 800b148:	4604      	mov	r4, r0
 800b14a:	4608      	mov	r0, r1
 800b14c:	4611      	mov	r1, r2
 800b14e:	2200      	movs	r2, #0
 800b150:	602a      	str	r2, [r5, #0]
 800b152:	461a      	mov	r2, r3
 800b154:	f7f6 fd67 	bl	8001c26 <_read>
 800b158:	1c43      	adds	r3, r0, #1
 800b15a:	d102      	bne.n	800b162 <_read_r+0x1e>
 800b15c:	682b      	ldr	r3, [r5, #0]
 800b15e:	b103      	cbz	r3, 800b162 <_read_r+0x1e>
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	bd38      	pop	{r3, r4, r5, pc}
 800b164:	20002054 	.word	0x20002054

0800b168 <_write_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4d07      	ldr	r5, [pc, #28]	@ (800b188 <_write_r+0x20>)
 800b16c:	4604      	mov	r4, r0
 800b16e:	4608      	mov	r0, r1
 800b170:	4611      	mov	r1, r2
 800b172:	2200      	movs	r2, #0
 800b174:	602a      	str	r2, [r5, #0]
 800b176:	461a      	mov	r2, r3
 800b178:	f7f6 fd72 	bl	8001c60 <_write>
 800b17c:	1c43      	adds	r3, r0, #1
 800b17e:	d102      	bne.n	800b186 <_write_r+0x1e>
 800b180:	682b      	ldr	r3, [r5, #0]
 800b182:	b103      	cbz	r3, 800b186 <_write_r+0x1e>
 800b184:	6023      	str	r3, [r4, #0]
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	20002054 	.word	0x20002054

0800b18c <__errno>:
 800b18c:	4b01      	ldr	r3, [pc, #4]	@ (800b194 <__errno+0x8>)
 800b18e:	6818      	ldr	r0, [r3, #0]
 800b190:	4770      	bx	lr
 800b192:	bf00      	nop
 800b194:	2000001c 	.word	0x2000001c

0800b198 <__libc_init_array>:
 800b198:	b570      	push	{r4, r5, r6, lr}
 800b19a:	4d0d      	ldr	r5, [pc, #52]	@ (800b1d0 <__libc_init_array+0x38>)
 800b19c:	4c0d      	ldr	r4, [pc, #52]	@ (800b1d4 <__libc_init_array+0x3c>)
 800b19e:	1b64      	subs	r4, r4, r5
 800b1a0:	10a4      	asrs	r4, r4, #2
 800b1a2:	2600      	movs	r6, #0
 800b1a4:	42a6      	cmp	r6, r4
 800b1a6:	d109      	bne.n	800b1bc <__libc_init_array+0x24>
 800b1a8:	4d0b      	ldr	r5, [pc, #44]	@ (800b1d8 <__libc_init_array+0x40>)
 800b1aa:	4c0c      	ldr	r4, [pc, #48]	@ (800b1dc <__libc_init_array+0x44>)
 800b1ac:	f001 fe2c 	bl	800ce08 <_init>
 800b1b0:	1b64      	subs	r4, r4, r5
 800b1b2:	10a4      	asrs	r4, r4, #2
 800b1b4:	2600      	movs	r6, #0
 800b1b6:	42a6      	cmp	r6, r4
 800b1b8:	d105      	bne.n	800b1c6 <__libc_init_array+0x2e>
 800b1ba:	bd70      	pop	{r4, r5, r6, pc}
 800b1bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1c0:	4798      	blx	r3
 800b1c2:	3601      	adds	r6, #1
 800b1c4:	e7ee      	b.n	800b1a4 <__libc_init_array+0xc>
 800b1c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b1ca:	4798      	blx	r3
 800b1cc:	3601      	adds	r6, #1
 800b1ce:	e7f2      	b.n	800b1b6 <__libc_init_array+0x1e>
 800b1d0:	0800d398 	.word	0x0800d398
 800b1d4:	0800d398 	.word	0x0800d398
 800b1d8:	0800d398 	.word	0x0800d398
 800b1dc:	0800d39c 	.word	0x0800d39c

0800b1e0 <__retarget_lock_init_recursive>:
 800b1e0:	4770      	bx	lr

0800b1e2 <__retarget_lock_acquire_recursive>:
 800b1e2:	4770      	bx	lr

0800b1e4 <__retarget_lock_release_recursive>:
 800b1e4:	4770      	bx	lr

0800b1e6 <memcpy>:
 800b1e6:	440a      	add	r2, r1
 800b1e8:	4291      	cmp	r1, r2
 800b1ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1ee:	d100      	bne.n	800b1f2 <memcpy+0xc>
 800b1f0:	4770      	bx	lr
 800b1f2:	b510      	push	{r4, lr}
 800b1f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1fc:	4291      	cmp	r1, r2
 800b1fe:	d1f9      	bne.n	800b1f4 <memcpy+0xe>
 800b200:	bd10      	pop	{r4, pc}

0800b202 <quorem>:
 800b202:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b206:	6903      	ldr	r3, [r0, #16]
 800b208:	690c      	ldr	r4, [r1, #16]
 800b20a:	42a3      	cmp	r3, r4
 800b20c:	4607      	mov	r7, r0
 800b20e:	db7e      	blt.n	800b30e <quorem+0x10c>
 800b210:	3c01      	subs	r4, #1
 800b212:	f101 0814 	add.w	r8, r1, #20
 800b216:	00a3      	lsls	r3, r4, #2
 800b218:	f100 0514 	add.w	r5, r0, #20
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b222:	9301      	str	r3, [sp, #4]
 800b224:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b228:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b22c:	3301      	adds	r3, #1
 800b22e:	429a      	cmp	r2, r3
 800b230:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b234:	fbb2 f6f3 	udiv	r6, r2, r3
 800b238:	d32e      	bcc.n	800b298 <quorem+0x96>
 800b23a:	f04f 0a00 	mov.w	sl, #0
 800b23e:	46c4      	mov	ip, r8
 800b240:	46ae      	mov	lr, r5
 800b242:	46d3      	mov	fp, sl
 800b244:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b248:	b298      	uxth	r0, r3
 800b24a:	fb06 a000 	mla	r0, r6, r0, sl
 800b24e:	0c02      	lsrs	r2, r0, #16
 800b250:	0c1b      	lsrs	r3, r3, #16
 800b252:	fb06 2303 	mla	r3, r6, r3, r2
 800b256:	f8de 2000 	ldr.w	r2, [lr]
 800b25a:	b280      	uxth	r0, r0
 800b25c:	b292      	uxth	r2, r2
 800b25e:	1a12      	subs	r2, r2, r0
 800b260:	445a      	add	r2, fp
 800b262:	f8de 0000 	ldr.w	r0, [lr]
 800b266:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b26a:	b29b      	uxth	r3, r3
 800b26c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b270:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b274:	b292      	uxth	r2, r2
 800b276:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b27a:	45e1      	cmp	r9, ip
 800b27c:	f84e 2b04 	str.w	r2, [lr], #4
 800b280:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b284:	d2de      	bcs.n	800b244 <quorem+0x42>
 800b286:	9b00      	ldr	r3, [sp, #0]
 800b288:	58eb      	ldr	r3, [r5, r3]
 800b28a:	b92b      	cbnz	r3, 800b298 <quorem+0x96>
 800b28c:	9b01      	ldr	r3, [sp, #4]
 800b28e:	3b04      	subs	r3, #4
 800b290:	429d      	cmp	r5, r3
 800b292:	461a      	mov	r2, r3
 800b294:	d32f      	bcc.n	800b2f6 <quorem+0xf4>
 800b296:	613c      	str	r4, [r7, #16]
 800b298:	4638      	mov	r0, r7
 800b29a:	f001 f97b 	bl	800c594 <__mcmp>
 800b29e:	2800      	cmp	r0, #0
 800b2a0:	db25      	blt.n	800b2ee <quorem+0xec>
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	2000      	movs	r0, #0
 800b2a6:	f858 2b04 	ldr.w	r2, [r8], #4
 800b2aa:	f8d1 c000 	ldr.w	ip, [r1]
 800b2ae:	fa1f fe82 	uxth.w	lr, r2
 800b2b2:	fa1f f38c 	uxth.w	r3, ip
 800b2b6:	eba3 030e 	sub.w	r3, r3, lr
 800b2ba:	4403      	add	r3, r0
 800b2bc:	0c12      	lsrs	r2, r2, #16
 800b2be:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b2c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b2c6:	b29b      	uxth	r3, r3
 800b2c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2cc:	45c1      	cmp	r9, r8
 800b2ce:	f841 3b04 	str.w	r3, [r1], #4
 800b2d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b2d6:	d2e6      	bcs.n	800b2a6 <quorem+0xa4>
 800b2d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2e0:	b922      	cbnz	r2, 800b2ec <quorem+0xea>
 800b2e2:	3b04      	subs	r3, #4
 800b2e4:	429d      	cmp	r5, r3
 800b2e6:	461a      	mov	r2, r3
 800b2e8:	d30b      	bcc.n	800b302 <quorem+0x100>
 800b2ea:	613c      	str	r4, [r7, #16]
 800b2ec:	3601      	adds	r6, #1
 800b2ee:	4630      	mov	r0, r6
 800b2f0:	b003      	add	sp, #12
 800b2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f6:	6812      	ldr	r2, [r2, #0]
 800b2f8:	3b04      	subs	r3, #4
 800b2fa:	2a00      	cmp	r2, #0
 800b2fc:	d1cb      	bne.n	800b296 <quorem+0x94>
 800b2fe:	3c01      	subs	r4, #1
 800b300:	e7c6      	b.n	800b290 <quorem+0x8e>
 800b302:	6812      	ldr	r2, [r2, #0]
 800b304:	3b04      	subs	r3, #4
 800b306:	2a00      	cmp	r2, #0
 800b308:	d1ef      	bne.n	800b2ea <quorem+0xe8>
 800b30a:	3c01      	subs	r4, #1
 800b30c:	e7ea      	b.n	800b2e4 <quorem+0xe2>
 800b30e:	2000      	movs	r0, #0
 800b310:	e7ee      	b.n	800b2f0 <quorem+0xee>
 800b312:	0000      	movs	r0, r0
 800b314:	0000      	movs	r0, r0
	...

0800b318 <_dtoa_r>:
 800b318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b31c:	69c7      	ldr	r7, [r0, #28]
 800b31e:	b099      	sub	sp, #100	@ 0x64
 800b320:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b324:	ec55 4b10 	vmov	r4, r5, d0
 800b328:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b32a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b32c:	4683      	mov	fp, r0
 800b32e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b330:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b332:	b97f      	cbnz	r7, 800b354 <_dtoa_r+0x3c>
 800b334:	2010      	movs	r0, #16
 800b336:	f000 fdfd 	bl	800bf34 <malloc>
 800b33a:	4602      	mov	r2, r0
 800b33c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b340:	b920      	cbnz	r0, 800b34c <_dtoa_r+0x34>
 800b342:	4ba7      	ldr	r3, [pc, #668]	@ (800b5e0 <_dtoa_r+0x2c8>)
 800b344:	21ef      	movs	r1, #239	@ 0xef
 800b346:	48a7      	ldr	r0, [pc, #668]	@ (800b5e4 <_dtoa_r+0x2cc>)
 800b348:	f001 fcae 	bl	800cca8 <__assert_func>
 800b34c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b350:	6007      	str	r7, [r0, #0]
 800b352:	60c7      	str	r7, [r0, #12]
 800b354:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b358:	6819      	ldr	r1, [r3, #0]
 800b35a:	b159      	cbz	r1, 800b374 <_dtoa_r+0x5c>
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	604a      	str	r2, [r1, #4]
 800b360:	2301      	movs	r3, #1
 800b362:	4093      	lsls	r3, r2
 800b364:	608b      	str	r3, [r1, #8]
 800b366:	4658      	mov	r0, fp
 800b368:	f000 feda 	bl	800c120 <_Bfree>
 800b36c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b370:	2200      	movs	r2, #0
 800b372:	601a      	str	r2, [r3, #0]
 800b374:	1e2b      	subs	r3, r5, #0
 800b376:	bfb9      	ittee	lt
 800b378:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b37c:	9303      	strlt	r3, [sp, #12]
 800b37e:	2300      	movge	r3, #0
 800b380:	6033      	strge	r3, [r6, #0]
 800b382:	9f03      	ldr	r7, [sp, #12]
 800b384:	4b98      	ldr	r3, [pc, #608]	@ (800b5e8 <_dtoa_r+0x2d0>)
 800b386:	bfbc      	itt	lt
 800b388:	2201      	movlt	r2, #1
 800b38a:	6032      	strlt	r2, [r6, #0]
 800b38c:	43bb      	bics	r3, r7
 800b38e:	d112      	bne.n	800b3b6 <_dtoa_r+0x9e>
 800b390:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b392:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b396:	6013      	str	r3, [r2, #0]
 800b398:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b39c:	4323      	orrs	r3, r4
 800b39e:	f000 854d 	beq.w	800be3c <_dtoa_r+0xb24>
 800b3a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b5fc <_dtoa_r+0x2e4>
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	f000 854f 	beq.w	800be4c <_dtoa_r+0xb34>
 800b3ae:	f10a 0303 	add.w	r3, sl, #3
 800b3b2:	f000 bd49 	b.w	800be48 <_dtoa_r+0xb30>
 800b3b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	ec51 0b17 	vmov	r0, r1, d7
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b3c6:	f7f5 fba7 	bl	8000b18 <__aeabi_dcmpeq>
 800b3ca:	4680      	mov	r8, r0
 800b3cc:	b158      	cbz	r0, 800b3e6 <_dtoa_r+0xce>
 800b3ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	6013      	str	r3, [r2, #0]
 800b3d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3d6:	b113      	cbz	r3, 800b3de <_dtoa_r+0xc6>
 800b3d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b3da:	4b84      	ldr	r3, [pc, #528]	@ (800b5ec <_dtoa_r+0x2d4>)
 800b3dc:	6013      	str	r3, [r2, #0]
 800b3de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b600 <_dtoa_r+0x2e8>
 800b3e2:	f000 bd33 	b.w	800be4c <_dtoa_r+0xb34>
 800b3e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3ea:	aa16      	add	r2, sp, #88	@ 0x58
 800b3ec:	a917      	add	r1, sp, #92	@ 0x5c
 800b3ee:	4658      	mov	r0, fp
 800b3f0:	f001 f980 	bl	800c6f4 <__d2b>
 800b3f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b3f8:	4681      	mov	r9, r0
 800b3fa:	2e00      	cmp	r6, #0
 800b3fc:	d077      	beq.n	800b4ee <_dtoa_r+0x1d6>
 800b3fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b400:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b40c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b410:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b414:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b418:	4619      	mov	r1, r3
 800b41a:	2200      	movs	r2, #0
 800b41c:	4b74      	ldr	r3, [pc, #464]	@ (800b5f0 <_dtoa_r+0x2d8>)
 800b41e:	f7f4 ff5b 	bl	80002d8 <__aeabi_dsub>
 800b422:	a369      	add	r3, pc, #420	@ (adr r3, 800b5c8 <_dtoa_r+0x2b0>)
 800b424:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b428:	f7f5 f90e 	bl	8000648 <__aeabi_dmul>
 800b42c:	a368      	add	r3, pc, #416	@ (adr r3, 800b5d0 <_dtoa_r+0x2b8>)
 800b42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b432:	f7f4 ff53 	bl	80002dc <__adddf3>
 800b436:	4604      	mov	r4, r0
 800b438:	4630      	mov	r0, r6
 800b43a:	460d      	mov	r5, r1
 800b43c:	f7f5 f89a 	bl	8000574 <__aeabi_i2d>
 800b440:	a365      	add	r3, pc, #404	@ (adr r3, 800b5d8 <_dtoa_r+0x2c0>)
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f7f5 f8ff 	bl	8000648 <__aeabi_dmul>
 800b44a:	4602      	mov	r2, r0
 800b44c:	460b      	mov	r3, r1
 800b44e:	4620      	mov	r0, r4
 800b450:	4629      	mov	r1, r5
 800b452:	f7f4 ff43 	bl	80002dc <__adddf3>
 800b456:	4604      	mov	r4, r0
 800b458:	460d      	mov	r5, r1
 800b45a:	f7f5 fba5 	bl	8000ba8 <__aeabi_d2iz>
 800b45e:	2200      	movs	r2, #0
 800b460:	4607      	mov	r7, r0
 800b462:	2300      	movs	r3, #0
 800b464:	4620      	mov	r0, r4
 800b466:	4629      	mov	r1, r5
 800b468:	f7f5 fb60 	bl	8000b2c <__aeabi_dcmplt>
 800b46c:	b140      	cbz	r0, 800b480 <_dtoa_r+0x168>
 800b46e:	4638      	mov	r0, r7
 800b470:	f7f5 f880 	bl	8000574 <__aeabi_i2d>
 800b474:	4622      	mov	r2, r4
 800b476:	462b      	mov	r3, r5
 800b478:	f7f5 fb4e 	bl	8000b18 <__aeabi_dcmpeq>
 800b47c:	b900      	cbnz	r0, 800b480 <_dtoa_r+0x168>
 800b47e:	3f01      	subs	r7, #1
 800b480:	2f16      	cmp	r7, #22
 800b482:	d851      	bhi.n	800b528 <_dtoa_r+0x210>
 800b484:	4b5b      	ldr	r3, [pc, #364]	@ (800b5f4 <_dtoa_r+0x2dc>)
 800b486:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b492:	f7f5 fb4b 	bl	8000b2c <__aeabi_dcmplt>
 800b496:	2800      	cmp	r0, #0
 800b498:	d048      	beq.n	800b52c <_dtoa_r+0x214>
 800b49a:	3f01      	subs	r7, #1
 800b49c:	2300      	movs	r3, #0
 800b49e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b4a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b4a2:	1b9b      	subs	r3, r3, r6
 800b4a4:	1e5a      	subs	r2, r3, #1
 800b4a6:	bf44      	itt	mi
 800b4a8:	f1c3 0801 	rsbmi	r8, r3, #1
 800b4ac:	2300      	movmi	r3, #0
 800b4ae:	9208      	str	r2, [sp, #32]
 800b4b0:	bf54      	ite	pl
 800b4b2:	f04f 0800 	movpl.w	r8, #0
 800b4b6:	9308      	strmi	r3, [sp, #32]
 800b4b8:	2f00      	cmp	r7, #0
 800b4ba:	db39      	blt.n	800b530 <_dtoa_r+0x218>
 800b4bc:	9b08      	ldr	r3, [sp, #32]
 800b4be:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b4c0:	443b      	add	r3, r7
 800b4c2:	9308      	str	r3, [sp, #32]
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4ca:	2b09      	cmp	r3, #9
 800b4cc:	d864      	bhi.n	800b598 <_dtoa_r+0x280>
 800b4ce:	2b05      	cmp	r3, #5
 800b4d0:	bfc4      	itt	gt
 800b4d2:	3b04      	subgt	r3, #4
 800b4d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b4d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4d8:	f1a3 0302 	sub.w	r3, r3, #2
 800b4dc:	bfcc      	ite	gt
 800b4de:	2400      	movgt	r4, #0
 800b4e0:	2401      	movle	r4, #1
 800b4e2:	2b03      	cmp	r3, #3
 800b4e4:	d863      	bhi.n	800b5ae <_dtoa_r+0x296>
 800b4e6:	e8df f003 	tbb	[pc, r3]
 800b4ea:	372a      	.short	0x372a
 800b4ec:	5535      	.short	0x5535
 800b4ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b4f2:	441e      	add	r6, r3
 800b4f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b4f8:	2b20      	cmp	r3, #32
 800b4fa:	bfc1      	itttt	gt
 800b4fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b500:	409f      	lslgt	r7, r3
 800b502:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b506:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b50a:	bfd6      	itet	le
 800b50c:	f1c3 0320 	rsble	r3, r3, #32
 800b510:	ea47 0003 	orrgt.w	r0, r7, r3
 800b514:	fa04 f003 	lslle.w	r0, r4, r3
 800b518:	f7f5 f81c 	bl	8000554 <__aeabi_ui2d>
 800b51c:	2201      	movs	r2, #1
 800b51e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b522:	3e01      	subs	r6, #1
 800b524:	9214      	str	r2, [sp, #80]	@ 0x50
 800b526:	e777      	b.n	800b418 <_dtoa_r+0x100>
 800b528:	2301      	movs	r3, #1
 800b52a:	e7b8      	b.n	800b49e <_dtoa_r+0x186>
 800b52c:	9012      	str	r0, [sp, #72]	@ 0x48
 800b52e:	e7b7      	b.n	800b4a0 <_dtoa_r+0x188>
 800b530:	427b      	negs	r3, r7
 800b532:	930a      	str	r3, [sp, #40]	@ 0x28
 800b534:	2300      	movs	r3, #0
 800b536:	eba8 0807 	sub.w	r8, r8, r7
 800b53a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b53c:	e7c4      	b.n	800b4c8 <_dtoa_r+0x1b0>
 800b53e:	2300      	movs	r3, #0
 800b540:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b542:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b544:	2b00      	cmp	r3, #0
 800b546:	dc35      	bgt.n	800b5b4 <_dtoa_r+0x29c>
 800b548:	2301      	movs	r3, #1
 800b54a:	9300      	str	r3, [sp, #0]
 800b54c:	9307      	str	r3, [sp, #28]
 800b54e:	461a      	mov	r2, r3
 800b550:	920e      	str	r2, [sp, #56]	@ 0x38
 800b552:	e00b      	b.n	800b56c <_dtoa_r+0x254>
 800b554:	2301      	movs	r3, #1
 800b556:	e7f3      	b.n	800b540 <_dtoa_r+0x228>
 800b558:	2300      	movs	r3, #0
 800b55a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b55c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b55e:	18fb      	adds	r3, r7, r3
 800b560:	9300      	str	r3, [sp, #0]
 800b562:	3301      	adds	r3, #1
 800b564:	2b01      	cmp	r3, #1
 800b566:	9307      	str	r3, [sp, #28]
 800b568:	bfb8      	it	lt
 800b56a:	2301      	movlt	r3, #1
 800b56c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b570:	2100      	movs	r1, #0
 800b572:	2204      	movs	r2, #4
 800b574:	f102 0514 	add.w	r5, r2, #20
 800b578:	429d      	cmp	r5, r3
 800b57a:	d91f      	bls.n	800b5bc <_dtoa_r+0x2a4>
 800b57c:	6041      	str	r1, [r0, #4]
 800b57e:	4658      	mov	r0, fp
 800b580:	f000 fd8e 	bl	800c0a0 <_Balloc>
 800b584:	4682      	mov	sl, r0
 800b586:	2800      	cmp	r0, #0
 800b588:	d13c      	bne.n	800b604 <_dtoa_r+0x2ec>
 800b58a:	4b1b      	ldr	r3, [pc, #108]	@ (800b5f8 <_dtoa_r+0x2e0>)
 800b58c:	4602      	mov	r2, r0
 800b58e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b592:	e6d8      	b.n	800b346 <_dtoa_r+0x2e>
 800b594:	2301      	movs	r3, #1
 800b596:	e7e0      	b.n	800b55a <_dtoa_r+0x242>
 800b598:	2401      	movs	r4, #1
 800b59a:	2300      	movs	r3, #0
 800b59c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b59e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b5a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b5a4:	9300      	str	r3, [sp, #0]
 800b5a6:	9307      	str	r3, [sp, #28]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	2312      	movs	r3, #18
 800b5ac:	e7d0      	b.n	800b550 <_dtoa_r+0x238>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b5b2:	e7f5      	b.n	800b5a0 <_dtoa_r+0x288>
 800b5b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5b6:	9300      	str	r3, [sp, #0]
 800b5b8:	9307      	str	r3, [sp, #28]
 800b5ba:	e7d7      	b.n	800b56c <_dtoa_r+0x254>
 800b5bc:	3101      	adds	r1, #1
 800b5be:	0052      	lsls	r2, r2, #1
 800b5c0:	e7d8      	b.n	800b574 <_dtoa_r+0x25c>
 800b5c2:	bf00      	nop
 800b5c4:	f3af 8000 	nop.w
 800b5c8:	636f4361 	.word	0x636f4361
 800b5cc:	3fd287a7 	.word	0x3fd287a7
 800b5d0:	8b60c8b3 	.word	0x8b60c8b3
 800b5d4:	3fc68a28 	.word	0x3fc68a28
 800b5d8:	509f79fb 	.word	0x509f79fb
 800b5dc:	3fd34413 	.word	0x3fd34413
 800b5e0:	0800d05d 	.word	0x0800d05d
 800b5e4:	0800d074 	.word	0x0800d074
 800b5e8:	7ff00000 	.word	0x7ff00000
 800b5ec:	0800d02d 	.word	0x0800d02d
 800b5f0:	3ff80000 	.word	0x3ff80000
 800b5f4:	0800d170 	.word	0x0800d170
 800b5f8:	0800d0cc 	.word	0x0800d0cc
 800b5fc:	0800d059 	.word	0x0800d059
 800b600:	0800d02c 	.word	0x0800d02c
 800b604:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b608:	6018      	str	r0, [r3, #0]
 800b60a:	9b07      	ldr	r3, [sp, #28]
 800b60c:	2b0e      	cmp	r3, #14
 800b60e:	f200 80a4 	bhi.w	800b75a <_dtoa_r+0x442>
 800b612:	2c00      	cmp	r4, #0
 800b614:	f000 80a1 	beq.w	800b75a <_dtoa_r+0x442>
 800b618:	2f00      	cmp	r7, #0
 800b61a:	dd33      	ble.n	800b684 <_dtoa_r+0x36c>
 800b61c:	4bad      	ldr	r3, [pc, #692]	@ (800b8d4 <_dtoa_r+0x5bc>)
 800b61e:	f007 020f 	and.w	r2, r7, #15
 800b622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b626:	ed93 7b00 	vldr	d7, [r3]
 800b62a:	05f8      	lsls	r0, r7, #23
 800b62c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b630:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b634:	d516      	bpl.n	800b664 <_dtoa_r+0x34c>
 800b636:	4ba8      	ldr	r3, [pc, #672]	@ (800b8d8 <_dtoa_r+0x5c0>)
 800b638:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b63c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b640:	f7f5 f92c 	bl	800089c <__aeabi_ddiv>
 800b644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b648:	f004 040f 	and.w	r4, r4, #15
 800b64c:	2603      	movs	r6, #3
 800b64e:	4da2      	ldr	r5, [pc, #648]	@ (800b8d8 <_dtoa_r+0x5c0>)
 800b650:	b954      	cbnz	r4, 800b668 <_dtoa_r+0x350>
 800b652:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b656:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b65a:	f7f5 f91f 	bl	800089c <__aeabi_ddiv>
 800b65e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b662:	e028      	b.n	800b6b6 <_dtoa_r+0x39e>
 800b664:	2602      	movs	r6, #2
 800b666:	e7f2      	b.n	800b64e <_dtoa_r+0x336>
 800b668:	07e1      	lsls	r1, r4, #31
 800b66a:	d508      	bpl.n	800b67e <_dtoa_r+0x366>
 800b66c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b670:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b674:	f7f4 ffe8 	bl	8000648 <__aeabi_dmul>
 800b678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b67c:	3601      	adds	r6, #1
 800b67e:	1064      	asrs	r4, r4, #1
 800b680:	3508      	adds	r5, #8
 800b682:	e7e5      	b.n	800b650 <_dtoa_r+0x338>
 800b684:	f000 80d2 	beq.w	800b82c <_dtoa_r+0x514>
 800b688:	427c      	negs	r4, r7
 800b68a:	4b92      	ldr	r3, [pc, #584]	@ (800b8d4 <_dtoa_r+0x5bc>)
 800b68c:	4d92      	ldr	r5, [pc, #584]	@ (800b8d8 <_dtoa_r+0x5c0>)
 800b68e:	f004 020f 	and.w	r2, r4, #15
 800b692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b69a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b69e:	f7f4 ffd3 	bl	8000648 <__aeabi_dmul>
 800b6a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6a6:	1124      	asrs	r4, r4, #4
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	2602      	movs	r6, #2
 800b6ac:	2c00      	cmp	r4, #0
 800b6ae:	f040 80b2 	bne.w	800b816 <_dtoa_r+0x4fe>
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1d3      	bne.n	800b65e <_dtoa_r+0x346>
 800b6b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b6b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	f000 80b7 	beq.w	800b830 <_dtoa_r+0x518>
 800b6c2:	4b86      	ldr	r3, [pc, #536]	@ (800b8dc <_dtoa_r+0x5c4>)
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	f7f5 fa2f 	bl	8000b2c <__aeabi_dcmplt>
 800b6ce:	2800      	cmp	r0, #0
 800b6d0:	f000 80ae 	beq.w	800b830 <_dtoa_r+0x518>
 800b6d4:	9b07      	ldr	r3, [sp, #28]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 80aa 	beq.w	800b830 <_dtoa_r+0x518>
 800b6dc:	9b00      	ldr	r3, [sp, #0]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	dd37      	ble.n	800b752 <_dtoa_r+0x43a>
 800b6e2:	1e7b      	subs	r3, r7, #1
 800b6e4:	9304      	str	r3, [sp, #16]
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	4b7d      	ldr	r3, [pc, #500]	@ (800b8e0 <_dtoa_r+0x5c8>)
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	4629      	mov	r1, r5
 800b6ee:	f7f4 ffab 	bl	8000648 <__aeabi_dmul>
 800b6f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6f6:	9c00      	ldr	r4, [sp, #0]
 800b6f8:	3601      	adds	r6, #1
 800b6fa:	4630      	mov	r0, r6
 800b6fc:	f7f4 ff3a 	bl	8000574 <__aeabi_i2d>
 800b700:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b704:	f7f4 ffa0 	bl	8000648 <__aeabi_dmul>
 800b708:	4b76      	ldr	r3, [pc, #472]	@ (800b8e4 <_dtoa_r+0x5cc>)
 800b70a:	2200      	movs	r2, #0
 800b70c:	f7f4 fde6 	bl	80002dc <__adddf3>
 800b710:	4605      	mov	r5, r0
 800b712:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b716:	2c00      	cmp	r4, #0
 800b718:	f040 808d 	bne.w	800b836 <_dtoa_r+0x51e>
 800b71c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b720:	4b71      	ldr	r3, [pc, #452]	@ (800b8e8 <_dtoa_r+0x5d0>)
 800b722:	2200      	movs	r2, #0
 800b724:	f7f4 fdd8 	bl	80002d8 <__aeabi_dsub>
 800b728:	4602      	mov	r2, r0
 800b72a:	460b      	mov	r3, r1
 800b72c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b730:	462a      	mov	r2, r5
 800b732:	4633      	mov	r3, r6
 800b734:	f7f5 fa18 	bl	8000b68 <__aeabi_dcmpgt>
 800b738:	2800      	cmp	r0, #0
 800b73a:	f040 828b 	bne.w	800bc54 <_dtoa_r+0x93c>
 800b73e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b742:	462a      	mov	r2, r5
 800b744:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b748:	f7f5 f9f0 	bl	8000b2c <__aeabi_dcmplt>
 800b74c:	2800      	cmp	r0, #0
 800b74e:	f040 8128 	bne.w	800b9a2 <_dtoa_r+0x68a>
 800b752:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b756:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b75a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	f2c0 815a 	blt.w	800ba16 <_dtoa_r+0x6fe>
 800b762:	2f0e      	cmp	r7, #14
 800b764:	f300 8157 	bgt.w	800ba16 <_dtoa_r+0x6fe>
 800b768:	4b5a      	ldr	r3, [pc, #360]	@ (800b8d4 <_dtoa_r+0x5bc>)
 800b76a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b76e:	ed93 7b00 	vldr	d7, [r3]
 800b772:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b774:	2b00      	cmp	r3, #0
 800b776:	ed8d 7b00 	vstr	d7, [sp]
 800b77a:	da03      	bge.n	800b784 <_dtoa_r+0x46c>
 800b77c:	9b07      	ldr	r3, [sp, #28]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	f340 8101 	ble.w	800b986 <_dtoa_r+0x66e>
 800b784:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b788:	4656      	mov	r6, sl
 800b78a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b78e:	4620      	mov	r0, r4
 800b790:	4629      	mov	r1, r5
 800b792:	f7f5 f883 	bl	800089c <__aeabi_ddiv>
 800b796:	f7f5 fa07 	bl	8000ba8 <__aeabi_d2iz>
 800b79a:	4680      	mov	r8, r0
 800b79c:	f7f4 feea 	bl	8000574 <__aeabi_i2d>
 800b7a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a4:	f7f4 ff50 	bl	8000648 <__aeabi_dmul>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	4629      	mov	r1, r5
 800b7b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b7b4:	f7f4 fd90 	bl	80002d8 <__aeabi_dsub>
 800b7b8:	f806 4b01 	strb.w	r4, [r6], #1
 800b7bc:	9d07      	ldr	r5, [sp, #28]
 800b7be:	eba6 040a 	sub.w	r4, r6, sl
 800b7c2:	42a5      	cmp	r5, r4
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	f040 8117 	bne.w	800b9fa <_dtoa_r+0x6e2>
 800b7cc:	f7f4 fd86 	bl	80002dc <__adddf3>
 800b7d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	460d      	mov	r5, r1
 800b7d8:	f7f5 f9c6 	bl	8000b68 <__aeabi_dcmpgt>
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	f040 80f9 	bne.w	800b9d4 <_dtoa_r+0x6bc>
 800b7e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	4629      	mov	r1, r5
 800b7ea:	f7f5 f995 	bl	8000b18 <__aeabi_dcmpeq>
 800b7ee:	b118      	cbz	r0, 800b7f8 <_dtoa_r+0x4e0>
 800b7f0:	f018 0f01 	tst.w	r8, #1
 800b7f4:	f040 80ee 	bne.w	800b9d4 <_dtoa_r+0x6bc>
 800b7f8:	4649      	mov	r1, r9
 800b7fa:	4658      	mov	r0, fp
 800b7fc:	f000 fc90 	bl	800c120 <_Bfree>
 800b800:	2300      	movs	r3, #0
 800b802:	7033      	strb	r3, [r6, #0]
 800b804:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b806:	3701      	adds	r7, #1
 800b808:	601f      	str	r7, [r3, #0]
 800b80a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f000 831d 	beq.w	800be4c <_dtoa_r+0xb34>
 800b812:	601e      	str	r6, [r3, #0]
 800b814:	e31a      	b.n	800be4c <_dtoa_r+0xb34>
 800b816:	07e2      	lsls	r2, r4, #31
 800b818:	d505      	bpl.n	800b826 <_dtoa_r+0x50e>
 800b81a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b81e:	f7f4 ff13 	bl	8000648 <__aeabi_dmul>
 800b822:	3601      	adds	r6, #1
 800b824:	2301      	movs	r3, #1
 800b826:	1064      	asrs	r4, r4, #1
 800b828:	3508      	adds	r5, #8
 800b82a:	e73f      	b.n	800b6ac <_dtoa_r+0x394>
 800b82c:	2602      	movs	r6, #2
 800b82e:	e742      	b.n	800b6b6 <_dtoa_r+0x39e>
 800b830:	9c07      	ldr	r4, [sp, #28]
 800b832:	9704      	str	r7, [sp, #16]
 800b834:	e761      	b.n	800b6fa <_dtoa_r+0x3e2>
 800b836:	4b27      	ldr	r3, [pc, #156]	@ (800b8d4 <_dtoa_r+0x5bc>)
 800b838:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b83a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b83e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b842:	4454      	add	r4, sl
 800b844:	2900      	cmp	r1, #0
 800b846:	d053      	beq.n	800b8f0 <_dtoa_r+0x5d8>
 800b848:	4928      	ldr	r1, [pc, #160]	@ (800b8ec <_dtoa_r+0x5d4>)
 800b84a:	2000      	movs	r0, #0
 800b84c:	f7f5 f826 	bl	800089c <__aeabi_ddiv>
 800b850:	4633      	mov	r3, r6
 800b852:	462a      	mov	r2, r5
 800b854:	f7f4 fd40 	bl	80002d8 <__aeabi_dsub>
 800b858:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b85c:	4656      	mov	r6, sl
 800b85e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b862:	f7f5 f9a1 	bl	8000ba8 <__aeabi_d2iz>
 800b866:	4605      	mov	r5, r0
 800b868:	f7f4 fe84 	bl	8000574 <__aeabi_i2d>
 800b86c:	4602      	mov	r2, r0
 800b86e:	460b      	mov	r3, r1
 800b870:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b874:	f7f4 fd30 	bl	80002d8 <__aeabi_dsub>
 800b878:	3530      	adds	r5, #48	@ 0x30
 800b87a:	4602      	mov	r2, r0
 800b87c:	460b      	mov	r3, r1
 800b87e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b882:	f806 5b01 	strb.w	r5, [r6], #1
 800b886:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b88a:	f7f5 f94f 	bl	8000b2c <__aeabi_dcmplt>
 800b88e:	2800      	cmp	r0, #0
 800b890:	d171      	bne.n	800b976 <_dtoa_r+0x65e>
 800b892:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b896:	4911      	ldr	r1, [pc, #68]	@ (800b8dc <_dtoa_r+0x5c4>)
 800b898:	2000      	movs	r0, #0
 800b89a:	f7f4 fd1d 	bl	80002d8 <__aeabi_dsub>
 800b89e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b8a2:	f7f5 f943 	bl	8000b2c <__aeabi_dcmplt>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	f040 8095 	bne.w	800b9d6 <_dtoa_r+0x6be>
 800b8ac:	42a6      	cmp	r6, r4
 800b8ae:	f43f af50 	beq.w	800b752 <_dtoa_r+0x43a>
 800b8b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b8b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <_dtoa_r+0x5c8>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f7f4 fec5 	bl	8000648 <__aeabi_dmul>
 800b8be:	4b08      	ldr	r3, [pc, #32]	@ (800b8e0 <_dtoa_r+0x5c8>)
 800b8c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8ca:	f7f4 febd 	bl	8000648 <__aeabi_dmul>
 800b8ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8d2:	e7c4      	b.n	800b85e <_dtoa_r+0x546>
 800b8d4:	0800d170 	.word	0x0800d170
 800b8d8:	0800d148 	.word	0x0800d148
 800b8dc:	3ff00000 	.word	0x3ff00000
 800b8e0:	40240000 	.word	0x40240000
 800b8e4:	401c0000 	.word	0x401c0000
 800b8e8:	40140000 	.word	0x40140000
 800b8ec:	3fe00000 	.word	0x3fe00000
 800b8f0:	4631      	mov	r1, r6
 800b8f2:	4628      	mov	r0, r5
 800b8f4:	f7f4 fea8 	bl	8000648 <__aeabi_dmul>
 800b8f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b8fc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b8fe:	4656      	mov	r6, sl
 800b900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b904:	f7f5 f950 	bl	8000ba8 <__aeabi_d2iz>
 800b908:	4605      	mov	r5, r0
 800b90a:	f7f4 fe33 	bl	8000574 <__aeabi_i2d>
 800b90e:	4602      	mov	r2, r0
 800b910:	460b      	mov	r3, r1
 800b912:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b916:	f7f4 fcdf 	bl	80002d8 <__aeabi_dsub>
 800b91a:	3530      	adds	r5, #48	@ 0x30
 800b91c:	f806 5b01 	strb.w	r5, [r6], #1
 800b920:	4602      	mov	r2, r0
 800b922:	460b      	mov	r3, r1
 800b924:	42a6      	cmp	r6, r4
 800b926:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b92a:	f04f 0200 	mov.w	r2, #0
 800b92e:	d124      	bne.n	800b97a <_dtoa_r+0x662>
 800b930:	4bac      	ldr	r3, [pc, #688]	@ (800bbe4 <_dtoa_r+0x8cc>)
 800b932:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b936:	f7f4 fcd1 	bl	80002dc <__adddf3>
 800b93a:	4602      	mov	r2, r0
 800b93c:	460b      	mov	r3, r1
 800b93e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b942:	f7f5 f911 	bl	8000b68 <__aeabi_dcmpgt>
 800b946:	2800      	cmp	r0, #0
 800b948:	d145      	bne.n	800b9d6 <_dtoa_r+0x6be>
 800b94a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b94e:	49a5      	ldr	r1, [pc, #660]	@ (800bbe4 <_dtoa_r+0x8cc>)
 800b950:	2000      	movs	r0, #0
 800b952:	f7f4 fcc1 	bl	80002d8 <__aeabi_dsub>
 800b956:	4602      	mov	r2, r0
 800b958:	460b      	mov	r3, r1
 800b95a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b95e:	f7f5 f8e5 	bl	8000b2c <__aeabi_dcmplt>
 800b962:	2800      	cmp	r0, #0
 800b964:	f43f aef5 	beq.w	800b752 <_dtoa_r+0x43a>
 800b968:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b96a:	1e73      	subs	r3, r6, #1
 800b96c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b96e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b972:	2b30      	cmp	r3, #48	@ 0x30
 800b974:	d0f8      	beq.n	800b968 <_dtoa_r+0x650>
 800b976:	9f04      	ldr	r7, [sp, #16]
 800b978:	e73e      	b.n	800b7f8 <_dtoa_r+0x4e0>
 800b97a:	4b9b      	ldr	r3, [pc, #620]	@ (800bbe8 <_dtoa_r+0x8d0>)
 800b97c:	f7f4 fe64 	bl	8000648 <__aeabi_dmul>
 800b980:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b984:	e7bc      	b.n	800b900 <_dtoa_r+0x5e8>
 800b986:	d10c      	bne.n	800b9a2 <_dtoa_r+0x68a>
 800b988:	4b98      	ldr	r3, [pc, #608]	@ (800bbec <_dtoa_r+0x8d4>)
 800b98a:	2200      	movs	r2, #0
 800b98c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b990:	f7f4 fe5a 	bl	8000648 <__aeabi_dmul>
 800b994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b998:	f7f5 f8dc 	bl	8000b54 <__aeabi_dcmpge>
 800b99c:	2800      	cmp	r0, #0
 800b99e:	f000 8157 	beq.w	800bc50 <_dtoa_r+0x938>
 800b9a2:	2400      	movs	r4, #0
 800b9a4:	4625      	mov	r5, r4
 800b9a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9a8:	43db      	mvns	r3, r3
 800b9aa:	9304      	str	r3, [sp, #16]
 800b9ac:	4656      	mov	r6, sl
 800b9ae:	2700      	movs	r7, #0
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	4658      	mov	r0, fp
 800b9b4:	f000 fbb4 	bl	800c120 <_Bfree>
 800b9b8:	2d00      	cmp	r5, #0
 800b9ba:	d0dc      	beq.n	800b976 <_dtoa_r+0x65e>
 800b9bc:	b12f      	cbz	r7, 800b9ca <_dtoa_r+0x6b2>
 800b9be:	42af      	cmp	r7, r5
 800b9c0:	d003      	beq.n	800b9ca <_dtoa_r+0x6b2>
 800b9c2:	4639      	mov	r1, r7
 800b9c4:	4658      	mov	r0, fp
 800b9c6:	f000 fbab 	bl	800c120 <_Bfree>
 800b9ca:	4629      	mov	r1, r5
 800b9cc:	4658      	mov	r0, fp
 800b9ce:	f000 fba7 	bl	800c120 <_Bfree>
 800b9d2:	e7d0      	b.n	800b976 <_dtoa_r+0x65e>
 800b9d4:	9704      	str	r7, [sp, #16]
 800b9d6:	4633      	mov	r3, r6
 800b9d8:	461e      	mov	r6, r3
 800b9da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9de:	2a39      	cmp	r2, #57	@ 0x39
 800b9e0:	d107      	bne.n	800b9f2 <_dtoa_r+0x6da>
 800b9e2:	459a      	cmp	sl, r3
 800b9e4:	d1f8      	bne.n	800b9d8 <_dtoa_r+0x6c0>
 800b9e6:	9a04      	ldr	r2, [sp, #16]
 800b9e8:	3201      	adds	r2, #1
 800b9ea:	9204      	str	r2, [sp, #16]
 800b9ec:	2230      	movs	r2, #48	@ 0x30
 800b9ee:	f88a 2000 	strb.w	r2, [sl]
 800b9f2:	781a      	ldrb	r2, [r3, #0]
 800b9f4:	3201      	adds	r2, #1
 800b9f6:	701a      	strb	r2, [r3, #0]
 800b9f8:	e7bd      	b.n	800b976 <_dtoa_r+0x65e>
 800b9fa:	4b7b      	ldr	r3, [pc, #492]	@ (800bbe8 <_dtoa_r+0x8d0>)
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	f7f4 fe23 	bl	8000648 <__aeabi_dmul>
 800ba02:	2200      	movs	r2, #0
 800ba04:	2300      	movs	r3, #0
 800ba06:	4604      	mov	r4, r0
 800ba08:	460d      	mov	r5, r1
 800ba0a:	f7f5 f885 	bl	8000b18 <__aeabi_dcmpeq>
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	f43f aebb 	beq.w	800b78a <_dtoa_r+0x472>
 800ba14:	e6f0      	b.n	800b7f8 <_dtoa_r+0x4e0>
 800ba16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba18:	2a00      	cmp	r2, #0
 800ba1a:	f000 80db 	beq.w	800bbd4 <_dtoa_r+0x8bc>
 800ba1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba20:	2a01      	cmp	r2, #1
 800ba22:	f300 80bf 	bgt.w	800bba4 <_dtoa_r+0x88c>
 800ba26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ba28:	2a00      	cmp	r2, #0
 800ba2a:	f000 80b7 	beq.w	800bb9c <_dtoa_r+0x884>
 800ba2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ba34:	4646      	mov	r6, r8
 800ba36:	9a08      	ldr	r2, [sp, #32]
 800ba38:	2101      	movs	r1, #1
 800ba3a:	441a      	add	r2, r3
 800ba3c:	4658      	mov	r0, fp
 800ba3e:	4498      	add	r8, r3
 800ba40:	9208      	str	r2, [sp, #32]
 800ba42:	f000 fc21 	bl	800c288 <__i2b>
 800ba46:	4605      	mov	r5, r0
 800ba48:	b15e      	cbz	r6, 800ba62 <_dtoa_r+0x74a>
 800ba4a:	9b08      	ldr	r3, [sp, #32]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	dd08      	ble.n	800ba62 <_dtoa_r+0x74a>
 800ba50:	42b3      	cmp	r3, r6
 800ba52:	9a08      	ldr	r2, [sp, #32]
 800ba54:	bfa8      	it	ge
 800ba56:	4633      	movge	r3, r6
 800ba58:	eba8 0803 	sub.w	r8, r8, r3
 800ba5c:	1af6      	subs	r6, r6, r3
 800ba5e:	1ad3      	subs	r3, r2, r3
 800ba60:	9308      	str	r3, [sp, #32]
 800ba62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba64:	b1f3      	cbz	r3, 800baa4 <_dtoa_r+0x78c>
 800ba66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	f000 80b7 	beq.w	800bbdc <_dtoa_r+0x8c4>
 800ba6e:	b18c      	cbz	r4, 800ba94 <_dtoa_r+0x77c>
 800ba70:	4629      	mov	r1, r5
 800ba72:	4622      	mov	r2, r4
 800ba74:	4658      	mov	r0, fp
 800ba76:	f000 fcc7 	bl	800c408 <__pow5mult>
 800ba7a:	464a      	mov	r2, r9
 800ba7c:	4601      	mov	r1, r0
 800ba7e:	4605      	mov	r5, r0
 800ba80:	4658      	mov	r0, fp
 800ba82:	f000 fc17 	bl	800c2b4 <__multiply>
 800ba86:	4649      	mov	r1, r9
 800ba88:	9004      	str	r0, [sp, #16]
 800ba8a:	4658      	mov	r0, fp
 800ba8c:	f000 fb48 	bl	800c120 <_Bfree>
 800ba90:	9b04      	ldr	r3, [sp, #16]
 800ba92:	4699      	mov	r9, r3
 800ba94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba96:	1b1a      	subs	r2, r3, r4
 800ba98:	d004      	beq.n	800baa4 <_dtoa_r+0x78c>
 800ba9a:	4649      	mov	r1, r9
 800ba9c:	4658      	mov	r0, fp
 800ba9e:	f000 fcb3 	bl	800c408 <__pow5mult>
 800baa2:	4681      	mov	r9, r0
 800baa4:	2101      	movs	r1, #1
 800baa6:	4658      	mov	r0, fp
 800baa8:	f000 fbee 	bl	800c288 <__i2b>
 800baac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baae:	4604      	mov	r4, r0
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	f000 81cf 	beq.w	800be54 <_dtoa_r+0xb3c>
 800bab6:	461a      	mov	r2, r3
 800bab8:	4601      	mov	r1, r0
 800baba:	4658      	mov	r0, fp
 800babc:	f000 fca4 	bl	800c408 <__pow5mult>
 800bac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bac2:	2b01      	cmp	r3, #1
 800bac4:	4604      	mov	r4, r0
 800bac6:	f300 8095 	bgt.w	800bbf4 <_dtoa_r+0x8dc>
 800baca:	9b02      	ldr	r3, [sp, #8]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f040 8087 	bne.w	800bbe0 <_dtoa_r+0x8c8>
 800bad2:	9b03      	ldr	r3, [sp, #12]
 800bad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bad8:	2b00      	cmp	r3, #0
 800bada:	f040 8089 	bne.w	800bbf0 <_dtoa_r+0x8d8>
 800bade:	9b03      	ldr	r3, [sp, #12]
 800bae0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bae4:	0d1b      	lsrs	r3, r3, #20
 800bae6:	051b      	lsls	r3, r3, #20
 800bae8:	b12b      	cbz	r3, 800baf6 <_dtoa_r+0x7de>
 800baea:	9b08      	ldr	r3, [sp, #32]
 800baec:	3301      	adds	r3, #1
 800baee:	9308      	str	r3, [sp, #32]
 800baf0:	f108 0801 	add.w	r8, r8, #1
 800baf4:	2301      	movs	r3, #1
 800baf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800baf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	f000 81b0 	beq.w	800be60 <_dtoa_r+0xb48>
 800bb00:	6923      	ldr	r3, [r4, #16]
 800bb02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bb06:	6918      	ldr	r0, [r3, #16]
 800bb08:	f000 fb72 	bl	800c1f0 <__hi0bits>
 800bb0c:	f1c0 0020 	rsb	r0, r0, #32
 800bb10:	9b08      	ldr	r3, [sp, #32]
 800bb12:	4418      	add	r0, r3
 800bb14:	f010 001f 	ands.w	r0, r0, #31
 800bb18:	d077      	beq.n	800bc0a <_dtoa_r+0x8f2>
 800bb1a:	f1c0 0320 	rsb	r3, r0, #32
 800bb1e:	2b04      	cmp	r3, #4
 800bb20:	dd6b      	ble.n	800bbfa <_dtoa_r+0x8e2>
 800bb22:	9b08      	ldr	r3, [sp, #32]
 800bb24:	f1c0 001c 	rsb	r0, r0, #28
 800bb28:	4403      	add	r3, r0
 800bb2a:	4480      	add	r8, r0
 800bb2c:	4406      	add	r6, r0
 800bb2e:	9308      	str	r3, [sp, #32]
 800bb30:	f1b8 0f00 	cmp.w	r8, #0
 800bb34:	dd05      	ble.n	800bb42 <_dtoa_r+0x82a>
 800bb36:	4649      	mov	r1, r9
 800bb38:	4642      	mov	r2, r8
 800bb3a:	4658      	mov	r0, fp
 800bb3c:	f000 fcbe 	bl	800c4bc <__lshift>
 800bb40:	4681      	mov	r9, r0
 800bb42:	9b08      	ldr	r3, [sp, #32]
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	dd05      	ble.n	800bb54 <_dtoa_r+0x83c>
 800bb48:	4621      	mov	r1, r4
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	4658      	mov	r0, fp
 800bb4e:	f000 fcb5 	bl	800c4bc <__lshift>
 800bb52:	4604      	mov	r4, r0
 800bb54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d059      	beq.n	800bc0e <_dtoa_r+0x8f6>
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	4648      	mov	r0, r9
 800bb5e:	f000 fd19 	bl	800c594 <__mcmp>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	da53      	bge.n	800bc0e <_dtoa_r+0x8f6>
 800bb66:	1e7b      	subs	r3, r7, #1
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	4649      	mov	r1, r9
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	220a      	movs	r2, #10
 800bb70:	4658      	mov	r0, fp
 800bb72:	f000 faf7 	bl	800c164 <__multadd>
 800bb76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb78:	4681      	mov	r9, r0
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	f000 8172 	beq.w	800be64 <_dtoa_r+0xb4c>
 800bb80:	2300      	movs	r3, #0
 800bb82:	4629      	mov	r1, r5
 800bb84:	220a      	movs	r2, #10
 800bb86:	4658      	mov	r0, fp
 800bb88:	f000 faec 	bl	800c164 <__multadd>
 800bb8c:	9b00      	ldr	r3, [sp, #0]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	4605      	mov	r5, r0
 800bb92:	dc67      	bgt.n	800bc64 <_dtoa_r+0x94c>
 800bb94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb96:	2b02      	cmp	r3, #2
 800bb98:	dc41      	bgt.n	800bc1e <_dtoa_r+0x906>
 800bb9a:	e063      	b.n	800bc64 <_dtoa_r+0x94c>
 800bb9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bba2:	e746      	b.n	800ba32 <_dtoa_r+0x71a>
 800bba4:	9b07      	ldr	r3, [sp, #28]
 800bba6:	1e5c      	subs	r4, r3, #1
 800bba8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbaa:	42a3      	cmp	r3, r4
 800bbac:	bfbf      	itttt	lt
 800bbae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bbb0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bbb2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bbb4:	1ae3      	sublt	r3, r4, r3
 800bbb6:	bfb4      	ite	lt
 800bbb8:	18d2      	addlt	r2, r2, r3
 800bbba:	1b1c      	subge	r4, r3, r4
 800bbbc:	9b07      	ldr	r3, [sp, #28]
 800bbbe:	bfbc      	itt	lt
 800bbc0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bbc2:	2400      	movlt	r4, #0
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	bfb5      	itete	lt
 800bbc8:	eba8 0603 	sublt.w	r6, r8, r3
 800bbcc:	9b07      	ldrge	r3, [sp, #28]
 800bbce:	2300      	movlt	r3, #0
 800bbd0:	4646      	movge	r6, r8
 800bbd2:	e730      	b.n	800ba36 <_dtoa_r+0x71e>
 800bbd4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bbd6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bbd8:	4646      	mov	r6, r8
 800bbda:	e735      	b.n	800ba48 <_dtoa_r+0x730>
 800bbdc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbde:	e75c      	b.n	800ba9a <_dtoa_r+0x782>
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	e788      	b.n	800baf6 <_dtoa_r+0x7de>
 800bbe4:	3fe00000 	.word	0x3fe00000
 800bbe8:	40240000 	.word	0x40240000
 800bbec:	40140000 	.word	0x40140000
 800bbf0:	9b02      	ldr	r3, [sp, #8]
 800bbf2:	e780      	b.n	800baf6 <_dtoa_r+0x7de>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbf8:	e782      	b.n	800bb00 <_dtoa_r+0x7e8>
 800bbfa:	d099      	beq.n	800bb30 <_dtoa_r+0x818>
 800bbfc:	9a08      	ldr	r2, [sp, #32]
 800bbfe:	331c      	adds	r3, #28
 800bc00:	441a      	add	r2, r3
 800bc02:	4498      	add	r8, r3
 800bc04:	441e      	add	r6, r3
 800bc06:	9208      	str	r2, [sp, #32]
 800bc08:	e792      	b.n	800bb30 <_dtoa_r+0x818>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	e7f6      	b.n	800bbfc <_dtoa_r+0x8e4>
 800bc0e:	9b07      	ldr	r3, [sp, #28]
 800bc10:	9704      	str	r7, [sp, #16]
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	dc20      	bgt.n	800bc58 <_dtoa_r+0x940>
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc1a:	2b02      	cmp	r3, #2
 800bc1c:	dd1e      	ble.n	800bc5c <_dtoa_r+0x944>
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	f47f aec0 	bne.w	800b9a6 <_dtoa_r+0x68e>
 800bc26:	4621      	mov	r1, r4
 800bc28:	2205      	movs	r2, #5
 800bc2a:	4658      	mov	r0, fp
 800bc2c:	f000 fa9a 	bl	800c164 <__multadd>
 800bc30:	4601      	mov	r1, r0
 800bc32:	4604      	mov	r4, r0
 800bc34:	4648      	mov	r0, r9
 800bc36:	f000 fcad 	bl	800c594 <__mcmp>
 800bc3a:	2800      	cmp	r0, #0
 800bc3c:	f77f aeb3 	ble.w	800b9a6 <_dtoa_r+0x68e>
 800bc40:	4656      	mov	r6, sl
 800bc42:	2331      	movs	r3, #49	@ 0x31
 800bc44:	f806 3b01 	strb.w	r3, [r6], #1
 800bc48:	9b04      	ldr	r3, [sp, #16]
 800bc4a:	3301      	adds	r3, #1
 800bc4c:	9304      	str	r3, [sp, #16]
 800bc4e:	e6ae      	b.n	800b9ae <_dtoa_r+0x696>
 800bc50:	9c07      	ldr	r4, [sp, #28]
 800bc52:	9704      	str	r7, [sp, #16]
 800bc54:	4625      	mov	r5, r4
 800bc56:	e7f3      	b.n	800bc40 <_dtoa_r+0x928>
 800bc58:	9b07      	ldr	r3, [sp, #28]
 800bc5a:	9300      	str	r3, [sp, #0]
 800bc5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f000 8104 	beq.w	800be6c <_dtoa_r+0xb54>
 800bc64:	2e00      	cmp	r6, #0
 800bc66:	dd05      	ble.n	800bc74 <_dtoa_r+0x95c>
 800bc68:	4629      	mov	r1, r5
 800bc6a:	4632      	mov	r2, r6
 800bc6c:	4658      	mov	r0, fp
 800bc6e:	f000 fc25 	bl	800c4bc <__lshift>
 800bc72:	4605      	mov	r5, r0
 800bc74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d05a      	beq.n	800bd30 <_dtoa_r+0xa18>
 800bc7a:	6869      	ldr	r1, [r5, #4]
 800bc7c:	4658      	mov	r0, fp
 800bc7e:	f000 fa0f 	bl	800c0a0 <_Balloc>
 800bc82:	4606      	mov	r6, r0
 800bc84:	b928      	cbnz	r0, 800bc92 <_dtoa_r+0x97a>
 800bc86:	4b84      	ldr	r3, [pc, #528]	@ (800be98 <_dtoa_r+0xb80>)
 800bc88:	4602      	mov	r2, r0
 800bc8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc8e:	f7ff bb5a 	b.w	800b346 <_dtoa_r+0x2e>
 800bc92:	692a      	ldr	r2, [r5, #16]
 800bc94:	3202      	adds	r2, #2
 800bc96:	0092      	lsls	r2, r2, #2
 800bc98:	f105 010c 	add.w	r1, r5, #12
 800bc9c:	300c      	adds	r0, #12
 800bc9e:	f7ff faa2 	bl	800b1e6 <memcpy>
 800bca2:	2201      	movs	r2, #1
 800bca4:	4631      	mov	r1, r6
 800bca6:	4658      	mov	r0, fp
 800bca8:	f000 fc08 	bl	800c4bc <__lshift>
 800bcac:	f10a 0301 	add.w	r3, sl, #1
 800bcb0:	9307      	str	r3, [sp, #28]
 800bcb2:	9b00      	ldr	r3, [sp, #0]
 800bcb4:	4453      	add	r3, sl
 800bcb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bcb8:	9b02      	ldr	r3, [sp, #8]
 800bcba:	f003 0301 	and.w	r3, r3, #1
 800bcbe:	462f      	mov	r7, r5
 800bcc0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	9b07      	ldr	r3, [sp, #28]
 800bcc6:	4621      	mov	r1, r4
 800bcc8:	3b01      	subs	r3, #1
 800bcca:	4648      	mov	r0, r9
 800bccc:	9300      	str	r3, [sp, #0]
 800bcce:	f7ff fa98 	bl	800b202 <quorem>
 800bcd2:	4639      	mov	r1, r7
 800bcd4:	9002      	str	r0, [sp, #8]
 800bcd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bcda:	4648      	mov	r0, r9
 800bcdc:	f000 fc5a 	bl	800c594 <__mcmp>
 800bce0:	462a      	mov	r2, r5
 800bce2:	9008      	str	r0, [sp, #32]
 800bce4:	4621      	mov	r1, r4
 800bce6:	4658      	mov	r0, fp
 800bce8:	f000 fc70 	bl	800c5cc <__mdiff>
 800bcec:	68c2      	ldr	r2, [r0, #12]
 800bcee:	4606      	mov	r6, r0
 800bcf0:	bb02      	cbnz	r2, 800bd34 <_dtoa_r+0xa1c>
 800bcf2:	4601      	mov	r1, r0
 800bcf4:	4648      	mov	r0, r9
 800bcf6:	f000 fc4d 	bl	800c594 <__mcmp>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	4631      	mov	r1, r6
 800bcfe:	4658      	mov	r0, fp
 800bd00:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd02:	f000 fa0d 	bl	800c120 <_Bfree>
 800bd06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd0a:	9e07      	ldr	r6, [sp, #28]
 800bd0c:	ea43 0102 	orr.w	r1, r3, r2
 800bd10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd12:	4319      	orrs	r1, r3
 800bd14:	d110      	bne.n	800bd38 <_dtoa_r+0xa20>
 800bd16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd1a:	d029      	beq.n	800bd70 <_dtoa_r+0xa58>
 800bd1c:	9b08      	ldr	r3, [sp, #32]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	dd02      	ble.n	800bd28 <_dtoa_r+0xa10>
 800bd22:	9b02      	ldr	r3, [sp, #8]
 800bd24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bd28:	9b00      	ldr	r3, [sp, #0]
 800bd2a:	f883 8000 	strb.w	r8, [r3]
 800bd2e:	e63f      	b.n	800b9b0 <_dtoa_r+0x698>
 800bd30:	4628      	mov	r0, r5
 800bd32:	e7bb      	b.n	800bcac <_dtoa_r+0x994>
 800bd34:	2201      	movs	r2, #1
 800bd36:	e7e1      	b.n	800bcfc <_dtoa_r+0x9e4>
 800bd38:	9b08      	ldr	r3, [sp, #32]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	db04      	blt.n	800bd48 <_dtoa_r+0xa30>
 800bd3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd40:	430b      	orrs	r3, r1
 800bd42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bd44:	430b      	orrs	r3, r1
 800bd46:	d120      	bne.n	800bd8a <_dtoa_r+0xa72>
 800bd48:	2a00      	cmp	r2, #0
 800bd4a:	dded      	ble.n	800bd28 <_dtoa_r+0xa10>
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	2201      	movs	r2, #1
 800bd50:	4658      	mov	r0, fp
 800bd52:	f000 fbb3 	bl	800c4bc <__lshift>
 800bd56:	4621      	mov	r1, r4
 800bd58:	4681      	mov	r9, r0
 800bd5a:	f000 fc1b 	bl	800c594 <__mcmp>
 800bd5e:	2800      	cmp	r0, #0
 800bd60:	dc03      	bgt.n	800bd6a <_dtoa_r+0xa52>
 800bd62:	d1e1      	bne.n	800bd28 <_dtoa_r+0xa10>
 800bd64:	f018 0f01 	tst.w	r8, #1
 800bd68:	d0de      	beq.n	800bd28 <_dtoa_r+0xa10>
 800bd6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd6e:	d1d8      	bne.n	800bd22 <_dtoa_r+0xa0a>
 800bd70:	9a00      	ldr	r2, [sp, #0]
 800bd72:	2339      	movs	r3, #57	@ 0x39
 800bd74:	7013      	strb	r3, [r2, #0]
 800bd76:	4633      	mov	r3, r6
 800bd78:	461e      	mov	r6, r3
 800bd7a:	3b01      	subs	r3, #1
 800bd7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd80:	2a39      	cmp	r2, #57	@ 0x39
 800bd82:	d052      	beq.n	800be2a <_dtoa_r+0xb12>
 800bd84:	3201      	adds	r2, #1
 800bd86:	701a      	strb	r2, [r3, #0]
 800bd88:	e612      	b.n	800b9b0 <_dtoa_r+0x698>
 800bd8a:	2a00      	cmp	r2, #0
 800bd8c:	dd07      	ble.n	800bd9e <_dtoa_r+0xa86>
 800bd8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd92:	d0ed      	beq.n	800bd70 <_dtoa_r+0xa58>
 800bd94:	9a00      	ldr	r2, [sp, #0]
 800bd96:	f108 0301 	add.w	r3, r8, #1
 800bd9a:	7013      	strb	r3, [r2, #0]
 800bd9c:	e608      	b.n	800b9b0 <_dtoa_r+0x698>
 800bd9e:	9b07      	ldr	r3, [sp, #28]
 800bda0:	9a07      	ldr	r2, [sp, #28]
 800bda2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bda6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bda8:	4293      	cmp	r3, r2
 800bdaa:	d028      	beq.n	800bdfe <_dtoa_r+0xae6>
 800bdac:	4649      	mov	r1, r9
 800bdae:	2300      	movs	r3, #0
 800bdb0:	220a      	movs	r2, #10
 800bdb2:	4658      	mov	r0, fp
 800bdb4:	f000 f9d6 	bl	800c164 <__multadd>
 800bdb8:	42af      	cmp	r7, r5
 800bdba:	4681      	mov	r9, r0
 800bdbc:	f04f 0300 	mov.w	r3, #0
 800bdc0:	f04f 020a 	mov.w	r2, #10
 800bdc4:	4639      	mov	r1, r7
 800bdc6:	4658      	mov	r0, fp
 800bdc8:	d107      	bne.n	800bdda <_dtoa_r+0xac2>
 800bdca:	f000 f9cb 	bl	800c164 <__multadd>
 800bdce:	4607      	mov	r7, r0
 800bdd0:	4605      	mov	r5, r0
 800bdd2:	9b07      	ldr	r3, [sp, #28]
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	9307      	str	r3, [sp, #28]
 800bdd8:	e774      	b.n	800bcc4 <_dtoa_r+0x9ac>
 800bdda:	f000 f9c3 	bl	800c164 <__multadd>
 800bdde:	4629      	mov	r1, r5
 800bde0:	4607      	mov	r7, r0
 800bde2:	2300      	movs	r3, #0
 800bde4:	220a      	movs	r2, #10
 800bde6:	4658      	mov	r0, fp
 800bde8:	f000 f9bc 	bl	800c164 <__multadd>
 800bdec:	4605      	mov	r5, r0
 800bdee:	e7f0      	b.n	800bdd2 <_dtoa_r+0xaba>
 800bdf0:	9b00      	ldr	r3, [sp, #0]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	bfcc      	ite	gt
 800bdf6:	461e      	movgt	r6, r3
 800bdf8:	2601      	movle	r6, #1
 800bdfa:	4456      	add	r6, sl
 800bdfc:	2700      	movs	r7, #0
 800bdfe:	4649      	mov	r1, r9
 800be00:	2201      	movs	r2, #1
 800be02:	4658      	mov	r0, fp
 800be04:	f000 fb5a 	bl	800c4bc <__lshift>
 800be08:	4621      	mov	r1, r4
 800be0a:	4681      	mov	r9, r0
 800be0c:	f000 fbc2 	bl	800c594 <__mcmp>
 800be10:	2800      	cmp	r0, #0
 800be12:	dcb0      	bgt.n	800bd76 <_dtoa_r+0xa5e>
 800be14:	d102      	bne.n	800be1c <_dtoa_r+0xb04>
 800be16:	f018 0f01 	tst.w	r8, #1
 800be1a:	d1ac      	bne.n	800bd76 <_dtoa_r+0xa5e>
 800be1c:	4633      	mov	r3, r6
 800be1e:	461e      	mov	r6, r3
 800be20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be24:	2a30      	cmp	r2, #48	@ 0x30
 800be26:	d0fa      	beq.n	800be1e <_dtoa_r+0xb06>
 800be28:	e5c2      	b.n	800b9b0 <_dtoa_r+0x698>
 800be2a:	459a      	cmp	sl, r3
 800be2c:	d1a4      	bne.n	800bd78 <_dtoa_r+0xa60>
 800be2e:	9b04      	ldr	r3, [sp, #16]
 800be30:	3301      	adds	r3, #1
 800be32:	9304      	str	r3, [sp, #16]
 800be34:	2331      	movs	r3, #49	@ 0x31
 800be36:	f88a 3000 	strb.w	r3, [sl]
 800be3a:	e5b9      	b.n	800b9b0 <_dtoa_r+0x698>
 800be3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800be9c <_dtoa_r+0xb84>
 800be42:	b11b      	cbz	r3, 800be4c <_dtoa_r+0xb34>
 800be44:	f10a 0308 	add.w	r3, sl, #8
 800be48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800be4a:	6013      	str	r3, [r2, #0]
 800be4c:	4650      	mov	r0, sl
 800be4e:	b019      	add	sp, #100	@ 0x64
 800be50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be56:	2b01      	cmp	r3, #1
 800be58:	f77f ae37 	ble.w	800baca <_dtoa_r+0x7b2>
 800be5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be5e:	930a      	str	r3, [sp, #40]	@ 0x28
 800be60:	2001      	movs	r0, #1
 800be62:	e655      	b.n	800bb10 <_dtoa_r+0x7f8>
 800be64:	9b00      	ldr	r3, [sp, #0]
 800be66:	2b00      	cmp	r3, #0
 800be68:	f77f aed6 	ble.w	800bc18 <_dtoa_r+0x900>
 800be6c:	4656      	mov	r6, sl
 800be6e:	4621      	mov	r1, r4
 800be70:	4648      	mov	r0, r9
 800be72:	f7ff f9c6 	bl	800b202 <quorem>
 800be76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800be7a:	f806 8b01 	strb.w	r8, [r6], #1
 800be7e:	9b00      	ldr	r3, [sp, #0]
 800be80:	eba6 020a 	sub.w	r2, r6, sl
 800be84:	4293      	cmp	r3, r2
 800be86:	ddb3      	ble.n	800bdf0 <_dtoa_r+0xad8>
 800be88:	4649      	mov	r1, r9
 800be8a:	2300      	movs	r3, #0
 800be8c:	220a      	movs	r2, #10
 800be8e:	4658      	mov	r0, fp
 800be90:	f000 f968 	bl	800c164 <__multadd>
 800be94:	4681      	mov	r9, r0
 800be96:	e7ea      	b.n	800be6e <_dtoa_r+0xb56>
 800be98:	0800d0cc 	.word	0x0800d0cc
 800be9c:	0800d050 	.word	0x0800d050

0800bea0 <_free_r>:
 800bea0:	b538      	push	{r3, r4, r5, lr}
 800bea2:	4605      	mov	r5, r0
 800bea4:	2900      	cmp	r1, #0
 800bea6:	d041      	beq.n	800bf2c <_free_r+0x8c>
 800bea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800beac:	1f0c      	subs	r4, r1, #4
 800beae:	2b00      	cmp	r3, #0
 800beb0:	bfb8      	it	lt
 800beb2:	18e4      	addlt	r4, r4, r3
 800beb4:	f000 f8e8 	bl	800c088 <__malloc_lock>
 800beb8:	4a1d      	ldr	r2, [pc, #116]	@ (800bf30 <_free_r+0x90>)
 800beba:	6813      	ldr	r3, [r2, #0]
 800bebc:	b933      	cbnz	r3, 800becc <_free_r+0x2c>
 800bebe:	6063      	str	r3, [r4, #4]
 800bec0:	6014      	str	r4, [r2, #0]
 800bec2:	4628      	mov	r0, r5
 800bec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bec8:	f000 b8e4 	b.w	800c094 <__malloc_unlock>
 800becc:	42a3      	cmp	r3, r4
 800bece:	d908      	bls.n	800bee2 <_free_r+0x42>
 800bed0:	6820      	ldr	r0, [r4, #0]
 800bed2:	1821      	adds	r1, r4, r0
 800bed4:	428b      	cmp	r3, r1
 800bed6:	bf01      	itttt	eq
 800bed8:	6819      	ldreq	r1, [r3, #0]
 800beda:	685b      	ldreq	r3, [r3, #4]
 800bedc:	1809      	addeq	r1, r1, r0
 800bede:	6021      	streq	r1, [r4, #0]
 800bee0:	e7ed      	b.n	800bebe <_free_r+0x1e>
 800bee2:	461a      	mov	r2, r3
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	b10b      	cbz	r3, 800beec <_free_r+0x4c>
 800bee8:	42a3      	cmp	r3, r4
 800beea:	d9fa      	bls.n	800bee2 <_free_r+0x42>
 800beec:	6811      	ldr	r1, [r2, #0]
 800beee:	1850      	adds	r0, r2, r1
 800bef0:	42a0      	cmp	r0, r4
 800bef2:	d10b      	bne.n	800bf0c <_free_r+0x6c>
 800bef4:	6820      	ldr	r0, [r4, #0]
 800bef6:	4401      	add	r1, r0
 800bef8:	1850      	adds	r0, r2, r1
 800befa:	4283      	cmp	r3, r0
 800befc:	6011      	str	r1, [r2, #0]
 800befe:	d1e0      	bne.n	800bec2 <_free_r+0x22>
 800bf00:	6818      	ldr	r0, [r3, #0]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	6053      	str	r3, [r2, #4]
 800bf06:	4408      	add	r0, r1
 800bf08:	6010      	str	r0, [r2, #0]
 800bf0a:	e7da      	b.n	800bec2 <_free_r+0x22>
 800bf0c:	d902      	bls.n	800bf14 <_free_r+0x74>
 800bf0e:	230c      	movs	r3, #12
 800bf10:	602b      	str	r3, [r5, #0]
 800bf12:	e7d6      	b.n	800bec2 <_free_r+0x22>
 800bf14:	6820      	ldr	r0, [r4, #0]
 800bf16:	1821      	adds	r1, r4, r0
 800bf18:	428b      	cmp	r3, r1
 800bf1a:	bf04      	itt	eq
 800bf1c:	6819      	ldreq	r1, [r3, #0]
 800bf1e:	685b      	ldreq	r3, [r3, #4]
 800bf20:	6063      	str	r3, [r4, #4]
 800bf22:	bf04      	itt	eq
 800bf24:	1809      	addeq	r1, r1, r0
 800bf26:	6021      	streq	r1, [r4, #0]
 800bf28:	6054      	str	r4, [r2, #4]
 800bf2a:	e7ca      	b.n	800bec2 <_free_r+0x22>
 800bf2c:	bd38      	pop	{r3, r4, r5, pc}
 800bf2e:	bf00      	nop
 800bf30:	20002060 	.word	0x20002060

0800bf34 <malloc>:
 800bf34:	4b02      	ldr	r3, [pc, #8]	@ (800bf40 <malloc+0xc>)
 800bf36:	4601      	mov	r1, r0
 800bf38:	6818      	ldr	r0, [r3, #0]
 800bf3a:	f000 b825 	b.w	800bf88 <_malloc_r>
 800bf3e:	bf00      	nop
 800bf40:	2000001c 	.word	0x2000001c

0800bf44 <sbrk_aligned>:
 800bf44:	b570      	push	{r4, r5, r6, lr}
 800bf46:	4e0f      	ldr	r6, [pc, #60]	@ (800bf84 <sbrk_aligned+0x40>)
 800bf48:	460c      	mov	r4, r1
 800bf4a:	6831      	ldr	r1, [r6, #0]
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	b911      	cbnz	r1, 800bf56 <sbrk_aligned+0x12>
 800bf50:	f000 fe9a 	bl	800cc88 <_sbrk_r>
 800bf54:	6030      	str	r0, [r6, #0]
 800bf56:	4621      	mov	r1, r4
 800bf58:	4628      	mov	r0, r5
 800bf5a:	f000 fe95 	bl	800cc88 <_sbrk_r>
 800bf5e:	1c43      	adds	r3, r0, #1
 800bf60:	d103      	bne.n	800bf6a <sbrk_aligned+0x26>
 800bf62:	f04f 34ff 	mov.w	r4, #4294967295
 800bf66:	4620      	mov	r0, r4
 800bf68:	bd70      	pop	{r4, r5, r6, pc}
 800bf6a:	1cc4      	adds	r4, r0, #3
 800bf6c:	f024 0403 	bic.w	r4, r4, #3
 800bf70:	42a0      	cmp	r0, r4
 800bf72:	d0f8      	beq.n	800bf66 <sbrk_aligned+0x22>
 800bf74:	1a21      	subs	r1, r4, r0
 800bf76:	4628      	mov	r0, r5
 800bf78:	f000 fe86 	bl	800cc88 <_sbrk_r>
 800bf7c:	3001      	adds	r0, #1
 800bf7e:	d1f2      	bne.n	800bf66 <sbrk_aligned+0x22>
 800bf80:	e7ef      	b.n	800bf62 <sbrk_aligned+0x1e>
 800bf82:	bf00      	nop
 800bf84:	2000205c 	.word	0x2000205c

0800bf88 <_malloc_r>:
 800bf88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf8c:	1ccd      	adds	r5, r1, #3
 800bf8e:	f025 0503 	bic.w	r5, r5, #3
 800bf92:	3508      	adds	r5, #8
 800bf94:	2d0c      	cmp	r5, #12
 800bf96:	bf38      	it	cc
 800bf98:	250c      	movcc	r5, #12
 800bf9a:	2d00      	cmp	r5, #0
 800bf9c:	4606      	mov	r6, r0
 800bf9e:	db01      	blt.n	800bfa4 <_malloc_r+0x1c>
 800bfa0:	42a9      	cmp	r1, r5
 800bfa2:	d904      	bls.n	800bfae <_malloc_r+0x26>
 800bfa4:	230c      	movs	r3, #12
 800bfa6:	6033      	str	r3, [r6, #0]
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c084 <_malloc_r+0xfc>
 800bfb2:	f000 f869 	bl	800c088 <__malloc_lock>
 800bfb6:	f8d8 3000 	ldr.w	r3, [r8]
 800bfba:	461c      	mov	r4, r3
 800bfbc:	bb44      	cbnz	r4, 800c010 <_malloc_r+0x88>
 800bfbe:	4629      	mov	r1, r5
 800bfc0:	4630      	mov	r0, r6
 800bfc2:	f7ff ffbf 	bl	800bf44 <sbrk_aligned>
 800bfc6:	1c43      	adds	r3, r0, #1
 800bfc8:	4604      	mov	r4, r0
 800bfca:	d158      	bne.n	800c07e <_malloc_r+0xf6>
 800bfcc:	f8d8 4000 	ldr.w	r4, [r8]
 800bfd0:	4627      	mov	r7, r4
 800bfd2:	2f00      	cmp	r7, #0
 800bfd4:	d143      	bne.n	800c05e <_malloc_r+0xd6>
 800bfd6:	2c00      	cmp	r4, #0
 800bfd8:	d04b      	beq.n	800c072 <_malloc_r+0xea>
 800bfda:	6823      	ldr	r3, [r4, #0]
 800bfdc:	4639      	mov	r1, r7
 800bfde:	4630      	mov	r0, r6
 800bfe0:	eb04 0903 	add.w	r9, r4, r3
 800bfe4:	f000 fe50 	bl	800cc88 <_sbrk_r>
 800bfe8:	4581      	cmp	r9, r0
 800bfea:	d142      	bne.n	800c072 <_malloc_r+0xea>
 800bfec:	6821      	ldr	r1, [r4, #0]
 800bfee:	1a6d      	subs	r5, r5, r1
 800bff0:	4629      	mov	r1, r5
 800bff2:	4630      	mov	r0, r6
 800bff4:	f7ff ffa6 	bl	800bf44 <sbrk_aligned>
 800bff8:	3001      	adds	r0, #1
 800bffa:	d03a      	beq.n	800c072 <_malloc_r+0xea>
 800bffc:	6823      	ldr	r3, [r4, #0]
 800bffe:	442b      	add	r3, r5
 800c000:	6023      	str	r3, [r4, #0]
 800c002:	f8d8 3000 	ldr.w	r3, [r8]
 800c006:	685a      	ldr	r2, [r3, #4]
 800c008:	bb62      	cbnz	r2, 800c064 <_malloc_r+0xdc>
 800c00a:	f8c8 7000 	str.w	r7, [r8]
 800c00e:	e00f      	b.n	800c030 <_malloc_r+0xa8>
 800c010:	6822      	ldr	r2, [r4, #0]
 800c012:	1b52      	subs	r2, r2, r5
 800c014:	d420      	bmi.n	800c058 <_malloc_r+0xd0>
 800c016:	2a0b      	cmp	r2, #11
 800c018:	d917      	bls.n	800c04a <_malloc_r+0xc2>
 800c01a:	1961      	adds	r1, r4, r5
 800c01c:	42a3      	cmp	r3, r4
 800c01e:	6025      	str	r5, [r4, #0]
 800c020:	bf18      	it	ne
 800c022:	6059      	strne	r1, [r3, #4]
 800c024:	6863      	ldr	r3, [r4, #4]
 800c026:	bf08      	it	eq
 800c028:	f8c8 1000 	streq.w	r1, [r8]
 800c02c:	5162      	str	r2, [r4, r5]
 800c02e:	604b      	str	r3, [r1, #4]
 800c030:	4630      	mov	r0, r6
 800c032:	f000 f82f 	bl	800c094 <__malloc_unlock>
 800c036:	f104 000b 	add.w	r0, r4, #11
 800c03a:	1d23      	adds	r3, r4, #4
 800c03c:	f020 0007 	bic.w	r0, r0, #7
 800c040:	1ac2      	subs	r2, r0, r3
 800c042:	bf1c      	itt	ne
 800c044:	1a1b      	subne	r3, r3, r0
 800c046:	50a3      	strne	r3, [r4, r2]
 800c048:	e7af      	b.n	800bfaa <_malloc_r+0x22>
 800c04a:	6862      	ldr	r2, [r4, #4]
 800c04c:	42a3      	cmp	r3, r4
 800c04e:	bf0c      	ite	eq
 800c050:	f8c8 2000 	streq.w	r2, [r8]
 800c054:	605a      	strne	r2, [r3, #4]
 800c056:	e7eb      	b.n	800c030 <_malloc_r+0xa8>
 800c058:	4623      	mov	r3, r4
 800c05a:	6864      	ldr	r4, [r4, #4]
 800c05c:	e7ae      	b.n	800bfbc <_malloc_r+0x34>
 800c05e:	463c      	mov	r4, r7
 800c060:	687f      	ldr	r7, [r7, #4]
 800c062:	e7b6      	b.n	800bfd2 <_malloc_r+0x4a>
 800c064:	461a      	mov	r2, r3
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	42a3      	cmp	r3, r4
 800c06a:	d1fb      	bne.n	800c064 <_malloc_r+0xdc>
 800c06c:	2300      	movs	r3, #0
 800c06e:	6053      	str	r3, [r2, #4]
 800c070:	e7de      	b.n	800c030 <_malloc_r+0xa8>
 800c072:	230c      	movs	r3, #12
 800c074:	6033      	str	r3, [r6, #0]
 800c076:	4630      	mov	r0, r6
 800c078:	f000 f80c 	bl	800c094 <__malloc_unlock>
 800c07c:	e794      	b.n	800bfa8 <_malloc_r+0x20>
 800c07e:	6005      	str	r5, [r0, #0]
 800c080:	e7d6      	b.n	800c030 <_malloc_r+0xa8>
 800c082:	bf00      	nop
 800c084:	20002060 	.word	0x20002060

0800c088 <__malloc_lock>:
 800c088:	4801      	ldr	r0, [pc, #4]	@ (800c090 <__malloc_lock+0x8>)
 800c08a:	f7ff b8aa 	b.w	800b1e2 <__retarget_lock_acquire_recursive>
 800c08e:	bf00      	nop
 800c090:	20002058 	.word	0x20002058

0800c094 <__malloc_unlock>:
 800c094:	4801      	ldr	r0, [pc, #4]	@ (800c09c <__malloc_unlock+0x8>)
 800c096:	f7ff b8a5 	b.w	800b1e4 <__retarget_lock_release_recursive>
 800c09a:	bf00      	nop
 800c09c:	20002058 	.word	0x20002058

0800c0a0 <_Balloc>:
 800c0a0:	b570      	push	{r4, r5, r6, lr}
 800c0a2:	69c6      	ldr	r6, [r0, #28]
 800c0a4:	4604      	mov	r4, r0
 800c0a6:	460d      	mov	r5, r1
 800c0a8:	b976      	cbnz	r6, 800c0c8 <_Balloc+0x28>
 800c0aa:	2010      	movs	r0, #16
 800c0ac:	f7ff ff42 	bl	800bf34 <malloc>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	61e0      	str	r0, [r4, #28]
 800c0b4:	b920      	cbnz	r0, 800c0c0 <_Balloc+0x20>
 800c0b6:	4b18      	ldr	r3, [pc, #96]	@ (800c118 <_Balloc+0x78>)
 800c0b8:	4818      	ldr	r0, [pc, #96]	@ (800c11c <_Balloc+0x7c>)
 800c0ba:	216b      	movs	r1, #107	@ 0x6b
 800c0bc:	f000 fdf4 	bl	800cca8 <__assert_func>
 800c0c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0c4:	6006      	str	r6, [r0, #0]
 800c0c6:	60c6      	str	r6, [r0, #12]
 800c0c8:	69e6      	ldr	r6, [r4, #28]
 800c0ca:	68f3      	ldr	r3, [r6, #12]
 800c0cc:	b183      	cbz	r3, 800c0f0 <_Balloc+0x50>
 800c0ce:	69e3      	ldr	r3, [r4, #28]
 800c0d0:	68db      	ldr	r3, [r3, #12]
 800c0d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c0d6:	b9b8      	cbnz	r0, 800c108 <_Balloc+0x68>
 800c0d8:	2101      	movs	r1, #1
 800c0da:	fa01 f605 	lsl.w	r6, r1, r5
 800c0de:	1d72      	adds	r2, r6, #5
 800c0e0:	0092      	lsls	r2, r2, #2
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f000 fdfe 	bl	800cce4 <_calloc_r>
 800c0e8:	b160      	cbz	r0, 800c104 <_Balloc+0x64>
 800c0ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0ee:	e00e      	b.n	800c10e <_Balloc+0x6e>
 800c0f0:	2221      	movs	r2, #33	@ 0x21
 800c0f2:	2104      	movs	r1, #4
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f000 fdf5 	bl	800cce4 <_calloc_r>
 800c0fa:	69e3      	ldr	r3, [r4, #28]
 800c0fc:	60f0      	str	r0, [r6, #12]
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d1e4      	bne.n	800c0ce <_Balloc+0x2e>
 800c104:	2000      	movs	r0, #0
 800c106:	bd70      	pop	{r4, r5, r6, pc}
 800c108:	6802      	ldr	r2, [r0, #0]
 800c10a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c10e:	2300      	movs	r3, #0
 800c110:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c114:	e7f7      	b.n	800c106 <_Balloc+0x66>
 800c116:	bf00      	nop
 800c118:	0800d05d 	.word	0x0800d05d
 800c11c:	0800d0dd 	.word	0x0800d0dd

0800c120 <_Bfree>:
 800c120:	b570      	push	{r4, r5, r6, lr}
 800c122:	69c6      	ldr	r6, [r0, #28]
 800c124:	4605      	mov	r5, r0
 800c126:	460c      	mov	r4, r1
 800c128:	b976      	cbnz	r6, 800c148 <_Bfree+0x28>
 800c12a:	2010      	movs	r0, #16
 800c12c:	f7ff ff02 	bl	800bf34 <malloc>
 800c130:	4602      	mov	r2, r0
 800c132:	61e8      	str	r0, [r5, #28]
 800c134:	b920      	cbnz	r0, 800c140 <_Bfree+0x20>
 800c136:	4b09      	ldr	r3, [pc, #36]	@ (800c15c <_Bfree+0x3c>)
 800c138:	4809      	ldr	r0, [pc, #36]	@ (800c160 <_Bfree+0x40>)
 800c13a:	218f      	movs	r1, #143	@ 0x8f
 800c13c:	f000 fdb4 	bl	800cca8 <__assert_func>
 800c140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c144:	6006      	str	r6, [r0, #0]
 800c146:	60c6      	str	r6, [r0, #12]
 800c148:	b13c      	cbz	r4, 800c15a <_Bfree+0x3a>
 800c14a:	69eb      	ldr	r3, [r5, #28]
 800c14c:	6862      	ldr	r2, [r4, #4]
 800c14e:	68db      	ldr	r3, [r3, #12]
 800c150:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c154:	6021      	str	r1, [r4, #0]
 800c156:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c15a:	bd70      	pop	{r4, r5, r6, pc}
 800c15c:	0800d05d 	.word	0x0800d05d
 800c160:	0800d0dd 	.word	0x0800d0dd

0800c164 <__multadd>:
 800c164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c168:	690d      	ldr	r5, [r1, #16]
 800c16a:	4607      	mov	r7, r0
 800c16c:	460c      	mov	r4, r1
 800c16e:	461e      	mov	r6, r3
 800c170:	f101 0c14 	add.w	ip, r1, #20
 800c174:	2000      	movs	r0, #0
 800c176:	f8dc 3000 	ldr.w	r3, [ip]
 800c17a:	b299      	uxth	r1, r3
 800c17c:	fb02 6101 	mla	r1, r2, r1, r6
 800c180:	0c1e      	lsrs	r6, r3, #16
 800c182:	0c0b      	lsrs	r3, r1, #16
 800c184:	fb02 3306 	mla	r3, r2, r6, r3
 800c188:	b289      	uxth	r1, r1
 800c18a:	3001      	adds	r0, #1
 800c18c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c190:	4285      	cmp	r5, r0
 800c192:	f84c 1b04 	str.w	r1, [ip], #4
 800c196:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c19a:	dcec      	bgt.n	800c176 <__multadd+0x12>
 800c19c:	b30e      	cbz	r6, 800c1e2 <__multadd+0x7e>
 800c19e:	68a3      	ldr	r3, [r4, #8]
 800c1a0:	42ab      	cmp	r3, r5
 800c1a2:	dc19      	bgt.n	800c1d8 <__multadd+0x74>
 800c1a4:	6861      	ldr	r1, [r4, #4]
 800c1a6:	4638      	mov	r0, r7
 800c1a8:	3101      	adds	r1, #1
 800c1aa:	f7ff ff79 	bl	800c0a0 <_Balloc>
 800c1ae:	4680      	mov	r8, r0
 800c1b0:	b928      	cbnz	r0, 800c1be <__multadd+0x5a>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c1e8 <__multadd+0x84>)
 800c1b6:	480d      	ldr	r0, [pc, #52]	@ (800c1ec <__multadd+0x88>)
 800c1b8:	21ba      	movs	r1, #186	@ 0xba
 800c1ba:	f000 fd75 	bl	800cca8 <__assert_func>
 800c1be:	6922      	ldr	r2, [r4, #16]
 800c1c0:	3202      	adds	r2, #2
 800c1c2:	f104 010c 	add.w	r1, r4, #12
 800c1c6:	0092      	lsls	r2, r2, #2
 800c1c8:	300c      	adds	r0, #12
 800c1ca:	f7ff f80c 	bl	800b1e6 <memcpy>
 800c1ce:	4621      	mov	r1, r4
 800c1d0:	4638      	mov	r0, r7
 800c1d2:	f7ff ffa5 	bl	800c120 <_Bfree>
 800c1d6:	4644      	mov	r4, r8
 800c1d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c1dc:	3501      	adds	r5, #1
 800c1de:	615e      	str	r6, [r3, #20]
 800c1e0:	6125      	str	r5, [r4, #16]
 800c1e2:	4620      	mov	r0, r4
 800c1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e8:	0800d0cc 	.word	0x0800d0cc
 800c1ec:	0800d0dd 	.word	0x0800d0dd

0800c1f0 <__hi0bits>:
 800c1f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	bf36      	itet	cc
 800c1f8:	0403      	lslcc	r3, r0, #16
 800c1fa:	2000      	movcs	r0, #0
 800c1fc:	2010      	movcc	r0, #16
 800c1fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c202:	bf3c      	itt	cc
 800c204:	021b      	lslcc	r3, r3, #8
 800c206:	3008      	addcc	r0, #8
 800c208:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c20c:	bf3c      	itt	cc
 800c20e:	011b      	lslcc	r3, r3, #4
 800c210:	3004      	addcc	r0, #4
 800c212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c216:	bf3c      	itt	cc
 800c218:	009b      	lslcc	r3, r3, #2
 800c21a:	3002      	addcc	r0, #2
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	db05      	blt.n	800c22c <__hi0bits+0x3c>
 800c220:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c224:	f100 0001 	add.w	r0, r0, #1
 800c228:	bf08      	it	eq
 800c22a:	2020      	moveq	r0, #32
 800c22c:	4770      	bx	lr

0800c22e <__lo0bits>:
 800c22e:	6803      	ldr	r3, [r0, #0]
 800c230:	4602      	mov	r2, r0
 800c232:	f013 0007 	ands.w	r0, r3, #7
 800c236:	d00b      	beq.n	800c250 <__lo0bits+0x22>
 800c238:	07d9      	lsls	r1, r3, #31
 800c23a:	d421      	bmi.n	800c280 <__lo0bits+0x52>
 800c23c:	0798      	lsls	r0, r3, #30
 800c23e:	bf49      	itett	mi
 800c240:	085b      	lsrmi	r3, r3, #1
 800c242:	089b      	lsrpl	r3, r3, #2
 800c244:	2001      	movmi	r0, #1
 800c246:	6013      	strmi	r3, [r2, #0]
 800c248:	bf5c      	itt	pl
 800c24a:	6013      	strpl	r3, [r2, #0]
 800c24c:	2002      	movpl	r0, #2
 800c24e:	4770      	bx	lr
 800c250:	b299      	uxth	r1, r3
 800c252:	b909      	cbnz	r1, 800c258 <__lo0bits+0x2a>
 800c254:	0c1b      	lsrs	r3, r3, #16
 800c256:	2010      	movs	r0, #16
 800c258:	b2d9      	uxtb	r1, r3
 800c25a:	b909      	cbnz	r1, 800c260 <__lo0bits+0x32>
 800c25c:	3008      	adds	r0, #8
 800c25e:	0a1b      	lsrs	r3, r3, #8
 800c260:	0719      	lsls	r1, r3, #28
 800c262:	bf04      	itt	eq
 800c264:	091b      	lsreq	r3, r3, #4
 800c266:	3004      	addeq	r0, #4
 800c268:	0799      	lsls	r1, r3, #30
 800c26a:	bf04      	itt	eq
 800c26c:	089b      	lsreq	r3, r3, #2
 800c26e:	3002      	addeq	r0, #2
 800c270:	07d9      	lsls	r1, r3, #31
 800c272:	d403      	bmi.n	800c27c <__lo0bits+0x4e>
 800c274:	085b      	lsrs	r3, r3, #1
 800c276:	f100 0001 	add.w	r0, r0, #1
 800c27a:	d003      	beq.n	800c284 <__lo0bits+0x56>
 800c27c:	6013      	str	r3, [r2, #0]
 800c27e:	4770      	bx	lr
 800c280:	2000      	movs	r0, #0
 800c282:	4770      	bx	lr
 800c284:	2020      	movs	r0, #32
 800c286:	4770      	bx	lr

0800c288 <__i2b>:
 800c288:	b510      	push	{r4, lr}
 800c28a:	460c      	mov	r4, r1
 800c28c:	2101      	movs	r1, #1
 800c28e:	f7ff ff07 	bl	800c0a0 <_Balloc>
 800c292:	4602      	mov	r2, r0
 800c294:	b928      	cbnz	r0, 800c2a2 <__i2b+0x1a>
 800c296:	4b05      	ldr	r3, [pc, #20]	@ (800c2ac <__i2b+0x24>)
 800c298:	4805      	ldr	r0, [pc, #20]	@ (800c2b0 <__i2b+0x28>)
 800c29a:	f240 1145 	movw	r1, #325	@ 0x145
 800c29e:	f000 fd03 	bl	800cca8 <__assert_func>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	6144      	str	r4, [r0, #20]
 800c2a6:	6103      	str	r3, [r0, #16]
 800c2a8:	bd10      	pop	{r4, pc}
 800c2aa:	bf00      	nop
 800c2ac:	0800d0cc 	.word	0x0800d0cc
 800c2b0:	0800d0dd 	.word	0x0800d0dd

0800c2b4 <__multiply>:
 800c2b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2b8:	4614      	mov	r4, r2
 800c2ba:	690a      	ldr	r2, [r1, #16]
 800c2bc:	6923      	ldr	r3, [r4, #16]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	bfa8      	it	ge
 800c2c2:	4623      	movge	r3, r4
 800c2c4:	460f      	mov	r7, r1
 800c2c6:	bfa4      	itt	ge
 800c2c8:	460c      	movge	r4, r1
 800c2ca:	461f      	movge	r7, r3
 800c2cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c2d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c2d4:	68a3      	ldr	r3, [r4, #8]
 800c2d6:	6861      	ldr	r1, [r4, #4]
 800c2d8:	eb0a 0609 	add.w	r6, sl, r9
 800c2dc:	42b3      	cmp	r3, r6
 800c2de:	b085      	sub	sp, #20
 800c2e0:	bfb8      	it	lt
 800c2e2:	3101      	addlt	r1, #1
 800c2e4:	f7ff fedc 	bl	800c0a0 <_Balloc>
 800c2e8:	b930      	cbnz	r0, 800c2f8 <__multiply+0x44>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	4b44      	ldr	r3, [pc, #272]	@ (800c400 <__multiply+0x14c>)
 800c2ee:	4845      	ldr	r0, [pc, #276]	@ (800c404 <__multiply+0x150>)
 800c2f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c2f4:	f000 fcd8 	bl	800cca8 <__assert_func>
 800c2f8:	f100 0514 	add.w	r5, r0, #20
 800c2fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c300:	462b      	mov	r3, r5
 800c302:	2200      	movs	r2, #0
 800c304:	4543      	cmp	r3, r8
 800c306:	d321      	bcc.n	800c34c <__multiply+0x98>
 800c308:	f107 0114 	add.w	r1, r7, #20
 800c30c:	f104 0214 	add.w	r2, r4, #20
 800c310:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c314:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c318:	9302      	str	r3, [sp, #8]
 800c31a:	1b13      	subs	r3, r2, r4
 800c31c:	3b15      	subs	r3, #21
 800c31e:	f023 0303 	bic.w	r3, r3, #3
 800c322:	3304      	adds	r3, #4
 800c324:	f104 0715 	add.w	r7, r4, #21
 800c328:	42ba      	cmp	r2, r7
 800c32a:	bf38      	it	cc
 800c32c:	2304      	movcc	r3, #4
 800c32e:	9301      	str	r3, [sp, #4]
 800c330:	9b02      	ldr	r3, [sp, #8]
 800c332:	9103      	str	r1, [sp, #12]
 800c334:	428b      	cmp	r3, r1
 800c336:	d80c      	bhi.n	800c352 <__multiply+0x9e>
 800c338:	2e00      	cmp	r6, #0
 800c33a:	dd03      	ble.n	800c344 <__multiply+0x90>
 800c33c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c340:	2b00      	cmp	r3, #0
 800c342:	d05b      	beq.n	800c3fc <__multiply+0x148>
 800c344:	6106      	str	r6, [r0, #16]
 800c346:	b005      	add	sp, #20
 800c348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c34c:	f843 2b04 	str.w	r2, [r3], #4
 800c350:	e7d8      	b.n	800c304 <__multiply+0x50>
 800c352:	f8b1 a000 	ldrh.w	sl, [r1]
 800c356:	f1ba 0f00 	cmp.w	sl, #0
 800c35a:	d024      	beq.n	800c3a6 <__multiply+0xf2>
 800c35c:	f104 0e14 	add.w	lr, r4, #20
 800c360:	46a9      	mov	r9, r5
 800c362:	f04f 0c00 	mov.w	ip, #0
 800c366:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c36a:	f8d9 3000 	ldr.w	r3, [r9]
 800c36e:	fa1f fb87 	uxth.w	fp, r7
 800c372:	b29b      	uxth	r3, r3
 800c374:	fb0a 330b 	mla	r3, sl, fp, r3
 800c378:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c37c:	f8d9 7000 	ldr.w	r7, [r9]
 800c380:	4463      	add	r3, ip
 800c382:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c386:	fb0a c70b 	mla	r7, sl, fp, ip
 800c38a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c38e:	b29b      	uxth	r3, r3
 800c390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c394:	4572      	cmp	r2, lr
 800c396:	f849 3b04 	str.w	r3, [r9], #4
 800c39a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c39e:	d8e2      	bhi.n	800c366 <__multiply+0xb2>
 800c3a0:	9b01      	ldr	r3, [sp, #4]
 800c3a2:	f845 c003 	str.w	ip, [r5, r3]
 800c3a6:	9b03      	ldr	r3, [sp, #12]
 800c3a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c3ac:	3104      	adds	r1, #4
 800c3ae:	f1b9 0f00 	cmp.w	r9, #0
 800c3b2:	d021      	beq.n	800c3f8 <__multiply+0x144>
 800c3b4:	682b      	ldr	r3, [r5, #0]
 800c3b6:	f104 0c14 	add.w	ip, r4, #20
 800c3ba:	46ae      	mov	lr, r5
 800c3bc:	f04f 0a00 	mov.w	sl, #0
 800c3c0:	f8bc b000 	ldrh.w	fp, [ip]
 800c3c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c3c8:	fb09 770b 	mla	r7, r9, fp, r7
 800c3cc:	4457      	add	r7, sl
 800c3ce:	b29b      	uxth	r3, r3
 800c3d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c3d4:	f84e 3b04 	str.w	r3, [lr], #4
 800c3d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c3dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3e0:	f8be 3000 	ldrh.w	r3, [lr]
 800c3e4:	fb09 330a 	mla	r3, r9, sl, r3
 800c3e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c3ec:	4562      	cmp	r2, ip
 800c3ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3f2:	d8e5      	bhi.n	800c3c0 <__multiply+0x10c>
 800c3f4:	9f01      	ldr	r7, [sp, #4]
 800c3f6:	51eb      	str	r3, [r5, r7]
 800c3f8:	3504      	adds	r5, #4
 800c3fa:	e799      	b.n	800c330 <__multiply+0x7c>
 800c3fc:	3e01      	subs	r6, #1
 800c3fe:	e79b      	b.n	800c338 <__multiply+0x84>
 800c400:	0800d0cc 	.word	0x0800d0cc
 800c404:	0800d0dd 	.word	0x0800d0dd

0800c408 <__pow5mult>:
 800c408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c40c:	4615      	mov	r5, r2
 800c40e:	f012 0203 	ands.w	r2, r2, #3
 800c412:	4607      	mov	r7, r0
 800c414:	460e      	mov	r6, r1
 800c416:	d007      	beq.n	800c428 <__pow5mult+0x20>
 800c418:	4c25      	ldr	r4, [pc, #148]	@ (800c4b0 <__pow5mult+0xa8>)
 800c41a:	3a01      	subs	r2, #1
 800c41c:	2300      	movs	r3, #0
 800c41e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c422:	f7ff fe9f 	bl	800c164 <__multadd>
 800c426:	4606      	mov	r6, r0
 800c428:	10ad      	asrs	r5, r5, #2
 800c42a:	d03d      	beq.n	800c4a8 <__pow5mult+0xa0>
 800c42c:	69fc      	ldr	r4, [r7, #28]
 800c42e:	b97c      	cbnz	r4, 800c450 <__pow5mult+0x48>
 800c430:	2010      	movs	r0, #16
 800c432:	f7ff fd7f 	bl	800bf34 <malloc>
 800c436:	4602      	mov	r2, r0
 800c438:	61f8      	str	r0, [r7, #28]
 800c43a:	b928      	cbnz	r0, 800c448 <__pow5mult+0x40>
 800c43c:	4b1d      	ldr	r3, [pc, #116]	@ (800c4b4 <__pow5mult+0xac>)
 800c43e:	481e      	ldr	r0, [pc, #120]	@ (800c4b8 <__pow5mult+0xb0>)
 800c440:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c444:	f000 fc30 	bl	800cca8 <__assert_func>
 800c448:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c44c:	6004      	str	r4, [r0, #0]
 800c44e:	60c4      	str	r4, [r0, #12]
 800c450:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c454:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c458:	b94c      	cbnz	r4, 800c46e <__pow5mult+0x66>
 800c45a:	f240 2171 	movw	r1, #625	@ 0x271
 800c45e:	4638      	mov	r0, r7
 800c460:	f7ff ff12 	bl	800c288 <__i2b>
 800c464:	2300      	movs	r3, #0
 800c466:	f8c8 0008 	str.w	r0, [r8, #8]
 800c46a:	4604      	mov	r4, r0
 800c46c:	6003      	str	r3, [r0, #0]
 800c46e:	f04f 0900 	mov.w	r9, #0
 800c472:	07eb      	lsls	r3, r5, #31
 800c474:	d50a      	bpl.n	800c48c <__pow5mult+0x84>
 800c476:	4631      	mov	r1, r6
 800c478:	4622      	mov	r2, r4
 800c47a:	4638      	mov	r0, r7
 800c47c:	f7ff ff1a 	bl	800c2b4 <__multiply>
 800c480:	4631      	mov	r1, r6
 800c482:	4680      	mov	r8, r0
 800c484:	4638      	mov	r0, r7
 800c486:	f7ff fe4b 	bl	800c120 <_Bfree>
 800c48a:	4646      	mov	r6, r8
 800c48c:	106d      	asrs	r5, r5, #1
 800c48e:	d00b      	beq.n	800c4a8 <__pow5mult+0xa0>
 800c490:	6820      	ldr	r0, [r4, #0]
 800c492:	b938      	cbnz	r0, 800c4a4 <__pow5mult+0x9c>
 800c494:	4622      	mov	r2, r4
 800c496:	4621      	mov	r1, r4
 800c498:	4638      	mov	r0, r7
 800c49a:	f7ff ff0b 	bl	800c2b4 <__multiply>
 800c49e:	6020      	str	r0, [r4, #0]
 800c4a0:	f8c0 9000 	str.w	r9, [r0]
 800c4a4:	4604      	mov	r4, r0
 800c4a6:	e7e4      	b.n	800c472 <__pow5mult+0x6a>
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ae:	bf00      	nop
 800c4b0:	0800d138 	.word	0x0800d138
 800c4b4:	0800d05d 	.word	0x0800d05d
 800c4b8:	0800d0dd 	.word	0x0800d0dd

0800c4bc <__lshift>:
 800c4bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4c0:	460c      	mov	r4, r1
 800c4c2:	6849      	ldr	r1, [r1, #4]
 800c4c4:	6923      	ldr	r3, [r4, #16]
 800c4c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c4ca:	68a3      	ldr	r3, [r4, #8]
 800c4cc:	4607      	mov	r7, r0
 800c4ce:	4691      	mov	r9, r2
 800c4d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c4d4:	f108 0601 	add.w	r6, r8, #1
 800c4d8:	42b3      	cmp	r3, r6
 800c4da:	db0b      	blt.n	800c4f4 <__lshift+0x38>
 800c4dc:	4638      	mov	r0, r7
 800c4de:	f7ff fddf 	bl	800c0a0 <_Balloc>
 800c4e2:	4605      	mov	r5, r0
 800c4e4:	b948      	cbnz	r0, 800c4fa <__lshift+0x3e>
 800c4e6:	4602      	mov	r2, r0
 800c4e8:	4b28      	ldr	r3, [pc, #160]	@ (800c58c <__lshift+0xd0>)
 800c4ea:	4829      	ldr	r0, [pc, #164]	@ (800c590 <__lshift+0xd4>)
 800c4ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c4f0:	f000 fbda 	bl	800cca8 <__assert_func>
 800c4f4:	3101      	adds	r1, #1
 800c4f6:	005b      	lsls	r3, r3, #1
 800c4f8:	e7ee      	b.n	800c4d8 <__lshift+0x1c>
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	f100 0114 	add.w	r1, r0, #20
 800c500:	f100 0210 	add.w	r2, r0, #16
 800c504:	4618      	mov	r0, r3
 800c506:	4553      	cmp	r3, sl
 800c508:	db33      	blt.n	800c572 <__lshift+0xb6>
 800c50a:	6920      	ldr	r0, [r4, #16]
 800c50c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c510:	f104 0314 	add.w	r3, r4, #20
 800c514:	f019 091f 	ands.w	r9, r9, #31
 800c518:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c51c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c520:	d02b      	beq.n	800c57a <__lshift+0xbe>
 800c522:	f1c9 0e20 	rsb	lr, r9, #32
 800c526:	468a      	mov	sl, r1
 800c528:	2200      	movs	r2, #0
 800c52a:	6818      	ldr	r0, [r3, #0]
 800c52c:	fa00 f009 	lsl.w	r0, r0, r9
 800c530:	4310      	orrs	r0, r2
 800c532:	f84a 0b04 	str.w	r0, [sl], #4
 800c536:	f853 2b04 	ldr.w	r2, [r3], #4
 800c53a:	459c      	cmp	ip, r3
 800c53c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c540:	d8f3      	bhi.n	800c52a <__lshift+0x6e>
 800c542:	ebac 0304 	sub.w	r3, ip, r4
 800c546:	3b15      	subs	r3, #21
 800c548:	f023 0303 	bic.w	r3, r3, #3
 800c54c:	3304      	adds	r3, #4
 800c54e:	f104 0015 	add.w	r0, r4, #21
 800c552:	4584      	cmp	ip, r0
 800c554:	bf38      	it	cc
 800c556:	2304      	movcc	r3, #4
 800c558:	50ca      	str	r2, [r1, r3]
 800c55a:	b10a      	cbz	r2, 800c560 <__lshift+0xa4>
 800c55c:	f108 0602 	add.w	r6, r8, #2
 800c560:	3e01      	subs	r6, #1
 800c562:	4638      	mov	r0, r7
 800c564:	612e      	str	r6, [r5, #16]
 800c566:	4621      	mov	r1, r4
 800c568:	f7ff fdda 	bl	800c120 <_Bfree>
 800c56c:	4628      	mov	r0, r5
 800c56e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c572:	f842 0f04 	str.w	r0, [r2, #4]!
 800c576:	3301      	adds	r3, #1
 800c578:	e7c5      	b.n	800c506 <__lshift+0x4a>
 800c57a:	3904      	subs	r1, #4
 800c57c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c580:	f841 2f04 	str.w	r2, [r1, #4]!
 800c584:	459c      	cmp	ip, r3
 800c586:	d8f9      	bhi.n	800c57c <__lshift+0xc0>
 800c588:	e7ea      	b.n	800c560 <__lshift+0xa4>
 800c58a:	bf00      	nop
 800c58c:	0800d0cc 	.word	0x0800d0cc
 800c590:	0800d0dd 	.word	0x0800d0dd

0800c594 <__mcmp>:
 800c594:	690a      	ldr	r2, [r1, #16]
 800c596:	4603      	mov	r3, r0
 800c598:	6900      	ldr	r0, [r0, #16]
 800c59a:	1a80      	subs	r0, r0, r2
 800c59c:	b530      	push	{r4, r5, lr}
 800c59e:	d10e      	bne.n	800c5be <__mcmp+0x2a>
 800c5a0:	3314      	adds	r3, #20
 800c5a2:	3114      	adds	r1, #20
 800c5a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c5a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c5ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c5b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c5b4:	4295      	cmp	r5, r2
 800c5b6:	d003      	beq.n	800c5c0 <__mcmp+0x2c>
 800c5b8:	d205      	bcs.n	800c5c6 <__mcmp+0x32>
 800c5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c5be:	bd30      	pop	{r4, r5, pc}
 800c5c0:	42a3      	cmp	r3, r4
 800c5c2:	d3f3      	bcc.n	800c5ac <__mcmp+0x18>
 800c5c4:	e7fb      	b.n	800c5be <__mcmp+0x2a>
 800c5c6:	2001      	movs	r0, #1
 800c5c8:	e7f9      	b.n	800c5be <__mcmp+0x2a>
	...

0800c5cc <__mdiff>:
 800c5cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d0:	4689      	mov	r9, r1
 800c5d2:	4606      	mov	r6, r0
 800c5d4:	4611      	mov	r1, r2
 800c5d6:	4648      	mov	r0, r9
 800c5d8:	4614      	mov	r4, r2
 800c5da:	f7ff ffdb 	bl	800c594 <__mcmp>
 800c5de:	1e05      	subs	r5, r0, #0
 800c5e0:	d112      	bne.n	800c608 <__mdiff+0x3c>
 800c5e2:	4629      	mov	r1, r5
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f7ff fd5b 	bl	800c0a0 <_Balloc>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	b928      	cbnz	r0, 800c5fa <__mdiff+0x2e>
 800c5ee:	4b3f      	ldr	r3, [pc, #252]	@ (800c6ec <__mdiff+0x120>)
 800c5f0:	f240 2137 	movw	r1, #567	@ 0x237
 800c5f4:	483e      	ldr	r0, [pc, #248]	@ (800c6f0 <__mdiff+0x124>)
 800c5f6:	f000 fb57 	bl	800cca8 <__assert_func>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c600:	4610      	mov	r0, r2
 800c602:	b003      	add	sp, #12
 800c604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c608:	bfbc      	itt	lt
 800c60a:	464b      	movlt	r3, r9
 800c60c:	46a1      	movlt	r9, r4
 800c60e:	4630      	mov	r0, r6
 800c610:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c614:	bfba      	itte	lt
 800c616:	461c      	movlt	r4, r3
 800c618:	2501      	movlt	r5, #1
 800c61a:	2500      	movge	r5, #0
 800c61c:	f7ff fd40 	bl	800c0a0 <_Balloc>
 800c620:	4602      	mov	r2, r0
 800c622:	b918      	cbnz	r0, 800c62c <__mdiff+0x60>
 800c624:	4b31      	ldr	r3, [pc, #196]	@ (800c6ec <__mdiff+0x120>)
 800c626:	f240 2145 	movw	r1, #581	@ 0x245
 800c62a:	e7e3      	b.n	800c5f4 <__mdiff+0x28>
 800c62c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c630:	6926      	ldr	r6, [r4, #16]
 800c632:	60c5      	str	r5, [r0, #12]
 800c634:	f109 0310 	add.w	r3, r9, #16
 800c638:	f109 0514 	add.w	r5, r9, #20
 800c63c:	f104 0e14 	add.w	lr, r4, #20
 800c640:	f100 0b14 	add.w	fp, r0, #20
 800c644:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c648:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c64c:	9301      	str	r3, [sp, #4]
 800c64e:	46d9      	mov	r9, fp
 800c650:	f04f 0c00 	mov.w	ip, #0
 800c654:	9b01      	ldr	r3, [sp, #4]
 800c656:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c65a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c65e:	9301      	str	r3, [sp, #4]
 800c660:	fa1f f38a 	uxth.w	r3, sl
 800c664:	4619      	mov	r1, r3
 800c666:	b283      	uxth	r3, r0
 800c668:	1acb      	subs	r3, r1, r3
 800c66a:	0c00      	lsrs	r0, r0, #16
 800c66c:	4463      	add	r3, ip
 800c66e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c672:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c676:	b29b      	uxth	r3, r3
 800c678:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c67c:	4576      	cmp	r6, lr
 800c67e:	f849 3b04 	str.w	r3, [r9], #4
 800c682:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c686:	d8e5      	bhi.n	800c654 <__mdiff+0x88>
 800c688:	1b33      	subs	r3, r6, r4
 800c68a:	3b15      	subs	r3, #21
 800c68c:	f023 0303 	bic.w	r3, r3, #3
 800c690:	3415      	adds	r4, #21
 800c692:	3304      	adds	r3, #4
 800c694:	42a6      	cmp	r6, r4
 800c696:	bf38      	it	cc
 800c698:	2304      	movcc	r3, #4
 800c69a:	441d      	add	r5, r3
 800c69c:	445b      	add	r3, fp
 800c69e:	461e      	mov	r6, r3
 800c6a0:	462c      	mov	r4, r5
 800c6a2:	4544      	cmp	r4, r8
 800c6a4:	d30e      	bcc.n	800c6c4 <__mdiff+0xf8>
 800c6a6:	f108 0103 	add.w	r1, r8, #3
 800c6aa:	1b49      	subs	r1, r1, r5
 800c6ac:	f021 0103 	bic.w	r1, r1, #3
 800c6b0:	3d03      	subs	r5, #3
 800c6b2:	45a8      	cmp	r8, r5
 800c6b4:	bf38      	it	cc
 800c6b6:	2100      	movcc	r1, #0
 800c6b8:	440b      	add	r3, r1
 800c6ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6be:	b191      	cbz	r1, 800c6e6 <__mdiff+0x11a>
 800c6c0:	6117      	str	r7, [r2, #16]
 800c6c2:	e79d      	b.n	800c600 <__mdiff+0x34>
 800c6c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c6c8:	46e6      	mov	lr, ip
 800c6ca:	0c08      	lsrs	r0, r1, #16
 800c6cc:	fa1c fc81 	uxtah	ip, ip, r1
 800c6d0:	4471      	add	r1, lr
 800c6d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c6d6:	b289      	uxth	r1, r1
 800c6d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c6dc:	f846 1b04 	str.w	r1, [r6], #4
 800c6e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c6e4:	e7dd      	b.n	800c6a2 <__mdiff+0xd6>
 800c6e6:	3f01      	subs	r7, #1
 800c6e8:	e7e7      	b.n	800c6ba <__mdiff+0xee>
 800c6ea:	bf00      	nop
 800c6ec:	0800d0cc 	.word	0x0800d0cc
 800c6f0:	0800d0dd 	.word	0x0800d0dd

0800c6f4 <__d2b>:
 800c6f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6f8:	460f      	mov	r7, r1
 800c6fa:	2101      	movs	r1, #1
 800c6fc:	ec59 8b10 	vmov	r8, r9, d0
 800c700:	4616      	mov	r6, r2
 800c702:	f7ff fccd 	bl	800c0a0 <_Balloc>
 800c706:	4604      	mov	r4, r0
 800c708:	b930      	cbnz	r0, 800c718 <__d2b+0x24>
 800c70a:	4602      	mov	r2, r0
 800c70c:	4b23      	ldr	r3, [pc, #140]	@ (800c79c <__d2b+0xa8>)
 800c70e:	4824      	ldr	r0, [pc, #144]	@ (800c7a0 <__d2b+0xac>)
 800c710:	f240 310f 	movw	r1, #783	@ 0x30f
 800c714:	f000 fac8 	bl	800cca8 <__assert_func>
 800c718:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c71c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c720:	b10d      	cbz	r5, 800c726 <__d2b+0x32>
 800c722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c726:	9301      	str	r3, [sp, #4]
 800c728:	f1b8 0300 	subs.w	r3, r8, #0
 800c72c:	d023      	beq.n	800c776 <__d2b+0x82>
 800c72e:	4668      	mov	r0, sp
 800c730:	9300      	str	r3, [sp, #0]
 800c732:	f7ff fd7c 	bl	800c22e <__lo0bits>
 800c736:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c73a:	b1d0      	cbz	r0, 800c772 <__d2b+0x7e>
 800c73c:	f1c0 0320 	rsb	r3, r0, #32
 800c740:	fa02 f303 	lsl.w	r3, r2, r3
 800c744:	430b      	orrs	r3, r1
 800c746:	40c2      	lsrs	r2, r0
 800c748:	6163      	str	r3, [r4, #20]
 800c74a:	9201      	str	r2, [sp, #4]
 800c74c:	9b01      	ldr	r3, [sp, #4]
 800c74e:	61a3      	str	r3, [r4, #24]
 800c750:	2b00      	cmp	r3, #0
 800c752:	bf0c      	ite	eq
 800c754:	2201      	moveq	r2, #1
 800c756:	2202      	movne	r2, #2
 800c758:	6122      	str	r2, [r4, #16]
 800c75a:	b1a5      	cbz	r5, 800c786 <__d2b+0x92>
 800c75c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c760:	4405      	add	r5, r0
 800c762:	603d      	str	r5, [r7, #0]
 800c764:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c768:	6030      	str	r0, [r6, #0]
 800c76a:	4620      	mov	r0, r4
 800c76c:	b003      	add	sp, #12
 800c76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c772:	6161      	str	r1, [r4, #20]
 800c774:	e7ea      	b.n	800c74c <__d2b+0x58>
 800c776:	a801      	add	r0, sp, #4
 800c778:	f7ff fd59 	bl	800c22e <__lo0bits>
 800c77c:	9b01      	ldr	r3, [sp, #4]
 800c77e:	6163      	str	r3, [r4, #20]
 800c780:	3020      	adds	r0, #32
 800c782:	2201      	movs	r2, #1
 800c784:	e7e8      	b.n	800c758 <__d2b+0x64>
 800c786:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c78a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c78e:	6038      	str	r0, [r7, #0]
 800c790:	6918      	ldr	r0, [r3, #16]
 800c792:	f7ff fd2d 	bl	800c1f0 <__hi0bits>
 800c796:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c79a:	e7e5      	b.n	800c768 <__d2b+0x74>
 800c79c:	0800d0cc 	.word	0x0800d0cc
 800c7a0:	0800d0dd 	.word	0x0800d0dd

0800c7a4 <__sfputc_r>:
 800c7a4:	6893      	ldr	r3, [r2, #8]
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	b410      	push	{r4}
 800c7ac:	6093      	str	r3, [r2, #8]
 800c7ae:	da08      	bge.n	800c7c2 <__sfputc_r+0x1e>
 800c7b0:	6994      	ldr	r4, [r2, #24]
 800c7b2:	42a3      	cmp	r3, r4
 800c7b4:	db01      	blt.n	800c7ba <__sfputc_r+0x16>
 800c7b6:	290a      	cmp	r1, #10
 800c7b8:	d103      	bne.n	800c7c2 <__sfputc_r+0x1e>
 800c7ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7be:	f7fe bbfe 	b.w	800afbe <__swbuf_r>
 800c7c2:	6813      	ldr	r3, [r2, #0]
 800c7c4:	1c58      	adds	r0, r3, #1
 800c7c6:	6010      	str	r0, [r2, #0]
 800c7c8:	7019      	strb	r1, [r3, #0]
 800c7ca:	4608      	mov	r0, r1
 800c7cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c7d0:	4770      	bx	lr

0800c7d2 <__sfputs_r>:
 800c7d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	460f      	mov	r7, r1
 800c7d8:	4614      	mov	r4, r2
 800c7da:	18d5      	adds	r5, r2, r3
 800c7dc:	42ac      	cmp	r4, r5
 800c7de:	d101      	bne.n	800c7e4 <__sfputs_r+0x12>
 800c7e0:	2000      	movs	r0, #0
 800c7e2:	e007      	b.n	800c7f4 <__sfputs_r+0x22>
 800c7e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7e8:	463a      	mov	r2, r7
 800c7ea:	4630      	mov	r0, r6
 800c7ec:	f7ff ffda 	bl	800c7a4 <__sfputc_r>
 800c7f0:	1c43      	adds	r3, r0, #1
 800c7f2:	d1f3      	bne.n	800c7dc <__sfputs_r+0xa>
 800c7f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c7f8 <_vfiprintf_r>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	460d      	mov	r5, r1
 800c7fe:	b09d      	sub	sp, #116	@ 0x74
 800c800:	4614      	mov	r4, r2
 800c802:	4698      	mov	r8, r3
 800c804:	4606      	mov	r6, r0
 800c806:	b118      	cbz	r0, 800c810 <_vfiprintf_r+0x18>
 800c808:	6a03      	ldr	r3, [r0, #32]
 800c80a:	b90b      	cbnz	r3, 800c810 <_vfiprintf_r+0x18>
 800c80c:	f7fe fb00 	bl	800ae10 <__sinit>
 800c810:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c812:	07d9      	lsls	r1, r3, #31
 800c814:	d405      	bmi.n	800c822 <_vfiprintf_r+0x2a>
 800c816:	89ab      	ldrh	r3, [r5, #12]
 800c818:	059a      	lsls	r2, r3, #22
 800c81a:	d402      	bmi.n	800c822 <_vfiprintf_r+0x2a>
 800c81c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c81e:	f7fe fce0 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800c822:	89ab      	ldrh	r3, [r5, #12]
 800c824:	071b      	lsls	r3, r3, #28
 800c826:	d501      	bpl.n	800c82c <_vfiprintf_r+0x34>
 800c828:	692b      	ldr	r3, [r5, #16]
 800c82a:	b99b      	cbnz	r3, 800c854 <_vfiprintf_r+0x5c>
 800c82c:	4629      	mov	r1, r5
 800c82e:	4630      	mov	r0, r6
 800c830:	f7fe fc04 	bl	800b03c <__swsetup_r>
 800c834:	b170      	cbz	r0, 800c854 <_vfiprintf_r+0x5c>
 800c836:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c838:	07dc      	lsls	r4, r3, #31
 800c83a:	d504      	bpl.n	800c846 <_vfiprintf_r+0x4e>
 800c83c:	f04f 30ff 	mov.w	r0, #4294967295
 800c840:	b01d      	add	sp, #116	@ 0x74
 800c842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c846:	89ab      	ldrh	r3, [r5, #12]
 800c848:	0598      	lsls	r0, r3, #22
 800c84a:	d4f7      	bmi.n	800c83c <_vfiprintf_r+0x44>
 800c84c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c84e:	f7fe fcc9 	bl	800b1e4 <__retarget_lock_release_recursive>
 800c852:	e7f3      	b.n	800c83c <_vfiprintf_r+0x44>
 800c854:	2300      	movs	r3, #0
 800c856:	9309      	str	r3, [sp, #36]	@ 0x24
 800c858:	2320      	movs	r3, #32
 800c85a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c85e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c862:	2330      	movs	r3, #48	@ 0x30
 800c864:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ca14 <_vfiprintf_r+0x21c>
 800c868:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c86c:	f04f 0901 	mov.w	r9, #1
 800c870:	4623      	mov	r3, r4
 800c872:	469a      	mov	sl, r3
 800c874:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c878:	b10a      	cbz	r2, 800c87e <_vfiprintf_r+0x86>
 800c87a:	2a25      	cmp	r2, #37	@ 0x25
 800c87c:	d1f9      	bne.n	800c872 <_vfiprintf_r+0x7a>
 800c87e:	ebba 0b04 	subs.w	fp, sl, r4
 800c882:	d00b      	beq.n	800c89c <_vfiprintf_r+0xa4>
 800c884:	465b      	mov	r3, fp
 800c886:	4622      	mov	r2, r4
 800c888:	4629      	mov	r1, r5
 800c88a:	4630      	mov	r0, r6
 800c88c:	f7ff ffa1 	bl	800c7d2 <__sfputs_r>
 800c890:	3001      	adds	r0, #1
 800c892:	f000 80a7 	beq.w	800c9e4 <_vfiprintf_r+0x1ec>
 800c896:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c898:	445a      	add	r2, fp
 800c89a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c89c:	f89a 3000 	ldrb.w	r3, [sl]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f000 809f 	beq.w	800c9e4 <_vfiprintf_r+0x1ec>
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8b0:	f10a 0a01 	add.w	sl, sl, #1
 800c8b4:	9304      	str	r3, [sp, #16]
 800c8b6:	9307      	str	r3, [sp, #28]
 800c8b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8be:	4654      	mov	r4, sl
 800c8c0:	2205      	movs	r2, #5
 800c8c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8c6:	4853      	ldr	r0, [pc, #332]	@ (800ca14 <_vfiprintf_r+0x21c>)
 800c8c8:	f7f3 fcaa 	bl	8000220 <memchr>
 800c8cc:	9a04      	ldr	r2, [sp, #16]
 800c8ce:	b9d8      	cbnz	r0, 800c908 <_vfiprintf_r+0x110>
 800c8d0:	06d1      	lsls	r1, r2, #27
 800c8d2:	bf44      	itt	mi
 800c8d4:	2320      	movmi	r3, #32
 800c8d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8da:	0713      	lsls	r3, r2, #28
 800c8dc:	bf44      	itt	mi
 800c8de:	232b      	movmi	r3, #43	@ 0x2b
 800c8e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8e4:	f89a 3000 	ldrb.w	r3, [sl]
 800c8e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8ea:	d015      	beq.n	800c918 <_vfiprintf_r+0x120>
 800c8ec:	9a07      	ldr	r2, [sp, #28]
 800c8ee:	4654      	mov	r4, sl
 800c8f0:	2000      	movs	r0, #0
 800c8f2:	f04f 0c0a 	mov.w	ip, #10
 800c8f6:	4621      	mov	r1, r4
 800c8f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8fc:	3b30      	subs	r3, #48	@ 0x30
 800c8fe:	2b09      	cmp	r3, #9
 800c900:	d94b      	bls.n	800c99a <_vfiprintf_r+0x1a2>
 800c902:	b1b0      	cbz	r0, 800c932 <_vfiprintf_r+0x13a>
 800c904:	9207      	str	r2, [sp, #28]
 800c906:	e014      	b.n	800c932 <_vfiprintf_r+0x13a>
 800c908:	eba0 0308 	sub.w	r3, r0, r8
 800c90c:	fa09 f303 	lsl.w	r3, r9, r3
 800c910:	4313      	orrs	r3, r2
 800c912:	9304      	str	r3, [sp, #16]
 800c914:	46a2      	mov	sl, r4
 800c916:	e7d2      	b.n	800c8be <_vfiprintf_r+0xc6>
 800c918:	9b03      	ldr	r3, [sp, #12]
 800c91a:	1d19      	adds	r1, r3, #4
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	9103      	str	r1, [sp, #12]
 800c920:	2b00      	cmp	r3, #0
 800c922:	bfbb      	ittet	lt
 800c924:	425b      	neglt	r3, r3
 800c926:	f042 0202 	orrlt.w	r2, r2, #2
 800c92a:	9307      	strge	r3, [sp, #28]
 800c92c:	9307      	strlt	r3, [sp, #28]
 800c92e:	bfb8      	it	lt
 800c930:	9204      	strlt	r2, [sp, #16]
 800c932:	7823      	ldrb	r3, [r4, #0]
 800c934:	2b2e      	cmp	r3, #46	@ 0x2e
 800c936:	d10a      	bne.n	800c94e <_vfiprintf_r+0x156>
 800c938:	7863      	ldrb	r3, [r4, #1]
 800c93a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c93c:	d132      	bne.n	800c9a4 <_vfiprintf_r+0x1ac>
 800c93e:	9b03      	ldr	r3, [sp, #12]
 800c940:	1d1a      	adds	r2, r3, #4
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	9203      	str	r2, [sp, #12]
 800c946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c94a:	3402      	adds	r4, #2
 800c94c:	9305      	str	r3, [sp, #20]
 800c94e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ca24 <_vfiprintf_r+0x22c>
 800c952:	7821      	ldrb	r1, [r4, #0]
 800c954:	2203      	movs	r2, #3
 800c956:	4650      	mov	r0, sl
 800c958:	f7f3 fc62 	bl	8000220 <memchr>
 800c95c:	b138      	cbz	r0, 800c96e <_vfiprintf_r+0x176>
 800c95e:	9b04      	ldr	r3, [sp, #16]
 800c960:	eba0 000a 	sub.w	r0, r0, sl
 800c964:	2240      	movs	r2, #64	@ 0x40
 800c966:	4082      	lsls	r2, r0
 800c968:	4313      	orrs	r3, r2
 800c96a:	3401      	adds	r4, #1
 800c96c:	9304      	str	r3, [sp, #16]
 800c96e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c972:	4829      	ldr	r0, [pc, #164]	@ (800ca18 <_vfiprintf_r+0x220>)
 800c974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c978:	2206      	movs	r2, #6
 800c97a:	f7f3 fc51 	bl	8000220 <memchr>
 800c97e:	2800      	cmp	r0, #0
 800c980:	d03f      	beq.n	800ca02 <_vfiprintf_r+0x20a>
 800c982:	4b26      	ldr	r3, [pc, #152]	@ (800ca1c <_vfiprintf_r+0x224>)
 800c984:	bb1b      	cbnz	r3, 800c9ce <_vfiprintf_r+0x1d6>
 800c986:	9b03      	ldr	r3, [sp, #12]
 800c988:	3307      	adds	r3, #7
 800c98a:	f023 0307 	bic.w	r3, r3, #7
 800c98e:	3308      	adds	r3, #8
 800c990:	9303      	str	r3, [sp, #12]
 800c992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c994:	443b      	add	r3, r7
 800c996:	9309      	str	r3, [sp, #36]	@ 0x24
 800c998:	e76a      	b.n	800c870 <_vfiprintf_r+0x78>
 800c99a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c99e:	460c      	mov	r4, r1
 800c9a0:	2001      	movs	r0, #1
 800c9a2:	e7a8      	b.n	800c8f6 <_vfiprintf_r+0xfe>
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	3401      	adds	r4, #1
 800c9a8:	9305      	str	r3, [sp, #20]
 800c9aa:	4619      	mov	r1, r3
 800c9ac:	f04f 0c0a 	mov.w	ip, #10
 800c9b0:	4620      	mov	r0, r4
 800c9b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9b6:	3a30      	subs	r2, #48	@ 0x30
 800c9b8:	2a09      	cmp	r2, #9
 800c9ba:	d903      	bls.n	800c9c4 <_vfiprintf_r+0x1cc>
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d0c6      	beq.n	800c94e <_vfiprintf_r+0x156>
 800c9c0:	9105      	str	r1, [sp, #20]
 800c9c2:	e7c4      	b.n	800c94e <_vfiprintf_r+0x156>
 800c9c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9c8:	4604      	mov	r4, r0
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e7f0      	b.n	800c9b0 <_vfiprintf_r+0x1b8>
 800c9ce:	ab03      	add	r3, sp, #12
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	462a      	mov	r2, r5
 800c9d4:	4b12      	ldr	r3, [pc, #72]	@ (800ca20 <_vfiprintf_r+0x228>)
 800c9d6:	a904      	add	r1, sp, #16
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f7fd fdd5 	bl	800a588 <_printf_float>
 800c9de:	4607      	mov	r7, r0
 800c9e0:	1c78      	adds	r0, r7, #1
 800c9e2:	d1d6      	bne.n	800c992 <_vfiprintf_r+0x19a>
 800c9e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c9e6:	07d9      	lsls	r1, r3, #31
 800c9e8:	d405      	bmi.n	800c9f6 <_vfiprintf_r+0x1fe>
 800c9ea:	89ab      	ldrh	r3, [r5, #12]
 800c9ec:	059a      	lsls	r2, r3, #22
 800c9ee:	d402      	bmi.n	800c9f6 <_vfiprintf_r+0x1fe>
 800c9f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c9f2:	f7fe fbf7 	bl	800b1e4 <__retarget_lock_release_recursive>
 800c9f6:	89ab      	ldrh	r3, [r5, #12]
 800c9f8:	065b      	lsls	r3, r3, #25
 800c9fa:	f53f af1f 	bmi.w	800c83c <_vfiprintf_r+0x44>
 800c9fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca00:	e71e      	b.n	800c840 <_vfiprintf_r+0x48>
 800ca02:	ab03      	add	r3, sp, #12
 800ca04:	9300      	str	r3, [sp, #0]
 800ca06:	462a      	mov	r2, r5
 800ca08:	4b05      	ldr	r3, [pc, #20]	@ (800ca20 <_vfiprintf_r+0x228>)
 800ca0a:	a904      	add	r1, sp, #16
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	f7fe f853 	bl	800aab8 <_printf_i>
 800ca12:	e7e4      	b.n	800c9de <_vfiprintf_r+0x1e6>
 800ca14:	0800d238 	.word	0x0800d238
 800ca18:	0800d242 	.word	0x0800d242
 800ca1c:	0800a589 	.word	0x0800a589
 800ca20:	0800c7d3 	.word	0x0800c7d3
 800ca24:	0800d23e 	.word	0x0800d23e

0800ca28 <__sflush_r>:
 800ca28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca30:	0716      	lsls	r6, r2, #28
 800ca32:	4605      	mov	r5, r0
 800ca34:	460c      	mov	r4, r1
 800ca36:	d454      	bmi.n	800cae2 <__sflush_r+0xba>
 800ca38:	684b      	ldr	r3, [r1, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	dc02      	bgt.n	800ca44 <__sflush_r+0x1c>
 800ca3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	dd48      	ble.n	800cad6 <__sflush_r+0xae>
 800ca44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca46:	2e00      	cmp	r6, #0
 800ca48:	d045      	beq.n	800cad6 <__sflush_r+0xae>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca50:	682f      	ldr	r7, [r5, #0]
 800ca52:	6a21      	ldr	r1, [r4, #32]
 800ca54:	602b      	str	r3, [r5, #0]
 800ca56:	d030      	beq.n	800caba <__sflush_r+0x92>
 800ca58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca5a:	89a3      	ldrh	r3, [r4, #12]
 800ca5c:	0759      	lsls	r1, r3, #29
 800ca5e:	d505      	bpl.n	800ca6c <__sflush_r+0x44>
 800ca60:	6863      	ldr	r3, [r4, #4]
 800ca62:	1ad2      	subs	r2, r2, r3
 800ca64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca66:	b10b      	cbz	r3, 800ca6c <__sflush_r+0x44>
 800ca68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca6a:	1ad2      	subs	r2, r2, r3
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca70:	6a21      	ldr	r1, [r4, #32]
 800ca72:	4628      	mov	r0, r5
 800ca74:	47b0      	blx	r6
 800ca76:	1c43      	adds	r3, r0, #1
 800ca78:	89a3      	ldrh	r3, [r4, #12]
 800ca7a:	d106      	bne.n	800ca8a <__sflush_r+0x62>
 800ca7c:	6829      	ldr	r1, [r5, #0]
 800ca7e:	291d      	cmp	r1, #29
 800ca80:	d82b      	bhi.n	800cada <__sflush_r+0xb2>
 800ca82:	4a2a      	ldr	r2, [pc, #168]	@ (800cb2c <__sflush_r+0x104>)
 800ca84:	410a      	asrs	r2, r1
 800ca86:	07d6      	lsls	r6, r2, #31
 800ca88:	d427      	bmi.n	800cada <__sflush_r+0xb2>
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	6062      	str	r2, [r4, #4]
 800ca8e:	04d9      	lsls	r1, r3, #19
 800ca90:	6922      	ldr	r2, [r4, #16]
 800ca92:	6022      	str	r2, [r4, #0]
 800ca94:	d504      	bpl.n	800caa0 <__sflush_r+0x78>
 800ca96:	1c42      	adds	r2, r0, #1
 800ca98:	d101      	bne.n	800ca9e <__sflush_r+0x76>
 800ca9a:	682b      	ldr	r3, [r5, #0]
 800ca9c:	b903      	cbnz	r3, 800caa0 <__sflush_r+0x78>
 800ca9e:	6560      	str	r0, [r4, #84]	@ 0x54
 800caa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800caa2:	602f      	str	r7, [r5, #0]
 800caa4:	b1b9      	cbz	r1, 800cad6 <__sflush_r+0xae>
 800caa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800caaa:	4299      	cmp	r1, r3
 800caac:	d002      	beq.n	800cab4 <__sflush_r+0x8c>
 800caae:	4628      	mov	r0, r5
 800cab0:	f7ff f9f6 	bl	800bea0 <_free_r>
 800cab4:	2300      	movs	r3, #0
 800cab6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cab8:	e00d      	b.n	800cad6 <__sflush_r+0xae>
 800caba:	2301      	movs	r3, #1
 800cabc:	4628      	mov	r0, r5
 800cabe:	47b0      	blx	r6
 800cac0:	4602      	mov	r2, r0
 800cac2:	1c50      	adds	r0, r2, #1
 800cac4:	d1c9      	bne.n	800ca5a <__sflush_r+0x32>
 800cac6:	682b      	ldr	r3, [r5, #0]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d0c6      	beq.n	800ca5a <__sflush_r+0x32>
 800cacc:	2b1d      	cmp	r3, #29
 800cace:	d001      	beq.n	800cad4 <__sflush_r+0xac>
 800cad0:	2b16      	cmp	r3, #22
 800cad2:	d11e      	bne.n	800cb12 <__sflush_r+0xea>
 800cad4:	602f      	str	r7, [r5, #0]
 800cad6:	2000      	movs	r0, #0
 800cad8:	e022      	b.n	800cb20 <__sflush_r+0xf8>
 800cada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cade:	b21b      	sxth	r3, r3
 800cae0:	e01b      	b.n	800cb1a <__sflush_r+0xf2>
 800cae2:	690f      	ldr	r7, [r1, #16]
 800cae4:	2f00      	cmp	r7, #0
 800cae6:	d0f6      	beq.n	800cad6 <__sflush_r+0xae>
 800cae8:	0793      	lsls	r3, r2, #30
 800caea:	680e      	ldr	r6, [r1, #0]
 800caec:	bf08      	it	eq
 800caee:	694b      	ldreq	r3, [r1, #20]
 800caf0:	600f      	str	r7, [r1, #0]
 800caf2:	bf18      	it	ne
 800caf4:	2300      	movne	r3, #0
 800caf6:	eba6 0807 	sub.w	r8, r6, r7
 800cafa:	608b      	str	r3, [r1, #8]
 800cafc:	f1b8 0f00 	cmp.w	r8, #0
 800cb00:	dde9      	ble.n	800cad6 <__sflush_r+0xae>
 800cb02:	6a21      	ldr	r1, [r4, #32]
 800cb04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cb06:	4643      	mov	r3, r8
 800cb08:	463a      	mov	r2, r7
 800cb0a:	4628      	mov	r0, r5
 800cb0c:	47b0      	blx	r6
 800cb0e:	2800      	cmp	r0, #0
 800cb10:	dc08      	bgt.n	800cb24 <__sflush_r+0xfc>
 800cb12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb1a:	81a3      	strh	r3, [r4, #12]
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb24:	4407      	add	r7, r0
 800cb26:	eba8 0800 	sub.w	r8, r8, r0
 800cb2a:	e7e7      	b.n	800cafc <__sflush_r+0xd4>
 800cb2c:	dfbffffe 	.word	0xdfbffffe

0800cb30 <_fflush_r>:
 800cb30:	b538      	push	{r3, r4, r5, lr}
 800cb32:	690b      	ldr	r3, [r1, #16]
 800cb34:	4605      	mov	r5, r0
 800cb36:	460c      	mov	r4, r1
 800cb38:	b913      	cbnz	r3, 800cb40 <_fflush_r+0x10>
 800cb3a:	2500      	movs	r5, #0
 800cb3c:	4628      	mov	r0, r5
 800cb3e:	bd38      	pop	{r3, r4, r5, pc}
 800cb40:	b118      	cbz	r0, 800cb4a <_fflush_r+0x1a>
 800cb42:	6a03      	ldr	r3, [r0, #32]
 800cb44:	b90b      	cbnz	r3, 800cb4a <_fflush_r+0x1a>
 800cb46:	f7fe f963 	bl	800ae10 <__sinit>
 800cb4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d0f3      	beq.n	800cb3a <_fflush_r+0xa>
 800cb52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb54:	07d0      	lsls	r0, r2, #31
 800cb56:	d404      	bmi.n	800cb62 <_fflush_r+0x32>
 800cb58:	0599      	lsls	r1, r3, #22
 800cb5a:	d402      	bmi.n	800cb62 <_fflush_r+0x32>
 800cb5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb5e:	f7fe fb40 	bl	800b1e2 <__retarget_lock_acquire_recursive>
 800cb62:	4628      	mov	r0, r5
 800cb64:	4621      	mov	r1, r4
 800cb66:	f7ff ff5f 	bl	800ca28 <__sflush_r>
 800cb6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb6c:	07da      	lsls	r2, r3, #31
 800cb6e:	4605      	mov	r5, r0
 800cb70:	d4e4      	bmi.n	800cb3c <_fflush_r+0xc>
 800cb72:	89a3      	ldrh	r3, [r4, #12]
 800cb74:	059b      	lsls	r3, r3, #22
 800cb76:	d4e1      	bmi.n	800cb3c <_fflush_r+0xc>
 800cb78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb7a:	f7fe fb33 	bl	800b1e4 <__retarget_lock_release_recursive>
 800cb7e:	e7dd      	b.n	800cb3c <_fflush_r+0xc>

0800cb80 <__swhatbuf_r>:
 800cb80:	b570      	push	{r4, r5, r6, lr}
 800cb82:	460c      	mov	r4, r1
 800cb84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb88:	2900      	cmp	r1, #0
 800cb8a:	b096      	sub	sp, #88	@ 0x58
 800cb8c:	4615      	mov	r5, r2
 800cb8e:	461e      	mov	r6, r3
 800cb90:	da0d      	bge.n	800cbae <__swhatbuf_r+0x2e>
 800cb92:	89a3      	ldrh	r3, [r4, #12]
 800cb94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb98:	f04f 0100 	mov.w	r1, #0
 800cb9c:	bf14      	ite	ne
 800cb9e:	2340      	movne	r3, #64	@ 0x40
 800cba0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cba4:	2000      	movs	r0, #0
 800cba6:	6031      	str	r1, [r6, #0]
 800cba8:	602b      	str	r3, [r5, #0]
 800cbaa:	b016      	add	sp, #88	@ 0x58
 800cbac:	bd70      	pop	{r4, r5, r6, pc}
 800cbae:	466a      	mov	r2, sp
 800cbb0:	f000 f848 	bl	800cc44 <_fstat_r>
 800cbb4:	2800      	cmp	r0, #0
 800cbb6:	dbec      	blt.n	800cb92 <__swhatbuf_r+0x12>
 800cbb8:	9901      	ldr	r1, [sp, #4]
 800cbba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cbbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cbc2:	4259      	negs	r1, r3
 800cbc4:	4159      	adcs	r1, r3
 800cbc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cbca:	e7eb      	b.n	800cba4 <__swhatbuf_r+0x24>

0800cbcc <__smakebuf_r>:
 800cbcc:	898b      	ldrh	r3, [r1, #12]
 800cbce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbd0:	079d      	lsls	r5, r3, #30
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	460c      	mov	r4, r1
 800cbd6:	d507      	bpl.n	800cbe8 <__smakebuf_r+0x1c>
 800cbd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cbdc:	6023      	str	r3, [r4, #0]
 800cbde:	6123      	str	r3, [r4, #16]
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	6163      	str	r3, [r4, #20]
 800cbe4:	b003      	add	sp, #12
 800cbe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbe8:	ab01      	add	r3, sp, #4
 800cbea:	466a      	mov	r2, sp
 800cbec:	f7ff ffc8 	bl	800cb80 <__swhatbuf_r>
 800cbf0:	9f00      	ldr	r7, [sp, #0]
 800cbf2:	4605      	mov	r5, r0
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	f7ff f9c6 	bl	800bf88 <_malloc_r>
 800cbfc:	b948      	cbnz	r0, 800cc12 <__smakebuf_r+0x46>
 800cbfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc02:	059a      	lsls	r2, r3, #22
 800cc04:	d4ee      	bmi.n	800cbe4 <__smakebuf_r+0x18>
 800cc06:	f023 0303 	bic.w	r3, r3, #3
 800cc0a:	f043 0302 	orr.w	r3, r3, #2
 800cc0e:	81a3      	strh	r3, [r4, #12]
 800cc10:	e7e2      	b.n	800cbd8 <__smakebuf_r+0xc>
 800cc12:	89a3      	ldrh	r3, [r4, #12]
 800cc14:	6020      	str	r0, [r4, #0]
 800cc16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc1a:	81a3      	strh	r3, [r4, #12]
 800cc1c:	9b01      	ldr	r3, [sp, #4]
 800cc1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cc22:	b15b      	cbz	r3, 800cc3c <__smakebuf_r+0x70>
 800cc24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cc28:	4630      	mov	r0, r6
 800cc2a:	f000 f81d 	bl	800cc68 <_isatty_r>
 800cc2e:	b128      	cbz	r0, 800cc3c <__smakebuf_r+0x70>
 800cc30:	89a3      	ldrh	r3, [r4, #12]
 800cc32:	f023 0303 	bic.w	r3, r3, #3
 800cc36:	f043 0301 	orr.w	r3, r3, #1
 800cc3a:	81a3      	strh	r3, [r4, #12]
 800cc3c:	89a3      	ldrh	r3, [r4, #12]
 800cc3e:	431d      	orrs	r5, r3
 800cc40:	81a5      	strh	r5, [r4, #12]
 800cc42:	e7cf      	b.n	800cbe4 <__smakebuf_r+0x18>

0800cc44 <_fstat_r>:
 800cc44:	b538      	push	{r3, r4, r5, lr}
 800cc46:	4d07      	ldr	r5, [pc, #28]	@ (800cc64 <_fstat_r+0x20>)
 800cc48:	2300      	movs	r3, #0
 800cc4a:	4604      	mov	r4, r0
 800cc4c:	4608      	mov	r0, r1
 800cc4e:	4611      	mov	r1, r2
 800cc50:	602b      	str	r3, [r5, #0]
 800cc52:	f7f5 f82d 	bl	8001cb0 <_fstat>
 800cc56:	1c43      	adds	r3, r0, #1
 800cc58:	d102      	bne.n	800cc60 <_fstat_r+0x1c>
 800cc5a:	682b      	ldr	r3, [r5, #0]
 800cc5c:	b103      	cbz	r3, 800cc60 <_fstat_r+0x1c>
 800cc5e:	6023      	str	r3, [r4, #0]
 800cc60:	bd38      	pop	{r3, r4, r5, pc}
 800cc62:	bf00      	nop
 800cc64:	20002054 	.word	0x20002054

0800cc68 <_isatty_r>:
 800cc68:	b538      	push	{r3, r4, r5, lr}
 800cc6a:	4d06      	ldr	r5, [pc, #24]	@ (800cc84 <_isatty_r+0x1c>)
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	4604      	mov	r4, r0
 800cc70:	4608      	mov	r0, r1
 800cc72:	602b      	str	r3, [r5, #0]
 800cc74:	f7f5 f82c 	bl	8001cd0 <_isatty>
 800cc78:	1c43      	adds	r3, r0, #1
 800cc7a:	d102      	bne.n	800cc82 <_isatty_r+0x1a>
 800cc7c:	682b      	ldr	r3, [r5, #0]
 800cc7e:	b103      	cbz	r3, 800cc82 <_isatty_r+0x1a>
 800cc80:	6023      	str	r3, [r4, #0]
 800cc82:	bd38      	pop	{r3, r4, r5, pc}
 800cc84:	20002054 	.word	0x20002054

0800cc88 <_sbrk_r>:
 800cc88:	b538      	push	{r3, r4, r5, lr}
 800cc8a:	4d06      	ldr	r5, [pc, #24]	@ (800cca4 <_sbrk_r+0x1c>)
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	4604      	mov	r4, r0
 800cc90:	4608      	mov	r0, r1
 800cc92:	602b      	str	r3, [r5, #0]
 800cc94:	f7f5 f834 	bl	8001d00 <_sbrk>
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d102      	bne.n	800cca2 <_sbrk_r+0x1a>
 800cc9c:	682b      	ldr	r3, [r5, #0]
 800cc9e:	b103      	cbz	r3, 800cca2 <_sbrk_r+0x1a>
 800cca0:	6023      	str	r3, [r4, #0]
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	20002054 	.word	0x20002054

0800cca8 <__assert_func>:
 800cca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccaa:	4614      	mov	r4, r2
 800ccac:	461a      	mov	r2, r3
 800ccae:	4b09      	ldr	r3, [pc, #36]	@ (800ccd4 <__assert_func+0x2c>)
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4605      	mov	r5, r0
 800ccb4:	68d8      	ldr	r0, [r3, #12]
 800ccb6:	b954      	cbnz	r4, 800ccce <__assert_func+0x26>
 800ccb8:	4b07      	ldr	r3, [pc, #28]	@ (800ccd8 <__assert_func+0x30>)
 800ccba:	461c      	mov	r4, r3
 800ccbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ccc0:	9100      	str	r1, [sp, #0]
 800ccc2:	462b      	mov	r3, r5
 800ccc4:	4905      	ldr	r1, [pc, #20]	@ (800ccdc <__assert_func+0x34>)
 800ccc6:	f000 f841 	bl	800cd4c <fiprintf>
 800ccca:	f000 f851 	bl	800cd70 <abort>
 800ccce:	4b04      	ldr	r3, [pc, #16]	@ (800cce0 <__assert_func+0x38>)
 800ccd0:	e7f4      	b.n	800ccbc <__assert_func+0x14>
 800ccd2:	bf00      	nop
 800ccd4:	2000001c 	.word	0x2000001c
 800ccd8:	0800d28e 	.word	0x0800d28e
 800ccdc:	0800d260 	.word	0x0800d260
 800cce0:	0800d253 	.word	0x0800d253

0800cce4 <_calloc_r>:
 800cce4:	b570      	push	{r4, r5, r6, lr}
 800cce6:	fba1 5402 	umull	r5, r4, r1, r2
 800ccea:	b93c      	cbnz	r4, 800ccfc <_calloc_r+0x18>
 800ccec:	4629      	mov	r1, r5
 800ccee:	f7ff f94b 	bl	800bf88 <_malloc_r>
 800ccf2:	4606      	mov	r6, r0
 800ccf4:	b928      	cbnz	r0, 800cd02 <_calloc_r+0x1e>
 800ccf6:	2600      	movs	r6, #0
 800ccf8:	4630      	mov	r0, r6
 800ccfa:	bd70      	pop	{r4, r5, r6, pc}
 800ccfc:	220c      	movs	r2, #12
 800ccfe:	6002      	str	r2, [r0, #0]
 800cd00:	e7f9      	b.n	800ccf6 <_calloc_r+0x12>
 800cd02:	462a      	mov	r2, r5
 800cd04:	4621      	mov	r1, r4
 800cd06:	f7fe f9ef 	bl	800b0e8 <memset>
 800cd0a:	e7f5      	b.n	800ccf8 <_calloc_r+0x14>

0800cd0c <__ascii_mbtowc>:
 800cd0c:	b082      	sub	sp, #8
 800cd0e:	b901      	cbnz	r1, 800cd12 <__ascii_mbtowc+0x6>
 800cd10:	a901      	add	r1, sp, #4
 800cd12:	b142      	cbz	r2, 800cd26 <__ascii_mbtowc+0x1a>
 800cd14:	b14b      	cbz	r3, 800cd2a <__ascii_mbtowc+0x1e>
 800cd16:	7813      	ldrb	r3, [r2, #0]
 800cd18:	600b      	str	r3, [r1, #0]
 800cd1a:	7812      	ldrb	r2, [r2, #0]
 800cd1c:	1e10      	subs	r0, r2, #0
 800cd1e:	bf18      	it	ne
 800cd20:	2001      	movne	r0, #1
 800cd22:	b002      	add	sp, #8
 800cd24:	4770      	bx	lr
 800cd26:	4610      	mov	r0, r2
 800cd28:	e7fb      	b.n	800cd22 <__ascii_mbtowc+0x16>
 800cd2a:	f06f 0001 	mvn.w	r0, #1
 800cd2e:	e7f8      	b.n	800cd22 <__ascii_mbtowc+0x16>

0800cd30 <__ascii_wctomb>:
 800cd30:	4603      	mov	r3, r0
 800cd32:	4608      	mov	r0, r1
 800cd34:	b141      	cbz	r1, 800cd48 <__ascii_wctomb+0x18>
 800cd36:	2aff      	cmp	r2, #255	@ 0xff
 800cd38:	d904      	bls.n	800cd44 <__ascii_wctomb+0x14>
 800cd3a:	228a      	movs	r2, #138	@ 0x8a
 800cd3c:	601a      	str	r2, [r3, #0]
 800cd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd42:	4770      	bx	lr
 800cd44:	700a      	strb	r2, [r1, #0]
 800cd46:	2001      	movs	r0, #1
 800cd48:	4770      	bx	lr
	...

0800cd4c <fiprintf>:
 800cd4c:	b40e      	push	{r1, r2, r3}
 800cd4e:	b503      	push	{r0, r1, lr}
 800cd50:	4601      	mov	r1, r0
 800cd52:	ab03      	add	r3, sp, #12
 800cd54:	4805      	ldr	r0, [pc, #20]	@ (800cd6c <fiprintf+0x20>)
 800cd56:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd5a:	6800      	ldr	r0, [r0, #0]
 800cd5c:	9301      	str	r3, [sp, #4]
 800cd5e:	f7ff fd4b 	bl	800c7f8 <_vfiprintf_r>
 800cd62:	b002      	add	sp, #8
 800cd64:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd68:	b003      	add	sp, #12
 800cd6a:	4770      	bx	lr
 800cd6c:	2000001c 	.word	0x2000001c

0800cd70 <abort>:
 800cd70:	b508      	push	{r3, lr}
 800cd72:	2006      	movs	r0, #6
 800cd74:	f000 f82c 	bl	800cdd0 <raise>
 800cd78:	2001      	movs	r0, #1
 800cd7a:	f7f4 ff49 	bl	8001c10 <_exit>

0800cd7e <_raise_r>:
 800cd7e:	291f      	cmp	r1, #31
 800cd80:	b538      	push	{r3, r4, r5, lr}
 800cd82:	4605      	mov	r5, r0
 800cd84:	460c      	mov	r4, r1
 800cd86:	d904      	bls.n	800cd92 <_raise_r+0x14>
 800cd88:	2316      	movs	r3, #22
 800cd8a:	6003      	str	r3, [r0, #0]
 800cd8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd90:	bd38      	pop	{r3, r4, r5, pc}
 800cd92:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cd94:	b112      	cbz	r2, 800cd9c <_raise_r+0x1e>
 800cd96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd9a:	b94b      	cbnz	r3, 800cdb0 <_raise_r+0x32>
 800cd9c:	4628      	mov	r0, r5
 800cd9e:	f000 f831 	bl	800ce04 <_getpid_r>
 800cda2:	4622      	mov	r2, r4
 800cda4:	4601      	mov	r1, r0
 800cda6:	4628      	mov	r0, r5
 800cda8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdac:	f000 b818 	b.w	800cde0 <_kill_r>
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d00a      	beq.n	800cdca <_raise_r+0x4c>
 800cdb4:	1c59      	adds	r1, r3, #1
 800cdb6:	d103      	bne.n	800cdc0 <_raise_r+0x42>
 800cdb8:	2316      	movs	r3, #22
 800cdba:	6003      	str	r3, [r0, #0]
 800cdbc:	2001      	movs	r0, #1
 800cdbe:	e7e7      	b.n	800cd90 <_raise_r+0x12>
 800cdc0:	2100      	movs	r1, #0
 800cdc2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cdc6:	4620      	mov	r0, r4
 800cdc8:	4798      	blx	r3
 800cdca:	2000      	movs	r0, #0
 800cdcc:	e7e0      	b.n	800cd90 <_raise_r+0x12>
	...

0800cdd0 <raise>:
 800cdd0:	4b02      	ldr	r3, [pc, #8]	@ (800cddc <raise+0xc>)
 800cdd2:	4601      	mov	r1, r0
 800cdd4:	6818      	ldr	r0, [r3, #0]
 800cdd6:	f7ff bfd2 	b.w	800cd7e <_raise_r>
 800cdda:	bf00      	nop
 800cddc:	2000001c 	.word	0x2000001c

0800cde0 <_kill_r>:
 800cde0:	b538      	push	{r3, r4, r5, lr}
 800cde2:	4d07      	ldr	r5, [pc, #28]	@ (800ce00 <_kill_r+0x20>)
 800cde4:	2300      	movs	r3, #0
 800cde6:	4604      	mov	r4, r0
 800cde8:	4608      	mov	r0, r1
 800cdea:	4611      	mov	r1, r2
 800cdec:	602b      	str	r3, [r5, #0]
 800cdee:	f7f4 feff 	bl	8001bf0 <_kill>
 800cdf2:	1c43      	adds	r3, r0, #1
 800cdf4:	d102      	bne.n	800cdfc <_kill_r+0x1c>
 800cdf6:	682b      	ldr	r3, [r5, #0]
 800cdf8:	b103      	cbz	r3, 800cdfc <_kill_r+0x1c>
 800cdfa:	6023      	str	r3, [r4, #0]
 800cdfc:	bd38      	pop	{r3, r4, r5, pc}
 800cdfe:	bf00      	nop
 800ce00:	20002054 	.word	0x20002054

0800ce04 <_getpid_r>:
 800ce04:	f7f4 beec 	b.w	8001be0 <_getpid>

0800ce08 <_init>:
 800ce08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce0a:	bf00      	nop
 800ce0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce0e:	bc08      	pop	{r3}
 800ce10:	469e      	mov	lr, r3
 800ce12:	4770      	bx	lr

0800ce14 <_fini>:
 800ce14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce16:	bf00      	nop
 800ce18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce1a:	bc08      	pop	{r3}
 800ce1c:	469e      	mov	lr, r3
 800ce1e:	4770      	bx	lr
