INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'cleit' on host 'desktop-5mp17pp' (Windows NT_amd64 version 6.2) on Thu Aug 13 17:49:22 -0300 2020
INFO: [HLS 200-10] In directory 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-fixedOp'
INFO: [HLS 200-10] Opening project 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-fixedOp/CMFfixedop'.
INFO: [HLS 200-10] Adding design file 'CMFfixedop.cpp' to the project
INFO: [HLS 200-10] Adding design file 'CMFfixedop.h' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/cleit/Documents/GitHub/Simulador_FPGA_UERJ/CMF-1308/HLS-fixedOp/CMFfixedop/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMFfixedop.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 101.617 ; gain = 19.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 101.617 ; gain = 19.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:53 . Memory (MB): peak = 104.773 ; gain = 22.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:56 . Memory (MB): peak = 107.215 ; gain = 25.129
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:02:01 . Memory (MB): peak = 129.477 ; gain = 47.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:02:04 . Memory (MB): peak = 130.242 ; gain = 48.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMFfixedop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMFfixedop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 129.171 seconds; current allocated memory: 80.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.208 seconds; current allocated memory: 80.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMFfixedop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFfixedop/Entrada1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFfixedop/Entrada2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFfixedop/Saida1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMFfixedop/Saida2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMFfixedop' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'CMFfixedop_mul_mul_18s_18s_30_1_1' to 'CMFfixedop_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CMFfixedop_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMFfixedop'.
INFO: [HLS 200-111]  Elapsed time: 2.714 seconds; current allocated memory: 81.115 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:02:26 . Memory (MB): peak = 130.242 ; gain = 48.156
INFO: [SYSC 207-301] Generating SystemC RTL for CMFfixedop.
INFO: [VHDL 208-304] Generating VHDL RTL for CMFfixedop.
INFO: [VLOG 209-307] Generating Verilog RTL for CMFfixedop.
INFO: [HLS 200-112] Total elapsed time: 146.545 seconds; peak allocated memory: 81.115 MB.
