

================================================================
== Vitis HLS Report for 'kernel_atax'
================================================================
* Date:           Thu Dec 12 13:02:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_atax
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1475009|  1475009|  5.900 ms|  5.900 ms|  1475010|  1475010|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+--------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                            |                                |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                  Instance                  |             Module             |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +--------------------------------------------+--------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_merlin_memcpy_0_1_fu_1198               |merlin_memcpy_0_1               |      485|      485|   1.940 us|   1.940 us|     485|     485|       no|
        |grp_merlin_memcpy_1_1_fu_1246               |merlin_memcpy_1_1               |   159989|   159989|   0.640 ms|   0.640 ms|  159989|  159989|       no|
        |grp_merlin_memcpy_3_1_fu_1294               |merlin_memcpy_3_1               |      485|      485|   1.940 us|   1.940 us|     485|     485|       no|
        |grp_kernel_atax_Pipeline_merlinL11_fu_1342  |kernel_atax_Pipeline_merlinL11  |       12|       12|  48.000 ns|  48.000 ns|      12|      12|       no|
        |grp_kernel_atax_Pipeline_L2_fu_1387         |kernel_atax_Pipeline_L2         |       28|       28|   0.112 us|   0.112 us|      28|      28|       no|
        |grp_merlin_memcpy_2_1_fu_1410               |merlin_memcpy_2_1               |   159989|   159989|   0.640 ms|   0.640 ms|  159989|  159989|       no|
        |grp_kernel_atax_Pipeline_merlinL8_fu_1458   |kernel_atax_Pipeline_merlinL8   |     2931|     2931|  11.724 us|  11.724 us|    2931|    2931|       no|
        |grp_kernel_atax_Pipeline_merlinL6_fu_1546   |kernel_atax_Pipeline_merlinL6   |       24|       24|  96.000 ns|  96.000 ns|      24|      24|       no|
        |grp_kernel_atax_Pipeline_L3_fu_1634         |kernel_atax_Pipeline_L3         |       27|       27|   0.108 us|   0.108 us|      27|      27|       no|
        |grp_merlin_memcpy_4_1_fu_1657               |merlin_memcpy_4_1               |      483|      483|   1.932 us|   1.932 us|     483|     483|       no|
        +--------------------------------------------+--------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL9  |  1154400|  1154400|      2960|          -|          -|   390|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      130|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       46|   205|    41194|    25927|    0|
|Memory               |        0|     -|     3136|     3234|   82|
|Multiplexer          |        -|     -|        -|    11172|    -|
|Register             |        -|     -|      856|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       46|   205|    45186|    40463|   82|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|     8|        5|       10|   25|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     2|        1|        3|    8|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------------+---------+-----+-------+-------+-----+
    |                  Instance                  |                 Module                | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------+---------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                             |control_s_axi                          |        0|    0|    316|    552|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U768         |fadd_32ns_32ns_32_7_full_dsp_1         |        0|    2|    318|    198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U769          |fmul_32ns_32ns_32_4_max_dsp_1          |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U770          |fmul_32ns_32ns_32_4_max_dsp_1          |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U771          |fmul_32ns_32ns_32_4_max_dsp_1          |        0|    3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U772          |fmul_32ns_32ns_32_4_max_dsp_1          |        0|    3|    143|     78|    0|
    |grp_kernel_atax_Pipeline_L2_fu_1387         |kernel_atax_Pipeline_L2                |        0|    0|    533|     85|    0|
    |grp_kernel_atax_Pipeline_L3_fu_1634         |kernel_atax_Pipeline_L3                |        0|    0|    522|     73|    0|
    |grp_kernel_atax_Pipeline_merlinL11_fu_1342  |kernel_atax_Pipeline_merlinL11         |        0|    0|      6|     51|    0|
    |grp_kernel_atax_Pipeline_merlinL6_fu_1546   |kernel_atax_Pipeline_merlinL6          |        0|  191|  26146|  12231|    0|
    |grp_kernel_atax_Pipeline_merlinL8_fu_1458   |kernel_atax_Pipeline_merlinL8          |        0|    0|   3130|   2011|    0|
    |merlin_gmem_kernel_atax_32_0_m_axi_U        |merlin_gmem_kernel_atax_32_0_m_axi     |        8|    0|   1181|   1117|    0|
    |merlin_gmem_kernel_atax_32_1_m_axi_U        |merlin_gmem_kernel_atax_32_1_m_axi     |        4|    0|    878|    966|    0|
    |merlin_gmem_kernel_atax_32_y_m_axi_U        |merlin_gmem_kernel_atax_32_y_m_axi     |        4|    0|    878|    966|    0|
    |merlin_gmem_kernel_atax_512_tmp_m_axi_U     |merlin_gmem_kernel_atax_512_tmp_m_axi  |       30|    0|   3521|   2695|    0|
    |grp_merlin_memcpy_0_1_fu_1198               |merlin_memcpy_0_1                      |        0|    0|    324|    683|    0|
    |grp_merlin_memcpy_1_1_fu_1246               |merlin_memcpy_1_1                      |        0|    0|   1152|   1208|    0|
    |grp_merlin_memcpy_2_1_fu_1410               |merlin_memcpy_2_1                      |        0|    0|   1152|   1208|    0|
    |grp_merlin_memcpy_3_1_fu_1294               |merlin_memcpy_3_1                      |        0|    0|    324|    683|    0|
    |grp_merlin_memcpy_4_1_fu_1657               |merlin_memcpy_4_1                      |        0|    0|    241|    888|    0|
    +--------------------------------------------+---------------------------------------+---------+-----+-------+-------+-----+
    |Total                                       |                                       |       46|  205|  41194|  25927|    0|
    +--------------------------------------------+---------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_7_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_1_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_2_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_3_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_4_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_5_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_6_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_7_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_8_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_9_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_10_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_11_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_12_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_13_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_14_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_15_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_19_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_20_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_21_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_22_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_23_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_24_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_25_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_26_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_27_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_28_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_29_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_30_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_31_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_32_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_33_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_34_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_35_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_36_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_37_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_38_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_39_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_7_0_buf_40_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_U     |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_1_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_2_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_3_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_4_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_5_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_6_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_7_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_8_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_9_U   |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_10_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_11_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_12_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_13_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_14_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_15_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_16_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_17_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_18_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_19_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_20_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_21_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_22_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_23_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_24_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_25_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_26_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_27_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_28_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_29_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_30_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_31_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_32_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_33_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_34_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_35_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_36_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_37_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_38_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_39_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |A_8_0_buf_40_U  |A_7_0_buf_RAM_AUTO_1R1W  |        0|   0|   0|    1|  3900|   32|     1|       124800|
    |tmp_buf_U       |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_16_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_17_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_18_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_19_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_20_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_21_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_22_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_23_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_24_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_25_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_26_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_27_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_28_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_29_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |tmp_buf_30_U    |tmp_buf_RAM_AUTO_1R1W    |        0|  32|  33|    0|    25|   32|     1|          800|
    |x_7_0_buf_U     |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_1_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_2_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_3_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_4_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_5_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_6_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_7_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_8_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_9_U   |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_10_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_11_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_12_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_13_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_14_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_15_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_16_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_17_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_18_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_19_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_20_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_21_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_22_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_23_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_24_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_25_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_26_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_27_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_28_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_29_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_30_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_31_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_32_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_33_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_34_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_35_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_36_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_37_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_38_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_39_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |x_7_0_buf_40_U  |x_7_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_U         |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_1_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_2_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_3_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_4_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_5_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_6_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_7_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_8_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_9_U       |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_10_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_11_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_12_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_13_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_14_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_15_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_16_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_17_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_18_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_19_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_20_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_21_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_22_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_23_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_24_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_25_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_26_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_27_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_28_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_29_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_30_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_31_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_32_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_33_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_34_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_35_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_36_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_37_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_38_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_39_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    |y_buf_40_U      |y_buf_RAM_AUTO_1R1W      |        0|  32|  33|    0|    10|   32|     1|          320|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                         |        0|3136|3234|   82|321020| 5760|   180|     10272640|
    +----------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_1739_p2              |         +|   0|  0|  16|           9|           1|
    |add_ln215_fu_1765_p2              |         +|   0|  0|  19|          12|          12|
    |add_ln95_fu_1772_p2               |         +|   0|  0|  71|          64|          11|
    |icmp_ln193_fu_1733_p2             |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state82_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 130|          98|          36|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |A_7_0_buf_10_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_10_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_10_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_11_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_11_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_11_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_12_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_12_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_12_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_13_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_13_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_13_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_14_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_14_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_14_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_15_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_15_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_15_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_16_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_16_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_16_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_17_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_17_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_17_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_18_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_18_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_18_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_19_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_19_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_19_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_1_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_1_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_1_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_20_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_20_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_20_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_21_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_21_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_21_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_22_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_22_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_22_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_23_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_23_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_23_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_24_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_24_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_24_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_25_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_25_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_25_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_26_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_26_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_26_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_27_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_27_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_27_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_28_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_28_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_28_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_29_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_29_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_29_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_2_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_2_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_2_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_30_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_30_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_30_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_31_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_31_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_31_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_32_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_32_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_32_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_33_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_33_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_33_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_34_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_34_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_34_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_35_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_35_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_35_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_36_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_36_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_36_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_37_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_37_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_37_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_38_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_38_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_38_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_39_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_39_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_39_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_3_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_3_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_3_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_40_address0                     |   14|          3|   12|         36|
    |A_7_0_buf_40_ce0                          |   14|          3|    1|          3|
    |A_7_0_buf_40_we0                          |    9|          2|    1|          2|
    |A_7_0_buf_4_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_4_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_4_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_5_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_5_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_5_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_6_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_6_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_6_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_7_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_7_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_7_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_8_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_8_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_8_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_9_address0                      |   14|          3|   12|         36|
    |A_7_0_buf_9_ce0                           |   14|          3|    1|          3|
    |A_7_0_buf_9_we0                           |    9|          2|    1|          2|
    |A_7_0_buf_address0                        |   14|          3|   12|         36|
    |A_7_0_buf_ce0                             |   14|          3|    1|          3|
    |A_7_0_buf_we0                             |    9|          2|    1|          2|
    |A_8_0_buf_10_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_10_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_10_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_11_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_11_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_11_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_12_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_12_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_12_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_13_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_13_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_13_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_14_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_14_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_14_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_15_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_15_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_15_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_16_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_16_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_16_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_17_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_17_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_17_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_18_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_18_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_18_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_19_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_19_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_19_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_1_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_1_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_1_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_20_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_20_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_20_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_21_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_21_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_21_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_22_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_22_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_22_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_23_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_23_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_23_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_24_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_24_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_24_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_25_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_25_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_25_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_26_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_26_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_26_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_27_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_27_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_27_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_28_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_28_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_28_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_29_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_29_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_29_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_2_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_2_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_2_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_30_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_30_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_30_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_31_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_31_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_31_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_32_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_32_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_32_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_33_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_33_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_33_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_34_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_34_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_34_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_35_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_35_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_35_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_36_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_36_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_36_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_37_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_37_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_37_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_38_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_38_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_38_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_39_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_39_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_39_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_3_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_3_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_3_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_40_address0                     |   14|          3|   12|         36|
    |A_8_0_buf_40_ce0                          |   14|          3|    1|          3|
    |A_8_0_buf_40_we0                          |    9|          2|    1|          2|
    |A_8_0_buf_4_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_4_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_4_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_5_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_5_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_5_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_6_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_6_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_6_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_7_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_7_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_7_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_8_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_8_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_8_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_9_address0                      |   14|          3|   12|         36|
    |A_8_0_buf_9_ce0                           |   14|          3|    1|          3|
    |A_8_0_buf_9_we0                           |    9|          2|    1|          2|
    |A_8_0_buf_address0                        |   14|          3|   12|         36|
    |A_8_0_buf_ce0                             |   14|          3|    1|          3|
    |A_8_0_buf_we0                             |    9|          2|    1|          2|
    |ap_NS_fsm                                 |  812|        154|    1|        154|
    |ap_done                                   |    9|          2|    1|          2|
    |grp_fu_2032_ce                            |   14|          3|    1|          3|
    |grp_fu_2032_p0                            |   14|          3|   32|         96|
    |grp_fu_2032_p1                            |   14|          3|   32|         96|
    |grp_fu_2036_ce                            |   14|          3|    1|          3|
    |grp_fu_2036_p0                            |   14|          3|   32|         96|
    |grp_fu_2036_p1                            |   14|          3|   32|         96|
    |grp_fu_2040_ce                            |   14|          3|    1|          3|
    |grp_fu_2040_p0                            |   14|          3|   32|         96|
    |grp_fu_2040_p1                            |   14|          3|   32|         96|
    |grp_fu_2044_ce                            |   14|          3|    1|          3|
    |grp_fu_2044_p0                            |   14|          3|   32|         96|
    |grp_fu_2044_p1                            |   14|          3|   32|         96|
    |grp_fu_2048_ce                            |   14|          3|    1|          3|
    |grp_fu_2048_p0                            |   14|          3|   32|         96|
    |grp_fu_2048_p1                            |   14|          3|   32|         96|
    |i_5_fu_180                                |    9|          2|    9|         18|
    |merlin_gmem_kernel_atax_32_0_ARADDR       |   14|          3|   64|        192|
    |merlin_gmem_kernel_atax_32_0_ARLEN        |   14|          3|   32|         96|
    |merlin_gmem_kernel_atax_32_0_ARVALID      |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_32_0_RREADY       |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_32_1_ARVALID      |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_1_RREADY       |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_y_ARVALID      |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_y_AWVALID      |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_y_BREADY       |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_y_RREADY       |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_32_y_WVALID       |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_ARADDR    |   14|          3|   64|        192|
    |merlin_gmem_kernel_atax_512_tmp_ARLEN     |   14|          3|   32|         96|
    |merlin_gmem_kernel_atax_512_tmp_ARVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_AWADDR    |   20|          4|   64|        256|
    |merlin_gmem_kernel_atax_512_tmp_AWLEN     |   20|          4|   32|        128|
    |merlin_gmem_kernel_atax_512_tmp_AWVALID   |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_BREADY    |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_WDATA     |   14|          3|  512|       1536|
    |merlin_gmem_kernel_atax_512_tmp_WSTRB     |   14|          3|   64|        192|
    |merlin_gmem_kernel_atax_512_tmp_WVALID    |   14|          3|    1|          3|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_AR  |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_AW  |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_B   |    9|          2|    1|          2|
    |merlin_gmem_kernel_atax_512_tmp_blk_n_W   |    9|          2|    1|          2|
    |tmp_buf_16_address0                       |   26|          5|    5|         25|
    |tmp_buf_16_ce0                            |   20|          4|    1|          4|
    |tmp_buf_16_d0                             |   14|          3|   32|         96|
    |tmp_buf_16_we0                            |   14|          3|    1|          3|
    |tmp_buf_17_address0                       |   26|          5|    5|         25|
    |tmp_buf_17_ce0                            |   20|          4|    1|          4|
    |tmp_buf_17_d0                             |   14|          3|   32|         96|
    |tmp_buf_17_we0                            |   14|          3|    1|          3|
    |tmp_buf_18_address0                       |   26|          5|    5|         25|
    |tmp_buf_18_ce0                            |   20|          4|    1|          4|
    |tmp_buf_18_d0                             |   14|          3|   32|         96|
    |tmp_buf_18_we0                            |   14|          3|    1|          3|
    |tmp_buf_19_address0                       |   26|          5|    5|         25|
    |tmp_buf_19_ce0                            |   20|          4|    1|          4|
    |tmp_buf_19_d0                             |   14|          3|   32|         96|
    |tmp_buf_19_we0                            |   14|          3|    1|          3|
    |tmp_buf_20_address0                       |   26|          5|    5|         25|
    |tmp_buf_20_ce0                            |   20|          4|    1|          4|
    |tmp_buf_20_d0                             |   14|          3|   32|         96|
    |tmp_buf_20_we0                            |   14|          3|    1|          3|
    |tmp_buf_21_address0                       |   20|          4|    5|         20|
    |tmp_buf_21_ce0                            |   20|          4|    1|          4|
    |tmp_buf_21_d0                             |   14|          3|   32|         96|
    |tmp_buf_21_we0                            |   14|          3|    1|          3|
    |tmp_buf_22_address0                       |   20|          4|    5|         20|
    |tmp_buf_22_ce0                            |   20|          4|    1|          4|
    |tmp_buf_22_d0                             |   14|          3|   32|         96|
    |tmp_buf_22_we0                            |   14|          3|    1|          3|
    |tmp_buf_23_address0                       |   20|          4|    5|         20|
    |tmp_buf_23_ce0                            |   20|          4|    1|          4|
    |tmp_buf_23_d0                             |   14|          3|   32|         96|
    |tmp_buf_23_we0                            |   14|          3|    1|          3|
    |tmp_buf_24_address0                       |   20|          4|    5|         20|
    |tmp_buf_24_ce0                            |   20|          4|    1|          4|
    |tmp_buf_24_d0                             |   14|          3|   32|         96|
    |tmp_buf_24_we0                            |   14|          3|    1|          3|
    |tmp_buf_25_address0                       |   20|          4|    5|         20|
    |tmp_buf_25_ce0                            |   20|          4|    1|          4|
    |tmp_buf_25_d0                             |   14|          3|   32|         96|
    |tmp_buf_25_we0                            |   14|          3|    1|          3|
    |tmp_buf_26_address0                       |   20|          4|    5|         20|
    |tmp_buf_26_ce0                            |   20|          4|    1|          4|
    |tmp_buf_26_d0                             |   14|          3|   32|         96|
    |tmp_buf_26_we0                            |   14|          3|    1|          3|
    |tmp_buf_27_address0                       |   20|          4|    5|         20|
    |tmp_buf_27_ce0                            |   20|          4|    1|          4|
    |tmp_buf_27_d0                             |   14|          3|   32|         96|
    |tmp_buf_27_we0                            |   14|          3|    1|          3|
    |tmp_buf_28_address0                       |   20|          4|    5|         20|
    |tmp_buf_28_ce0                            |   20|          4|    1|          4|
    |tmp_buf_28_d0                             |   14|          3|   32|         96|
    |tmp_buf_28_we0                            |   14|          3|    1|          3|
    |tmp_buf_29_address0                       |   20|          4|    5|         20|
    |tmp_buf_29_ce0                            |   20|          4|    1|          4|
    |tmp_buf_29_d0                             |   14|          3|   32|         96|
    |tmp_buf_29_we0                            |   14|          3|    1|          3|
    |tmp_buf_30_address0                       |   20|          4|    5|         20|
    |tmp_buf_30_ce0                            |   20|          4|    1|          4|
    |tmp_buf_30_d0                             |   14|          3|   32|         96|
    |tmp_buf_30_we0                            |   14|          3|    1|          3|
    |tmp_buf_address0                          |   26|          5|    5|         25|
    |tmp_buf_ce0                               |   20|          4|    1|          4|
    |tmp_buf_d0                                |   14|          3|   32|         96|
    |tmp_buf_we0                               |   14|          3|    1|          3|
    |x_7_0_buf_10_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_10_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_10_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_11_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_11_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_11_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_12_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_12_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_12_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_13_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_13_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_13_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_14_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_14_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_14_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_15_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_15_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_15_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_16_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_16_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_16_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_17_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_17_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_17_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_18_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_18_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_18_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_19_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_19_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_19_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_1_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_1_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_1_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_20_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_20_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_20_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_21_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_21_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_21_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_22_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_22_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_22_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_23_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_23_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_23_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_24_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_24_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_24_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_25_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_25_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_25_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_26_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_26_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_26_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_27_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_27_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_27_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_28_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_28_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_28_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_29_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_29_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_29_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_2_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_2_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_2_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_30_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_30_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_30_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_31_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_31_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_31_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_32_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_32_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_32_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_33_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_33_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_33_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_34_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_34_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_34_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_35_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_35_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_35_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_36_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_36_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_36_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_37_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_37_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_37_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_38_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_38_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_38_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_39_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_39_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_39_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_3_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_3_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_3_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_40_address0                     |   14|          3|    4|         12|
    |x_7_0_buf_40_ce0                          |   14|          3|    1|          3|
    |x_7_0_buf_40_we0                          |    9|          2|    1|          2|
    |x_7_0_buf_4_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_4_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_4_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_5_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_5_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_5_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_6_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_6_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_6_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_7_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_7_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_7_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_8_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_8_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_8_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_9_address0                      |   14|          3|    4|         12|
    |x_7_0_buf_9_ce0                           |   14|          3|    1|          3|
    |x_7_0_buf_9_we0                           |    9|          2|    1|          2|
    |x_7_0_buf_address0                        |   14|          3|    4|         12|
    |x_7_0_buf_ce0                             |   14|          3|    1|          3|
    |x_7_0_buf_we0                             |    9|          2|    1|          2|
    |y_buf_10_address0                         |   26|          5|    4|         20|
    |y_buf_10_ce0                              |   26|          5|    1|          5|
    |y_buf_10_ce1                              |    9|          2|    1|          2|
    |y_buf_10_d0                               |   20|          4|   32|        128|
    |y_buf_10_we0                              |   20|          4|    1|          4|
    |y_buf_11_address0                         |   26|          5|    4|         20|
    |y_buf_11_ce0                              |   26|          5|    1|          5|
    |y_buf_11_ce1                              |    9|          2|    1|          2|
    |y_buf_11_d0                               |   20|          4|   32|        128|
    |y_buf_11_we0                              |   20|          4|    1|          4|
    |y_buf_12_address0                         |   26|          5|    4|         20|
    |y_buf_12_ce0                              |   26|          5|    1|          5|
    |y_buf_12_ce1                              |    9|          2|    1|          2|
    |y_buf_12_d0                               |   20|          4|   32|        128|
    |y_buf_12_we0                              |   20|          4|    1|          4|
    |y_buf_13_address0                         |   26|          5|    4|         20|
    |y_buf_13_ce0                              |   26|          5|    1|          5|
    |y_buf_13_ce1                              |    9|          2|    1|          2|
    |y_buf_13_d0                               |   20|          4|   32|        128|
    |y_buf_13_we0                              |   20|          4|    1|          4|
    |y_buf_14_address0                         |   26|          5|    4|         20|
    |y_buf_14_ce0                              |   26|          5|    1|          5|
    |y_buf_14_ce1                              |    9|          2|    1|          2|
    |y_buf_14_d0                               |   20|          4|   32|        128|
    |y_buf_14_we0                              |   20|          4|    1|          4|
    |y_buf_15_address0                         |   26|          5|    4|         20|
    |y_buf_15_ce0                              |   26|          5|    1|          5|
    |y_buf_15_ce1                              |    9|          2|    1|          2|
    |y_buf_15_d0                               |   20|          4|   32|        128|
    |y_buf_15_we0                              |   20|          4|    1|          4|
    |y_buf_16_address0                         |   26|          5|    4|         20|
    |y_buf_16_ce0                              |   26|          5|    1|          5|
    |y_buf_16_ce1                              |    9|          2|    1|          2|
    |y_buf_16_d0                               |   20|          4|   32|        128|
    |y_buf_16_we0                              |   20|          4|    1|          4|
    |y_buf_17_address0                         |   26|          5|    4|         20|
    |y_buf_17_ce0                              |   26|          5|    1|          5|
    |y_buf_17_ce1                              |    9|          2|    1|          2|
    |y_buf_17_d0                               |   20|          4|   32|        128|
    |y_buf_17_we0                              |   20|          4|    1|          4|
    |y_buf_18_address0                         |   26|          5|    4|         20|
    |y_buf_18_ce0                              |   26|          5|    1|          5|
    |y_buf_18_ce1                              |    9|          2|    1|          2|
    |y_buf_18_d0                               |   20|          4|   32|        128|
    |y_buf_18_we0                              |   20|          4|    1|          4|
    |y_buf_19_address0                         |   26|          5|    4|         20|
    |y_buf_19_ce0                              |   26|          5|    1|          5|
    |y_buf_19_ce1                              |    9|          2|    1|          2|
    |y_buf_19_d0                               |   20|          4|   32|        128|
    |y_buf_19_we0                              |   20|          4|    1|          4|
    |y_buf_1_address0                          |   26|          5|    4|         20|
    |y_buf_1_ce0                               |   26|          5|    1|          5|
    |y_buf_1_ce1                               |    9|          2|    1|          2|
    |y_buf_1_d0                                |   20|          4|   32|        128|
    |y_buf_1_we0                               |   20|          4|    1|          4|
    |y_buf_20_address0                         |   26|          5|    4|         20|
    |y_buf_20_ce0                              |   26|          5|    1|          5|
    |y_buf_20_ce1                              |    9|          2|    1|          2|
    |y_buf_20_d0                               |   20|          4|   32|        128|
    |y_buf_20_we0                              |   20|          4|    1|          4|
    |y_buf_21_address0                         |   26|          5|    4|         20|
    |y_buf_21_ce0                              |   26|          5|    1|          5|
    |y_buf_21_ce1                              |    9|          2|    1|          2|
    |y_buf_21_d0                               |   20|          4|   32|        128|
    |y_buf_21_we0                              |   20|          4|    1|          4|
    |y_buf_22_address0                         |   26|          5|    4|         20|
    |y_buf_22_ce0                              |   26|          5|    1|          5|
    |y_buf_22_ce1                              |    9|          2|    1|          2|
    |y_buf_22_d0                               |   20|          4|   32|        128|
    |y_buf_22_we0                              |   20|          4|    1|          4|
    |y_buf_23_address0                         |   26|          5|    4|         20|
    |y_buf_23_ce0                              |   26|          5|    1|          5|
    |y_buf_23_ce1                              |    9|          2|    1|          2|
    |y_buf_23_d0                               |   20|          4|   32|        128|
    |y_buf_23_we0                              |   20|          4|    1|          4|
    |y_buf_24_address0                         |   26|          5|    4|         20|
    |y_buf_24_ce0                              |   26|          5|    1|          5|
    |y_buf_24_ce1                              |    9|          2|    1|          2|
    |y_buf_24_d0                               |   20|          4|   32|        128|
    |y_buf_24_we0                              |   20|          4|    1|          4|
    |y_buf_25_address0                         |   26|          5|    4|         20|
    |y_buf_25_ce0                              |   26|          5|    1|          5|
    |y_buf_25_ce1                              |    9|          2|    1|          2|
    |y_buf_25_d0                               |   20|          4|   32|        128|
    |y_buf_25_we0                              |   20|          4|    1|          4|
    |y_buf_26_address0                         |   26|          5|    4|         20|
    |y_buf_26_ce0                              |   26|          5|    1|          5|
    |y_buf_26_ce1                              |    9|          2|    1|          2|
    |y_buf_26_d0                               |   20|          4|   32|        128|
    |y_buf_26_we0                              |   20|          4|    1|          4|
    |y_buf_27_address0                         |   26|          5|    4|         20|
    |y_buf_27_ce0                              |   26|          5|    1|          5|
    |y_buf_27_ce1                              |    9|          2|    1|          2|
    |y_buf_27_d0                               |   20|          4|   32|        128|
    |y_buf_27_we0                              |   20|          4|    1|          4|
    |y_buf_28_address0                         |   26|          5|    4|         20|
    |y_buf_28_ce0                              |   26|          5|    1|          5|
    |y_buf_28_ce1                              |    9|          2|    1|          2|
    |y_buf_28_d0                               |   20|          4|   32|        128|
    |y_buf_28_we0                              |   20|          4|    1|          4|
    |y_buf_29_address0                         |   26|          5|    4|         20|
    |y_buf_29_ce0                              |   26|          5|    1|          5|
    |y_buf_29_ce1                              |    9|          2|    1|          2|
    |y_buf_29_d0                               |   20|          4|   32|        128|
    |y_buf_29_we0                              |   20|          4|    1|          4|
    |y_buf_2_address0                          |   26|          5|    4|         20|
    |y_buf_2_ce0                               |   26|          5|    1|          5|
    |y_buf_2_ce1                               |    9|          2|    1|          2|
    |y_buf_2_d0                                |   20|          4|   32|        128|
    |y_buf_2_we0                               |   20|          4|    1|          4|
    |y_buf_30_address0                         |   26|          5|    4|         20|
    |y_buf_30_ce0                              |   26|          5|    1|          5|
    |y_buf_30_ce1                              |    9|          2|    1|          2|
    |y_buf_30_d0                               |   20|          4|   32|        128|
    |y_buf_30_we0                              |   20|          4|    1|          4|
    |y_buf_31_address0                         |   26|          5|    4|         20|
    |y_buf_31_ce0                              |   26|          5|    1|          5|
    |y_buf_31_ce1                              |    9|          2|    1|          2|
    |y_buf_31_d0                               |   20|          4|   32|        128|
    |y_buf_31_we0                              |   20|          4|    1|          4|
    |y_buf_32_address0                         |   26|          5|    4|         20|
    |y_buf_32_ce0                              |   26|          5|    1|          5|
    |y_buf_32_ce1                              |    9|          2|    1|          2|
    |y_buf_32_d0                               |   20|          4|   32|        128|
    |y_buf_32_we0                              |   20|          4|    1|          4|
    |y_buf_33_address0                         |   26|          5|    4|         20|
    |y_buf_33_ce0                              |   26|          5|    1|          5|
    |y_buf_33_ce1                              |    9|          2|    1|          2|
    |y_buf_33_d0                               |   20|          4|   32|        128|
    |y_buf_33_we0                              |   20|          4|    1|          4|
    |y_buf_34_address0                         |   26|          5|    4|         20|
    |y_buf_34_ce0                              |   26|          5|    1|          5|
    |y_buf_34_ce1                              |    9|          2|    1|          2|
    |y_buf_34_d0                               |   20|          4|   32|        128|
    |y_buf_34_we0                              |   20|          4|    1|          4|
    |y_buf_35_address0                         |   26|          5|    4|         20|
    |y_buf_35_ce0                              |   26|          5|    1|          5|
    |y_buf_35_ce1                              |    9|          2|    1|          2|
    |y_buf_35_d0                               |   20|          4|   32|        128|
    |y_buf_35_we0                              |   20|          4|    1|          4|
    |y_buf_36_address0                         |   26|          5|    4|         20|
    |y_buf_36_ce0                              |   26|          5|    1|          5|
    |y_buf_36_ce1                              |    9|          2|    1|          2|
    |y_buf_36_d0                               |   20|          4|   32|        128|
    |y_buf_36_we0                              |   20|          4|    1|          4|
    |y_buf_37_address0                         |   26|          5|    4|         20|
    |y_buf_37_ce0                              |   26|          5|    1|          5|
    |y_buf_37_ce1                              |    9|          2|    1|          2|
    |y_buf_37_d0                               |   20|          4|   32|        128|
    |y_buf_37_we0                              |   20|          4|    1|          4|
    |y_buf_38_address0                         |   26|          5|    4|         20|
    |y_buf_38_ce0                              |   26|          5|    1|          5|
    |y_buf_38_ce1                              |    9|          2|    1|          2|
    |y_buf_38_d0                               |   20|          4|   32|        128|
    |y_buf_38_we0                              |   20|          4|    1|          4|
    |y_buf_39_address0                         |   26|          5|    4|         20|
    |y_buf_39_ce0                              |   26|          5|    1|          5|
    |y_buf_39_ce1                              |    9|          2|    1|          2|
    |y_buf_39_d0                               |   20|          4|   32|        128|
    |y_buf_39_we0                              |   20|          4|    1|          4|
    |y_buf_3_address0                          |   26|          5|    4|         20|
    |y_buf_3_ce0                               |   26|          5|    1|          5|
    |y_buf_3_ce1                               |    9|          2|    1|          2|
    |y_buf_3_d0                                |   20|          4|   32|        128|
    |y_buf_3_we0                               |   20|          4|    1|          4|
    |y_buf_40_address0                         |   26|          5|    4|         20|
    |y_buf_40_ce0                              |   26|          5|    1|          5|
    |y_buf_40_ce1                              |    9|          2|    1|          2|
    |y_buf_40_d0                               |   20|          4|   32|        128|
    |y_buf_40_we0                              |   20|          4|    1|          4|
    |y_buf_4_address0                          |   26|          5|    4|         20|
    |y_buf_4_ce0                               |   26|          5|    1|          5|
    |y_buf_4_ce1                               |    9|          2|    1|          2|
    |y_buf_4_d0                                |   20|          4|   32|        128|
    |y_buf_4_we0                               |   20|          4|    1|          4|
    |y_buf_5_address0                          |   26|          5|    4|         20|
    |y_buf_5_ce0                               |   26|          5|    1|          5|
    |y_buf_5_ce1                               |    9|          2|    1|          2|
    |y_buf_5_d0                                |   20|          4|   32|        128|
    |y_buf_5_we0                               |   20|          4|    1|          4|
    |y_buf_6_address0                          |   26|          5|    4|         20|
    |y_buf_6_ce0                               |   26|          5|    1|          5|
    |y_buf_6_ce1                               |    9|          2|    1|          2|
    |y_buf_6_d0                                |   20|          4|   32|        128|
    |y_buf_6_we0                               |   20|          4|    1|          4|
    |y_buf_7_address0                          |   26|          5|    4|         20|
    |y_buf_7_ce0                               |   26|          5|    1|          5|
    |y_buf_7_ce1                               |    9|          2|    1|          2|
    |y_buf_7_d0                                |   20|          4|   32|        128|
    |y_buf_7_we0                               |   20|          4|    1|          4|
    |y_buf_8_address0                          |   26|          5|    4|         20|
    |y_buf_8_ce0                               |   26|          5|    1|          5|
    |y_buf_8_ce1                               |    9|          2|    1|          2|
    |y_buf_8_d0                                |   20|          4|   32|        128|
    |y_buf_8_we0                               |   20|          4|    1|          4|
    |y_buf_9_address0                          |   26|          5|    4|         20|
    |y_buf_9_ce0                               |   26|          5|    1|          5|
    |y_buf_9_ce1                               |    9|          2|    1|          2|
    |y_buf_9_d0                                |   20|          4|   32|        128|
    |y_buf_9_we0                               |   20|          4|    1|          4|
    |y_buf_address0                            |   26|          5|    4|         20|
    |y_buf_ce0                                 |   26|          5|    1|          5|
    |y_buf_ce1                                 |    9|          2|    1|          2|
    |y_buf_d0                                  |   20|          4|   32|        128|
    |y_buf_we0                                 |   20|          4|    1|          4|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |11172|       2305| 4835|      16455|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_1914                                          |   64|   0|   64|          0|
    |add_lcssa45_loc_fu_184                                   |   32|   0|   32|          0|
    |add_ln193_reg_1944                                       |    9|   0|    9|          0|
    |add_ln215_reg_1949                                       |   11|   0|   12|          1|
    |ap_CS_fsm                                                |  153|   0|  153|          0|
    |ap_done_reg                                              |    1|   0|    1|          0|
    |ap_rst_n_inv                                             |    1|   0|    1|          0|
    |ap_rst_reg_1                                             |    1|   0|    1|          0|
    |ap_rst_reg_2                                             |    1|   0|    1|          0|
    |buf_tmp_16_reg_2001                                      |   32|   0|   32|          0|
    |buf_tmp_17_reg_2006                                      |   32|   0|   32|          0|
    |buf_tmp_18_reg_2011                                      |   32|   0|   32|          0|
    |buf_tmp_19_reg_2016                                      |   32|   0|   32|          0|
    |buf_tmp_20_reg_2021                                      |   32|   0|   32|          0|
    |buf_tmp_reg_1996                                         |   32|   0|   32|          0|
    |grp_kernel_atax_Pipeline_L2_fu_1387_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_L3_fu_1634_ap_start_reg         |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL11_fu_1342_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL6_fu_1546_ap_start_reg   |    1|   0|    1|          0|
    |grp_kernel_atax_Pipeline_merlinL8_fu_1458_ap_start_reg   |    1|   0|    1|          0|
    |grp_merlin_memcpy_0_1_fu_1198_ap_start_reg               |    1|   0|    1|          0|
    |grp_merlin_memcpy_1_1_fu_1246_ap_start_reg               |    1|   0|    1|          0|
    |grp_merlin_memcpy_2_1_fu_1410_ap_start_reg               |    1|   0|    1|          0|
    |grp_merlin_memcpy_3_1_fu_1294_ap_start_reg               |    1|   0|    1|          0|
    |grp_merlin_memcpy_4_1_fu_1657_ap_start_reg               |    1|   0|    1|          0|
    |i_5_fu_180                                               |    9|   0|    9|          0|
    |merlin_gmem_kernel_atax_512_tmp_addr_reg_1933            |   64|   0|   64|          0|
    |tmp_read_reg_1898                                        |   64|   0|   64|          0|
    |trunc_ln95_s_reg_1955                                    |   58|   0|   58|          0|
    |trunc_ln_reg_1926                                        |   58|   0|   58|          0|
    |x_read_reg_1909                                          |   64|   0|   64|          0|
    |y_read_reg_1903                                          |   64|   0|   64|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    |  856|   0|  857|          1|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|    Protocol   |          Source Object          |    C Type    |
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+
|s_axi_control_AWVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_AWADDR                            |   in|    6|          s_axi|                          control|        scalar|
|s_axi_control_WVALID                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_WREADY                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_WDATA                             |   in|   32|          s_axi|                          control|        scalar|
|s_axi_control_WSTRB                             |   in|    4|          s_axi|                          control|        scalar|
|s_axi_control_ARVALID                           |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARREADY                           |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_ARADDR                            |   in|    6|          s_axi|                          control|        scalar|
|s_axi_control_RVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_RREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_RDATA                             |  out|   32|          s_axi|                          control|        scalar|
|s_axi_control_RRESP                             |  out|    2|          s_axi|                          control|        scalar|
|s_axi_control_BVALID                            |  out|    1|          s_axi|                          control|        scalar|
|s_axi_control_BREADY                            |   in|    1|          s_axi|                          control|        scalar|
|s_axi_control_BRESP                             |  out|    2|          s_axi|                          control|        scalar|
|ap_clk                                          |   in|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|ap_rst_n                                        |   in|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|interrupt                                       |  out|    1|  ap_ctrl_chain|                      kernel_atax|  return value|
|m_axi_merlin_gmem_kernel_atax_32_0_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WDATA        |  out|  128|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WSTRB        |  out|   16|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RDATA        |   in|  128|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_0_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_0|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WDATA        |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WSTRB        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RDATA        |   in|   64|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_1_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_1|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_AWUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WVALID       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WREADY       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WDATA        |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WSTRB        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WLAST        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WID          |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_WUSER        |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARVALID      |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARREADY      |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARADDR       |  out|   64|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARID         |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARLEN        |  out|    8|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARSIZE       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARBURST      |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARLOCK       |  out|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARCACHE      |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARPROT       |  out|    3|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARQOS        |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARREGION     |  out|    4|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_ARUSER       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RDATA        |   in|   64|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RLAST        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_RRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BVALID       |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BREADY       |  out|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BRESP        |   in|    2|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BID          |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_32_y_BUSER        |   in|    1|          m_axi|     merlin_gmem_kernel_atax_32_y|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
|m_axi_merlin_gmem_kernel_atax_512_tmp_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_atax_512_tmp|       pointer|
+------------------------------------------------+-----+-----+---------------+---------------------------------+--------------+

