
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013c8 <.init>:
  4013c8:	stp	x29, x30, [sp, #-16]!
  4013cc:	mov	x29, sp
  4013d0:	bl	401af4 <printf@plt+0x3a4>
  4013d4:	ldp	x29, x30, [sp], #16
  4013d8:	ret

Disassembly of section .plt:

00000000004013e0 <_Znam@plt-0x20>:
  4013e0:	stp	x16, x30, [sp, #-16]!
  4013e4:	adrp	x16, 42b000 <_ZdlPvm@@Base+0x1aca4>
  4013e8:	ldr	x17, [x16, #4088]
  4013ec:	add	x16, x16, #0xff8
  4013f0:	br	x17
  4013f4:	nop
  4013f8:	nop
  4013fc:	nop

0000000000401400 <_Znam@plt>:
  401400:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16]
  401408:	add	x16, x16, #0x0
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #8]
  401418:	add	x16, x16, #0x8
  40141c:	br	x17

0000000000401420 <memcpy@plt>:
  401420:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #16]
  401428:	add	x16, x16, #0x10
  40142c:	br	x17

0000000000401430 <puts@plt>:
  401430:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #24]
  401438:	add	x16, x16, #0x18
  40143c:	br	x17

0000000000401440 <isalnum@plt>:
  401440:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #32]
  401448:	add	x16, x16, #0x20
  40144c:	br	x17

0000000000401450 <strlen@plt>:
  401450:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #40]
  401458:	add	x16, x16, #0x28
  40145c:	br	x17

0000000000401460 <fprintf@plt>:
  401460:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #48]
  401468:	add	x16, x16, #0x30
  40146c:	br	x17

0000000000401470 <putc@plt>:
  401470:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #56]
  401478:	add	x16, x16, #0x38
  40147c:	br	x17

0000000000401480 <islower@plt>:
  401480:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #64]
  401488:	add	x16, x16, #0x40
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #72]
  401498:	add	x16, x16, #0x48
  40149c:	br	x17

00000000004014a0 <isspace@plt>:
  4014a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #80]
  4014a8:	add	x16, x16, #0x50
  4014ac:	br	x17

00000000004014b0 <memcmp@plt>:
  4014b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #88]
  4014b8:	add	x16, x16, #0x58
  4014bc:	br	x17

00000000004014c0 <strtol@plt>:
  4014c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #96]
  4014c8:	add	x16, x16, #0x60
  4014cc:	br	x17

00000000004014d0 <free@plt>:
  4014d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #104]
  4014d8:	add	x16, x16, #0x68
  4014dc:	br	x17

00000000004014e0 <memset@plt>:
  4014e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #112]
  4014e8:	add	x16, x16, #0x70
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #120]
  4014f8:	add	x16, x16, #0x78
  4014fc:	br	x17

0000000000401500 <_exit@plt>:
  401500:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #128]
  401508:	add	x16, x16, #0x80
  40150c:	br	x17

0000000000401510 <strerror@plt>:
  401510:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #136]
  401518:	add	x16, x16, #0x88
  40151c:	br	x17

0000000000401520 <strcpy@plt>:
  401520:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #144]
  401528:	add	x16, x16, #0x90
  40152c:	br	x17

0000000000401530 <sprintf@plt>:
  401530:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #152]
  401538:	add	x16, x16, #0x98
  40153c:	br	x17

0000000000401540 <isxdigit@plt>:
  401540:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #160]
  401548:	add	x16, x16, #0xa0
  40154c:	br	x17

0000000000401550 <putchar@plt>:
  401550:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #168]
  401558:	add	x16, x16, #0xa8
  40155c:	br	x17

0000000000401560 <__libc_start_main@plt>:
  401560:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #176]
  401568:	add	x16, x16, #0xb0
  40156c:	br	x17

0000000000401570 <memchr@plt>:
  401570:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #184]
  401578:	add	x16, x16, #0xb8
  40157c:	br	x17

0000000000401580 <isgraph@plt>:
  401580:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #192]
  401588:	add	x16, x16, #0xc0
  40158c:	br	x17

0000000000401590 <getc@plt>:
  401590:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #200]
  401598:	add	x16, x16, #0xc8
  40159c:	br	x17

00000000004015a0 <strncmp@plt>:
  4015a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #208]
  4015a8:	add	x16, x16, #0xd0
  4015ac:	br	x17

00000000004015b0 <isprint@plt>:
  4015b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #216]
  4015b8:	add	x16, x16, #0xd8
  4015bc:	br	x17

00000000004015c0 <isupper@plt>:
  4015c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #224]
  4015c8:	add	x16, x16, #0xe0
  4015cc:	br	x17

00000000004015d0 <fputc@plt>:
  4015d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #232]
  4015d8:	add	x16, x16, #0xe8
  4015dc:	br	x17

00000000004015e0 <__isoc99_sscanf@plt>:
  4015e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #240]
  4015e8:	add	x16, x16, #0xf0
  4015ec:	br	x17

00000000004015f0 <__cxa_atexit@plt>:
  4015f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #248]
  4015f8:	add	x16, x16, #0xf8
  4015fc:	br	x17

0000000000401600 <fflush@plt>:
  401600:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #256]
  401608:	add	x16, x16, #0x100
  40160c:	br	x17

0000000000401610 <isalpha@plt>:
  401610:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #264]
  401618:	add	x16, x16, #0x108
  40161c:	br	x17

0000000000401620 <_ZdaPv@plt>:
  401620:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #272]
  401628:	add	x16, x16, #0x110
  40162c:	br	x17

0000000000401630 <__errno_location@plt>:
  401630:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #280]
  401638:	add	x16, x16, #0x118
  40163c:	br	x17

0000000000401640 <fopen@plt>:
  401640:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #288]
  401648:	add	x16, x16, #0x120
  40164c:	br	x17

0000000000401650 <strcmp@plt>:
  401650:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #296]
  401658:	add	x16, x16, #0x128
  40165c:	br	x17

0000000000401660 <write@plt>:
  401660:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #304]
  401668:	add	x16, x16, #0x130
  40166c:	br	x17

0000000000401670 <malloc@plt>:
  401670:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #312]
  401678:	add	x16, x16, #0x138
  40167c:	br	x17

0000000000401680 <ispunct@plt>:
  401680:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #320]
  401688:	add	x16, x16, #0x140
  40168c:	br	x17

0000000000401690 <iscntrl@plt>:
  401690:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #328]
  401698:	add	x16, x16, #0x148
  40169c:	br	x17

00000000004016a0 <abort@plt>:
  4016a0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #336]
  4016a8:	add	x16, x16, #0x150
  4016ac:	br	x17

00000000004016b0 <getenv@plt>:
  4016b0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #344]
  4016b8:	add	x16, x16, #0x158
  4016bc:	br	x17

00000000004016c0 <__gxx_personality_v0@plt>:
  4016c0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #352]
  4016c8:	add	x16, x16, #0x160
  4016cc:	br	x17

00000000004016d0 <exit@plt>:
  4016d0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #360]
  4016d8:	add	x16, x16, #0x168
  4016dc:	br	x17

00000000004016e0 <fwrite@plt>:
  4016e0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #368]
  4016e8:	add	x16, x16, #0x170
  4016ec:	br	x17

00000000004016f0 <_Unwind_Resume@plt>:
  4016f0:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #376]
  4016f8:	add	x16, x16, #0x178
  4016fc:	br	x17

0000000000401700 <ferror@plt>:
  401700:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #384]
  401708:	add	x16, x16, #0x180
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #392]
  401718:	add	x16, x16, #0x188
  40171c:	br	x17

0000000000401720 <__cxa_pure_virtual@plt>:
  401720:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #400]
  401728:	add	x16, x16, #0x190
  40172c:	br	x17

0000000000401730 <setbuf@plt>:
  401730:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #408]
  401738:	add	x16, x16, #0x198
  40173c:	br	x17

0000000000401740 <strcat@plt>:
  401740:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #416]
  401748:	add	x16, x16, #0x1a0
  40174c:	br	x17

0000000000401750 <printf@plt>:
  401750:	adrp	x16, 42c000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #424]
  401758:	add	x16, x16, #0x1a8
  40175c:	br	x17

Disassembly of section .text:

0000000000401760 <_Znwm@@Base-0xeb4c>:
  401760:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401764:	add	x0, x0, #0xdac
  401768:	b	40ed00 <printf@plt+0xd5b0>
  40176c:	stp	x29, x30, [sp, #-32]!
  401770:	stp	x20, x19, [sp, #16]
  401774:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  401778:	mov	w19, #0x30                  	// #48
  40177c:	add	x20, x20, #0xe10
  401780:	mov	x29, sp
  401784:	add	x0, x20, x19
  401788:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  40178c:	sub	x19, x19, #0x10
  401790:	cmn	x19, #0x10
  401794:	b.ne	401784 <printf@plt+0x34>  // b.any
  401798:	ldp	x20, x19, [sp, #16]
  40179c:	ldp	x29, x30, [sp], #32
  4017a0:	ret
  4017a4:	stp	x29, x30, [sp, #-48]!
  4017a8:	str	x21, [sp, #16]
  4017ac:	stp	x20, x19, [sp, #32]
  4017b0:	mov	x29, sp
  4017b4:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4017b8:	add	x0, x0, #0xde0
  4017bc:	bl	40ed00 <printf@plt+0xd5b0>
  4017c0:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4017c4:	add	x19, x19, #0xde8
  4017c8:	mov	w8, #0x11                  	// #17
  4017cc:	mov	w0, #0x110                 	// #272
  4017d0:	str	w8, [x19, #8]
  4017d4:	bl	401400 <_Znam@plt>
  4017d8:	mov	w2, #0x110                 	// #272
  4017dc:	mov	w1, wzr
  4017e0:	mov	x20, x0
  4017e4:	bl	4014e0 <memset@plt>
  4017e8:	str	x20, [x19]
  4017ec:	adrp	x20, 42c000 <_Znam@GLIBCXX_3.4>
  4017f0:	adrp	x0, 402000 <printf@plt+0x8b0>
  4017f4:	add	x20, x20, #0x1b8
  4017f8:	add	x0, x0, #0xc6c
  4017fc:	mov	x1, x19
  401800:	mov	x2, x20
  401804:	str	wzr, [x19, #12]
  401808:	bl	4015f0 <__cxa_atexit@plt>
  40180c:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  401810:	add	x19, x19, #0xe00
  401814:	mov	x0, x19
  401818:	bl	410ad8 <_ZdlPvm@@Base+0x77c>
  40181c:	adrp	x0, 410000 <printf@plt+0xe8b0>
  401820:	add	x0, x0, #0xc78
  401824:	mov	x1, x19
  401828:	mov	x2, x20
  40182c:	bl	4015f0 <__cxa_atexit@plt>
  401830:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  401834:	mov	x20, xzr
  401838:	add	x21, x21, #0xe10
  40183c:	add	x0, x21, x20
  401840:	bl	410ad8 <_ZdlPvm@@Base+0x77c>
  401844:	add	x20, x20, #0x10
  401848:	cmp	x20, #0x40
  40184c:	b.ne	40183c <printf@plt+0xec>  // b.any
  401850:	ldp	x20, x19, [sp, #32]
  401854:	ldr	x21, [sp, #16]
  401858:	adrp	x0, 401000 <_Znam@plt-0x400>
  40185c:	adrp	x2, 42c000 <_Znam@GLIBCXX_3.4>
  401860:	add	x0, x0, #0x76c
  401864:	add	x2, x2, #0x1b8
  401868:	mov	x1, xzr
  40186c:	ldp	x29, x30, [sp], #48
  401870:	b	4015f0 <__cxa_atexit@plt>
  401874:	mov	x19, x0
  401878:	cbz	x20, 401890 <printf@plt+0x140>
  40187c:	add	x8, x21, x20
  401880:	sub	x0, x8, #0x10
  401884:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  401888:	subs	x20, x20, #0x10
  40188c:	b.ne	40187c <printf@plt+0x12c>  // b.any
  401890:	mov	x0, x19
  401894:	bl	4016f0 <_Unwind_Resume@plt>
  401898:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40189c:	add	x0, x0, #0xe60
  4018a0:	b	40ed00 <printf@plt+0xd5b0>
  4018a4:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4018a8:	add	x0, x0, #0xe98
  4018ac:	b	40ed00 <printf@plt+0xd5b0>
  4018b0:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4018b4:	add	x0, x0, #0xe99
  4018b8:	b	40ed00 <printf@plt+0xd5b0>
  4018bc:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4018c0:	add	x0, x0, #0xe9a
  4018c4:	b	40ed00 <printf@plt+0xd5b0>
  4018c8:	stp	x29, x30, [sp, #-32]!
  4018cc:	stp	x20, x19, [sp, #16]
  4018d0:	mov	x29, sp
  4018d4:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4018d8:	add	x0, x0, #0xea0
  4018dc:	bl	40ed00 <printf@plt+0xd5b0>
  4018e0:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4018e4:	add	x0, x0, #0xea4
  4018e8:	mov	w2, #0x800                 	// #2048
  4018ec:	mov	w1, wzr
  4018f0:	bl	4014e0 <memset@plt>
  4018f4:	adrp	x19, 430000 <stderr@@GLIBC_2.17+0x2260>
  4018f8:	add	x19, x19, #0x6a8
  4018fc:	mov	w8, #0x11                  	// #17
  401900:	mov	w0, #0x110                 	// #272
  401904:	str	w8, [x19, #8]
  401908:	bl	401400 <_Znam@plt>
  40190c:	mov	w2, #0x110                 	// #272
  401910:	mov	w1, wzr
  401914:	mov	x20, x0
  401918:	bl	4014e0 <memset@plt>
  40191c:	str	x20, [x19]
  401920:	str	wzr, [x19, #12]
  401924:	mov	x1, x19
  401928:	ldp	x20, x19, [sp, #16]
  40192c:	adrp	x0, 408000 <printf@plt+0x68b0>
  401930:	adrp	x2, 42c000 <_Znam@GLIBCXX_3.4>
  401934:	add	x0, x0, #0x394
  401938:	add	x2, x2, #0x1b8
  40193c:	ldp	x29, x30, [sp], #32
  401940:	b	4015f0 <__cxa_atexit@plt>
  401944:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401948:	add	x0, x0, #0x6b8
  40194c:	b	40ed00 <printf@plt+0xd5b0>
  401950:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401954:	add	x0, x0, #0x6b9
  401958:	b	40ed00 <printf@plt+0xd5b0>
  40195c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401960:	add	x0, x0, #0x6ba
  401964:	b	40ed00 <printf@plt+0xd5b0>
  401968:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  40196c:	add	x0, x0, #0x6bb
  401970:	b	40ed00 <printf@plt+0xd5b0>
  401974:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401978:	add	x0, x0, #0x6bc
  40197c:	b	40ed00 <printf@plt+0xd5b0>
  401980:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401984:	add	x0, x0, #0x6bd
  401988:	b	40ed00 <printf@plt+0xd5b0>
  40198c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  401990:	add	x0, x0, #0x6be
  401994:	b	40ed00 <printf@plt+0xd5b0>
  401998:	b	40ed00 <printf@plt+0xd5b0>
  40199c:	stp	x29, x30, [sp, #-16]!
  4019a0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  4019a4:	add	x0, x0, #0x626
  4019a8:	mov	x29, sp
  4019ac:	bl	4016b0 <getenv@plt>
  4019b0:	cbz	x0, 4019bc <printf@plt+0x26c>
  4019b4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4019b8:	str	x0, [x8, #3168]
  4019bc:	ldp	x29, x30, [sp], #16
  4019c0:	ret
  4019c4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  4019c8:	add	x0, x0, #0x262
  4019cc:	b	40ed00 <printf@plt+0xd5b0>
  4019d0:	stp	x29, x30, [sp, #-64]!
  4019d4:	str	x23, [sp, #16]
  4019d8:	stp	x22, x21, [sp, #32]
  4019dc:	stp	x20, x19, [sp, #48]
  4019e0:	mov	x29, sp
  4019e4:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x3260>
  4019e8:	adrp	x20, 418000 <_ZdlPvm@@Base+0x7ca4>
  4019ec:	adrp	x21, 418000 <_ZdlPvm@@Base+0x7ca4>
  4019f0:	add	x19, x19, #0x268
  4019f4:	add	x20, x20, #0x872
  4019f8:	add	x21, x21, #0x882
  4019fc:	mov	w3, #0x1                   	// #1
  401a00:	mov	w4, #0x1                   	// #1
  401a04:	mov	x0, x19
  401a08:	mov	x1, x20
  401a0c:	mov	x2, x21
  401a10:	bl	410448 <_ZdlPvm@@Base+0xec>
  401a14:	adrp	x22, 410000 <printf@plt+0xe8b0>
  401a18:	adrp	x23, 42c000 <_Znam@GLIBCXX_3.4>
  401a1c:	add	x22, x22, #0x5f4
  401a20:	add	x23, x23, #0x1b8
  401a24:	mov	x0, x22
  401a28:	mov	x1, x19
  401a2c:	mov	x2, x23
  401a30:	bl	4015f0 <__cxa_atexit@plt>
  401a34:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x3260>
  401a38:	add	x19, x19, #0x278
  401a3c:	mov	w3, #0x1                   	// #1
  401a40:	mov	x0, x19
  401a44:	mov	x1, x20
  401a48:	mov	x2, x21
  401a4c:	mov	w4, wzr
  401a50:	bl	410448 <_ZdlPvm@@Base+0xec>
  401a54:	mov	x0, x22
  401a58:	mov	x1, x19
  401a5c:	mov	x2, x23
  401a60:	bl	4015f0 <__cxa_atexit@plt>
  401a64:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x3260>
  401a68:	add	x19, x19, #0x288
  401a6c:	mov	x0, x19
  401a70:	mov	x1, x20
  401a74:	mov	x2, x21
  401a78:	mov	w3, wzr
  401a7c:	mov	w4, wzr
  401a80:	bl	410448 <_ZdlPvm@@Base+0xec>
  401a84:	mov	x0, x22
  401a88:	mov	x1, x19
  401a8c:	mov	x2, x23
  401a90:	ldp	x20, x19, [sp, #48]
  401a94:	ldp	x22, x21, [sp, #32]
  401a98:	ldr	x23, [sp, #16]
  401a9c:	ldp	x29, x30, [sp], #64
  401aa0:	b	4015f0 <__cxa_atexit@plt>
  401aa4:	mov	x29, #0x0                   	// #0
  401aa8:	mov	x30, #0x0                   	// #0
  401aac:	mov	x5, x0
  401ab0:	ldr	x1, [sp]
  401ab4:	add	x2, sp, #0x8
  401ab8:	mov	x6, sp
  401abc:	movz	x0, #0x0, lsl #48
  401ac0:	movk	x0, #0x0, lsl #32
  401ac4:	movk	x0, #0x40, lsl #16
  401ac8:	movk	x0, #0x253c
  401acc:	movz	x3, #0x0, lsl #48
  401ad0:	movk	x3, #0x0, lsl #32
  401ad4:	movk	x3, #0x41, lsl #16
  401ad8:	movk	x3, #0x1610
  401adc:	movz	x4, #0x0, lsl #48
  401ae0:	movk	x4, #0x0, lsl #32
  401ae4:	movk	x4, #0x41, lsl #16
  401ae8:	movk	x4, #0x1690
  401aec:	bl	401560 <__libc_start_main@plt>
  401af0:	bl	4016a0 <abort@plt>
  401af4:	adrp	x0, 42b000 <_ZdlPvm@@Base+0x1aca4>
  401af8:	ldr	x0, [x0, #4064]
  401afc:	cbz	x0, 401b04 <printf@plt+0x3b4>
  401b00:	b	401710 <__gmon_start__@plt>
  401b04:	ret
  401b08:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b0c:	add	x0, x0, #0xd90
  401b10:	adrp	x1, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b14:	add	x1, x1, #0xd90
  401b18:	cmp	x1, x0
  401b1c:	b.eq	401b34 <printf@plt+0x3e4>  // b.none
  401b20:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  401b24:	ldr	x1, [x1, #1712]
  401b28:	cbz	x1, 401b34 <printf@plt+0x3e4>
  401b2c:	mov	x16, x1
  401b30:	br	x16
  401b34:	ret
  401b38:	adrp	x0, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b3c:	add	x0, x0, #0xd90
  401b40:	adrp	x1, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b44:	add	x1, x1, #0xd90
  401b48:	sub	x1, x1, x0
  401b4c:	lsr	x2, x1, #63
  401b50:	add	x1, x2, x1, asr #3
  401b54:	cmp	xzr, x1, asr #1
  401b58:	asr	x1, x1, #1
  401b5c:	b.eq	401b74 <printf@plt+0x424>  // b.none
  401b60:	adrp	x2, 411000 <_ZdlPvm@@Base+0xca4>
  401b64:	ldr	x2, [x2, #1720]
  401b68:	cbz	x2, 401b74 <printf@plt+0x424>
  401b6c:	mov	x16, x2
  401b70:	br	x16
  401b74:	ret
  401b78:	stp	x29, x30, [sp, #-32]!
  401b7c:	mov	x29, sp
  401b80:	str	x19, [sp, #16]
  401b84:	adrp	x19, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401b88:	ldrb	w0, [x19, #3496]
  401b8c:	cbnz	w0, 401b9c <printf@plt+0x44c>
  401b90:	bl	401b08 <printf@plt+0x3b8>
  401b94:	mov	w0, #0x1                   	// #1
  401b98:	strb	w0, [x19, #3496]
  401b9c:	ldr	x19, [sp, #16]
  401ba0:	ldp	x29, x30, [sp], #32
  401ba4:	ret
  401ba8:	b	401b38 <printf@plt+0x3e8>
  401bac:	sub	sp, sp, #0x50
  401bb0:	stp	x29, x30, [sp, #16]
  401bb4:	stp	x24, x23, [sp, #32]
  401bb8:	stp	x22, x21, [sp, #48]
  401bbc:	stp	x20, x19, [sp, #64]
  401bc0:	add	x29, sp, #0x10
  401bc4:	mov	x20, x0
  401bc8:	mov	x0, x1
  401bcc:	mov	x19, x1
  401bd0:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  401bd4:	adrp	x24, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401bd8:	adrp	x21, 411000 <_ZdlPvm@@Base+0xca4>
  401bdc:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x3260>
  401be0:	add	x24, x24, #0xc74
  401be4:	add	x21, x21, #0x740
  401be8:	add	x22, x22, #0x1e0
  401bec:	mov	x0, x20
  401bf0:	bl	401590 <getc@plt>
  401bf4:	cmn	w0, #0x1
  401bf8:	b.eq	401c60 <printf@plt+0x510>  // b.none
  401bfc:	mov	w23, w0
  401c00:	tbnz	w0, #31, 401c30 <printf@plt+0x4e0>
  401c04:	ldrb	w8, [x24, w23, uxtw]
  401c08:	cbz	w8, 401c30 <printf@plt+0x4e0>
  401c0c:	mov	x0, sp
  401c10:	mov	w1, w23
  401c14:	bl	40ef24 <printf@plt+0xd7d4>
  401c18:	mov	x1, sp
  401c1c:	mov	x0, x21
  401c20:	mov	x2, x22
  401c24:	mov	x3, x22
  401c28:	bl	40f14c <printf@plt+0xd9fc>
  401c2c:	b	401c58 <printf@plt+0x508>
  401c30:	ldp	w8, w9, [x19, #8]
  401c34:	cmp	w8, w9
  401c38:	b.lt	401c48 <printf@plt+0x4f8>  // b.tstop
  401c3c:	mov	x0, x19
  401c40:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  401c44:	ldr	w8, [x19, #8]
  401c48:	ldr	x9, [x19]
  401c4c:	add	w10, w8, #0x1
  401c50:	str	w10, [x19, #8]
  401c54:	strb	w23, [x9, w8, sxtw]
  401c58:	cmp	w23, #0xa
  401c5c:	b.ne	401bec <printf@plt+0x49c>  // b.any
  401c60:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  401c64:	ldr	w9, [x8, #612]
  401c68:	ldp	x22, x21, [sp, #48]
  401c6c:	ldp	x24, x23, [sp, #32]
  401c70:	ldp	x29, x30, [sp, #16]
  401c74:	add	w9, w9, #0x1
  401c78:	str	w9, [x8, #612]
  401c7c:	ldr	w8, [x19, #8]
  401c80:	ldp	x20, x19, [sp, #64]
  401c84:	cmp	w8, #0x0
  401c88:	cset	w0, gt
  401c8c:	add	sp, sp, #0x50
  401c90:	ret
  401c94:	sub	sp, sp, #0xc0
  401c98:	stp	x29, x30, [sp, #96]
  401c9c:	stp	x28, x27, [sp, #112]
  401ca0:	stp	x26, x25, [sp, #128]
  401ca4:	stp	x24, x23, [sp, #144]
  401ca8:	stp	x22, x21, [sp, #160]
  401cac:	stp	x20, x19, [sp, #176]
  401cb0:	add	x29, sp, #0x60
  401cb4:	mov	x19, x0
  401cb8:	add	x0, sp, #0x20
  401cbc:	mov	x20, x1
  401cc0:	bl	410ad8 <_ZdlPvm@@Base+0x77c>
  401cc4:	add	x0, sp, #0x10
  401cc8:	bl	410ad8 <_ZdlPvm@@Base+0x77c>
  401ccc:	mov	x0, sp
  401cd0:	mov	x1, x20
  401cd4:	bl	410b5c <_ZdlPvm@@Base+0x800>
  401cd8:	ldp	w8, w9, [sp, #8]
  401cdc:	cmp	w8, w9
  401ce0:	b.lt	401cf0 <printf@plt+0x5a0>  // b.tstop
  401ce4:	mov	x0, sp
  401ce8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  401cec:	ldr	w8, [sp, #8]
  401cf0:	ldr	x9, [sp]
  401cf4:	add	w10, w8, #0x1
  401cf8:	str	w10, [sp, #8]
  401cfc:	strb	wzr, [x9, w8, sxtw]
  401d00:	mov	x0, sp
  401d04:	bl	4102a8 <printf@plt+0xeb58>
  401d08:	adrp	x26, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d0c:	ldr	x1, [sp]
  401d10:	ldr	w8, [x26, #3544]
  401d14:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x3260>
  401d18:	str	x1, [x9, #496]
  401d1c:	cbnz	w8, 401d2c <printf@plt+0x5dc>
  401d20:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  401d24:	add	x0, x0, #0x762
  401d28:	bl	401750 <printf@plt>
  401d2c:	adrp	x20, 411000 <_ZdlPvm@@Base+0xca4>
  401d30:	adrp	x25, 411000 <_ZdlPvm@@Base+0xca4>
  401d34:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  401d38:	add	x20, x20, #0xa19
  401d3c:	adrp	x27, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d40:	adrp	x22, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401d44:	add	x25, x25, #0xa42
  401d48:	str	wzr, [x8, #612]
  401d4c:	add	x1, sp, #0x20
  401d50:	mov	x0, x19
  401d54:	bl	401bac <printf@plt+0x45c>
  401d58:	cbz	w0, 402498 <printf@plt+0xd48>
  401d5c:	ldr	w8, [sp, #40]
  401d60:	cmp	w8, #0x4
  401d64:	b.lt	402108 <printf@plt+0x9b8>  // b.tstop
  401d68:	ldr	x8, [sp, #32]
  401d6c:	ldrb	w9, [x8]
  401d70:	cmp	w9, #0x2e
  401d74:	b.ne	401e64 <printf@plt+0x714>  // b.any
  401d78:	ldrb	w9, [x8, #1]
  401d7c:	cmp	w9, #0x6c
  401d80:	b.ne	401e64 <printf@plt+0x714>  // b.any
  401d84:	ldr	w9, [sp, #40]
  401d88:	cmp	w9, #0x2
  401d8c:	b.gt	401da0 <printf@plt+0x650>
  401d90:	mov	w0, #0x62                  	// #98
  401d94:	mov	x1, x20
  401d98:	bl	40ebbc <printf@plt+0xd46c>
  401d9c:	ldr	x8, [sp, #32]
  401da0:	ldrb	w9, [x8, #2]
  401da4:	cmp	w9, #0x66
  401da8:	b.ne	401e64 <printf@plt+0x714>  // b.any
  401dac:	ldr	w9, [sp, #40]
  401db0:	cmp	w9, #0x3
  401db4:	b.gt	401dc8 <printf@plt+0x678>
  401db8:	mov	w0, #0x62                  	// #98
  401dbc:	mov	x1, x20
  401dc0:	bl	40ebbc <printf@plt+0xd46c>
  401dc4:	ldr	x8, [sp, #32]
  401dc8:	ldrb	w9, [x8, #3]
  401dcc:	cmp	w9, #0x20
  401dd0:	b.ne	401e30 <printf@plt+0x6e0>  // b.any
  401dd4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401dd8:	ldr	x1, [x8, #3480]
  401ddc:	add	x0, sp, #0x20
  401de0:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  401de4:	ldp	w8, w9, [sp, #40]
  401de8:	cmp	w8, w9
  401dec:	b.lt	401dfc <printf@plt+0x6ac>  // b.tstop
  401df0:	add	x0, sp, #0x20
  401df4:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  401df8:	ldr	w8, [sp, #40]
  401dfc:	ldr	x9, [sp, #32]
  401e00:	add	w10, w8, #0x1
  401e04:	str	w10, [sp, #40]
  401e08:	strb	wzr, [x9, w8, sxtw]
  401e0c:	ldr	x8, [sp, #32]
  401e10:	add	x0, x8, #0x3
  401e14:	bl	41011c <printf@plt+0xe9cc>
  401e18:	cbz	w0, 401d4c <printf@plt+0x5fc>
  401e1c:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x3260>
  401e20:	ldr	w8, [x9, #612]
  401e24:	sub	w8, w8, #0x1
  401e28:	str	w8, [x9, #612]
  401e2c:	b	401d4c <printf@plt+0x5fc>
  401e30:	ldr	w10, [sp, #40]
  401e34:	cmp	w10, #0x3
  401e38:	b.gt	401e50 <printf@plt+0x700>
  401e3c:	mov	w0, #0x62                  	// #98
  401e40:	mov	x1, x20
  401e44:	bl	40ebbc <printf@plt+0xd46c>
  401e48:	ldr	x8, [sp, #32]
  401e4c:	ldrb	w9, [x8, #3]
  401e50:	cmp	w9, #0xa
  401e54:	b.eq	401dd4 <printf@plt+0x684>  // b.none
  401e58:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401e5c:	ldr	w9, [x9, #3528]
  401e60:	cbnz	w9, 401dd4 <printf@plt+0x684>
  401e64:	ldr	w9, [sp, #40]
  401e68:	cmp	w9, #0x4
  401e6c:	b.lt	402108 <printf@plt+0x9b8>  // b.tstop
  401e70:	ldrb	w9, [x8]
  401e74:	cmp	w9, #0x2e
  401e78:	b.ne	402108 <printf@plt+0x9b8>  // b.any
  401e7c:	ldrb	w9, [x8, #1]
  401e80:	cmp	w9, #0x45
  401e84:	b.ne	402108 <printf@plt+0x9b8>  // b.any
  401e88:	ldr	w9, [sp, #40]
  401e8c:	cmp	w9, #0x2
  401e90:	b.gt	401ea4 <printf@plt+0x754>
  401e94:	mov	w0, #0x62                  	// #98
  401e98:	mov	x1, x20
  401e9c:	bl	40ebbc <printf@plt+0xd46c>
  401ea0:	ldr	x8, [sp, #32]
  401ea4:	ldrb	w9, [x8, #2]
  401ea8:	cmp	w9, #0x51
  401eac:	b.ne	402108 <printf@plt+0x9b8>  // b.any
  401eb0:	ldr	w9, [sp, #40]
  401eb4:	cmp	w9, #0x3
  401eb8:	b.gt	401ecc <printf@plt+0x77c>
  401ebc:	mov	w0, #0x62                  	// #98
  401ec0:	mov	x1, x20
  401ec4:	bl	40ebbc <printf@plt+0xd46c>
  401ec8:	ldr	x8, [sp, #32]
  401ecc:	ldrb	w8, [x8, #3]
  401ed0:	cmp	w8, #0x20
  401ed4:	b.ne	4020d4 <printf@plt+0x984>  // b.any
  401ed8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401edc:	ldr	x1, [x8, #3480]
  401ee0:	add	x0, sp, #0x20
  401ee4:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  401ee8:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  401eec:	ldr	w21, [x8, #612]
  401ef0:	add	x0, sp, #0x10
  401ef4:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  401ef8:	add	w28, w21, #0x1
  401efc:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x3260>
  401f00:	add	x21, x21, #0x1e0
  401f04:	add	x1, sp, #0x20
  401f08:	mov	x0, x19
  401f0c:	bl	401bac <printf@plt+0x45c>
  401f10:	cbnz	w0, 401f2c <printf@plt+0x7dc>
  401f14:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  401f18:	add	x0, x0, #0x76c
  401f1c:	mov	x1, x21
  401f20:	mov	x2, x21
  401f24:	mov	x3, x21
  401f28:	bl	40f1b4 <printf@plt+0xda64>
  401f2c:	ldr	w8, [sp, #40]
  401f30:	cmp	w8, #0x3
  401f34:	b.lt	402048 <printf@plt+0x8f8>  // b.tstop
  401f38:	ldr	x8, [sp, #32]
  401f3c:	ldrb	w9, [x8]
  401f40:	cmp	w9, #0x2e
  401f44:	b.ne	402048 <printf@plt+0x8f8>  // b.any
  401f48:	ldrb	w9, [x8, #1]
  401f4c:	cmp	w9, #0x45
  401f50:	b.ne	402048 <printf@plt+0x8f8>  // b.any
  401f54:	ldr	w9, [sp, #40]
  401f58:	cmp	w9, #0x2
  401f5c:	b.gt	401f70 <printf@plt+0x820>
  401f60:	mov	w0, #0x62                  	// #98
  401f64:	mov	x1, x20
  401f68:	bl	40ebbc <printf@plt+0xd46c>
  401f6c:	ldr	x8, [sp, #32]
  401f70:	ldrb	w9, [x8, #2]
  401f74:	cmp	w9, #0x4e
  401f78:	b.ne	401fdc <printf@plt+0x88c>  // b.any
  401f7c:	ldr	w9, [sp, #40]
  401f80:	cmp	w9, #0x3
  401f84:	b.eq	402058 <printf@plt+0x908>  // b.none
  401f88:	b.gt	401f9c <printf@plt+0x84c>
  401f8c:	mov	w0, #0x62                  	// #98
  401f90:	mov	x1, x20
  401f94:	bl	40ebbc <printf@plt+0xd46c>
  401f98:	ldr	x8, [sp, #32]
  401f9c:	ldrb	w9, [x8, #3]
  401fa0:	cmp	w9, #0x20
  401fa4:	b.eq	402058 <printf@plt+0x908>  // b.none
  401fa8:	ldr	w10, [sp, #40]
  401fac:	cmp	w10, #0x3
  401fb0:	b.gt	401fc8 <printf@plt+0x878>
  401fb4:	mov	w0, #0x62                  	// #98
  401fb8:	mov	x1, x20
  401fbc:	bl	40ebbc <printf@plt+0xd46c>
  401fc0:	ldr	x8, [sp, #32]
  401fc4:	ldrb	w9, [x8, #3]
  401fc8:	cmp	w9, #0xa
  401fcc:	b.eq	402058 <printf@plt+0x908>  // b.none
  401fd0:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  401fd4:	ldr	w9, [x9, #3528]
  401fd8:	cbnz	w9, 402058 <printf@plt+0x908>
  401fdc:	ldr	w9, [sp, #40]
  401fe0:	cmp	w9, #0x2
  401fe4:	b.gt	401ffc <printf@plt+0x8ac>
  401fe8:	mov	w0, #0x62                  	// #98
  401fec:	mov	x1, x20
  401ff0:	bl	40ebbc <printf@plt+0xd46c>
  401ff4:	ldr	x8, [sp, #32]
  401ff8:	ldr	w9, [sp, #40]
  401ffc:	ldrb	w10, [x8, #2]
  402000:	cmp	w10, #0x51
  402004:	b.ne	402048 <printf@plt+0x8f8>  // b.any
  402008:	cmp	w9, #0x4
  40200c:	b.lt	402048 <printf@plt+0x8f8>  // b.tstop
  402010:	ldrb	w8, [x8, #3]
  402014:	cmp	w8, #0x20
  402018:	b.eq	402030 <printf@plt+0x8e0>  // b.none
  40201c:	cmp	w8, #0xa
  402020:	b.eq	402030 <printf@plt+0x8e0>  // b.none
  402024:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402028:	ldr	w8, [x8, #3528]
  40202c:	cbz	w8, 402048 <printf@plt+0x8f8>
  402030:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402034:	add	x0, x0, #0x783
  402038:	mov	x1, x21
  40203c:	mov	x2, x21
  402040:	mov	x3, x21
  402044:	bl	40f1b4 <printf@plt+0xda64>
  402048:	add	x0, sp, #0x10
  40204c:	add	x1, sp, #0x20
  402050:	bl	410f9c <_ZdlPvm@@Base+0xc40>
  402054:	b	401f04 <printf@plt+0x7b4>
  402058:	ldp	w8, w9, [sp, #24]
  40205c:	cmp	w8, w9
  402060:	b.lt	402070 <printf@plt+0x920>  // b.tstop
  402064:	add	x0, sp, #0x10
  402068:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40206c:	ldr	w8, [sp, #24]
  402070:	ldr	x9, [sp, #16]
  402074:	add	w10, w8, #0x1
  402078:	str	w10, [sp, #24]
  40207c:	strb	wzr, [x9, w8, sxtw]
  402080:	bl	405b74 <printf@plt+0x4424>
  402084:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  402088:	ldr	x0, [sp, #16]
  40208c:	ldr	x1, [x8, #496]
  402090:	mov	w2, w28
  402094:	bl	40405c <printf@plt+0x290c>
  402098:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40209c:	str	wzr, [x8, #3512]
  4020a0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020a4:	str	wzr, [x8, #3516]
  4020a8:	bl	40e0d4 <printf@plt+0xc984>
  4020ac:	bl	405bf0 <printf@plt+0x44a0>
  4020b0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4020b4:	ldr	w8, [x8, #3512]
  4020b8:	cbz	w8, 402468 <printf@plt+0xd18>
  4020bc:	ldr	w8, [x26, #3544]
  4020c0:	cmp	w8, #0x1
  4020c4:	b.ne	40244c <printf@plt+0xcfc>  // b.any
  4020c8:	mov	w0, #0xa                   	// #10
  4020cc:	bl	401550 <putchar@plt>
  4020d0:	b	402468 <printf@plt+0xd18>
  4020d4:	ldr	w9, [sp, #40]
  4020d8:	cmp	w9, #0x3
  4020dc:	b.gt	4020f4 <printf@plt+0x9a4>
  4020e0:	mov	w0, #0x62                  	// #98
  4020e4:	mov	x1, x20
  4020e8:	bl	40ebbc <printf@plt+0xd46c>
  4020ec:	ldr	x8, [sp, #32]
  4020f0:	ldrb	w8, [x8, #3]
  4020f4:	cmp	w8, #0xa
  4020f8:	b.eq	401ed8 <printf@plt+0x788>  // b.none
  4020fc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402100:	ldr	w8, [x8, #3528]
  402104:	cbnz	w8, 401ed8 <printf@plt+0x788>
  402108:	ldrb	w1, [x27, #3504]
  40210c:	cbz	w1, 4023ac <printf@plt+0xc5c>
  402110:	add	x0, sp, #0x20
  402114:	bl	41134c <_ZdlPvm@@Base+0xff0>
  402118:	tbnz	w0, #31, 4023ac <printf@plt+0xc5c>
  40211c:	ldp	w8, w9, [sp, #40]
  402120:	cmp	w8, w9
  402124:	b.lt	402134 <printf@plt+0x9e4>  // b.tstop
  402128:	add	x0, sp, #0x20
  40212c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  402130:	ldr	w8, [sp, #40]
  402134:	ldr	x9, [sp, #32]
  402138:	add	w10, w8, #0x1
  40213c:	str	w10, [sp, #40]
  402140:	strb	wzr, [x9, w8, sxtw]
  402144:	ldr	w8, [sp, #40]
  402148:	cmp	w8, #0x0
  40214c:	b.gt	40215c <printf@plt+0xa0c>
  402150:	mov	w0, #0x62                  	// #98
  402154:	mov	x1, x20
  402158:	bl	40ebbc <printf@plt+0xd46c>
  40215c:	ldr	x28, [sp, #32]
  402160:	ldrb	w1, [x27, #3504]
  402164:	mov	x0, x28
  402168:	bl	402b10 <printf@plt+0x13c0>
  40216c:	cbz	x0, 40239c <printf@plt+0xc4c>
  402170:	mov	x23, x0
  402174:	bl	405b74 <printf@plt+0x4424>
  402178:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40217c:	mov	w9, #0x1                   	// #1
  402180:	str	w9, [x8, #3516]
  402184:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402188:	ldr	w8, [x8, #3532]
  40218c:	cbz	w8, 4021a8 <printf@plt+0xa58>
  402190:	ldrb	w21, [x22, #3508]
  402194:	add	x24, x23, #0x1
  402198:	mov	x0, x24
  40219c:	mov	w1, w21
  4021a0:	bl	4014f0 <strchr@plt>
  4021a4:	cbz	x0, 4023c0 <printf@plt+0xc70>
  4021a8:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  4021ac:	ldr	w24, [x8, #612]
  4021b0:	strb	wzr, [x23]
  4021b4:	mov	x0, x28
  4021b8:	bl	405c0c <printf@plt+0x44bc>
  4021bc:	add	x0, sp, #0x10
  4021c0:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  4021c4:	ldrb	w1, [x22, #3508]
  4021c8:	add	x23, x23, #0x1
  4021cc:	mov	x0, x23
  4021d0:	bl	4014f0 <strchr@plt>
  4021d4:	cbnz	x0, 402278 <printf@plt+0xb28>
  4021d8:	add	x0, sp, #0x10
  4021dc:	mov	x1, x23
  4021e0:	bl	410f20 <_ZdlPvm@@Base+0xbc4>
  4021e4:	add	x1, sp, #0x20
  4021e8:	mov	x0, x19
  4021ec:	bl	401bac <printf@plt+0x45c>
  4021f0:	cbnz	w0, 40222c <printf@plt+0xadc>
  4021f4:	ldrb	w1, [x27, #3504]
  4021f8:	sub	x0, x29, #0x10
  4021fc:	bl	40ef44 <printf@plt+0xd7f4>
  402200:	sub	x0, x29, #0x20
  402204:	mov	w1, w24
  402208:	bl	40ef24 <printf@plt+0xd7d4>
  40220c:	ldrb	w1, [x22, #3508]
  402210:	add	x0, sp, #0x30
  402214:	bl	40ef44 <printf@plt+0xd7f4>
  402218:	sub	x1, x29, #0x10
  40221c:	sub	x2, x29, #0x20
  402220:	add	x3, sp, #0x30
  402224:	mov	x0, x25
  402228:	bl	40f1b4 <printf@plt+0xda64>
  40222c:	ldp	w8, w9, [sp, #40]
  402230:	cmp	w8, w9
  402234:	b.lt	402244 <printf@plt+0xaf4>  // b.tstop
  402238:	add	x0, sp, #0x20
  40223c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  402240:	ldr	w8, [sp, #40]
  402244:	ldr	x9, [sp, #32]
  402248:	add	w10, w8, #0x1
  40224c:	str	w10, [sp, #40]
  402250:	strb	wzr, [x9, w8, sxtw]
  402254:	ldr	w8, [sp, #40]
  402258:	cmp	w8, #0x0
  40225c:	b.gt	40226c <printf@plt+0xb1c>
  402260:	mov	w0, #0x62                  	// #98
  402264:	mov	x1, x20
  402268:	bl	40ebbc <printf@plt+0xd46c>
  40226c:	ldr	x23, [sp, #32]
  402270:	ldrb	w1, [x22, #3508]
  402274:	b	4021cc <printf@plt+0xa7c>
  402278:	mov	x28, x0
  40227c:	strb	wzr, [x0]
  402280:	add	x0, sp, #0x10
  402284:	mov	x1, x23
  402288:	bl	410f20 <_ZdlPvm@@Base+0xbc4>
  40228c:	ldp	w8, w9, [sp, #24]
  402290:	cmp	w8, w9
  402294:	b.lt	4022a4 <printf@plt+0xb54>  // b.tstop
  402298:	add	x0, sp, #0x10
  40229c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4022a0:	ldr	w8, [sp, #24]
  4022a4:	ldr	x9, [sp, #16]
  4022a8:	add	w10, w8, #0x1
  4022ac:	str	w10, [sp, #24]
  4022b0:	strb	wzr, [x9, w8, sxtw]
  4022b4:	ldr	w8, [x26, #3544]
  4022b8:	cbnz	w8, 4022e8 <printf@plt+0xb98>
  4022bc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4022c0:	ldr	w8, [x8, #3536]
  4022c4:	cbz	w8, 4022e8 <printf@plt+0xb98>
  4022c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  4022cc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  4022d0:	add	x0, x0, #0xa71
  4022d4:	add	x1, x1, #0xb25
  4022d8:	bl	401750 <printf@plt>
  4022dc:	bl	40ff8c <printf@plt+0xe83c>
  4022e0:	mov	w0, #0xa                   	// #10
  4022e4:	bl	401550 <putchar@plt>
  4022e8:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  4022ec:	ldr	x0, [sp, #16]
  4022f0:	ldr	x1, [x8, #496]
  4022f4:	mov	w2, w24
  4022f8:	bl	40405c <printf@plt+0x290c>
  4022fc:	bl	40e0d4 <printf@plt+0xc984>
  402300:	ldr	w8, [x26, #3544]
  402304:	cbnz	w8, 402338 <printf@plt+0xbe8>
  402308:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40230c:	ldr	w9, [x9, #3536]
  402310:	cbz	w9, 402338 <printf@plt+0xbe8>
  402314:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402318:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  40231c:	add	x0, x0, #0xa71
  402320:	add	x1, x1, #0xb25
  402324:	bl	401750 <printf@plt>
  402328:	bl	40ffe8 <printf@plt+0xe898>
  40232c:	mov	w0, #0xa                   	// #10
  402330:	bl	401550 <putchar@plt>
  402334:	ldr	w8, [x26, #3544]
  402338:	cmp	w8, #0x1
  40233c:	b.ne	402348 <printf@plt+0xbf8>  // b.any
  402340:	mov	w0, #0xa                   	// #10
  402344:	bl	401550 <putchar@plt>
  402348:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40234c:	ldr	w8, [x8, #3540]
  402350:	cbz	w8, 402364 <printf@plt+0xc14>
  402354:	ldrb	w8, [x28, #1]!
  402358:	cmp	w8, #0x20
  40235c:	b.eq	402354 <printf@plt+0xc04>  // b.none
  402360:	b	402368 <printf@plt+0xc18>
  402364:	add	x28, x28, #0x1
  402368:	ldrb	w1, [x27, #3504]
  40236c:	mov	x0, x28
  402370:	bl	402b10 <printf@plt+0x13c0>
  402374:	mov	x23, x0
  402378:	cbnz	x0, 402184 <printf@plt+0xa34>
  40237c:	mov	w1, #0xa                   	// #10
  402380:	mov	x0, x28
  402384:	bl	4014f0 <strchr@plt>
  402388:	cbz	x0, 402390 <printf@plt+0xc40>
  40238c:	strb	wzr, [x0]
  402390:	mov	x0, x28
  402394:	bl	405c0c <printf@plt+0x44bc>
  402398:	b	402404 <printf@plt+0xcb4>
  40239c:	ldr	w8, [sp, #40]
  4023a0:	sub	w1, w8, #0x1
  4023a4:	add	x0, sp, #0x20
  4023a8:	bl	4112e8 <_ZdlPvm@@Base+0xf8c>
  4023ac:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4023b0:	ldr	x1, [x8, #3480]
  4023b4:	add	x0, sp, #0x20
  4023b8:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  4023bc:	b	401d4c <printf@plt+0x5fc>
  4023c0:	sub	x0, x29, #0x10
  4023c4:	mov	w1, w21
  4023c8:	bl	40ef44 <printf@plt+0xd7f4>
  4023cc:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  4023d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  4023d4:	add	x2, x2, #0x1e0
  4023d8:	sub	x1, x29, #0x10
  4023dc:	add	x0, x0, #0xa35
  4023e0:	mov	x3, x2
  4023e4:	bl	40f14c <printf@plt+0xd9fc>
  4023e8:	mov	w1, #0xa                   	// #10
  4023ec:	mov	x0, x24
  4023f0:	bl	4014f0 <strchr@plt>
  4023f4:	cbz	x0, 4023fc <printf@plt+0xcac>
  4023f8:	strb	wzr, [x0]
  4023fc:	mov	x0, x28
  402400:	bl	405c0c <printf@plt+0x44bc>
  402404:	bl	405bf0 <printf@plt+0x44a0>
  402408:	ldr	w8, [x26, #3544]
  40240c:	cbnz	w8, 402424 <printf@plt+0xcd4>
  402410:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  402414:	ldr	w1, [x8, #612]
  402418:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40241c:	add	x0, x0, #0x78e
  402420:	bl	401750 <printf@plt>
  402424:	bl	405bb8 <printf@plt+0x4468>
  402428:	ldr	w8, [x26, #3544]
  40242c:	cbnz	w8, 401d4c <printf@plt+0x5fc>
  402430:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  402434:	ldr	w8, [x8, #612]
  402438:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40243c:	add	x0, x0, #0x78e
  402440:	add	w1, w8, #0x1
  402444:	bl	401750 <printf@plt>
  402448:	b	401d4c <printf@plt+0x5fc>
  40244c:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  402450:	ldr	w8, [x8, #612]
  402454:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402458:	add	x0, x0, #0x78e
  40245c:	sub	w1, w8, #0x1
  402460:	bl	401750 <printf@plt>
  402464:	bl	405bb8 <printf@plt+0x4468>
  402468:	ldr	w8, [x26, #3544]
  40246c:	cbnz	w8, 402484 <printf@plt+0xd34>
  402470:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  402474:	ldr	w1, [x8, #612]
  402478:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40247c:	add	x0, x0, #0x78e
  402480:	bl	401750 <printf@plt>
  402484:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402488:	ldr	x1, [x8, #3480]
  40248c:	add	x0, sp, #0x20
  402490:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  402494:	b	401d4c <printf@plt+0x5fc>
  402498:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40249c:	str	xzr, [x8, #496]
  4024a0:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  4024a4:	mov	x0, sp
  4024a8:	str	wzr, [x8, #612]
  4024ac:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4024b0:	add	x0, sp, #0x10
  4024b4:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4024b8:	add	x0, sp, #0x20
  4024bc:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4024c0:	ldp	x20, x19, [sp, #176]
  4024c4:	ldp	x22, x21, [sp, #160]
  4024c8:	ldp	x24, x23, [sp, #144]
  4024cc:	ldp	x26, x25, [sp, #128]
  4024d0:	ldp	x28, x27, [sp, #112]
  4024d4:	ldp	x29, x30, [sp, #96]
  4024d8:	add	sp, sp, #0xc0
  4024dc:	ret
  4024e0:	mov	x19, x0
  4024e4:	b	402510 <printf@plt+0xdc0>
  4024e8:	mov	x19, x0
  4024ec:	b	402518 <printf@plt+0xdc8>
  4024f0:	b	402504 <printf@plt+0xdb4>
  4024f4:	b	402504 <printf@plt+0xdb4>
  4024f8:	b	402504 <printf@plt+0xdb4>
  4024fc:	b	402504 <printf@plt+0xdb4>
  402500:	b	402504 <printf@plt+0xdb4>
  402504:	mov	x19, x0
  402508:	mov	x0, sp
  40250c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  402510:	add	x0, sp, #0x10
  402514:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  402518:	add	x0, sp, #0x20
  40251c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  402520:	mov	x0, x19
  402524:	bl	4016f0 <_Unwind_Resume@plt>
  402528:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40252c:	ldr	x2, [x8, #664]
  402530:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  402534:	add	x1, x1, #0x796
  402538:	b	401460 <fprintf@plt>
  40253c:	sub	sp, sp, #0x80
  402540:	stp	x29, x30, [sp, #32]
  402544:	stp	x28, x27, [sp, #48]
  402548:	stp	x26, x25, [sp, #64]
  40254c:	stp	x24, x23, [sp, #80]
  402550:	stp	x22, x21, [sp, #96]
  402554:	stp	x20, x19, [sp, #112]
  402558:	add	x29, sp, #0x20
  40255c:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402560:	mov	w19, w0
  402564:	ldr	x8, [x1]
  402568:	ldr	x0, [x9, #3488]
  40256c:	mov	x20, x1
  402570:	adrp	x1, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402574:	adrp	x25, 431000 <stderr@@GLIBC_2.17+0x3260>
  402578:	add	x1, x1, #0xddc
  40257c:	str	x8, [x25, #664]
  402580:	bl	401730 <setbuf@plt>
  402584:	adrp	x21, 411000 <_ZdlPvm@@Base+0xca4>
  402588:	adrp	x22, 411000 <_ZdlPvm@@Base+0xca4>
  40258c:	adrp	x24, 431000 <stderr@@GLIBC_2.17+0x3260>
  402590:	mov	w27, #0x1                   	// #1
  402594:	add	x21, x21, #0x7e7
  402598:	add	x22, x22, #0x6e0
  40259c:	add	x24, x24, #0x1e0
  4025a0:	adrp	x23, 431000 <stderr@@GLIBC_2.17+0x3260>
  4025a4:	adrp	x26, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4025a8:	mov	w8, #0x1                   	// #1
  4025ac:	mov	w0, w19
  4025b0:	mov	x1, x20
  4025b4:	mov	x2, x21
  4025b8:	mov	x3, x22
  4025bc:	mov	x4, xzr
  4025c0:	mov	w28, w8
  4025c4:	bl	40ff54 <printf@plt+0xe804>
  4025c8:	cmp	w0, #0x63
  4025cc:	b.gt	402618 <printf@plt+0xec8>
  4025d0:	cmp	w0, #0x43
  4025d4:	b.le	402670 <printf@plt+0xf20>
  4025d8:	sub	w8, w0, #0x4d
  4025dc:	cmp	w8, #0x7
  4025e0:	b.hi	402760 <printf@plt+0x1010>  // b.pmore
  4025e4:	adrp	x11, 411000 <_ZdlPvm@@Base+0xca4>
  4025e8:	add	x11, x11, #0x6c0
  4025ec:	adr	x9, 4025ac <printf@plt+0xe5c>
  4025f0:	ldrb	w10, [x11, x8]
  4025f4:	add	x9, x9, x10, lsl #2
  4025f8:	mov	w8, wzr
  4025fc:	br	x9
  402600:	ldr	x1, [x23, #688]
  402604:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  402608:	add	x0, x0, #0x288
  40260c:	bl	410604 <_ZdlPvm@@Base+0x2a8>
  402610:	mov	w8, w28
  402614:	b	4025ac <printf@plt+0xe5c>
  402618:	cmp	w0, #0x6c
  40261c:	b.le	402690 <printf@plt+0xf40>
  402620:	sub	w8, w0, #0x6d
  402624:	cmp	w8, #0x9
  402628:	b.hi	4028b0 <printf@plt+0x1160>  // b.pmore
  40262c:	adrp	x11, 411000 <_ZdlPvm@@Base+0xca4>
  402630:	add	x11, x11, #0x6c8
  402634:	adr	x9, 402644 <printf@plt+0xef4>
  402638:	ldrh	w10, [x11, x8, lsl #1]
  40263c:	add	x9, x9, x10, lsl #2
  402640:	br	x9
  402644:	ldr	x0, [x23, #688]
  402648:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  40264c:	mov	x2, sp
  402650:	add	x1, x1, #0x87c
  402654:	bl	4015e0 <__isoc99_sscanf@plt>
  402658:	cmp	w0, #0x1
  40265c:	b.ne	4026ec <printf@plt+0xf9c>  // b.any
  402660:	ldr	w0, [sp]
  402664:	bl	405ca0 <printf@plt+0x4550>
  402668:	mov	w8, w28
  40266c:	b	4025ac <printf@plt+0xe5c>
  402670:	cmn	w0, #0x1
  402674:	b.eq	4028e8 <printf@plt+0x1198>  // b.none
  402678:	cmp	w0, #0x43
  40267c:	b.ne	402830 <printf@plt+0x10e0>  // b.any
  402680:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402684:	str	w27, [x8, #3528]
  402688:	mov	w8, w28
  40268c:	b	4025ac <printf@plt+0xe5c>
  402690:	cmp	w0, #0x64
  402694:	b.eq	402734 <printf@plt+0xfe4>  // b.none
  402698:	cmp	w0, #0x66
  40269c:	b.ne	4028b8 <printf@plt+0x1168>  // b.any
  4026a0:	ldr	x0, [x23, #688]
  4026a4:	bl	405ac0 <printf@plt+0x4370>
  4026a8:	mov	w8, w28
  4026ac:	b	4025ac <printf@plt+0xe5c>
  4026b0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4026b4:	str	w27, [x8, #3524]
  4026b8:	mov	w8, w28
  4026bc:	b	4025ac <printf@plt+0xe5c>
  4026c0:	ldr	x0, [x23, #688]
  4026c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  4026c8:	mov	x2, sp
  4026cc:	add	x1, x1, #0x87c
  4026d0:	bl	4015e0 <__isoc99_sscanf@plt>
  4026d4:	cmp	w0, #0x1
  4026d8:	b.ne	4026ec <printf@plt+0xf9c>  // b.any
  4026dc:	ldr	w0, [sp]
  4026e0:	bl	405a60 <printf@plt+0x4310>
  4026e4:	mov	w8, w28
  4026e8:	b	4025ac <printf@plt+0xe5c>
  4026ec:	ldr	x1, [x23, #688]
  4026f0:	add	x0, sp, #0x10
  4026f4:	bl	40eefc <printf@plt+0xd7ac>
  4026f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  4026fc:	add	x1, sp, #0x10
  402700:	add	x0, x0, #0x87f
  402704:	b	40289c <printf@plt+0x114c>
  402708:	ldr	x0, [x23, #688]
  40270c:	bl	405980 <printf@plt+0x4230>
  402710:	mov	w8, w28
  402714:	cbnz	w0, 4025ac <printf@plt+0xe5c>
  402718:	ldr	x1, [x23, #688]
  40271c:	add	x0, sp, #0x10
  402720:	bl	40eefc <printf@plt+0xd7ac>
  402724:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402728:	add	x1, sp, #0x10
  40272c:	add	x0, x0, #0x86a
  402730:	b	40289c <printf@plt+0x114c>
  402734:	ldr	x8, [x23, #688]
  402738:	ldrb	w1, [x8]
  40273c:	cbz	x1, 402820 <printf@plt+0x10d0>
  402740:	ldrb	w8, [x8, #1]
  402744:	cbz	x8, 402820 <printf@plt+0x10d0>
  402748:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40274c:	add	x10, x10, #0xc74
  402750:	ldrb	w9, [x10, x1]
  402754:	cbz	w9, 40287c <printf@plt+0x112c>
  402758:	add	x0, sp, #0x10
  40275c:	b	40288c <printf@plt+0x113c>
  402760:	cmp	w0, #0x44
  402764:	b.ne	4028b8 <printf@plt+0x1168>  // b.any
  402768:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40276c:	add	x0, x0, #0x88d
  402770:	mov	x1, x24
  402774:	mov	x2, x24
  402778:	mov	x3, x24
  40277c:	bl	40f180 <printf@plt+0xda30>
  402780:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402784:	str	w27, [x8, #3520]
  402788:	mov	w8, w28
  40278c:	b	4025ac <printf@plt+0xe5c>
  402790:	mov	x27, x26
  402794:	mov	x26, x25
  402798:	ldr	x25, [x23, #688]
  40279c:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  4027a0:	add	x1, x1, #0x84e
  4027a4:	mov	x0, x25
  4027a8:	str	x25, [x27, #3168]
  4027ac:	bl	401650 <strcmp@plt>
  4027b0:	cbz	w0, 40283c <printf@plt+0x10ec>
  4027b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  4027b8:	mov	x0, x25
  4027bc:	add	x1, x1, #0x856
  4027c0:	bl	401650 <strcmp@plt>
  4027c4:	cbz	w0, 40285c <printf@plt+0x110c>
  4027c8:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  4027cc:	mov	x0, x25
  4027d0:	add	x1, x1, #0x85d
  4027d4:	bl	401650 <strcmp@plt>
  4027d8:	mov	w8, w28
  4027dc:	mov	x25, x26
  4027e0:	mov	x26, x27
  4027e4:	mov	w27, #0x1                   	// #1
  4027e8:	cbnz	w0, 4025ac <printf@plt+0xe5c>
  4027ec:	adrp	x9, 411000 <_ZdlPvm@@Base+0xca4>
  4027f0:	add	x9, x9, #0x856
  4027f4:	str	x9, [x26, #3168]
  4027f8:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4027fc:	str	w27, [x9, #3544]
  402800:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402804:	mov	w8, wzr
  402808:	str	w27, [x9, #3540]
  40280c:	b	4025ac <printf@plt+0xe5c>
  402810:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402814:	str	w27, [x8, #3532]
  402818:	mov	w8, w28
  40281c:	b	4025ac <printf@plt+0xe5c>
  402820:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402824:	add	x0, x0, #0x818
  402828:	mov	x1, x24
  40282c:	b	40289c <printf@plt+0x114c>
  402830:	cmp	w0, #0x3f
  402834:	b.ne	4028b8 <printf@plt+0x1168>  // b.any
  402838:	b	402ad0 <printf@plt+0x1380>
  40283c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  402840:	add	x8, x8, #0x26c
  402844:	str	x8, [x27, #3168]
  402848:	mov	w8, #0x1                   	// #1
  40284c:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402850:	str	w8, [x9, #3536]
  402854:	mov	w8, w28
  402858:	b	40286c <printf@plt+0x111c>
  40285c:	mov	w8, wzr
  402860:	mov	w9, #0x1                   	// #1
  402864:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402868:	str	w9, [x10, #3544]
  40286c:	mov	x25, x26
  402870:	mov	x26, x27
  402874:	mov	w27, #0x1                   	// #1
  402878:	b	4025ac <printf@plt+0xe5c>
  40287c:	ldrb	w9, [x10, x8]
  402880:	cbz	w9, 4028d0 <printf@plt+0x1180>
  402884:	add	x0, sp, #0x10
  402888:	mov	w1, w8
  40288c:	bl	40ef44 <printf@plt+0xd7f4>
  402890:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402894:	add	x1, sp, #0x10
  402898:	add	x0, x0, #0x83b
  40289c:	mov	x2, x24
  4028a0:	mov	x3, x24
  4028a4:	bl	40f14c <printf@plt+0xd9fc>
  4028a8:	mov	w8, w28
  4028ac:	b	4025ac <printf@plt+0xe5c>
  4028b0:	cmp	w0, #0x100
  4028b4:	b.eq	402afc <printf@plt+0x13ac>  // b.none
  4028b8:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  4028bc:	mov	w0, #0x178                 	// #376
  4028c0:	add	x1, x1, #0x8c3
  4028c4:	bl	40ebbc <printf@plt+0xd46c>
  4028c8:	mov	w8, w28
  4028cc:	b	4025ac <printf@plt+0xe5c>
  4028d0:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4028d4:	strb	w1, [x9, #3504]
  4028d8:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4028dc:	strb	w8, [x9, #3508]
  4028e0:	mov	w8, w28
  4028e4:	b	4025ac <printf@plt+0xe5c>
  4028e8:	ldr	x0, [x26, #3168]
  4028ec:	bl	4030bc <printf@plt+0x196c>
  4028f0:	bl	4087e4 <printf@plt+0x7094>
  4028f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  4028f8:	add	x0, x0, #0xa7a
  4028fc:	bl	401430 <puts@plt>
  402900:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402904:	ldr	w8, [x8, #3544]
  402908:	cbnz	w8, 402944 <printf@plt+0x11f4>
  40290c:	ldr	x1, [x26, #3168]
  402910:	ldr	x2, [x25, #664]
  402914:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402918:	add	x0, x0, #0x8dc
  40291c:	bl	401750 <printf@plt>
  402920:	ldr	x1, [x26, #3168]
  402924:	ldr	x2, [x25, #664]
  402928:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40292c:	add	x0, x0, #0x939
  402930:	bl	401750 <printf@plt>
  402934:	ldr	x1, [x26, #3168]
  402938:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  40293c:	add	x0, x0, #0x98f
  402940:	bl	401750 <printf@plt>
  402944:	cbz	w28, 402980 <printf@plt+0x1230>
  402948:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  40294c:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  402950:	add	x0, x0, #0x288
  402954:	add	x1, x1, #0x9f2
  402958:	add	x2, sp, #0x10
  40295c:	bl	410700 <_ZdlPvm@@Base+0x3a4>
  402960:	cbz	x0, 402980 <printf@plt+0x1230>
  402964:	ldr	x1, [sp, #16]
  402968:	mov	x21, x0
  40296c:	bl	401c94 <printf@plt+0x544>
  402970:	mov	x0, x21
  402974:	bl	401490 <fclose@plt>
  402978:	ldr	x0, [sp, #16]
  40297c:	bl	4014d0 <free@plt>
  402980:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402984:	ldrsw	x8, [x8, #3176]
  402988:	cmp	w8, w19
  40298c:	b.ge	402a58 <printf@plt+0x1308>  // b.tcont
  402990:	add	x25, x20, x8, lsl #3
  402994:	sub	w26, w19, w8
  402998:	adrp	x19, 413000 <_ZdlPvm@@Base+0x2ca4>
  40299c:	adrp	x20, 412000 <_ZdlPvm@@Base+0x1ca4>
  4029a0:	adrp	x21, 411000 <_ZdlPvm@@Base+0xca4>
  4029a4:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x3260>
  4029a8:	add	x19, x19, #0x230
  4029ac:	adrp	x27, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4029b0:	add	x20, x20, #0xec2
  4029b4:	add	x21, x21, #0x9f8
  4029b8:	add	x22, x22, #0x1e0
  4029bc:	ldr	x24, [x25]
  4029c0:	mov	x1, x19
  4029c4:	mov	x0, x24
  4029c8:	bl	401650 <strcmp@plt>
  4029cc:	cbz	w0, 402a04 <printf@plt+0x12b4>
  4029d0:	bl	401630 <__errno_location@plt>
  4029d4:	mov	x23, x0
  4029d8:	str	wzr, [x0]
  4029dc:	mov	x0, x24
  4029e0:	mov	x1, x20
  4029e4:	bl	401640 <fopen@plt>
  4029e8:	cbz	x0, 402a14 <printf@plt+0x12c4>
  4029ec:	ldr	x1, [x25]
  4029f0:	mov	x24, x0
  4029f4:	bl	401c94 <printf@plt+0x544>
  4029f8:	mov	x0, x24
  4029fc:	bl	401490 <fclose@plt>
  402a00:	b	402a48 <printf@plt+0x12f8>
  402a04:	ldr	x0, [x27, #3472]
  402a08:	mov	x1, x19
  402a0c:	bl	401c94 <printf@plt+0x544>
  402a10:	b	402a48 <printf@plt+0x12f8>
  402a14:	ldr	x1, [x25]
  402a18:	add	x0, sp, #0x10
  402a1c:	bl	40eefc <printf@plt+0xd7ac>
  402a20:	ldr	w0, [x23]
  402a24:	bl	401510 <strerror@plt>
  402a28:	mov	x1, x0
  402a2c:	mov	x0, sp
  402a30:	bl	40eefc <printf@plt+0xd7ac>
  402a34:	add	x1, sp, #0x10
  402a38:	mov	x2, sp
  402a3c:	mov	x0, x21
  402a40:	mov	x3, x22
  402a44:	bl	40f1b4 <printf@plt+0xda64>
  402a48:	subs	w26, w26, #0x1
  402a4c:	add	x25, x25, #0x8
  402a50:	b.ne	4029bc <printf@plt+0x126c>  // b.any
  402a54:	b	402a6c <printf@plt+0x131c>
  402a58:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402a5c:	ldr	x0, [x8, #3472]
  402a60:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  402a64:	add	x1, x1, #0x230
  402a68:	bl	401c94 <printf@plt+0x544>
  402a6c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402a70:	ldr	x19, [x8, #3480]
  402a74:	mov	x0, x19
  402a78:	bl	401700 <ferror@plt>
  402a7c:	cbz	w0, 402aa0 <printf@plt+0x1350>
  402a80:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  402a84:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402a88:	add	x1, x1, #0x1e0
  402a8c:	add	x0, x0, #0xa0c
  402a90:	mov	x2, x1
  402a94:	mov	x3, x1
  402a98:	bl	40f1b4 <printf@plt+0xda64>
  402a9c:	b	402aac <printf@plt+0x135c>
  402aa0:	mov	x0, x19
  402aa4:	bl	401600 <fflush@plt>
  402aa8:	tbnz	w0, #31, 402a80 <printf@plt+0x1330>
  402aac:	ldp	x20, x19, [sp, #112]
  402ab0:	ldp	x22, x21, [sp, #96]
  402ab4:	ldp	x24, x23, [sp, #80]
  402ab8:	ldp	x26, x25, [sp, #64]
  402abc:	ldp	x28, x27, [sp, #48]
  402ac0:	ldp	x29, x30, [sp, #32]
  402ac4:	mov	w0, wzr
  402ac8:	add	sp, sp, #0x80
  402acc:	ret
  402ad0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402ad4:	ldr	x0, [x8, #3488]
  402ad8:	bl	402528 <printf@plt+0xdd8>
  402adc:	mov	w0, #0x1                   	// #1
  402ae0:	bl	4016d0 <exit@plt>
  402ae4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402ae8:	ldr	x1, [x8, #3464]
  402aec:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  402af0:	add	x0, x0, #0x7fc
  402af4:	bl	401750 <printf@plt>
  402af8:	b	402b08 <printf@plt+0x13b8>
  402afc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  402b00:	ldr	x0, [x8, #3480]
  402b04:	bl	402528 <printf@plt+0xdd8>
  402b08:	mov	w0, wzr
  402b0c:	bl	4016d0 <exit@plt>
  402b10:	ldrb	w11, [x0]
  402b14:	cbz	w11, 402bf4 <printf@plt+0x14a4>
  402b18:	mov	w9, #0x8c00                	// #35840
  402b1c:	mov	w8, #0x1                   	// #1
  402b20:	movk	w9, #0x4, lsl #16
  402b24:	cmp	w1, w11, uxtb
  402b28:	b.eq	402bf8 <printf@plt+0x14a8>  // b.none
  402b2c:	and	w10, w11, #0xff
  402b30:	cmp	w10, #0x5c
  402b34:	add	x10, x0, #0x1
  402b38:	b.ne	402be8 <printf@plt+0x1498>  // b.any
  402b3c:	ldrb	w11, [x10]
  402b40:	sub	w12, w11, #0x5c
  402b44:	cmp	w12, #0x12
  402b48:	b.hi	402b5c <printf@plt+0x140c>  // b.pmore
  402b4c:	lsl	w13, w8, w12
  402b50:	tst	w13, w9
  402b54:	b.ne	402b68 <printf@plt+0x1418>  // b.any
  402b58:	cbz	w12, 402bec <printf@plt+0x149c>
  402b5c:	cbz	w11, 402bec <printf@plt+0x149c>
  402b60:	cmp	w11, #0x2a
  402b64:	b.ne	402bdc <printf@plt+0x148c>  // b.any
  402b68:	mov	x10, x0
  402b6c:	ldrb	w11, [x10, #2]!
  402b70:	cmp	w11, #0x5a
  402b74:	b.gt	402bb4 <printf@plt+0x1464>
  402b78:	cbz	w11, 402bec <printf@plt+0x149c>
  402b7c:	cmp	w11, #0x28
  402b80:	b.ne	402be4 <printf@plt+0x1494>  // b.any
  402b84:	mov	x10, x0
  402b88:	ldrb	w11, [x10, #3]!
  402b8c:	cbz	w11, 402bec <printf@plt+0x149c>
  402b90:	cmp	w11, #0x5c
  402b94:	b.eq	402bec <printf@plt+0x149c>  // b.none
  402b98:	mov	x10, x0
  402b9c:	ldrb	w11, [x10, #4]!
  402ba0:	cbz	w11, 402bec <printf@plt+0x149c>
  402ba4:	cmp	w11, #0x5c
  402ba8:	b.eq	402bec <printf@plt+0x149c>  // b.none
  402bac:	add	x10, x0, #0x5
  402bb0:	b	402be8 <printf@plt+0x1498>
  402bb4:	cmp	w11, #0x5c
  402bb8:	b.eq	402bec <printf@plt+0x149c>  // b.none
  402bbc:	cmp	w11, #0x5b
  402bc0:	b.ne	402be4 <printf@plt+0x1494>  // b.any
  402bc4:	add	x10, x0, #0x3
  402bc8:	ldrb	w11, [x10], #1
  402bcc:	cbz	w11, 402bf4 <printf@plt+0x14a4>
  402bd0:	cmp	w11, #0x5d
  402bd4:	b.ne	402bc8 <printf@plt+0x1478>  // b.any
  402bd8:	b	402be8 <printf@plt+0x1498>
  402bdc:	add	x10, x0, #0x2
  402be0:	b	402be8 <printf@plt+0x1498>
  402be4:	add	x10, x0, #0x3
  402be8:	ldrb	w11, [x10]
  402bec:	mov	x0, x10
  402bf0:	cbnz	w11, 402b24 <printf@plt+0x13d4>
  402bf4:	mov	x0, xzr
  402bf8:	ret
  402bfc:	mov	w8, #0x1                   	// #1
  402c00:	strh	w8, [x0]
  402c04:	str	xzr, [x0, #8]
  402c08:	ret
  402c0c:	ldrb	w8, [x0]
  402c10:	cbz	w8, 402c1c <printf@plt+0x14cc>
  402c14:	ldr	x0, [x0, #8]
  402c18:	b	4014d0 <free@plt>
  402c1c:	ret
  402c20:	stp	xzr, xzr, [x0]
  402c24:	ret
  402c28:	stp	x29, x30, [sp, #-32]!
  402c2c:	stp	x20, x19, [sp, #16]
  402c30:	mov	x29, sp
  402c34:	mov	w8, #0x11                  	// #17
  402c38:	mov	x19, x0
  402c3c:	str	w8, [x0, #8]
  402c40:	mov	w0, #0x110                 	// #272
  402c44:	bl	401400 <_Znam@plt>
  402c48:	mov	w2, #0x110                 	// #272
  402c4c:	mov	w1, wzr
  402c50:	mov	x20, x0
  402c54:	bl	4014e0 <memset@plt>
  402c58:	str	x20, [x19]
  402c5c:	str	wzr, [x19, #12]
  402c60:	ldp	x20, x19, [sp, #16]
  402c64:	ldp	x29, x30, [sp], #32
  402c68:	ret
  402c6c:	stp	x29, x30, [sp, #-48]!
  402c70:	stp	x20, x19, [sp, #32]
  402c74:	mov	x19, x0
  402c78:	ldr	w8, [x0, #8]
  402c7c:	ldr	x0, [x0]
  402c80:	str	x21, [sp, #16]
  402c84:	mov	x29, sp
  402c88:	cbz	w8, 402cb4 <printf@plt+0x1564>
  402c8c:	mov	x20, xzr
  402c90:	mov	x21, xzr
  402c94:	ldr	x0, [x0, x20]
  402c98:	bl	4014d0 <free@plt>
  402c9c:	ldr	w8, [x19, #8]
  402ca0:	ldr	x0, [x19]
  402ca4:	add	x21, x21, #0x1
  402ca8:	add	x20, x20, #0x10
  402cac:	cmp	x21, x8
  402cb0:	b.cc	402c94 <printf@plt+0x1544>  // b.lo, b.ul, b.last
  402cb4:	cbz	x0, 402cc8 <printf@plt+0x1578>
  402cb8:	ldp	x20, x19, [sp, #32]
  402cbc:	ldr	x21, [sp, #16]
  402cc0:	ldp	x29, x30, [sp], #48
  402cc4:	b	401620 <_ZdaPv@plt>
  402cc8:	ldp	x20, x19, [sp, #32]
  402ccc:	ldr	x21, [sp, #16]
  402cd0:	ldp	x29, x30, [sp], #48
  402cd4:	ret
  402cd8:	stp	x29, x30, [sp, #-96]!
  402cdc:	stp	x28, x27, [sp, #16]
  402ce0:	stp	x26, x25, [sp, #32]
  402ce4:	stp	x24, x23, [sp, #48]
  402ce8:	stp	x22, x21, [sp, #64]
  402cec:	stp	x20, x19, [sp, #80]
  402cf0:	mov	x29, sp
  402cf4:	mov	x19, x2
  402cf8:	mov	x21, x1
  402cfc:	mov	x20, x0
  402d00:	cbnz	x1, 402d14 <printf@plt+0x15c4>
  402d04:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  402d08:	add	x1, x1, #0x910
  402d0c:	mov	w0, #0x36                  	// #54
  402d10:	bl	40ebbc <printf@plt+0xd46c>
  402d14:	mov	x0, x21
  402d18:	bl	410368 <_ZdlPvm@@Base+0xc>
  402d1c:	ldr	w24, [x20, #8]
  402d20:	ldr	x22, [x20]
  402d24:	mov	x23, x0
  402d28:	udiv	x8, x0, x24
  402d2c:	msub	x27, x8, x24, x0
  402d30:	lsl	x8, x27, #4
  402d34:	ldr	x25, [x22, x8]
  402d38:	cbz	x25, 402d84 <printf@plt+0x1634>
  402d3c:	mov	x0, x25
  402d40:	mov	x1, x21
  402d44:	bl	401650 <strcmp@plt>
  402d48:	cbz	w0, 402d78 <printf@plt+0x1628>
  402d4c:	cmp	w27, #0x0
  402d50:	csel	w8, w24, w27, eq  // eq = none
  402d54:	sub	w27, w8, #0x1
  402d58:	lsl	x8, x27, #4
  402d5c:	ldr	x25, [x22, x8]
  402d60:	cbz	x25, 402d84 <printf@plt+0x1634>
  402d64:	mov	x0, x25
  402d68:	mov	x1, x21
  402d6c:	bl	401650 <strcmp@plt>
  402d70:	cbnz	w0, 402d4c <printf@plt+0x15fc>
  402d74:	mov	w27, w27
  402d78:	add	x8, x22, x27, lsl #4
  402d7c:	str	x19, [x8, #8]
  402d80:	b	402ecc <printf@plt+0x177c>
  402d84:	cbz	x19, 402e84 <printf@plt+0x1734>
  402d88:	ldr	w8, [x20, #12]
  402d8c:	cmp	w24, w8, lsl #2
  402d90:	b.hi	402e98 <printf@plt+0x1748>  // b.pmore
  402d94:	mov	w0, w24
  402d98:	bl	4103d4 <_ZdlPvm@@Base+0x78>
  402d9c:	mov	w28, w0
  402da0:	lsl	x27, x28, #4
  402da4:	mov	w25, w0
  402da8:	str	w0, [x20, #8]
  402dac:	mov	x0, x27
  402db0:	bl	401400 <_Znam@plt>
  402db4:	mov	x26, x0
  402db8:	cbz	w25, 402dcc <printf@plt+0x167c>
  402dbc:	mov	x0, x26
  402dc0:	mov	w1, wzr
  402dc4:	mov	x2, x27
  402dc8:	bl	4014e0 <memset@plt>
  402dcc:	str	x26, [x20]
  402dd0:	cbz	w24, 402e60 <printf@plt+0x1710>
  402dd4:	mov	x25, xzr
  402dd8:	add	x26, x22, x25, lsl #4
  402ddc:	ldr	x0, [x26]
  402de0:	cbz	x0, 402e48 <printf@plt+0x16f8>
  402de4:	mov	x27, x26
  402de8:	ldr	x8, [x27, #8]!
  402dec:	cbz	x8, 402e44 <printf@plt+0x16f4>
  402df0:	bl	410368 <_ZdlPvm@@Base+0xc>
  402df4:	ldr	w10, [x20, #8]
  402df8:	ldr	x8, [x20]
  402dfc:	udiv	x9, x0, x10
  402e00:	msub	x9, x9, x10, x0
  402e04:	add	x11, x8, x9, lsl #4
  402e08:	ldr	x12, [x11]
  402e0c:	cbz	x12, 402e2c <printf@plt+0x16dc>
  402e10:	cmp	w9, #0x0
  402e14:	csel	w9, w10, w9, eq  // eq = none
  402e18:	sub	w9, w9, #0x1
  402e1c:	add	x11, x8, w9, uxtw #4
  402e20:	ldr	x12, [x11]
  402e24:	cbnz	x12, 402e10 <printf@plt+0x16c0>
  402e28:	mov	w9, w9
  402e2c:	ldr	x10, [x26]
  402e30:	add	x8, x8, x9, lsl #4
  402e34:	str	x10, [x11]
  402e38:	ldr	x10, [x27]
  402e3c:	str	x10, [x8, #8]
  402e40:	b	402e48 <printf@plt+0x16f8>
  402e44:	bl	4014d0 <free@plt>
  402e48:	add	x25, x25, #0x1
  402e4c:	cmp	x25, x24
  402e50:	b.ne	402dd8 <printf@plt+0x1688>  // b.any
  402e54:	ldr	w28, [x20, #8]
  402e58:	ldr	x26, [x20]
  402e5c:	mov	w25, w28
  402e60:	udiv	x8, x23, x28
  402e64:	msub	x27, x8, x28, x23
  402e68:	lsl	x8, x27, #4
  402e6c:	ldr	x8, [x26, x8]
  402e70:	cbz	x8, 402e8c <printf@plt+0x173c>
  402e74:	cmp	w27, #0x0
  402e78:	csel	w8, w25, w27, eq  // eq = none
  402e7c:	sub	w27, w8, #0x1
  402e80:	b	402e68 <printf@plt+0x1718>
  402e84:	mov	x25, xzr
  402e88:	b	402ecc <printf@plt+0x177c>
  402e8c:	cbz	x22, 402e98 <printf@plt+0x1748>
  402e90:	mov	x0, x22
  402e94:	bl	401620 <_ZdaPv@plt>
  402e98:	mov	x0, x21
  402e9c:	bl	401450 <strlen@plt>
  402ea0:	add	x0, x0, #0x1
  402ea4:	bl	401670 <malloc@plt>
  402ea8:	mov	x1, x21
  402eac:	mov	x25, x0
  402eb0:	bl	401520 <strcpy@plt>
  402eb4:	ldr	x8, [x20]
  402eb8:	add	x8, x8, w27, uxtw #4
  402ebc:	stp	x0, x19, [x8]
  402ec0:	ldr	w8, [x20, #12]
  402ec4:	add	w8, w8, #0x1
  402ec8:	str	w8, [x20, #12]
  402ecc:	mov	x0, x25
  402ed0:	ldp	x20, x19, [sp, #80]
  402ed4:	ldp	x22, x21, [sp, #64]
  402ed8:	ldp	x24, x23, [sp, #48]
  402edc:	ldp	x26, x25, [sp, #32]
  402ee0:	ldp	x28, x27, [sp, #16]
  402ee4:	ldp	x29, x30, [sp], #96
  402ee8:	ret
  402eec:	stp	x29, x30, [sp, #-48]!
  402ef0:	stp	x22, x21, [sp, #16]
  402ef4:	stp	x20, x19, [sp, #32]
  402ef8:	mov	x29, sp
  402efc:	mov	x19, x1
  402f00:	mov	x20, x0
  402f04:	cbnz	x1, 402f18 <printf@plt+0x17c8>
  402f08:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  402f0c:	add	x1, x1, #0x910
  402f10:	mov	w0, #0x36                  	// #54
  402f14:	bl	40ebbc <printf@plt+0xd46c>
  402f18:	mov	x0, x19
  402f1c:	bl	410368 <_ZdlPvm@@Base+0xc>
  402f20:	ldr	w22, [x20, #8]
  402f24:	ldr	x20, [x20]
  402f28:	udiv	x8, x0, x22
  402f2c:	msub	x21, x8, x22, x0
  402f30:	lsl	x8, x21, #4
  402f34:	ldr	x0, [x20, x8]
  402f38:	cbz	x0, 402f78 <printf@plt+0x1828>
  402f3c:	mov	x1, x19
  402f40:	bl	401650 <strcmp@plt>
  402f44:	cbz	w0, 402f70 <printf@plt+0x1820>
  402f48:	cmp	w21, #0x0
  402f4c:	csel	w8, w22, w21, eq  // eq = none
  402f50:	sub	w21, w8, #0x1
  402f54:	lsl	x8, x21, #4
  402f58:	ldr	x0, [x20, x8]
  402f5c:	cbz	x0, 402f78 <printf@plt+0x1828>
  402f60:	mov	x1, x19
  402f64:	bl	401650 <strcmp@plt>
  402f68:	cbnz	w0, 402f48 <printf@plt+0x17f8>
  402f6c:	mov	w21, w21
  402f70:	add	x8, x20, x21, lsl #4
  402f74:	ldr	x0, [x8, #8]
  402f78:	ldp	x20, x19, [sp, #32]
  402f7c:	ldp	x22, x21, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #48
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-80]!
  402f8c:	str	x25, [sp, #16]
  402f90:	stp	x24, x23, [sp, #32]
  402f94:	stp	x22, x21, [sp, #48]
  402f98:	stp	x20, x19, [sp, #64]
  402f9c:	mov	x29, sp
  402fa0:	ldr	x21, [x1]
  402fa4:	mov	x19, x1
  402fa8:	mov	x20, x0
  402fac:	cbnz	x21, 402fc0 <printf@plt+0x1870>
  402fb0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  402fb4:	add	x1, x1, #0x910
  402fb8:	mov	w0, #0x36                  	// #54
  402fbc:	bl	40ebbc <printf@plt+0xd46c>
  402fc0:	mov	x0, x21
  402fc4:	bl	410368 <_ZdlPvm@@Base+0xc>
  402fc8:	ldr	w24, [x20, #8]
  402fcc:	ldr	x25, [x20]
  402fd0:	udiv	x8, x0, x24
  402fd4:	msub	x23, x8, x24, x0
  402fd8:	lsl	x8, x23, #4
  402fdc:	ldr	x22, [x25, x8]
  402fe0:	cbz	x22, 403034 <printf@plt+0x18e4>
  402fe4:	mov	x0, x22
  402fe8:	mov	x1, x21
  402fec:	bl	401650 <strcmp@plt>
  402ff0:	cbz	w0, 403020 <printf@plt+0x18d0>
  402ff4:	cmp	w23, #0x0
  402ff8:	csel	w8, w24, w23, eq  // eq = none
  402ffc:	sub	w23, w8, #0x1
  403000:	lsl	x8, x23, #4
  403004:	ldr	x22, [x25, x8]
  403008:	cbz	x22, 403034 <printf@plt+0x18e4>
  40300c:	mov	x0, x22
  403010:	mov	x1, x21
  403014:	bl	401650 <strcmp@plt>
  403018:	cbnz	w0, 402ff4 <printf@plt+0x18a4>
  40301c:	mov	w23, w23
  403020:	str	x22, [x19]
  403024:	ldr	x8, [x20]
  403028:	add	x8, x8, x23, lsl #4
  40302c:	ldr	x0, [x8, #8]
  403030:	b	403038 <printf@plt+0x18e8>
  403034:	mov	x0, xzr
  403038:	ldp	x20, x19, [sp, #64]
  40303c:	ldp	x22, x21, [sp, #48]
  403040:	ldp	x24, x23, [sp, #32]
  403044:	ldr	x25, [sp, #16]
  403048:	ldp	x29, x30, [sp], #80
  40304c:	ret
  403050:	str	x1, [x0]
  403054:	str	wzr, [x0, #8]
  403058:	ret
  40305c:	ldr	x10, [x0]
  403060:	ldr	w8, [x0, #8]
  403064:	ldr	w9, [x10, #8]
  403068:	cmp	w8, w9
  40306c:	b.cs	403094 <printf@plt+0x1944>  // b.hs, b.nlast
  403070:	ldr	x10, [x10]
  403074:	add	x11, x10, x8, lsl #4
  403078:	ldr	x12, [x11]
  40307c:	cbnz	x12, 40309c <printf@plt+0x194c>
  403080:	add	x8, x8, #0x1
  403084:	cmp	w9, w8
  403088:	add	x11, x11, #0x10
  40308c:	str	w8, [x0, #8]
  403090:	b.ne	403078 <printf@plt+0x1928>  // b.any
  403094:	mov	w0, wzr
  403098:	ret
  40309c:	str	x12, [x1]
  4030a0:	add	x9, x10, w8, uxtw #4
  4030a4:	ldr	x9, [x9, #8]
  4030a8:	add	w8, w8, #0x1
  4030ac:	str	x9, [x2]
  4030b0:	str	w8, [x0, #8]
  4030b4:	mov	w0, #0x1                   	// #1
  4030b8:	ret
  4030bc:	stp	x29, x30, [sp, #-80]!
  4030c0:	stp	x26, x25, [sp, #16]
  4030c4:	stp	x24, x23, [sp, #32]
  4030c8:	stp	x22, x21, [sp, #48]
  4030cc:	stp	x20, x19, [sp, #64]
  4030d0:	mov	x29, sp
  4030d4:	adrp	x23, 411000 <_ZdlPvm@@Base+0xca4>
  4030d8:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4030dc:	mov	x19, x0
  4030e0:	mov	x21, xzr
  4030e4:	mov	w22, #0x1                   	// #1
  4030e8:	add	x23, x23, #0xac8
  4030ec:	add	x20, x20, #0xde8
  4030f0:	mov	w0, #0x18                  	// #24
  4030f4:	bl	401400 <_Znam@plt>
  4030f8:	add	x8, x23, x21
  4030fc:	ldr	w9, [x8, #8]
  403100:	ldr	x1, [x8]
  403104:	mov	x2, x0
  403108:	str	x22, [x0]
  40310c:	str	xzr, [x0, #16]
  403110:	strh	wzr, [x2, #8]!
  403114:	str	w9, [x0, #16]
  403118:	mov	x0, x20
  40311c:	bl	402cd8 <printf@plt+0x1588>
  403120:	add	x21, x21, #0x10
  403124:	cmp	x21, #0x390
  403128:	b.ne	4030f0 <printf@plt+0x19a0>  // b.any
  40312c:	adrp	x25, 411000 <_ZdlPvm@@Base+0xca4>
  403130:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403134:	mov	x23, xzr
  403138:	mov	w24, #0x1                   	// #1
  40313c:	add	x25, x25, #0xe58
  403140:	add	x20, x20, #0xde8
  403144:	mov	w0, #0x18                  	// #24
  403148:	bl	401400 <_Znam@plt>
  40314c:	add	x26, x25, x23
  403150:	mov	x21, x0
  403154:	ldr	x0, [x26, #8]
  403158:	mov	x22, x21
  40315c:	str	x24, [x21]
  403160:	str	xzr, [x21, #16]
  403164:	strh	w24, [x22, #8]!
  403168:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40316c:	ldr	x1, [x26]
  403170:	str	x0, [x21, #16]
  403174:	mov	x0, x20
  403178:	mov	x2, x22
  40317c:	strb	w24, [x21, #9]
  403180:	bl	402cd8 <printf@plt+0x1588>
  403184:	add	x23, x23, #0x10
  403188:	cmp	x23, #0x730
  40318c:	b.ne	403144 <printf@plt+0x19f4>  // b.any
  403190:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403194:	ldr	w8, [x8, #3544]
  403198:	cbz	w8, 40320c <printf@plt+0x1abc>
  40319c:	cmp	w8, #0x1
  4031a0:	b.ne	403270 <printf@plt+0x1b20>  // b.any
  4031a4:	adrp	x25, 412000 <_ZdlPvm@@Base+0x1ca4>
  4031a8:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4031ac:	mov	x23, xzr
  4031b0:	mov	w24, #0x1                   	// #1
  4031b4:	add	x25, x25, #0x688
  4031b8:	add	x20, x20, #0xde8
  4031bc:	mov	w0, #0x18                  	// #24
  4031c0:	bl	401400 <_Znam@plt>
  4031c4:	add	x26, x25, x23
  4031c8:	mov	x21, x0
  4031cc:	ldr	x0, [x26, #8]
  4031d0:	mov	x22, x21
  4031d4:	str	x24, [x21]
  4031d8:	str	xzr, [x21, #16]
  4031dc:	strh	w24, [x22, #8]!
  4031e0:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4031e4:	ldr	x1, [x26]
  4031e8:	str	x0, [x21, #16]
  4031ec:	mov	x0, x20
  4031f0:	mov	x2, x22
  4031f4:	strb	w24, [x21, #9]
  4031f8:	bl	402cd8 <printf@plt+0x1588>
  4031fc:	add	x23, x23, #0x10
  403200:	cmp	x23, #0xb0
  403204:	b.ne	4031bc <printf@plt+0x1a6c>  // b.any
  403208:	b	403270 <printf@plt+0x1b20>
  40320c:	adrp	x25, 412000 <_ZdlPvm@@Base+0x1ca4>
  403210:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403214:	mov	x23, xzr
  403218:	mov	w24, #0x1                   	// #1
  40321c:	add	x25, x25, #0x588
  403220:	add	x20, x20, #0xde8
  403224:	mov	w0, #0x18                  	// #24
  403228:	bl	401400 <_Znam@plt>
  40322c:	add	x26, x25, x23
  403230:	mov	x21, x0
  403234:	ldr	x0, [x26, #8]
  403238:	mov	x22, x21
  40323c:	str	x24, [x21]
  403240:	str	xzr, [x21, #16]
  403244:	strh	w24, [x22, #8]!
  403248:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40324c:	ldr	x1, [x26]
  403250:	str	x0, [x21, #16]
  403254:	mov	x0, x20
  403258:	mov	x2, x22
  40325c:	strb	w24, [x21, #9]
  403260:	bl	402cd8 <printf@plt+0x1588>
  403264:	add	x23, x23, #0x10
  403268:	cmp	x23, #0x100
  40326c:	b.ne	403224 <printf@plt+0x1ad4>  // b.any
  403270:	mov	w0, #0x18                  	// #24
  403274:	bl	401400 <_Znam@plt>
  403278:	mov	w8, #0x1                   	// #1
  40327c:	mov	x20, x0
  403280:	str	xzr, [x0, #16]
  403284:	mov	x21, x0
  403288:	str	x8, [x0]
  40328c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  403290:	add	x0, x0, #0x946
  403294:	strh	w8, [x21, #8]!
  403298:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40329c:	str	x0, [x20, #16]
  4032a0:	mov	x1, x19
  4032a4:	mov	x2, x21
  4032a8:	ldp	x20, x19, [sp, #64]
  4032ac:	ldp	x22, x21, [sp, #48]
  4032b0:	ldp	x24, x23, [sp, #32]
  4032b4:	ldp	x26, x25, [sp, #16]
  4032b8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4032bc:	add	x8, x8, #0xde8
  4032c0:	mov	x0, x8
  4032c4:	ldp	x29, x30, [sp], #80
  4032c8:	b	402cd8 <printf@plt+0x1588>
  4032cc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4032d0:	add	x8, x8, #0x748
  4032d4:	stp	x8, x1, [x0]
  4032d8:	ret
  4032dc:	ret
  4032e0:	brk	#0x1
  4032e4:	mov	w0, wzr
  4032e8:	ret
  4032ec:	stp	x29, x30, [sp, #-48]!
  4032f0:	stp	x22, x21, [sp, #16]
  4032f4:	stp	x20, x19, [sp, #32]
  4032f8:	mov	x29, sp
  4032fc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403300:	mov	x21, x2
  403304:	mov	x22, x1
  403308:	mov	x19, x0
  40330c:	add	x8, x8, #0x780
  403310:	add	x20, x0, #0x28
  403314:	str	wzr, [x0, #32]
  403318:	stp	x8, x3, [x0]
  40331c:	mov	x0, x20
  403320:	bl	410ad8 <_ZdlPvm@@Base+0x77c>
  403324:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403328:	add	x8, x8, #0x955
  40332c:	str	x8, [x19, #56]
  403330:	str	x22, [x19, #16]
  403334:	mov	x0, x21
  403338:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40333c:	str	x0, [x19, #24]
  403340:	ldp	x20, x19, [sp, #32]
  403344:	ldp	x22, x21, [sp, #16]
  403348:	ldp	x29, x30, [sp], #48
  40334c:	ret
  403350:	mov	x19, x0
  403354:	mov	x0, x20
  403358:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  40335c:	b	403364 <printf@plt+0x1c14>
  403360:	mov	x19, x0
  403364:	mov	x0, x19
  403368:	bl	4016f0 <_Unwind_Resume@plt>
  40336c:	stp	x29, x30, [sp, #-32]!
  403370:	str	x19, [sp, #16]
  403374:	mov	x29, sp
  403378:	mov	x19, x0
  40337c:	ldr	x0, [x0, #24]
  403380:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403384:	add	x8, x8, #0x780
  403388:	str	x8, [x19]
  40338c:	cbz	x0, 403394 <printf@plt+0x1c44>
  403390:	bl	401620 <_ZdaPv@plt>
  403394:	ldr	x0, [x19, #16]
  403398:	bl	401490 <fclose@plt>
  40339c:	add	x0, x19, #0x28
  4033a0:	ldr	x19, [sp, #16]
  4033a4:	ldp	x29, x30, [sp], #32
  4033a8:	b	410c78 <_ZdlPvm@@Base+0x91c>
  4033ac:	stp	x29, x30, [sp, #-32]!
  4033b0:	str	x19, [sp, #16]
  4033b4:	mov	x29, sp
  4033b8:	mov	x19, x0
  4033bc:	bl	40336c <printf@plt+0x1c1c>
  4033c0:	mov	x0, x19
  4033c4:	ldr	x19, [sp, #16]
  4033c8:	ldp	x29, x30, [sp], #32
  4033cc:	b	410350 <_ZdlPv@@Base>
  4033d0:	sub	sp, sp, #0x60
  4033d4:	stp	x29, x30, [sp, #16]
  4033d8:	stp	x26, x25, [sp, #32]
  4033dc:	stp	x24, x23, [sp, #48]
  4033e0:	stp	x22, x21, [sp, #64]
  4033e4:	stp	x20, x19, [sp, #80]
  4033e8:	add	x29, sp, #0x10
  4033ec:	adrp	x21, 412000 <_ZdlPvm@@Base+0x1ca4>
  4033f0:	adrp	x22, 431000 <stderr@@GLIBC_2.17+0x3260>
  4033f4:	adrp	x25, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4033f8:	adrp	x23, 411000 <_ZdlPvm@@Base+0xca4>
  4033fc:	mov	x19, x0
  403400:	add	x20, x0, #0x28
  403404:	add	x21, x21, #0x928
  403408:	add	x22, x22, #0x1e0
  40340c:	add	x25, x25, #0xc74
  403410:	adrp	x26, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403414:	add	x23, x23, #0xa19
  403418:	mov	x0, x20
  40341c:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  403420:	ldr	w8, [x19, #32]
  403424:	add	w8, w8, #0x1
  403428:	str	w8, [x19, #32]
  40342c:	ldr	x0, [x19, #16]
  403430:	bl	401590 <getc@plt>
  403434:	mov	w24, w0
  403438:	cmp	w0, #0xd
  40343c:	b.ne	403474 <printf@plt+0x1d24>  // b.any
  403440:	ldr	x0, [x19, #16]
  403444:	bl	401590 <getc@plt>
  403448:	mov	w24, w0
  40344c:	cmp	w0, #0xa
  403450:	b.eq	403480 <printf@plt+0x1d30>  // b.none
  403454:	mov	x0, sp
  403458:	mov	w1, #0xd                   	// #13
  40345c:	bl	40ef44 <printf@plt+0xd7f4>
  403460:	mov	x1, sp
  403464:	mov	x0, x21
  403468:	mov	x2, x22
  40346c:	mov	x3, x22
  403470:	bl	40360c <printf@plt+0x1ebc>
  403474:	cmn	w24, #0x1
  403478:	b.eq	4034dc <printf@plt+0x1d8c>  // b.none
  40347c:	tbnz	w24, #31, 4034ac <printf@plt+0x1d5c>
  403480:	ldrb	w8, [x25, w24, uxtw]
  403484:	cbz	w8, 4034ac <printf@plt+0x1d5c>
  403488:	mov	x0, sp
  40348c:	mov	w1, w24
  403490:	bl	40ef24 <printf@plt+0xd7d4>
  403494:	mov	x1, sp
  403498:	mov	x0, x21
  40349c:	mov	x2, x22
  4034a0:	mov	x3, x22
  4034a4:	bl	40360c <printf@plt+0x1ebc>
  4034a8:	b	40342c <printf@plt+0x1cdc>
  4034ac:	ldp	w8, w9, [x19, #48]
  4034b0:	cmp	w8, w9
  4034b4:	b.lt	4034c4 <printf@plt+0x1d74>  // b.tstop
  4034b8:	mov	x0, x20
  4034bc:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4034c0:	ldr	w8, [x19, #48]
  4034c4:	ldr	x9, [x19, #40]
  4034c8:	add	w10, w8, #0x1
  4034cc:	cmp	w24, #0xa
  4034d0:	str	w10, [x19, #48]
  4034d4:	strb	w24, [x9, w8, sxtw]
  4034d8:	b.ne	40342c <printf@plt+0x1cdc>  // b.any
  4034dc:	ldr	w8, [x19, #48]
  4034e0:	cbz	w8, 4035ec <printf@plt+0x1e9c>
  4034e4:	cmp	w8, #0x3
  4034e8:	b.lt	4035b4 <printf@plt+0x1e64>  // b.tstop
  4034ec:	ldr	x8, [x20]
  4034f0:	ldrb	w9, [x8]
  4034f4:	cmp	w9, #0x2e
  4034f8:	b.ne	4035b4 <printf@plt+0x1e64>  // b.any
  4034fc:	ldrb	w9, [x8, #1]
  403500:	cmp	w9, #0x45
  403504:	b.ne	4035b4 <printf@plt+0x1e64>  // b.any
  403508:	ldr	w9, [x19, #48]
  40350c:	cmp	w9, #0x2
  403510:	b.gt	403524 <printf@plt+0x1dd4>
  403514:	mov	w0, #0x62                  	// #98
  403518:	mov	x1, x23
  40351c:	bl	40ebbc <printf@plt+0xd46c>
  403520:	ldr	x8, [x20]
  403524:	ldrb	w9, [x8, #2]
  403528:	cmp	w9, #0x51
  40352c:	b.eq	403558 <printf@plt+0x1e08>  // b.none
  403530:	ldr	w10, [x19, #48]
  403534:	cmp	w10, #0x2
  403538:	b.gt	403550 <printf@plt+0x1e00>
  40353c:	mov	w0, #0x62                  	// #98
  403540:	mov	x1, x23
  403544:	bl	40ebbc <printf@plt+0xd46c>
  403548:	ldr	x8, [x20]
  40354c:	ldrb	w9, [x8, #2]
  403550:	cmp	w9, #0x4e
  403554:	b.ne	4035b4 <printf@plt+0x1e64>  // b.any
  403558:	ldr	w9, [x19, #48]
  40355c:	cmp	w9, #0x3
  403560:	b.eq	403418 <printf@plt+0x1cc8>  // b.none
  403564:	b.gt	403578 <printf@plt+0x1e28>
  403568:	mov	w0, #0x62                  	// #98
  40356c:	mov	x1, x23
  403570:	bl	40ebbc <printf@plt+0xd46c>
  403574:	ldr	x8, [x20]
  403578:	ldrb	w8, [x8, #3]
  40357c:	cmp	w8, #0x20
  403580:	b.eq	403418 <printf@plt+0x1cc8>  // b.none
  403584:	ldr	w9, [x19, #48]
  403588:	cmp	w9, #0x3
  40358c:	b.gt	4035a4 <printf@plt+0x1e54>
  403590:	mov	w0, #0x62                  	// #98
  403594:	mov	x1, x23
  403598:	bl	40ebbc <printf@plt+0xd46c>
  40359c:	ldr	x8, [x20]
  4035a0:	ldrb	w8, [x8, #3]
  4035a4:	cmp	w8, #0xa
  4035a8:	b.eq	403418 <printf@plt+0x1cc8>  // b.none
  4035ac:	ldr	w8, [x26, #3528]
  4035b0:	cbnz	w8, 403418 <printf@plt+0x1cc8>
  4035b4:	ldp	w8, w9, [x19, #48]
  4035b8:	cmp	w8, w9
  4035bc:	b.lt	4035cc <printf@plt+0x1e7c>  // b.tstop
  4035c0:	mov	x0, x20
  4035c4:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4035c8:	ldr	w8, [x19, #48]
  4035cc:	ldr	x9, [x19, #40]
  4035d0:	add	w10, w8, #0x1
  4035d4:	str	w10, [x19, #48]
  4035d8:	mov	w0, #0x1                   	// #1
  4035dc:	strb	wzr, [x9, w8, sxtw]
  4035e0:	ldr	x8, [x19, #40]
  4035e4:	str	x8, [x19, #56]
  4035e8:	b	4035f0 <printf@plt+0x1ea0>
  4035ec:	mov	w0, wzr
  4035f0:	ldp	x20, x19, [sp, #80]
  4035f4:	ldp	x22, x21, [sp, #64]
  4035f8:	ldp	x24, x23, [sp, #48]
  4035fc:	ldp	x26, x25, [sp, #32]
  403600:	ldp	x29, x30, [sp, #16]
  403604:	add	sp, sp, #0x60
  403608:	ret
  40360c:	sub	sp, sp, #0x50
  403610:	stp	x29, x30, [sp, #16]
  403614:	str	x23, [sp, #32]
  403618:	stp	x22, x21, [sp, #48]
  40361c:	stp	x20, x19, [sp, #64]
  403620:	add	x29, sp, #0x10
  403624:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403628:	ldr	x23, [x8, #3576]
  40362c:	mov	x19, x3
  403630:	mov	x20, x2
  403634:	mov	x21, x1
  403638:	mov	x22, x0
  40363c:	cbz	x23, 403664 <printf@plt+0x1f14>
  403640:	ldr	x8, [x23]
  403644:	add	x1, x29, #0x18
  403648:	sub	x2, x29, #0x4
  40364c:	mov	x0, x23
  403650:	ldr	x8, [x8, #32]
  403654:	blr	x8
  403658:	cbnz	w0, 40367c <printf@plt+0x1f2c>
  40365c:	ldr	x23, [x23, #8]
  403660:	cbnz	x23, 403640 <printf@plt+0x1ef0>
  403664:	mov	x0, x22
  403668:	mov	x1, x21
  40366c:	mov	x2, x20
  403670:	mov	x3, x19
  403674:	bl	40f14c <printf@plt+0xd9fc>
  403678:	b	403698 <printf@plt+0x1f48>
  40367c:	ldr	x0, [x29, #24]
  403680:	ldur	w1, [x29, #-4]
  403684:	mov	x2, x22
  403688:	mov	x3, x21
  40368c:	mov	x4, x20
  403690:	mov	x5, x19
  403694:	bl	40f1e8 <printf@plt+0xda98>
  403698:	ldp	x20, x19, [sp, #64]
  40369c:	ldp	x22, x21, [sp, #48]
  4036a0:	ldr	x23, [sp, #32]
  4036a4:	ldp	x29, x30, [sp, #16]
  4036a8:	add	sp, sp, #0x50
  4036ac:	ret
  4036b0:	stp	x29, x30, [sp, #-32]!
  4036b4:	str	x19, [sp, #16]
  4036b8:	mov	x29, sp
  4036bc:	ldr	x8, [x0, #56]
  4036c0:	mov	x19, x0
  4036c4:	ldrb	w9, [x8]
  4036c8:	cbnz	w9, 4036dc <printf@plt+0x1f8c>
  4036cc:	mov	x0, x19
  4036d0:	bl	4033d0 <printf@plt+0x1c80>
  4036d4:	cbz	w0, 4036f4 <printf@plt+0x1fa4>
  4036d8:	ldr	x8, [x19, #56]
  4036dc:	add	x9, x8, #0x1
  4036e0:	str	x9, [x19, #56]
  4036e4:	ldrb	w0, [x8]
  4036e8:	ldr	x19, [sp, #16]
  4036ec:	ldp	x29, x30, [sp], #32
  4036f0:	ret
  4036f4:	mov	w0, #0xffffffff            	// #-1
  4036f8:	b	4036e8 <printf@plt+0x1f98>
  4036fc:	stp	x29, x30, [sp, #-32]!
  403700:	str	x19, [sp, #16]
  403704:	mov	x29, sp
  403708:	ldr	x8, [x0, #56]
  40370c:	mov	x19, x0
  403710:	ldrb	w0, [x8]
  403714:	cbnz	w0, 403734 <printf@plt+0x1fe4>
  403718:	mov	x0, x19
  40371c:	bl	4033d0 <printf@plt+0x1c80>
  403720:	cbz	w0, 403730 <printf@plt+0x1fe0>
  403724:	ldr	x8, [x19, #56]
  403728:	ldrb	w0, [x8]
  40372c:	b	403734 <printf@plt+0x1fe4>
  403730:	mov	w0, #0xffffffff            	// #-1
  403734:	ldr	x19, [sp, #16]
  403738:	ldp	x29, x30, [sp], #32
  40373c:	ret
  403740:	ldr	x8, [x0, #24]
  403744:	str	x8, [x1]
  403748:	ldr	w8, [x0, #32]
  40374c:	mov	w0, #0x1                   	// #1
  403750:	str	w8, [x2]
  403754:	ret
  403758:	stp	x29, x30, [sp, #-32]!
  40375c:	str	x19, [sp, #16]
  403760:	mov	x29, sp
  403764:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403768:	add	x8, x8, #0x7b8
  40376c:	mov	x19, x0
  403770:	stp	x8, x2, [x0]
  403774:	mov	x0, x1
  403778:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40377c:	stp	x0, x0, [x19, #16]
  403780:	ldr	x19, [sp, #16]
  403784:	ldp	x29, x30, [sp], #32
  403788:	ret
  40378c:	ldr	x8, [x0, #16]
  403790:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  403794:	add	x9, x9, #0x7b8
  403798:	str	x9, [x0]
  40379c:	mov	x0, x8
  4037a0:	b	4014d0 <free@plt>
  4037a4:	stp	x29, x30, [sp, #-32]!
  4037a8:	str	x19, [sp, #16]
  4037ac:	mov	x19, x0
  4037b0:	ldr	x0, [x0, #16]
  4037b4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4037b8:	add	x8, x8, #0x7b8
  4037bc:	mov	x29, sp
  4037c0:	str	x8, [x19]
  4037c4:	bl	4014d0 <free@plt>
  4037c8:	mov	x0, x19
  4037cc:	ldr	x19, [sp, #16]
  4037d0:	ldp	x29, x30, [sp], #32
  4037d4:	b	410350 <_ZdlPv@@Base>
  4037d8:	ldr	x8, [x0, #24]
  4037dc:	cbz	x8, 4037f8 <printf@plt+0x20a8>
  4037e0:	ldrb	w9, [x8]
  4037e4:	cbz	w9, 4037f8 <printf@plt+0x20a8>
  4037e8:	add	x9, x8, #0x1
  4037ec:	str	x9, [x0, #24]
  4037f0:	ldrb	w0, [x8]
  4037f4:	ret
  4037f8:	mov	w0, #0xffffffff            	// #-1
  4037fc:	ret
  403800:	ldr	x8, [x0, #24]
  403804:	cbz	x8, 403818 <printf@plt+0x20c8>
  403808:	ldrb	w8, [x8]
  40380c:	cmp	w8, #0x0
  403810:	csinv	w0, w8, wzr, ne  // ne = any
  403814:	ret
  403818:	mov	w0, #0xffffffff            	// #-1
  40381c:	ret
  403820:	stp	x29, x30, [sp, #-48]!
  403824:	stp	x22, x21, [sp, #16]
  403828:	stp	x20, x19, [sp, #32]
  40382c:	mov	x29, sp
  403830:	adrp	x22, 412000 <_ZdlPvm@@Base+0x1ca4>
  403834:	add	x22, x22, #0x7b8
  403838:	mov	x19, x0
  40383c:	stp	x22, x4, [x0]
  403840:	mov	x0, x1
  403844:	mov	w20, w3
  403848:	mov	x21, x2
  40384c:	bl	411588 <_ZdlPvm@@Base+0x122c>
  403850:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403854:	add	x8, x8, #0x7f0
  403858:	stp	x0, x0, [x19, #16]
  40385c:	str	x8, [x19]
  403860:	str	w20, [x19, #40]
  403864:	mov	x0, x21
  403868:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40386c:	str	x0, [x19, #32]
  403870:	ldp	x20, x19, [sp, #32]
  403874:	ldp	x22, x21, [sp, #16]
  403878:	ldp	x29, x30, [sp], #48
  40387c:	ret
  403880:	mov	x20, x0
  403884:	ldr	x0, [x19, #16]
  403888:	str	x22, [x19]
  40388c:	bl	4014d0 <free@plt>
  403890:	mov	x0, x20
  403894:	bl	4016f0 <_Unwind_Resume@plt>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	str	x19, [sp, #16]
  4038a0:	mov	x19, x0
  4038a4:	ldr	x0, [x0, #32]
  4038a8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4038ac:	add	x8, x8, #0x7f0
  4038b0:	mov	x29, sp
  4038b4:	str	x8, [x19]
  4038b8:	bl	4014d0 <free@plt>
  4038bc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4038c0:	add	x8, x8, #0x7b8
  4038c4:	ldr	x0, [x19, #16]
  4038c8:	str	x8, [x19]
  4038cc:	ldr	x19, [sp, #16]
  4038d0:	ldp	x29, x30, [sp], #32
  4038d4:	b	4014d0 <free@plt>
  4038d8:	stp	x29, x30, [sp, #-32]!
  4038dc:	str	x19, [sp, #16]
  4038e0:	mov	x19, x0
  4038e4:	ldr	x0, [x0, #32]
  4038e8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4038ec:	add	x8, x8, #0x7f0
  4038f0:	mov	x29, sp
  4038f4:	str	x8, [x19]
  4038f8:	bl	4014d0 <free@plt>
  4038fc:	ldr	x0, [x19, #16]
  403900:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  403904:	add	x8, x8, #0x7b8
  403908:	str	x8, [x19]
  40390c:	bl	4014d0 <free@plt>
  403910:	mov	x0, x19
  403914:	ldr	x19, [sp, #16]
  403918:	ldp	x29, x30, [sp], #32
  40391c:	b	410350 <_ZdlPv@@Base>
  403920:	ldr	x8, [x0, #24]
  403924:	cbz	x8, 403958 <printf@plt+0x2208>
  403928:	ldrb	w9, [x8]
  40392c:	cbz	w9, 403958 <printf@plt+0x2208>
  403930:	add	x9, x8, #0x1
  403934:	str	x9, [x0, #24]
  403938:	ldrb	w8, [x8]
  40393c:	cmp	w8, #0xa
  403940:	b.ne	40395c <printf@plt+0x220c>  // b.any
  403944:	ldr	w8, [x0, #40]
  403948:	add	w8, w8, #0x1
  40394c:	str	w8, [x0, #40]
  403950:	mov	w8, #0xa                   	// #10
  403954:	b	40395c <printf@plt+0x220c>
  403958:	mov	w8, #0xffffffff            	// #-1
  40395c:	mov	w0, w8
  403960:	ret
  403964:	ldr	x8, [x0, #32]
  403968:	str	x8, [x1]
  40396c:	ldr	w8, [x0, #40]
  403970:	mov	w0, #0x1                   	// #1
  403974:	str	w8, [x2]
  403978:	ret
  40397c:	stp	x29, x30, [sp, #-32]!
  403980:	str	x19, [sp, #16]
  403984:	mov	x29, sp
  403988:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  40398c:	mov	x19, x0
  403990:	add	x8, x8, #0x828
  403994:	cmp	w2, #0x1
  403998:	str	xzr, [x0, #32]
  40399c:	stp	x8, x4, [x0]
  4039a0:	str	w2, [x0, #40]
  4039a4:	b.lt	4039c0 <printf@plt+0x2270>  // b.tstop
  4039a8:	mov	w8, w2
  4039ac:	add	x9, x19, #0x30
  4039b0:	ldr	x10, [x3], #8
  4039b4:	subs	x8, x8, #0x1
  4039b8:	str	x10, [x9], #8
  4039bc:	b.ne	4039b0 <printf@plt+0x2260>  // b.any
  4039c0:	mov	x0, x1
  4039c4:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4039c8:	mov	w9, wzr
  4039cc:	mov	w8, wzr
  4039d0:	stp	x0, x0, [x19, #16]
  4039d4:	ldrb	w10, [x0, w9, sxtw]
  4039d8:	cmp	w10, #0x24
  4039dc:	b.eq	4039e8 <printf@plt+0x2298>  // b.none
  4039e0:	cbnz	w10, 403a10 <printf@plt+0x22c0>
  4039e4:	b	403a28 <printf@plt+0x22d8>
  4039e8:	sxtw	x11, w9
  4039ec:	add	x11, x11, #0x1
  4039f0:	ldrb	w12, [x0, x11]
  4039f4:	sub	w13, w12, #0x30
  4039f8:	cmp	w13, #0x9
  4039fc:	b.hi	403a10 <printf@plt+0x22c0>  // b.pmore
  403a00:	cmp	w12, #0x30
  403a04:	b.eq	403a1c <printf@plt+0x22cc>  // b.none
  403a08:	sub	w10, w12, #0x23
  403a0c:	mov	w9, w11
  403a10:	add	w11, w8, #0x1
  403a14:	strb	w10, [x0, w8, sxtw]
  403a18:	mov	w8, w11
  403a1c:	ldr	x0, [x19, #16]
  403a20:	add	w9, w9, #0x1
  403a24:	b	4039d4 <printf@plt+0x2284>
  403a28:	ldr	x19, [sp, #16]
  403a2c:	strb	wzr, [x0, w8, sxtw]
  403a30:	ldp	x29, x30, [sp], #32
  403a34:	ret
  403a38:	stp	x29, x30, [sp, #-48]!
  403a3c:	stp	x20, x19, [sp, #32]
  403a40:	ldr	w8, [x0, #40]
  403a44:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  403a48:	mov	x19, x0
  403a4c:	add	x9, x9, #0x828
  403a50:	cmp	w8, #0x1
  403a54:	str	x21, [sp, #16]
  403a58:	mov	x29, sp
  403a5c:	str	x9, [x0]
  403a60:	b.lt	403a88 <printf@plt+0x2338>  // b.tstop
  403a64:	mov	x20, xzr
  403a68:	add	x21, x19, #0x30
  403a6c:	ldr	x0, [x21, x20, lsl #3]
  403a70:	cbz	x0, 403a7c <printf@plt+0x232c>
  403a74:	bl	401620 <_ZdaPv@plt>
  403a78:	ldr	w8, [x19, #40]
  403a7c:	add	x20, x20, #0x1
  403a80:	cmp	x20, w8, sxtw
  403a84:	b.lt	403a6c <printf@plt+0x231c>  // b.tstop
  403a88:	ldr	x0, [x19, #16]
  403a8c:	cbz	x0, 403aa0 <printf@plt+0x2350>
  403a90:	ldp	x20, x19, [sp, #32]
  403a94:	ldr	x21, [sp, #16]
  403a98:	ldp	x29, x30, [sp], #48
  403a9c:	b	401620 <_ZdaPv@plt>
  403aa0:	ldp	x20, x19, [sp, #32]
  403aa4:	ldr	x21, [sp, #16]
  403aa8:	ldp	x29, x30, [sp], #48
  403aac:	ret
  403ab0:	stp	x29, x30, [sp, #-32]!
  403ab4:	str	x19, [sp, #16]
  403ab8:	mov	x29, sp
  403abc:	mov	x19, x0
  403ac0:	bl	403a38 <printf@plt+0x22e8>
  403ac4:	mov	x0, x19
  403ac8:	ldr	x19, [sp, #16]
  403acc:	ldp	x29, x30, [sp], #32
  403ad0:	b	410350 <_ZdlPv@@Base>
  403ad4:	ldr	x8, [x0, #32]
  403ad8:	cbz	x8, 403af4 <printf@plt+0x23a4>
  403adc:	ldrb	w9, [x8]
  403ae0:	cbz	w9, 403af0 <printf@plt+0x23a0>
  403ae4:	add	x9, x8, #0x1
  403ae8:	str	x9, [x0, #32]
  403aec:	b	403b5c <printf@plt+0x240c>
  403af0:	str	xzr, [x0, #32]
  403af4:	ldr	x8, [x0, #24]
  403af8:	cbz	x8, 403b64 <printf@plt+0x2414>
  403afc:	ldrb	w10, [x8]
  403b00:	sub	w9, w10, #0xe
  403b04:	cmp	w9, #0x8
  403b08:	b.hi	403b50 <printf@plt+0x2400>  // b.pmore
  403b0c:	ldr	w9, [x0, #40]
  403b10:	add	x8, x8, #0x1
  403b14:	str	x8, [x0, #24]
  403b18:	ldurb	w10, [x8, #-1]
  403b1c:	sub	x10, x10, #0xe
  403b20:	cmp	w10, w9
  403b24:	b.ge	403b3c <printf@plt+0x23ec>  // b.tcont
  403b28:	add	x10, x0, x10, lsl #3
  403b2c:	ldr	x10, [x10, #48]
  403b30:	cbz	x10, 403b3c <printf@plt+0x23ec>
  403b34:	ldrb	w11, [x10]
  403b38:	cbnz	w11, 403b6c <printf@plt+0x241c>
  403b3c:	ldrb	w10, [x8], #1
  403b40:	sub	w11, w10, #0xe
  403b44:	cmp	w11, #0x9
  403b48:	b.cc	403b14 <printf@plt+0x23c4>  // b.lo, b.ul, b.last
  403b4c:	sub	x8, x8, #0x1
  403b50:	cbz	w10, 403b64 <printf@plt+0x2414>
  403b54:	add	x9, x8, #0x1
  403b58:	str	x9, [x0, #24]
  403b5c:	ldrb	w0, [x8]
  403b60:	ret
  403b64:	mov	w0, #0xffffffff            	// #-1
  403b68:	ret
  403b6c:	add	x8, x10, #0x1
  403b70:	str	x8, [x0, #32]
  403b74:	ldrb	w0, [x10]
  403b78:	ret
  403b7c:	ldr	x8, [x0, #32]
  403b80:	cbz	x8, 403b90 <printf@plt+0x2440>
  403b84:	ldrb	w8, [x8]
  403b88:	cbnz	w8, 403bf8 <printf@plt+0x24a8>
  403b8c:	str	xzr, [x0, #32]
  403b90:	ldr	x9, [x0, #24]
  403b94:	cbz	x9, 403bf4 <printf@plt+0x24a4>
  403b98:	ldrb	w10, [x9]
  403b9c:	sub	w8, w10, #0xe
  403ba0:	cmp	w8, #0x8
  403ba4:	b.hi	403be8 <printf@plt+0x2498>  // b.pmore
  403ba8:	ldr	w8, [x0, #40]
  403bac:	add	x9, x9, #0x1
  403bb0:	str	x9, [x0, #24]
  403bb4:	ldurb	w10, [x9, #-1]
  403bb8:	sub	x10, x10, #0xe
  403bbc:	cmp	w10, w8
  403bc0:	b.ge	403bd8 <printf@plt+0x2488>  // b.tcont
  403bc4:	add	x10, x0, x10, lsl #3
  403bc8:	ldr	x10, [x10, #48]
  403bcc:	cbz	x10, 403bd8 <printf@plt+0x2488>
  403bd0:	ldrb	w11, [x10]
  403bd4:	cbnz	w11, 403c00 <printf@plt+0x24b0>
  403bd8:	ldrb	w10, [x9], #1
  403bdc:	sub	w11, w10, #0xe
  403be0:	cmp	w11, #0x9
  403be4:	b.cc	403bb0 <printf@plt+0x2460>  // b.lo, b.ul, b.last
  403be8:	cmp	w10, #0x0
  403bec:	csinv	w0, w10, wzr, ne  // ne = any
  403bf0:	ret
  403bf4:	mov	w8, #0xffffffff            	// #-1
  403bf8:	mov	w0, w8
  403bfc:	ret
  403c00:	str	x10, [x0, #32]
  403c04:	ldrb	w8, [x10]
  403c08:	b	403bf8 <printf@plt+0x24a8>
  403c0c:	stp	x29, x30, [sp, #-32]!
  403c10:	str	x19, [sp, #16]
  403c14:	mov	x29, sp
  403c18:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403c1c:	ldr	x0, [x19, #3576]
  403c20:	cbz	x0, 403c5c <printf@plt+0x250c>
  403c24:	ldr	x8, [x0]
  403c28:	ldr	x8, [x8, #16]
  403c2c:	blr	x8
  403c30:	cmn	w0, #0x1
  403c34:	b.ne	403c60 <printf@plt+0x2510>  // b.any
  403c38:	ldr	x0, [x19, #3576]
  403c3c:	ldr	x8, [x0, #8]
  403c40:	str	x8, [x19, #3576]
  403c44:	cbz	x0, 403c54 <printf@plt+0x2504>
  403c48:	ldr	x8, [x0]
  403c4c:	ldr	x8, [x8, #8]
  403c50:	blr	x8
  403c54:	mov	w0, #0xa                   	// #10
  403c58:	b	403c60 <printf@plt+0x2510>
  403c5c:	mov	w0, #0xffffffff            	// #-1
  403c60:	ldr	x19, [sp, #16]
  403c64:	ldp	x29, x30, [sp], #32
  403c68:	ret
  403c6c:	stp	x29, x30, [sp, #-16]!
  403c70:	mov	x29, sp
  403c74:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403c78:	ldr	x0, [x8, #3576]
  403c7c:	cbz	x0, 403c9c <printf@plt+0x254c>
  403c80:	ldr	x8, [x0]
  403c84:	ldr	x8, [x8, #24]
  403c88:	blr	x8
  403c8c:	cmn	w0, #0x1
  403c90:	mov	w8, #0xa                   	// #10
  403c94:	csel	w0, w8, w0, eq  // eq = none
  403c98:	b	403ca0 <printf@plt+0x2550>
  403c9c:	mov	w0, #0xffffffff            	// #-1
  403ca0:	ldp	x29, x30, [sp], #16
  403ca4:	ret
  403ca8:	stp	x29, x30, [sp, #-48]!
  403cac:	str	x21, [sp, #16]
  403cb0:	stp	x20, x19, [sp, #32]
  403cb4:	mov	x29, sp
  403cb8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403cbc:	ldr	x20, [x8, #3576]
  403cc0:	cbz	x20, 403cf0 <printf@plt+0x25a0>
  403cc4:	mov	x19, x1
  403cc8:	mov	x21, x0
  403ccc:	ldr	x8, [x20]
  403cd0:	mov	x0, x20
  403cd4:	mov	x1, x21
  403cd8:	mov	x2, x19
  403cdc:	ldr	x8, [x8, #32]
  403ce0:	blr	x8
  403ce4:	cbnz	w0, 403cf8 <printf@plt+0x25a8>
  403ce8:	ldr	x20, [x20, #8]
  403cec:	cbnz	x20, 403ccc <printf@plt+0x257c>
  403cf0:	mov	w0, wzr
  403cf4:	b	403cfc <printf@plt+0x25ac>
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	ldp	x20, x19, [sp, #32]
  403d00:	ldr	x21, [sp, #16]
  403d04:	ldp	x29, x30, [sp], #48
  403d08:	ret
  403d0c:	stp	x29, x30, [sp, #-48]!
  403d10:	str	x21, [sp, #16]
  403d14:	stp	x20, x19, [sp, #32]
  403d18:	mov	x29, sp
  403d1c:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403d20:	adrp	x19, 412000 <_ZdlPvm@@Base+0x1ca4>
  403d24:	mov	x20, xzr
  403d28:	add	x21, x21, #0xe10
  403d2c:	add	x19, x19, #0x955
  403d30:	add	x0, x21, x20
  403d34:	mov	x1, x19
  403d38:	bl	410d34 <_ZdlPvm@@Base+0x9d8>
  403d3c:	add	x20, x20, #0x10
  403d40:	cmp	x20, #0x40
  403d44:	b.ne	403d30 <printf@plt+0x25e0>  // b.any
  403d48:	ldp	x20, x19, [sp, #32]
  403d4c:	ldr	x21, [sp, #16]
  403d50:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403d54:	str	wzr, [x8, #3664]
  403d58:	ldp	x29, x30, [sp], #48
  403d5c:	ret
  403d60:	stp	x29, x30, [sp, #-64]!
  403d64:	str	x23, [sp, #16]
  403d68:	stp	x22, x21, [sp, #32]
  403d6c:	stp	x20, x19, [sp, #48]
  403d70:	mov	x29, sp
  403d74:	adrp	x19, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  403d78:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403d7c:	ldr	x1, [x19, #3488]
  403d80:	ldr	w23, [x20, #3664]
  403d84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  403d88:	add	x0, x0, #0x948
  403d8c:	bl	401410 <fputs@plt>
  403d90:	add	w9, w23, #0x1
  403d94:	add	w10, w23, #0x4
  403d98:	cmp	w9, #0x0
  403d9c:	ldr	w8, [x20, #3664]
  403da0:	csinc	w10, w10, w23, lt  // lt = tstop
  403da4:	and	w10, w10, #0xfffffffc
  403da8:	sub	w9, w9, w10
  403dac:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403db0:	cmp	w9, w8
  403db4:	add	x21, x21, #0xe10
  403db8:	b.ne	403dc4 <printf@plt+0x2674>  // b.any
  403dbc:	mov	w22, w23
  403dc0:	b	403e1c <printf@plt+0x26cc>
  403dc4:	add	x10, x21, w23, sxtw #4
  403dc8:	ldr	w10, [x10, #8]
  403dcc:	mov	w22, w9
  403dd0:	cmp	w10, #0x1
  403dd4:	b.lt	403df8 <printf@plt+0x26a8>  // b.tstop
  403dd8:	ldr	x1, [x19, #3488]
  403ddc:	sxtw	x8, w23
  403de0:	add	x0, x21, x8, lsl #4
  403de4:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  403de8:	ldr	x1, [x19, #3488]
  403dec:	mov	w0, #0x20                  	// #32
  403df0:	bl	401470 <putc@plt>
  403df4:	ldr	w8, [x20, #3664]
  403df8:	add	w9, w22, #0x1
  403dfc:	add	w10, w22, #0x4
  403e00:	cmp	w9, #0x0
  403e04:	csinc	w10, w10, w22, lt  // lt = tstop
  403e08:	and	w10, w10, #0xfffffffc
  403e0c:	sub	w9, w9, w10
  403e10:	cmp	w9, w8
  403e14:	mov	w23, w22
  403e18:	b.ne	403dc4 <printf@plt+0x2674>  // b.any
  403e1c:	ldr	x1, [x19, #3488]
  403e20:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  403e24:	add	x0, x0, #0x956
  403e28:	bl	401410 <fputs@plt>
  403e2c:	ldr	x1, [x19, #3488]
  403e30:	add	x0, x21, w22, sxtw #4
  403e34:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  403e38:	ldr	x1, [x19, #3488]
  403e3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  403e40:	add	x0, x0, #0x95b
  403e44:	bl	401410 <fputs@plt>
  403e48:	ldr	x1, [x19, #3488]
  403e4c:	ldp	x20, x19, [sp, #48]
  403e50:	ldp	x22, x21, [sp, #32]
  403e54:	ldr	x23, [sp, #16]
  403e58:	mov	w0, #0xa                   	// #10
  403e5c:	ldp	x29, x30, [sp], #64
  403e60:	b	401470 <putc@plt>
  403e64:	stp	x29, x30, [sp, #-32]!
  403e68:	str	x19, [sp, #16]
  403e6c:	mov	x29, sp
  403e70:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403e74:	ldrsw	x8, [x19, #3664]
  403e78:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403e7c:	add	x9, x9, #0xe10
  403e80:	mov	x1, x0
  403e84:	add	x0, x9, x8, lsl #4
  403e88:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  403e8c:	ldr	w8, [x19, #3664]
  403e90:	add	w9, w8, #0x1
  403e94:	add	w10, w8, #0x4
  403e98:	cmp	w9, #0x0
  403e9c:	csinc	w8, w10, w8, lt  // lt = tstop
  403ea0:	and	w8, w8, #0xfffffffc
  403ea4:	sub	w8, w9, w8
  403ea8:	str	w8, [x19, #3664]
  403eac:	ldr	x19, [sp, #16]
  403eb0:	ldp	x29, x30, [sp], #32
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-32]!
  403ebc:	str	x19, [sp, #16]
  403ec0:	mov	x29, sp
  403ec4:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403ec8:	ldrsw	x8, [x19, #3664]
  403ecc:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403ed0:	add	x9, x9, #0xe10
  403ed4:	mov	w1, w0
  403ed8:	add	x0, x9, x8, lsl #4
  403edc:	bl	410db4 <_ZdlPvm@@Base+0xa58>
  403ee0:	ldr	w8, [x19, #3664]
  403ee4:	add	w9, w8, #0x1
  403ee8:	add	w10, w8, #0x4
  403eec:	cmp	w9, #0x0
  403ef0:	csinc	w8, w10, w8, lt  // lt = tstop
  403ef4:	and	w8, w8, #0xfffffffc
  403ef8:	sub	w8, w9, w8
  403efc:	str	w8, [x19, #3664]
  403f00:	ldr	x19, [sp, #16]
  403f04:	ldp	x29, x30, [sp], #32
  403f08:	ret
  403f0c:	stp	x29, x30, [sp, #-96]!
  403f10:	str	x27, [sp, #16]
  403f14:	stp	x26, x25, [sp, #32]
  403f18:	stp	x24, x23, [sp, #48]
  403f1c:	stp	x22, x21, [sp, #64]
  403f20:	stp	x20, x19, [sp, #80]
  403f24:	mov	x29, sp
  403f28:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403f2c:	ldrsw	x8, [x23, #3664]
  403f30:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  403f34:	add	x9, x9, #0xe10
  403f38:	mov	x20, x0
  403f3c:	add	x19, x9, x8, lsl #4
  403f40:	mov	w1, #0x22                  	// #34
  403f44:	mov	x0, x19
  403f48:	bl	410db4 <_ZdlPvm@@Base+0xa58>
  403f4c:	ldr	w8, [x20, #8]
  403f50:	cmp	w8, #0x1
  403f54:	b.lt	403fec <printf@plt+0x289c>  // b.tstop
  403f58:	adrp	x21, 412000 <_ZdlPvm@@Base+0x1ca4>
  403f5c:	adrp	x22, 411000 <_ZdlPvm@@Base+0xca4>
  403f60:	mov	x24, xzr
  403f64:	add	x25, x19, #0x8
  403f68:	add	x26, x19, #0xc
  403f6c:	add	x21, x21, #0x960
  403f70:	add	x22, x22, #0xa19
  403f74:	ldr	x9, [x20]
  403f78:	ldrb	w27, [x9, x24]
  403f7c:	cmp	w27, #0x22
  403f80:	b.ne	403f94 <printf@plt+0x2844>  // b.any
  403f84:	mov	x0, x19
  403f88:	mov	x1, x21
  403f8c:	bl	410f20 <_ZdlPvm@@Base+0xbc4>
  403f90:	b	403fdc <printf@plt+0x288c>
  403f94:	cmp	x24, w8, sxtw
  403f98:	b.lt	403fb0 <printf@plt+0x2860>  // b.tstop
  403f9c:	mov	w0, #0x68                  	// #104
  403fa0:	mov	x1, x22
  403fa4:	bl	40ebbc <printf@plt+0xd46c>
  403fa8:	ldr	x8, [x20]
  403fac:	ldrb	w27, [x8, x24]
  403fb0:	ldr	w8, [x25]
  403fb4:	ldr	w9, [x26]
  403fb8:	cmp	w8, w9
  403fbc:	b.lt	403fcc <printf@plt+0x287c>  // b.tstop
  403fc0:	mov	x0, x19
  403fc4:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  403fc8:	ldr	w8, [x25]
  403fcc:	ldr	x9, [x19]
  403fd0:	add	w10, w8, #0x1
  403fd4:	str	w10, [x25]
  403fd8:	strb	w27, [x9, w8, sxtw]
  403fdc:	ldrsw	x8, [x20, #8]
  403fe0:	add	x24, x24, #0x1
  403fe4:	cmp	x24, x8
  403fe8:	b.lt	403f74 <printf@plt+0x2824>  // b.tstop
  403fec:	mov	x20, x19
  403ff0:	ldr	w8, [x20, #8]!
  403ff4:	ldr	w9, [x20, #4]
  403ff8:	cmp	w8, w9
  403ffc:	b.lt	40400c <printf@plt+0x28bc>  // b.tstop
  404000:	mov	x0, x19
  404004:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404008:	ldr	w8, [x20]
  40400c:	ldr	x9, [x19]
  404010:	add	w10, w8, #0x1
  404014:	mov	w11, #0x22                  	// #34
  404018:	str	w10, [x20]
  40401c:	strb	w11, [x9, w8, sxtw]
  404020:	ldr	w8, [x23, #3664]
  404024:	ldp	x20, x19, [sp, #80]
  404028:	ldp	x22, x21, [sp, #64]
  40402c:	ldp	x26, x25, [sp, #32]
  404030:	add	w9, w8, #0x1
  404034:	add	w10, w8, #0x4
  404038:	cmp	w9, #0x0
  40403c:	csinc	w8, w10, w8, lt  // lt = tstop
  404040:	and	w8, w8, #0xfffffffc
  404044:	sub	w8, w9, w8
  404048:	str	w8, [x23, #3664]
  40404c:	ldp	x24, x23, [sp, #48]
  404050:	ldr	x27, [sp, #16]
  404054:	ldp	x29, x30, [sp], #96
  404058:	ret
  40405c:	stp	x29, x30, [sp, #-64]!
  404060:	str	x23, [sp, #16]
  404064:	stp	x22, x21, [sp, #32]
  404068:	stp	x20, x19, [sp, #48]
  40406c:	mov	x29, sp
  404070:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404074:	ldr	x8, [x23, #3576]
  404078:	mov	w19, w2
  40407c:	mov	x20, x1
  404080:	mov	x21, x0
  404084:	cbz	x8, 4040a8 <printf@plt+0x2958>
  404088:	ldr	x9, [x8, #8]
  40408c:	mov	x0, x8
  404090:	str	x9, [x23, #3576]
  404094:	ldr	x9, [x8]
  404098:	ldr	x9, [x9, #8]
  40409c:	blr	x9
  4040a0:	ldr	x8, [x23, #3576]
  4040a4:	cbnz	x8, 404088 <printf@plt+0x2938>
  4040a8:	mov	w0, #0x30                  	// #48
  4040ac:	bl	4102ac <_Znwm@@Base>
  4040b0:	mov	x22, x0
  4040b4:	mov	x1, x21
  4040b8:	mov	x2, x20
  4040bc:	mov	w3, w19
  4040c0:	mov	x4, xzr
  4040c4:	bl	403820 <printf@plt+0x20d0>
  4040c8:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4040cc:	adrp	x19, 412000 <_ZdlPvm@@Base+0x1ca4>
  4040d0:	mov	x20, xzr
  4040d4:	add	x21, x21, #0xe10
  4040d8:	add	x19, x19, #0x955
  4040dc:	str	x22, [x23, #3576]
  4040e0:	add	x0, x21, x20
  4040e4:	mov	x1, x19
  4040e8:	bl	410d34 <_ZdlPvm@@Base+0x9d8>
  4040ec:	add	x20, x20, #0x10
  4040f0:	cmp	x20, #0x40
  4040f4:	b.ne	4040e0 <printf@plt+0x2990>  // b.any
  4040f8:	ldp	x20, x19, [sp, #48]
  4040fc:	ldp	x22, x21, [sp, #32]
  404100:	ldr	x23, [sp, #16]
  404104:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404108:	str	wzr, [x8, #3664]
  40410c:	ldp	x29, x30, [sp], #64
  404110:	ret
  404114:	mov	x19, x0
  404118:	mov	x0, x22
  40411c:	bl	410350 <_ZdlPv@@Base>
  404120:	mov	x0, x19
  404124:	bl	4016f0 <_Unwind_Resume@plt>
  404128:	sub	sp, sp, #0x70
  40412c:	stp	x29, x30, [sp, #48]
  404130:	str	x23, [sp, #64]
  404134:	stp	x22, x21, [sp, #80]
  404138:	stp	x20, x19, [sp, #96]
  40413c:	add	x29, sp, #0x30
  404140:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404144:	ldr	x19, [x8, #3576]
  404148:	cbz	x19, 404170 <printf@plt+0x2a20>
  40414c:	ldr	x8, [x19]
  404150:	sub	x1, x29, #0x8
  404154:	add	x2, x29, #0x18
  404158:	mov	x0, x19
  40415c:	ldr	x8, [x8, #32]
  404160:	blr	x8
  404164:	cbnz	w0, 404178 <printf@plt+0x2a28>
  404168:	ldr	x19, [x19, #8]
  40416c:	cbnz	x19, 40414c <printf@plt+0x29fc>
  404170:	mov	w22, wzr
  404174:	b	40417c <printf@plt+0x2a2c>
  404178:	mov	w22, #0x1                   	// #1
  40417c:	mov	x21, #0x600                 	// #1536
  404180:	mov	w20, #0x1                   	// #1
  404184:	movk	x21, #0x1, lsl #32
  404188:	bl	403c0c <printf@plt+0x24bc>
  40418c:	mov	w19, w0
  404190:	cmp	w0, #0x20
  404194:	b.hi	4041a8 <printf@plt+0x2a58>  // b.pmore
  404198:	mov	w8, w19
  40419c:	lsl	x8, x20, x8
  4041a0:	tst	x8, x21
  4041a4:	b.ne	404188 <printf@plt+0x2a38>  // b.any
  4041a8:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4041ac:	add	x20, x20, #0xe00
  4041b0:	mov	x0, x20
  4041b4:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  4041b8:	cmn	w19, #0x1
  4041bc:	b.eq	404244 <printf@plt+0x2af4>  // b.none
  4041c0:	bl	403c0c <printf@plt+0x24bc>
  4041c4:	cmn	w0, #0x1
  4041c8:	b.eq	404218 <printf@plt+0x2ac8>  // b.none
  4041cc:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4041d0:	mov	w21, w0
  4041d4:	add	x23, x23, #0xe08
  4041d8:	cmp	w21, w19
  4041dc:	b.eq	404270 <printf@plt+0x2b20>  // b.none
  4041e0:	ldp	w8, w9, [x23]
  4041e4:	cmp	w8, w9
  4041e8:	b.lt	4041f8 <printf@plt+0x2aa8>  // b.tstop
  4041ec:	mov	x0, x20
  4041f0:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4041f4:	ldr	w8, [x20, #8]
  4041f8:	ldr	x9, [x20]
  4041fc:	add	w10, w8, #0x1
  404200:	str	w10, [x20, #8]
  404204:	strb	w21, [x9, w8, sxtw]
  404208:	bl	403c0c <printf@plt+0x24bc>
  40420c:	mov	w21, w0
  404210:	cmn	w0, #0x1
  404214:	b.ne	4041d8 <printf@plt+0x2a88>  // b.any
  404218:	cbz	w22, 4042f4 <printf@plt+0x2ba4>
  40421c:	ldur	x0, [x29, #-8]
  404220:	ldr	w1, [x29, #24]
  404224:	adrp	x3, 431000 <stderr@@GLIBC_2.17+0x3260>
  404228:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1ca4>
  40422c:	add	x3, x3, #0x1e0
  404230:	add	x2, x2, #0x963
  404234:	mov	x4, x3
  404238:	mov	x5, x3
  40423c:	bl	40f1e8 <printf@plt+0xda98>
  404240:	b	404310 <printf@plt+0x2bc0>
  404244:	cbz	w22, 404388 <printf@plt+0x2c38>
  404248:	ldur	x0, [x29, #-8]
  40424c:	ldr	w1, [x29, #24]
  404250:	adrp	x3, 431000 <stderr@@GLIBC_2.17+0x3260>
  404254:	adrp	x2, 412000 <_ZdlPvm@@Base+0x1ca4>
  404258:	add	x3, x3, #0x1e0
  40425c:	add	x2, x2, #0x963
  404260:	mov	x4, x3
  404264:	mov	x5, x3
  404268:	bl	40f1e8 <printf@plt+0xda98>
  40426c:	b	404370 <printf@plt+0x2c20>
  404270:	ldr	x3, [x20]
  404274:	ldr	w4, [x20, #8]
  404278:	add	x0, sp, #0x8
  40427c:	add	x1, x29, #0x1c
  404280:	mov	w2, #0x1                   	// #1
  404284:	strb	w19, [x29, #28]
  404288:	bl	411088 <_ZdlPvm@@Base+0xd2c>
  40428c:	ldr	x1, [sp, #8]
  404290:	ldr	w2, [sp, #16]
  404294:	strb	w19, [x29, #28]
  404298:	add	x0, sp, #0x18
  40429c:	add	x3, x29, #0x1c
  4042a0:	mov	w4, #0x1                   	// #1
  4042a4:	bl	411088 <_ZdlPvm@@Base+0xd2c>
  4042a8:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4042ac:	ldrsw	x8, [x19, #3664]
  4042b0:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4042b4:	add	x9, x9, #0xe10
  4042b8:	add	x0, x9, x8, lsl #4
  4042bc:	add	x1, sp, #0x18
  4042c0:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  4042c4:	ldr	w8, [x19, #3664]
  4042c8:	add	x0, sp, #0x18
  4042cc:	add	w9, w8, #0x1
  4042d0:	add	w10, w8, #0x4
  4042d4:	cmp	w9, #0x0
  4042d8:	csinc	w8, w10, w8, lt  // lt = tstop
  4042dc:	and	w8, w8, #0xfffffffc
  4042e0:	sub	w8, w9, w8
  4042e4:	str	w8, [x19, #3664]
  4042e8:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4042ec:	add	x0, sp, #0x8
  4042f0:	b	40436c <printf@plt+0x2c1c>
  4042f4:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  4042f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4042fc:	add	x1, x1, #0x1e0
  404300:	add	x0, x0, #0x963
  404304:	mov	x2, x1
  404308:	mov	x3, x1
  40430c:	bl	40f14c <printf@plt+0xd9fc>
  404310:	ldr	x3, [x20]
  404314:	ldr	w4, [x20, #8]
  404318:	add	x0, sp, #0x18
  40431c:	add	x1, sp, #0x8
  404320:	mov	w2, #0x1                   	// #1
  404324:	strb	w19, [sp, #8]
  404328:	bl	411088 <_ZdlPvm@@Base+0xd2c>
  40432c:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404330:	ldrsw	x8, [x19, #3664]
  404334:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404338:	add	x9, x9, #0xe10
  40433c:	add	x0, x9, x8, lsl #4
  404340:	add	x1, sp, #0x18
  404344:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  404348:	ldr	w8, [x19, #3664]
  40434c:	add	x0, sp, #0x18
  404350:	add	w9, w8, #0x1
  404354:	add	w10, w8, #0x4
  404358:	cmp	w9, #0x0
  40435c:	csinc	w8, w10, w8, lt  // lt = tstop
  404360:	and	w8, w8, #0xfffffffc
  404364:	sub	w8, w9, w8
  404368:	str	w8, [x19, #3664]
  40436c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  404370:	ldp	x20, x19, [sp, #96]
  404374:	ldp	x22, x21, [sp, #80]
  404378:	ldr	x23, [sp, #64]
  40437c:	ldp	x29, x30, [sp, #48]
  404380:	add	sp, sp, #0x70
  404384:	ret
  404388:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40438c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404390:	add	x1, x1, #0x1e0
  404394:	add	x0, x0, #0x963
  404398:	mov	x2, x1
  40439c:	mov	x3, x1
  4043a0:	bl	40f14c <printf@plt+0xd9fc>
  4043a4:	b	404370 <printf@plt+0x2c20>
  4043a8:	mov	x19, x0
  4043ac:	add	x0, sp, #0x18
  4043b0:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4043b4:	b	4043bc <printf@plt+0x2c6c>
  4043b8:	mov	x19, x0
  4043bc:	add	x0, sp, #0x8
  4043c0:	b	4043cc <printf@plt+0x2c7c>
  4043c4:	mov	x19, x0
  4043c8:	add	x0, sp, #0x18
  4043cc:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4043d0:	mov	x0, x19
  4043d4:	bl	4016f0 <_Unwind_Resume@plt>
  4043d8:	sub	sp, sp, #0xb0
  4043dc:	stp	x29, x30, [sp, #80]
  4043e0:	str	x27, [sp, #96]
  4043e4:	stp	x26, x25, [sp, #112]
  4043e8:	stp	x24, x23, [sp, #128]
  4043ec:	stp	x22, x21, [sp, #144]
  4043f0:	stp	x20, x19, [sp, #160]
  4043f4:	add	x29, sp, #0x50
  4043f8:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4043fc:	adrp	x26, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404400:	mov	x19, x0
  404404:	mov	x20, xzr
  404408:	movi	v0.2d, #0x0
  40440c:	add	x21, x21, #0xe00
  404410:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404414:	adrp	x24, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404418:	mov	x25, sp
  40441c:	add	x26, x26, #0xe08
  404420:	str	xzr, [sp, #64]
  404424:	stp	q0, q0, [sp, #32]
  404428:	stp	q0, q0, [sp]
  40442c:	mov	x0, x21
  404430:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  404434:	bl	403c0c <printf@plt+0x24bc>
  404438:	cmn	w0, #0x1
  40443c:	b.eq	404504 <printf@plt+0x2db4>  // b.none
  404440:	mov	w22, w0
  404444:	mov	w27, wzr
  404448:	cbnz	w27, 40445c <printf@plt+0x2d0c>
  40444c:	cmp	w22, #0x2c
  404450:	b.eq	4044b4 <printf@plt+0x2d64>  // b.none
  404454:	cmp	w22, #0x29
  404458:	b.eq	4044b4 <printf@plt+0x2d64>  // b.none
  40445c:	ldp	w8, w9, [x26]
  404460:	cmp	w8, w9
  404464:	b.lt	404474 <printf@plt+0x2d24>  // b.tstop
  404468:	mov	x0, x21
  40446c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404470:	ldr	w8, [x21, #8]
  404474:	ldr	x9, [x21]
  404478:	add	w10, w8, #0x1
  40447c:	cmp	w22, #0x29
  404480:	str	w10, [x21, #8]
  404484:	strb	w22, [x9, w8, sxtw]
  404488:	b.eq	40449c <printf@plt+0x2d4c>  // b.none
  40448c:	cmp	w22, #0x28
  404490:	b.ne	4044a0 <printf@plt+0x2d50>  // b.any
  404494:	add	w27, w27, #0x1
  404498:	b	4044a0 <printf@plt+0x2d50>
  40449c:	sub	w27, w27, #0x1
  4044a0:	bl	403c0c <printf@plt+0x24bc>
  4044a4:	mov	w22, w0
  4044a8:	cmn	w0, #0x1
  4044ac:	b.ne	404448 <printf@plt+0x2cf8>  // b.any
  4044b0:	b	404504 <printf@plt+0x2db4>
  4044b4:	ldr	w8, [x23, #3592]
  4044b8:	cmp	w8, #0x1
  4044bc:	b.lt	4044f4 <printf@plt+0x2da4>  // b.tstop
  4044c0:	ldr	w9, [x24, #3596]
  4044c4:	cmp	w8, w9
  4044c8:	b.lt	4044d8 <printf@plt+0x2d88>  // b.tstop
  4044cc:	mov	x0, x21
  4044d0:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4044d4:	ldr	w8, [x21, #8]
  4044d8:	ldr	x9, [x21]
  4044dc:	add	w10, w8, #0x1
  4044e0:	str	w10, [x21, #8]
  4044e4:	strb	wzr, [x9, w8, sxtw]
  4044e8:	ldr	x0, [x21]
  4044ec:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4044f0:	str	x0, [x25, x20, lsl #3]
  4044f4:	cmp	w22, #0x29
  4044f8:	add	x20, x20, #0x1
  4044fc:	b.ne	40442c <printf@plt+0x2cdc>  // b.any
  404500:	b	404520 <printf@plt+0x2dd0>
  404504:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404508:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  40450c:	add	x1, x1, #0x1e0
  404510:	add	x0, x0, #0x985
  404514:	mov	x2, x1
  404518:	mov	x3, x1
  40451c:	bl	40360c <printf@plt+0x1ebc>
  404520:	mov	w0, #0x78                  	// #120
  404524:	bl	4102ac <_Znwm@@Base>
  404528:	adrp	x22, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40452c:	ldr	x4, [x22, #3576]
  404530:	mov	x21, x0
  404534:	mov	x3, sp
  404538:	mov	x1, x19
  40453c:	mov	w2, w20
  404540:	bl	40397c <printf@plt+0x222c>
  404544:	str	x21, [x22, #3576]
  404548:	ldp	x20, x19, [sp, #160]
  40454c:	ldp	x22, x21, [sp, #144]
  404550:	ldp	x24, x23, [sp, #128]
  404554:	ldp	x26, x25, [sp, #112]
  404558:	ldr	x27, [sp, #96]
  40455c:	ldp	x29, x30, [sp, #80]
  404560:	add	sp, sp, #0xb0
  404564:	ret
  404568:	mov	x19, x0
  40456c:	mov	x0, x21
  404570:	bl	410350 <_ZdlPv@@Base>
  404574:	mov	x0, x19
  404578:	bl	4016f0 <_Unwind_Resume@plt>
  40457c:	sub	sp, sp, #0x70
  404580:	stp	x29, x30, [sp, #16]
  404584:	stp	x28, x27, [sp, #32]
  404588:	stp	x26, x25, [sp, #48]
  40458c:	stp	x24, x23, [sp, #64]
  404590:	stp	x22, x21, [sp, #80]
  404594:	stp	x20, x19, [sp, #96]
  404598:	add	x29, sp, #0x10
  40459c:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4045a0:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4045a4:	adrp	x24, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4045a8:	mov	w20, w0
  4045ac:	add	x19, x19, #0xe00
  4045b0:	adrp	x25, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4045b4:	add	x21, x21, #0xde8
  4045b8:	mov	w22, #0xa                   	// #10
  4045bc:	add	x24, x24, #0xe08
  4045c0:	mov	w23, #0x22                  	// #34
  4045c4:	bl	403c0c <printf@plt+0x24bc>
  4045c8:	mov	w26, w0
  4045cc:	cmp	w0, #0x1f
  4045d0:	b.le	40460c <printf@plt+0x2ebc>
  4045d4:	cmp	w26, #0x20
  4045d8:	b.eq	4045c4 <printf@plt+0x2e74>  // b.none
  4045dc:	sub	w8, w26, #0x5e
  4045e0:	cmp	w8, #0x20
  4045e4:	b.hi	404600 <printf@plt+0x2eb0>  // b.pmore
  4045e8:	mov	w9, #0x1                   	// #1
  4045ec:	lsl	x8, x9, x8
  4045f0:	mov	x9, #0x100000001           	// #4294967297
  4045f4:	movk	x9, #0xa000, lsl #16
  4045f8:	tst	x8, x9
  4045fc:	b.ne	4048f8 <printf@plt+0x31a8>  // b.any
  404600:	cmp	w26, #0x22
  404604:	b.ne	404624 <printf@plt+0x2ed4>  // b.any
  404608:	b	4049d4 <printf@plt+0x3284>
  40460c:	cmp	w26, #0xa
  404610:	b.eq	4045c4 <printf@plt+0x2e74>  // b.none
  404614:	cmn	w26, #0x1
  404618:	b.eq	404a84 <printf@plt+0x3334>  // b.none
  40461c:	cmp	w26, #0x9
  404620:	b.eq	4048f8 <printf@plt+0x31a8>  // b.none
  404624:	mov	x0, x19
  404628:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  40462c:	cmp	w26, #0x5c
  404630:	b.eq	404668 <printf@plt+0x2f18>  // b.none
  404634:	ldp	w8, w9, [x24]
  404638:	cmp	w8, w9
  40463c:	b.lt	40464c <printf@plt+0x2efc>  // b.tstop
  404640:	mov	x0, x19
  404644:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404648:	ldr	w8, [x19, #8]
  40464c:	ldr	x9, [x19]
  404650:	mov	w28, wzr
  404654:	add	w10, w8, #0x1
  404658:	str	w10, [x19, #8]
  40465c:	strb	w26, [x9, w8, sxtw]
  404660:	b	40466c <printf@plt+0x2f1c>
  404664:	bl	403c0c <printf@plt+0x24bc>
  404668:	mov	w28, #0x1                   	// #1
  40466c:	ldr	x0, [x25, #3576]
  404670:	cbz	x0, 404814 <printf@plt+0x30c4>
  404674:	ldr	x8, [x0]
  404678:	ldr	x8, [x8, #24]
  40467c:	blr	x8
  404680:	cmn	w0, #0x1
  404684:	csel	w27, w22, w0, eq  // eq = none
  404688:	cbz	w20, 404700 <printf@plt+0x2fb0>
  40468c:	cbnz	w28, 404700 <printf@plt+0x2fb0>
  404690:	cmp	w27, #0x28
  404694:	b.ne	404700 <printf@plt+0x2fb0>  // b.any
  404698:	ldp	w8, w9, [x24]
  40469c:	cmp	w8, w9
  4046a0:	b.lt	4046b0 <printf@plt+0x2f60>  // b.tstop
  4046a4:	mov	x0, x19
  4046a8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4046ac:	ldr	w8, [x19, #8]
  4046b0:	ldr	x9, [x19]
  4046b4:	add	w10, w8, #0x1
  4046b8:	str	w10, [x19, #8]
  4046bc:	mov	x0, x21
  4046c0:	strb	wzr, [x9, w8, sxtw]
  4046c4:	ldr	x1, [x19]
  4046c8:	bl	402eec <printf@plt+0x179c>
  4046cc:	cbz	x0, 4046e4 <printf@plt+0x2f94>
  4046d0:	ldrb	w8, [x0]
  4046d4:	mov	x26, x0
  4046d8:	cbz	w8, 4046e4 <printf@plt+0x2f94>
  4046dc:	ldrb	w8, [x26, #1]
  4046e0:	cbz	w8, 4048d0 <printf@plt+0x3180>
  4046e4:	ldr	w8, [x19, #8]
  4046e8:	mov	x0, x19
  4046ec:	sub	w1, w8, #0x1
  4046f0:	bl	4112e8 <_ZdlPvm@@Base+0xf8c>
  4046f4:	bl	403c0c <printf@plt+0x24bc>
  4046f8:	ldp	w8, w9, [x24]
  4046fc:	b	4047e8 <printf@plt+0x3098>
  404700:	cbz	w28, 404748 <printf@plt+0x2ff8>
  404704:	cmp	w27, #0x21
  404708:	b.le	40479c <printf@plt+0x304c>
  40470c:	cmp	w27, #0x22
  404710:	b.ne	4047b4 <printf@plt+0x3064>  // b.any
  404714:	bl	403c0c <printf@plt+0x24bc>
  404718:	ldp	w8, w9, [x24]
  40471c:	cmp	w8, w9
  404720:	b.lt	404730 <printf@plt+0x2fe0>  // b.tstop
  404724:	mov	x0, x19
  404728:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40472c:	ldr	w8, [x19, #8]
  404730:	ldr	x9, [x19]
  404734:	add	w10, w8, #0x1
  404738:	mov	w28, wzr
  40473c:	str	w10, [x19, #8]
  404740:	strb	w23, [x9, w8, sxtw]
  404744:	b	40466c <printf@plt+0x2f1c>
  404748:	sub	w8, w27, #0x5c
  40474c:	cmp	w8, #0x22
  404750:	b.hi	404774 <printf@plt+0x3024>  // b.pmore
  404754:	cbz	x8, 404664 <printf@plt+0x2f14>
  404758:	mov	w9, #0x1                   	// #1
  40475c:	lsl	x8, x9, x8
  404760:	mov	x9, #0x4                   	// #4
  404764:	movk	x9, #0x8000, lsl #16
  404768:	movk	x9, #0x6, lsl #32
  40476c:	tst	x8, x9
  404770:	b.ne	404834 <printf@plt+0x30e4>  // b.any
  404774:	add	w8, w27, #0x1
  404778:	cmp	w8, #0x23
  40477c:	b.hi	4046f4 <printf@plt+0x2fa4>  // b.pmore
  404780:	mov	w9, #0x1                   	// #1
  404784:	lsl	x8, x9, x8
  404788:	mov	x9, #0xc01                 	// #3073
  40478c:	movk	x9, #0xa, lsl #32
  404790:	tst	x8, x9
  404794:	b.eq	4046f4 <printf@plt+0x2fa4>  // b.none
  404798:	b	404834 <printf@plt+0x30e4>
  40479c:	cmn	w27, #0x1
  4047a0:	b.eq	404818 <printf@plt+0x30c8>  // b.none
  4047a4:	cmp	w27, #0x9
  4047a8:	b.eq	4048e0 <printf@plt+0x3190>  // b.none
  4047ac:	cmp	w27, #0xa
  4047b0:	b.eq	4048ec <printf@plt+0x319c>  // b.none
  4047b4:	bl	403c0c <printf@plt+0x24bc>
  4047b8:	ldp	w8, w9, [x24]
  4047bc:	cmp	w8, w9
  4047c0:	b.lt	4047d0 <printf@plt+0x3080>  // b.tstop
  4047c4:	mov	x0, x19
  4047c8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4047cc:	ldr	w8, [x19, #8]
  4047d0:	ldr	x9, [x19]
  4047d4:	add	w10, w8, #0x1
  4047d8:	str	w10, [x19, #8]
  4047dc:	mov	w10, #0x5c                  	// #92
  4047e0:	strb	w10, [x9, w8, sxtw]
  4047e4:	ldp	w8, w9, [x19, #8]
  4047e8:	cmp	w8, w9
  4047ec:	b.lt	4047fc <printf@plt+0x30ac>  // b.tstop
  4047f0:	mov	x0, x19
  4047f4:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4047f8:	ldr	w8, [x19, #8]
  4047fc:	ldr	x9, [x19]
  404800:	add	w10, w8, #0x1
  404804:	mov	w28, wzr
  404808:	str	w10, [x19, #8]
  40480c:	strb	w27, [x9, w8, sxtw]
  404810:	b	40466c <printf@plt+0x2f1c>
  404814:	cbz	w28, 404834 <printf@plt+0x30e4>
  404818:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  40481c:	add	x0, x0, #0x9ea
  404820:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404824:	add	x1, x1, #0x1e0
  404828:	mov	x2, x1
  40482c:	mov	x3, x1
  404830:	bl	40360c <printf@plt+0x1ebc>
  404834:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404838:	ldr	w8, [x8, #3592]
  40483c:	cbz	w8, 4045c4 <printf@plt+0x2e74>
  404840:	cbz	w20, 40496c <printf@plt+0x321c>
  404844:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404848:	ldr	w9, [x9, #3596]
  40484c:	cmp	w8, w9
  404850:	b.lt	404860 <printf@plt+0x3110>  // b.tstop
  404854:	mov	x0, x19
  404858:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40485c:	ldr	w8, [x19, #8]
  404860:	ldr	x9, [x19]
  404864:	add	w10, w8, #0x1
  404868:	str	w10, [x19, #8]
  40486c:	mov	x0, x21
  404870:	strb	wzr, [x9, w8, sxtw]
  404874:	ldr	x1, [x19]
  404878:	bl	402eec <printf@plt+0x179c>
  40487c:	ldr	w8, [x19, #8]
  404880:	mov	x26, x0
  404884:	mov	x0, x19
  404888:	sub	w1, w8, #0x1
  40488c:	bl	4112e8 <_ZdlPvm@@Base+0xf8c>
  404890:	cbz	x26, 40496c <printf@plt+0x321c>
  404894:	ldrb	w8, [x26]
  404898:	cbz	w8, 40491c <printf@plt+0x31cc>
  40489c:	mov	w0, #0x20                  	// #32
  4048a0:	bl	4102ac <_Znwm@@Base>
  4048a4:	ldr	x8, [x25, #3576]
  4048a8:	mov	x27, x0
  4048ac:	ldr	x0, [x26, #8]
  4048b0:	str	x8, [x27, #8]
  4048b4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4048b8:	add	x8, x8, #0x7b8
  4048bc:	str	x8, [x27]
  4048c0:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4048c4:	stp	x0, x0, [x27, #16]
  4048c8:	str	x27, [x25, #3576]
  4048cc:	b	4045c4 <printf@plt+0x2e74>
  4048d0:	bl	403c0c <printf@plt+0x24bc>
  4048d4:	ldr	x0, [x26, #8]
  4048d8:	bl	4043d8 <printf@plt+0x2c88>
  4048dc:	b	4045c4 <printf@plt+0x2e74>
  4048e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4048e4:	add	x0, x0, #0xa31
  4048e8:	b	404820 <printf@plt+0x30d0>
  4048ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4048f0:	add	x0, x0, #0xa09
  4048f4:	b	404820 <printf@plt+0x30d0>
  4048f8:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4048fc:	ldrsw	x8, [x19, #3664]
  404900:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404904:	add	x9, x9, #0xe10
  404908:	mov	w1, w26
  40490c:	add	x0, x9, x8, lsl #4
  404910:	bl	410db4 <_ZdlPvm@@Base+0xa58>
  404914:	ldr	w8, [x19, #3664]
  404918:	b	404994 <printf@plt+0x3244>
  40491c:	cmp	w20, #0x1
  404920:	b.ne	40496c <printf@plt+0x321c>  // b.any
  404924:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404928:	ldrsw	x8, [x19, #3664]
  40492c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404930:	add	x9, x9, #0xe10
  404934:	adrp	x1, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404938:	add	x0, x9, x8, lsl #4
  40493c:	add	x1, x1, #0xe00
  404940:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  404944:	ldr	w8, [x19, #3664]
  404948:	add	w9, w8, #0x1
  40494c:	add	w10, w8, #0x4
  404950:	cmp	w9, #0x0
  404954:	csinc	w8, w10, w8, lt  // lt = tstop
  404958:	and	w8, w8, #0xfffffffc
  40495c:	sub	w8, w9, w8
  404960:	str	w8, [x19, #3664]
  404964:	ldr	w26, [x26, #8]
  404968:	b	4049b0 <printf@plt+0x3260>
  40496c:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404970:	ldrsw	x8, [x19, #3664]
  404974:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404978:	add	x9, x9, #0xe10
  40497c:	adrp	x1, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404980:	add	x0, x9, x8, lsl #4
  404984:	add	x1, x1, #0xe00
  404988:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  40498c:	ldr	w8, [x19, #3664]
  404990:	mov	w26, #0x119                 	// #281
  404994:	add	w9, w8, #0x1
  404998:	add	w10, w8, #0x4
  40499c:	cmp	w9, #0x0
  4049a0:	csinc	w8, w10, w8, lt  // lt = tstop
  4049a4:	and	w8, w8, #0xfffffffc
  4049a8:	sub	w8, w9, w8
  4049ac:	str	w8, [x19, #3664]
  4049b0:	mov	w0, w26
  4049b4:	ldp	x20, x19, [sp, #96]
  4049b8:	ldp	x22, x21, [sp, #80]
  4049bc:	ldp	x24, x23, [sp, #64]
  4049c0:	ldp	x26, x25, [sp, #48]
  4049c4:	ldp	x28, x27, [sp, #32]
  4049c8:	ldp	x29, x30, [sp, #16]
  4049cc:	add	sp, sp, #0x70
  4049d0:	ret
  4049d4:	mov	x0, x19
  4049d8:	bl	411344 <_ZdlPvm@@Base+0xfe8>
  4049dc:	adrp	x20, 411000 <_ZdlPvm@@Base+0xca4>
  4049e0:	mov	w25, wzr
  4049e4:	adrp	x22, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4049e8:	mov	w23, #0x22                  	// #34
  4049ec:	add	x20, x20, #0xa19
  4049f0:	bl	403c0c <printf@plt+0x24bc>
  4049f4:	cmp	w0, #0x22
  4049f8:	b.eq	404a50 <printf@plt+0x3300>  // b.none
  4049fc:	mov	w21, w0
  404a00:	cmn	w0, #0x1
  404a04:	b.eq	404ae0 <printf@plt+0x3390>  // b.none
  404a08:	cmp	w21, #0xa
  404a0c:	b.eq	404aec <printf@plt+0x339c>  // b.none
  404a10:	ldp	w8, w9, [x24]
  404a14:	cmp	w8, w9
  404a18:	b.lt	404a28 <printf@plt+0x32d8>  // b.tstop
  404a1c:	mov	x0, x19
  404a20:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404a24:	ldr	w8, [x19, #8]
  404a28:	ldr	x9, [x19]
  404a2c:	add	w10, w8, #0x1
  404a30:	cmp	w25, #0x0
  404a34:	str	w10, [x19, #8]
  404a38:	cset	w10, eq  // eq = none
  404a3c:	cmp	w21, #0x5c
  404a40:	cset	w11, eq  // eq = none
  404a44:	strb	w21, [x9, w8, sxtw]
  404a48:	and	w25, w10, w11
  404a4c:	b	4049f0 <printf@plt+0x32a0>
  404a50:	cbz	w25, 404b08 <printf@plt+0x33b8>
  404a54:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404a58:	ldrsw	x8, [x8, #3592]
  404a5c:	cmp	w8, #0x0
  404a60:	sub	x21, x8, #0x1
  404a64:	b.gt	404a74 <printf@plt+0x3324>
  404a68:	mov	w0, #0x62                  	// #98
  404a6c:	mov	x1, x20
  404a70:	bl	40ebbc <printf@plt+0xd46c>
  404a74:	ldr	x8, [x22, #3584]
  404a78:	mov	w25, wzr
  404a7c:	strb	w23, [x8, x21]
  404a80:	b	4049f0 <printf@plt+0x32a0>
  404a84:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  404a88:	add	x1, x1, #0x9b1
  404a8c:	mov	x0, sp
  404a90:	bl	410b5c <_ZdlPvm@@Base+0x800>
  404a94:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404a98:	ldrsw	x8, [x19, #3664]
  404a9c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404aa0:	add	x9, x9, #0xe10
  404aa4:	add	x0, x9, x8, lsl #4
  404aa8:	mov	x1, sp
  404aac:	bl	410c88 <_ZdlPvm@@Base+0x92c>
  404ab0:	ldr	w8, [x19, #3664]
  404ab4:	mov	x0, sp
  404ab8:	add	w9, w8, #0x1
  404abc:	add	w10, w8, #0x4
  404ac0:	cmp	w9, #0x0
  404ac4:	csinc	w8, w10, w8, lt  // lt = tstop
  404ac8:	and	w8, w8, #0xfffffffc
  404acc:	sub	w8, w9, w8
  404ad0:	str	w8, [x19, #3664]
  404ad4:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  404ad8:	mov	w26, wzr
  404adc:	b	4049b0 <printf@plt+0x3260>
  404ae0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404ae4:	add	x0, x0, #0x9be
  404ae8:	b	404af4 <printf@plt+0x33a4>
  404aec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404af0:	add	x0, x0, #0x9c8
  404af4:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404af8:	add	x1, x1, #0x1e0
  404afc:	mov	x2, x1
  404b00:	mov	x3, x1
  404b04:	bl	40360c <printf@plt+0x1ebc>
  404b08:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404b0c:	add	x0, x0, #0xe00
  404b10:	bl	403f0c <printf@plt+0x27bc>
  404b14:	mov	w26, #0x11a                 	// #282
  404b18:	b	4049b0 <printf@plt+0x3260>
  404b1c:	mov	x19, x0
  404b20:	mov	x0, sp
  404b24:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  404b28:	b	404b38 <printf@plt+0x33e8>
  404b2c:	mov	x19, x0
  404b30:	mov	x0, x27
  404b34:	bl	410350 <_ZdlPv@@Base>
  404b38:	mov	x0, x19
  404b3c:	bl	4016f0 <_Unwind_Resume@plt>
  404b40:	sub	sp, sp, #0x40
  404b44:	stp	x29, x30, [sp, #16]
  404b48:	stp	x22, x21, [sp, #32]
  404b4c:	stp	x20, x19, [sp, #48]
  404b50:	add	x29, sp, #0x10
  404b54:	mov	w0, #0x2                   	// #2
  404b58:	bl	40457c <printf@plt+0x2e2c>
  404b5c:	sub	w8, w0, #0x119
  404b60:	cmp	w8, #0x2
  404b64:	b.cc	404b94 <printf@plt+0x3444>  // b.lo, b.ul, b.last
  404b68:	ldp	x20, x19, [sp, #48]
  404b6c:	ldp	x22, x21, [sp, #32]
  404b70:	ldp	x29, x30, [sp, #16]
  404b74:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404b78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404b7c:	add	x1, x1, #0x1e0
  404b80:	add	x0, x0, #0xa55
  404b84:	mov	x2, x1
  404b88:	mov	x3, x1
  404b8c:	add	sp, sp, #0x40
  404b90:	b	40360c <printf@plt+0x1ebc>
  404b94:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404b98:	add	x9, x9, #0xe08
  404b9c:	ldp	w8, w9, [x9]
  404ba0:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404ba4:	add	x19, x19, #0xe00
  404ba8:	cmp	w8, w9
  404bac:	b.lt	404bbc <printf@plt+0x346c>  // b.tstop
  404bb0:	mov	x0, x19
  404bb4:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404bb8:	ldr	w8, [x19, #8]
  404bbc:	ldr	x9, [x19]
  404bc0:	add	w10, w8, #0x1
  404bc4:	str	w10, [x19, #8]
  404bc8:	strb	wzr, [x9, w8, sxtw]
  404bcc:	ldr	x19, [x19]
  404bd0:	bl	401630 <__errno_location@plt>
  404bd4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  404bd8:	str	wzr, [x0]
  404bdc:	add	x1, x1, #0xec2
  404be0:	mov	x0, x19
  404be4:	bl	401640 <fopen@plt>
  404be8:	cbz	x0, 404c18 <printf@plt+0x34c8>
  404bec:	mov	x20, x0
  404bf0:	mov	w0, #0x40                  	// #64
  404bf4:	bl	4102ac <_Znwm@@Base>
  404bf8:	adrp	x22, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404bfc:	ldr	x3, [x22, #3576]
  404c00:	mov	x21, x0
  404c04:	mov	x1, x20
  404c08:	mov	x2, x19
  404c0c:	bl	4032ec <printf@plt+0x1b9c>
  404c10:	str	x21, [x22, #3576]
  404c14:	b	404c40 <printf@plt+0x34f0>
  404c18:	mov	x0, sp
  404c1c:	mov	x1, x19
  404c20:	bl	40eefc <printf@plt+0xd7ac>
  404c24:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  404c28:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404c2c:	add	x2, x2, #0x1e0
  404c30:	add	x0, x0, #0xa6e
  404c34:	mov	x1, sp
  404c38:	mov	x3, x2
  404c3c:	bl	40360c <printf@plt+0x1ebc>
  404c40:	ldp	x20, x19, [sp, #48]
  404c44:	ldp	x22, x21, [sp, #32]
  404c48:	ldp	x29, x30, [sp, #16]
  404c4c:	add	sp, sp, #0x40
  404c50:	ret
  404c54:	mov	x19, x0
  404c58:	mov	x0, x21
  404c5c:	bl	410350 <_ZdlPv@@Base>
  404c60:	mov	x0, x19
  404c64:	bl	4016f0 <_Unwind_Resume@plt>
  404c68:	stp	x29, x30, [sp, #-16]!
  404c6c:	mov	x29, sp
  404c70:	mov	w0, wzr
  404c74:	bl	40457c <printf@plt+0x2e2c>
  404c78:	cmp	w0, #0x119
  404c7c:	b.ne	404c88 <printf@plt+0x3538>  // b.any
  404c80:	ldp	x29, x30, [sp], #16
  404c84:	b	404128 <printf@plt+0x29d8>
  404c88:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404c8c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404c90:	add	x1, x1, #0x1e0
  404c94:	add	x0, x0, #0xa8c
  404c98:	mov	x2, x1
  404c9c:	mov	x3, x1
  404ca0:	ldp	x29, x30, [sp], #16
  404ca4:	b	40360c <printf@plt+0x1ebc>
  404ca8:	stp	x29, x30, [sp, #-64]!
  404cac:	str	x23, [sp, #16]
  404cb0:	stp	x22, x21, [sp, #32]
  404cb4:	stp	x20, x19, [sp, #48]
  404cb8:	mov	x29, sp
  404cbc:	mov	w19, w0
  404cc0:	mov	w0, wzr
  404cc4:	bl	40457c <printf@plt+0x2e2c>
  404cc8:	cmp	w0, #0x119
  404ccc:	b.ne	404d38 <printf@plt+0x35e8>  // b.any
  404cd0:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404cd4:	add	x23, x23, #0xe08
  404cd8:	ldp	w8, w9, [x23]
  404cdc:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404ce0:	add	x20, x20, #0xe00
  404ce4:	cmp	w8, w9
  404ce8:	b.lt	404cf8 <printf@plt+0x35a8>  // b.tstop
  404cec:	mov	x0, x20
  404cf0:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404cf4:	ldr	w8, [x20, #8]
  404cf8:	ldr	x9, [x20]
  404cfc:	add	w10, w8, #0x1
  404d00:	str	w10, [x20, #8]
  404d04:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404d08:	strb	wzr, [x9, w8, sxtw]
  404d0c:	ldr	x22, [x20]
  404d10:	add	x0, x0, #0xde8
  404d14:	mov	x1, x22
  404d18:	bl	402eec <printf@plt+0x179c>
  404d1c:	cbz	x0, 404d64 <printf@plt+0x3614>
  404d20:	ldrb	w8, [x0]
  404d24:	mov	x21, x0
  404d28:	cbz	w8, 404d94 <printf@plt+0x3644>
  404d2c:	ldr	x0, [x21, #8]
  404d30:	bl	4014d0 <free@plt>
  404d34:	b	404d94 <printf@plt+0x3644>
  404d38:	ldp	x20, x19, [sp, #48]
  404d3c:	ldp	x22, x21, [sp, #32]
  404d40:	ldr	x23, [sp, #16]
  404d44:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404d48:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404d4c:	add	x1, x1, #0x1e0
  404d50:	add	x0, x0, #0xa8c
  404d54:	mov	x2, x1
  404d58:	mov	x3, x1
  404d5c:	ldp	x29, x30, [sp], #64
  404d60:	b	40360c <printf@plt+0x1ebc>
  404d64:	mov	w0, #0x18                  	// #24
  404d68:	bl	401400 <_Znam@plt>
  404d6c:	mov	w8, #0x1                   	// #1
  404d70:	mov	x21, x0
  404d74:	str	x8, [x0]
  404d78:	strh	w8, [x21, #8]!
  404d7c:	str	xzr, [x0, #16]
  404d80:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404d84:	add	x0, x0, #0xde8
  404d88:	mov	x1, x22
  404d8c:	mov	x2, x21
  404d90:	bl	402cd8 <printf@plt+0x1588>
  404d94:	bl	404128 <printf@plt+0x29d8>
  404d98:	ldp	w8, w9, [x23]
  404d9c:	cmp	w8, w9
  404da0:	b.lt	404db0 <printf@plt+0x3660>  // b.tstop
  404da4:	mov	x0, x20
  404da8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404dac:	ldr	w8, [x20, #8]
  404db0:	ldr	x9, [x20]
  404db4:	add	w10, w8, #0x1
  404db8:	mov	w11, #0x1                   	// #1
  404dbc:	str	w10, [x20, #8]
  404dc0:	strb	wzr, [x9, w8, sxtw]
  404dc4:	strb	w11, [x21]
  404dc8:	ldr	x0, [x20]
  404dcc:	bl	411588 <_ZdlPvm@@Base+0x122c>
  404dd0:	str	x0, [x21, #8]
  404dd4:	strb	w19, [x21, #1]
  404dd8:	ldp	x20, x19, [sp, #48]
  404ddc:	ldp	x22, x21, [sp, #32]
  404de0:	ldr	x23, [sp, #16]
  404de4:	ldp	x29, x30, [sp], #64
  404de8:	ret
  404dec:	stp	x29, x30, [sp, #-32]!
  404df0:	str	x19, [sp, #16]
  404df4:	mov	x29, sp
  404df8:	mov	w0, wzr
  404dfc:	bl	40457c <printf@plt+0x2e2c>
  404e00:	cmp	w0, #0x119
  404e04:	b.ne	404e5c <printf@plt+0x370c>  // b.any
  404e08:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404e0c:	add	x9, x9, #0xe08
  404e10:	ldp	w8, w9, [x9]
  404e14:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404e18:	add	x19, x19, #0xe00
  404e1c:	cmp	w8, w9
  404e20:	b.lt	404e30 <printf@plt+0x36e0>  // b.tstop
  404e24:	mov	x0, x19
  404e28:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404e2c:	ldr	w8, [x19, #8]
  404e30:	ldr	x9, [x19]
  404e34:	add	w10, w8, #0x1
  404e38:	str	w10, [x19, #8]
  404e3c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404e40:	strb	wzr, [x9, w8, sxtw]
  404e44:	ldr	x1, [x19]
  404e48:	ldr	x19, [sp, #16]
  404e4c:	add	x0, x0, #0xde8
  404e50:	mov	x2, xzr
  404e54:	ldp	x29, x30, [sp], #32
  404e58:	b	402cd8 <printf@plt+0x1588>
  404e5c:	ldr	x19, [sp, #16]
  404e60:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404e64:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404e68:	add	x1, x1, #0x1e0
  404e6c:	add	x0, x0, #0xa9b
  404e70:	mov	x2, x1
  404e74:	mov	x3, x1
  404e78:	ldp	x29, x30, [sp], #32
  404e7c:	b	40360c <printf@plt+0x1ebc>
  404e80:	sub	sp, sp, #0x30
  404e84:	stp	x29, x30, [sp, #16]
  404e88:	str	x19, [sp, #32]
  404e8c:	add	x29, sp, #0x10
  404e90:	mov	w0, #0x2                   	// #2
  404e94:	bl	40457c <printf@plt+0x2e2c>
  404e98:	sub	w8, w0, #0x119
  404e9c:	cmp	w8, #0x2
  404ea0:	b.cc	404ecc <printf@plt+0x377c>  // b.lo, b.ul, b.last
  404ea4:	ldr	x19, [sp, #32]
  404ea8:	ldp	x29, x30, [sp, #16]
  404eac:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404eb0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404eb4:	add	x1, x1, #0x1e0
  404eb8:	add	x0, x0, #0xaad
  404ebc:	mov	x2, x1
  404ec0:	mov	x3, x1
  404ec4:	add	sp, sp, #0x30
  404ec8:	b	40360c <printf@plt+0x1ebc>
  404ecc:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404ed0:	add	x9, x9, #0xe08
  404ed4:	ldp	w8, w9, [x9]
  404ed8:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404edc:	add	x19, x19, #0xe00
  404ee0:	cmp	w8, w9
  404ee4:	b.lt	404ef4 <printf@plt+0x37a4>  // b.tstop
  404ee8:	mov	x0, x19
  404eec:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404ef0:	ldr	w8, [x19, #8]
  404ef4:	ldr	x9, [x19]
  404ef8:	add	w10, w8, #0x1
  404efc:	str	w10, [x19, #8]
  404f00:	strb	wzr, [x9, w8, sxtw]
  404f04:	ldr	x0, [x19]
  404f08:	bl	405980 <printf@plt+0x4230>
  404f0c:	cbnz	w0, 404f3c <printf@plt+0x37ec>
  404f10:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404f14:	ldr	x1, [x8, #3584]
  404f18:	mov	x0, sp
  404f1c:	bl	40eefc <printf@plt+0xd7ac>
  404f20:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  404f24:	adrp	x0, 411000 <_ZdlPvm@@Base+0xca4>
  404f28:	add	x2, x2, #0x1e0
  404f2c:	add	x0, x0, #0x86a
  404f30:	mov	x1, sp
  404f34:	mov	x3, x2
  404f38:	bl	40360c <printf@plt+0x1ebc>
  404f3c:	ldr	x19, [sp, #32]
  404f40:	ldp	x29, x30, [sp, #16]
  404f44:	add	sp, sp, #0x30
  404f48:	ret
  404f4c:	stp	x29, x30, [sp, #-32]!
  404f50:	str	x19, [sp, #16]
  404f54:	mov	x29, sp
  404f58:	mov	w0, #0x2                   	// #2
  404f5c:	bl	40457c <printf@plt+0x2e2c>
  404f60:	sub	w8, w0, #0x119
  404f64:	cmp	w8, #0x2
  404f68:	b.cc	404f90 <printf@plt+0x3840>  // b.lo, b.ul, b.last
  404f6c:	ldr	x19, [sp, #16]
  404f70:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  404f74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  404f78:	add	x1, x1, #0x1e0
  404f7c:	add	x0, x0, #0xacb
  404f80:	mov	x2, x1
  404f84:	mov	x3, x1
  404f88:	ldp	x29, x30, [sp], #32
  404f8c:	b	40360c <printf@plt+0x1ebc>
  404f90:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404f94:	add	x9, x9, #0xe08
  404f98:	ldp	w8, w9, [x9]
  404f9c:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  404fa0:	add	x19, x19, #0xe00
  404fa4:	cmp	w8, w9
  404fa8:	b.lt	404fb8 <printf@plt+0x3868>  // b.tstop
  404fac:	mov	x0, x19
  404fb0:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  404fb4:	ldr	w8, [x19, #8]
  404fb8:	ldr	x9, [x19]
  404fbc:	add	w10, w8, #0x1
  404fc0:	str	w10, [x19, #8]
  404fc4:	strb	wzr, [x9, w8, sxtw]
  404fc8:	ldr	x0, [x19]
  404fcc:	ldr	x19, [sp, #16]
  404fd0:	ldp	x29, x30, [sp], #32
  404fd4:	b	405ac0 <printf@plt+0x4370>
  404fd8:	stp	x29, x30, [sp, #-32]!
  404fdc:	str	x19, [sp, #16]
  404fe0:	mov	x29, sp
  404fe4:	mov	w0, #0x2                   	// #2
  404fe8:	bl	40457c <printf@plt+0x2e2c>
  404fec:	sub	w8, w0, #0x119
  404ff0:	cmp	w8, #0x2
  404ff4:	b.cc	40501c <printf@plt+0x38cc>  // b.lo, b.ul, b.last
  404ff8:	ldr	x19, [sp, #16]
  404ffc:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  405000:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  405004:	add	x1, x1, #0x1e0
  405008:	add	x0, x0, #0xae9
  40500c:	mov	x2, x1
  405010:	mov	x3, x1
  405014:	ldp	x29, x30, [sp], #32
  405018:	b	40360c <printf@plt+0x1ebc>
  40501c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405020:	add	x9, x9, #0xe08
  405024:	ldp	w8, w9, [x9]
  405028:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40502c:	add	x19, x19, #0xe00
  405030:	cmp	w8, w9
  405034:	b.lt	405044 <printf@plt+0x38f4>  // b.tstop
  405038:	mov	x0, x19
  40503c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  405040:	ldr	w8, [x19, #8]
  405044:	ldr	x9, [x19]
  405048:	add	w10, w8, #0x1
  40504c:	str	w10, [x19, #8]
  405050:	strb	wzr, [x9, w8, sxtw]
  405054:	ldr	x0, [x19]
  405058:	ldr	x19, [sp, #16]
  40505c:	ldp	x29, x30, [sp], #32
  405060:	b	405afc <printf@plt+0x43ac>
  405064:	stp	x29, x30, [sp, #-32]!
  405068:	str	x19, [sp, #16]
  40506c:	mov	x29, sp
  405070:	mov	w0, #0x2                   	// #2
  405074:	bl	40457c <printf@plt+0x2e2c>
  405078:	sub	w8, w0, #0x119
  40507c:	cmp	w8, #0x2
  405080:	b.cc	4050a8 <printf@plt+0x3958>  // b.lo, b.ul, b.last
  405084:	ldr	x19, [sp, #16]
  405088:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40508c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  405090:	add	x1, x1, #0x1e0
  405094:	add	x0, x0, #0xb08
  405098:	mov	x2, x1
  40509c:	mov	x3, x1
  4050a0:	ldp	x29, x30, [sp], #32
  4050a4:	b	40360c <printf@plt+0x1ebc>
  4050a8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4050ac:	add	x9, x9, #0xe08
  4050b0:	ldp	w8, w9, [x9]
  4050b4:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4050b8:	add	x19, x19, #0xe00
  4050bc:	cmp	w8, w9
  4050c0:	b.lt	4050d0 <printf@plt+0x3980>  // b.tstop
  4050c4:	mov	x0, x19
  4050c8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4050cc:	ldr	w8, [x19, #8]
  4050d0:	ldr	x9, [x19]
  4050d4:	add	w10, w8, #0x1
  4050d8:	str	w10, [x19, #8]
  4050dc:	strb	wzr, [x9, w8, sxtw]
  4050e0:	ldr	x0, [x19]
  4050e4:	ldr	x19, [sp, #16]
  4050e8:	ldp	x29, x30, [sp], #32
  4050ec:	b	405b38 <printf@plt+0x43e8>
  4050f0:	sub	sp, sp, #0x30
  4050f4:	stp	x29, x30, [sp, #16]
  4050f8:	str	x19, [sp, #32]
  4050fc:	add	x29, sp, #0x10
  405100:	mov	w0, #0x2                   	// #2
  405104:	bl	40457c <printf@plt+0x2e2c>
  405108:	sub	w8, w0, #0x119
  40510c:	cmp	w8, #0x2
  405110:	b.cc	40513c <printf@plt+0x39ec>  // b.lo, b.ul, b.last
  405114:	ldr	x19, [sp, #32]
  405118:	ldp	x29, x30, [sp, #16]
  40511c:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  405120:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  405124:	add	x1, x1, #0x1e0
  405128:	add	x0, x0, #0xb27
  40512c:	mov	x2, x1
  405130:	mov	x3, x1
  405134:	add	sp, sp, #0x30
  405138:	b	40360c <printf@plt+0x1ebc>
  40513c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405140:	add	x9, x9, #0xe08
  405144:	ldp	w8, w9, [x9]
  405148:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40514c:	add	x19, x19, #0xe00
  405150:	cmp	w8, w9
  405154:	b.lt	405164 <printf@plt+0x3a14>  // b.tstop
  405158:	mov	x0, x19
  40515c:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  405160:	ldr	w8, [x19, #8]
  405164:	ldr	x9, [x19]
  405168:	add	w10, w8, #0x1
  40516c:	str	w10, [x19, #8]
  405170:	add	x1, x29, #0x18
  405174:	strb	wzr, [x9, w8, sxtw]
  405178:	ldr	x0, [x19]
  40517c:	mov	w2, #0xa                   	// #10
  405180:	bl	4014c0 <strtol@plt>
  405184:	cbnz	x0, 40519c <printf@plt+0x3a4c>
  405188:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40518c:	ldr	x1, [x29, #24]
  405190:	ldr	x8, [x8, #3584]
  405194:	cmp	x1, x8
  405198:	b.eq	4051b0 <printf@plt+0x3a60>  // b.none
  40519c:	bl	405960 <printf@plt+0x4210>
  4051a0:	ldr	x19, [sp, #32]
  4051a4:	ldp	x29, x30, [sp, #16]
  4051a8:	add	sp, sp, #0x30
  4051ac:	ret
  4051b0:	mov	x0, sp
  4051b4:	bl	40eefc <printf@plt+0xd7ac>
  4051b8:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  4051bc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4051c0:	add	x2, x2, #0x1e0
  4051c4:	add	x0, x0, #0xb45
  4051c8:	mov	x1, sp
  4051cc:	mov	x3, x2
  4051d0:	bl	40360c <printf@plt+0x1ebc>
  4051d4:	b	4051a0 <printf@plt+0x3a50>
  4051d8:	stp	x29, x30, [sp, #-48]!
  4051dc:	str	x21, [sp, #16]
  4051e0:	stp	x20, x19, [sp, #32]
  4051e4:	mov	x29, sp
  4051e8:	mov	w0, wzr
  4051ec:	bl	40457c <printf@plt+0x2e2c>
  4051f0:	cmp	w0, #0x119
  4051f4:	b.ne	4052c0 <printf@plt+0x3b70>  // b.any
  4051f8:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4051fc:	add	x20, x20, #0xe08
  405200:	ldp	w8, w9, [x20]
  405204:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405208:	add	x19, x19, #0xe00
  40520c:	cmp	w8, w9
  405210:	b.lt	405220 <printf@plt+0x3ad0>  // b.tstop
  405214:	mov	x0, x19
  405218:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40521c:	ldr	w8, [x19, #8]
  405220:	ldr	x9, [x19]
  405224:	add	w10, w8, #0x1
  405228:	str	w10, [x19, #8]
  40522c:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405230:	strb	wzr, [x9, w8, sxtw]
  405234:	ldr	x1, [x19]
  405238:	add	x0, x0, #0xde8
  40523c:	bl	402eec <printf@plt+0x179c>
  405240:	cbz	x0, 4052e8 <printf@plt+0x3b98>
  405244:	ldrb	w8, [x0]
  405248:	cbz	w8, 4052e8 <printf@plt+0x3b98>
  40524c:	ldrb	w21, [x0, #1]
  405250:	bl	404128 <printf@plt+0x29d8>
  405254:	cbnz	w21, 4052b0 <printf@plt+0x3b60>
  405258:	ldp	w8, w9, [x20]
  40525c:	cmp	w8, w9
  405260:	b.lt	405270 <printf@plt+0x3b20>  // b.tstop
  405264:	mov	x0, x19
  405268:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40526c:	ldr	w8, [x19, #8]
  405270:	ldr	x9, [x19]
  405274:	add	w10, w8, #0x1
  405278:	mov	w0, #0x20                  	// #32
  40527c:	str	w10, [x19, #8]
  405280:	strb	wzr, [x9, w8, sxtw]
  405284:	bl	4102ac <_Znwm@@Base>
  405288:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40528c:	mov	x20, x0
  405290:	ldr	x8, [x21, #3576]
  405294:	ldr	x0, [x19]
  405298:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  40529c:	add	x9, x9, #0x7b8
  4052a0:	stp	x9, x8, [x20]
  4052a4:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4052a8:	stp	x0, x0, [x20, #16]
  4052ac:	str	x20, [x21, #3576]
  4052b0:	ldp	x20, x19, [sp, #32]
  4052b4:	ldr	x21, [sp, #16]
  4052b8:	ldp	x29, x30, [sp], #48
  4052bc:	ret
  4052c0:	ldp	x20, x19, [sp, #32]
  4052c4:	ldr	x21, [sp, #16]
  4052c8:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  4052cc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4052d0:	add	x1, x1, #0x1e0
  4052d4:	add	x0, x0, #0xb68
  4052d8:	mov	x2, x1
  4052dc:	mov	x3, x1
  4052e0:	ldp	x29, x30, [sp], #48
  4052e4:	b	40360c <printf@plt+0x1ebc>
  4052e8:	ldp	x20, x19, [sp, #32]
  4052ec:	ldr	x21, [sp, #16]
  4052f0:	ldp	x29, x30, [sp], #48
  4052f4:	b	404128 <printf@plt+0x29d8>
  4052f8:	mov	x19, x0
  4052fc:	mov	x0, x20
  405300:	bl	410350 <_ZdlPv@@Base>
  405304:	mov	x0, x19
  405308:	bl	4016f0 <_Unwind_Resume@plt>
  40530c:	stp	x29, x30, [sp, #-32]!
  405310:	stp	x20, x19, [sp, #16]
  405314:	mov	x29, sp
  405318:	bl	403c0c <printf@plt+0x24bc>
  40531c:	cmp	w0, #0xa
  405320:	b.eq	405318 <printf@plt+0x3bc8>  // b.none
  405324:	mov	w19, w0
  405328:	cmp	w0, #0x20
  40532c:	b.eq	405318 <printf@plt+0x3bc8>  // b.none
  405330:	cmn	w19, #0x1
  405334:	b.eq	4053a8 <printf@plt+0x3c58>  // b.none
  405338:	bl	403c0c <printf@plt+0x24bc>
  40533c:	cmn	w0, #0x1
  405340:	b.eq	4053a8 <printf@plt+0x3c58>  // b.none
  405344:	mov	w20, w0
  405348:	cmp	w19, #0x6f
  40534c:	b.ne	4053cc <printf@plt+0x3c7c>  // b.any
  405350:	cmp	w20, #0x66
  405354:	b.ne	4053cc <printf@plt+0x3c7c>  // b.any
  405358:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40535c:	ldr	x0, [x8, #3576]
  405360:	cbz	x0, 40540c <printf@plt+0x3cbc>
  405364:	ldr	x8, [x0]
  405368:	ldr	x8, [x8, #24]
  40536c:	blr	x8
  405370:	cmp	w0, #0x66
  405374:	b.ne	40540c <printf@plt+0x3cbc>  // b.any
  405378:	bl	403c0c <printf@plt+0x24bc>
  40537c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405380:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405384:	ldrb	w11, [x8, #3504]
  405388:	ldrb	w12, [x10, #3508]
  40538c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405390:	adrp	x13, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405394:	strb	wzr, [x10, #3508]
  405398:	strb	w11, [x9, #3668]
  40539c:	strb	w12, [x13, #3672]
  4053a0:	strb	wzr, [x8, #3504]
  4053a4:	b	40541c <printf@plt+0x3ccc>
  4053a8:	ldp	x20, x19, [sp, #16]
  4053ac:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  4053b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4053b4:	add	x1, x1, #0x1e0
  4053b8:	add	x0, x0, #0xb72
  4053bc:	mov	x2, x1
  4053c0:	mov	x3, x1
  4053c4:	ldp	x29, x30, [sp], #32
  4053c8:	b	40360c <printf@plt+0x1ebc>
  4053cc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4053d0:	ldr	w8, [x8, #3528]
  4053d4:	cbnz	w8, 40540c <printf@plt+0x3cbc>
  4053d8:	cmp	w19, #0x6f
  4053dc:	b.ne	40540c <printf@plt+0x3cbc>  // b.any
  4053e0:	cmp	w20, #0x6e
  4053e4:	b.ne	40540c <printf@plt+0x3cbc>  // b.any
  4053e8:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4053ec:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4053f0:	ldrb	w8, [x8, #3668]
  4053f4:	ldrb	w9, [x9, #3672]
  4053f8:	adrp	x10, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4053fc:	adrp	x11, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405400:	strb	w8, [x10, #3504]
  405404:	strb	w9, [x11, #3508]
  405408:	b	40541c <printf@plt+0x3ccc>
  40540c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405410:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405414:	strb	w19, [x8, #3504]
  405418:	strb	w20, [x9, #3508]
  40541c:	ldp	x20, x19, [sp, #16]
  405420:	ldp	x29, x30, [sp], #32
  405424:	ret
  405428:	sub	sp, sp, #0x30
  40542c:	stp	x29, x30, [sp, #16]
  405430:	stp	x20, x19, [sp, #32]
  405434:	add	x29, sp, #0x10
  405438:	mov	w0, #0x2                   	// #2
  40543c:	bl	40457c <printf@plt+0x2e2c>
  405440:	sub	w8, w0, #0x119
  405444:	cmp	w8, #0x2
  405448:	b.cc	405474 <printf@plt+0x3d24>  // b.lo, b.ul, b.last
  40544c:	ldp	x20, x19, [sp, #32]
  405450:	ldp	x29, x30, [sp, #16]
  405454:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  405458:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  40545c:	add	x1, x1, #0x1e0
  405460:	add	x0, x0, #0xba0
  405464:	mov	x2, x1
  405468:	mov	x3, x1
  40546c:	add	sp, sp, #0x30
  405470:	b	40360c <printf@plt+0x1ebc>
  405474:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405478:	add	x20, x20, #0xe08
  40547c:	ldp	w8, w9, [x20]
  405480:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405484:	add	x19, x19, #0xe00
  405488:	cmp	w8, w9
  40548c:	b.lt	40549c <printf@plt+0x3d4c>  // b.tstop
  405490:	mov	x0, x19
  405494:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  405498:	ldr	w8, [x19, #8]
  40549c:	ldr	x9, [x19]
  4054a0:	add	w10, w8, #0x1
  4054a4:	mov	x0, sp
  4054a8:	mov	x1, x19
  4054ac:	str	w10, [x19, #8]
  4054b0:	strb	wzr, [x9, w8, sxtw]
  4054b4:	bl	410c14 <_ZdlPvm@@Base+0x8b8>
  4054b8:	mov	w0, wzr
  4054bc:	bl	40457c <printf@plt+0x2e2c>
  4054c0:	sub	w8, w0, #0x119
  4054c4:	cmp	w8, #0x2
  4054c8:	b.cc	4054ec <printf@plt+0x3d9c>  // b.lo, b.ul, b.last
  4054cc:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  4054d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4054d4:	add	x1, x1, #0x1e0
  4054d8:	add	x0, x0, #0xba0
  4054dc:	mov	x2, x1
  4054e0:	mov	x3, x1
  4054e4:	bl	40360c <printf@plt+0x1ebc>
  4054e8:	b	405534 <printf@plt+0x3de4>
  4054ec:	ldp	w8, w9, [x20]
  4054f0:	cmp	w8, w9
  4054f4:	b.lt	40550c <printf@plt+0x3dbc>  // b.tstop
  4054f8:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4054fc:	add	x0, x0, #0xe00
  405500:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  405504:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405508:	ldr	w8, [x8, #3592]
  40550c:	ldr	x9, [x19]
  405510:	add	w10, w8, #0x1
  405514:	str	w10, [x19, #8]
  405518:	strb	wzr, [x9, w8, sxtw]
  40551c:	ldr	x20, [sp]
  405520:	ldr	x0, [x19]
  405524:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405528:	mov	x1, x0
  40552c:	mov	x0, x20
  405530:	bl	408f3c <printf@plt+0x77ec>
  405534:	mov	x0, sp
  405538:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  40553c:	ldp	x20, x19, [sp, #32]
  405540:	ldp	x29, x30, [sp, #16]
  405544:	add	sp, sp, #0x30
  405548:	ret
  40554c:	mov	x19, x0
  405550:	mov	x0, sp
  405554:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  405558:	mov	x0, x19
  40555c:	bl	4016f0 <_Unwind_Resume@plt>
  405560:	sub	sp, sp, #0x50
  405564:	stp	x29, x30, [sp, #48]
  405568:	stp	x20, x19, [sp, #64]
  40556c:	add	x29, sp, #0x30
  405570:	mov	w0, #0x2                   	// #2
  405574:	bl	40457c <printf@plt+0x2e2c>
  405578:	sub	w8, w0, #0x119
  40557c:	cmp	w8, #0x2
  405580:	b.cc	4055ac <printf@plt+0x3e5c>  // b.lo, b.ul, b.last
  405584:	ldp	x20, x19, [sp, #64]
  405588:	ldp	x29, x30, [sp, #48]
  40558c:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  405590:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  405594:	add	x1, x1, #0x1e0
  405598:	add	x0, x0, #0xbad
  40559c:	mov	x2, x1
  4055a0:	mov	x3, x1
  4055a4:	add	sp, sp, #0x50
  4055a8:	b	40360c <printf@plt+0x1ebc>
  4055ac:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4055b0:	add	x20, x20, #0xe08
  4055b4:	ldp	w8, w9, [x20]
  4055b8:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4055bc:	add	x19, x19, #0xe00
  4055c0:	cmp	w8, w9
  4055c4:	b.lt	4055d4 <printf@plt+0x3e84>  // b.tstop
  4055c8:	mov	x0, x19
  4055cc:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4055d0:	ldr	w8, [x19, #8]
  4055d4:	ldr	x9, [x19]
  4055d8:	add	w10, w8, #0x1
  4055dc:	sub	x0, x29, #0x10
  4055e0:	mov	x1, x19
  4055e4:	str	w10, [x19, #8]
  4055e8:	strb	wzr, [x9, w8, sxtw]
  4055ec:	bl	410c14 <_ZdlPvm@@Base+0x8b8>
  4055f0:	mov	w0, wzr
  4055f4:	bl	40457c <printf@plt+0x2e2c>
  4055f8:	sub	w8, w0, #0x119
  4055fc:	cmp	w8, #0x2
  405600:	b.cc	405624 <printf@plt+0x3ed4>  // b.lo, b.ul, b.last
  405604:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  405608:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  40560c:	add	x1, x1, #0x1e0
  405610:	add	x0, x0, #0xbad
  405614:	mov	x2, x1
  405618:	mov	x3, x1
  40561c:	bl	40360c <printf@plt+0x1ebc>
  405620:	b	4056c8 <printf@plt+0x3f78>
  405624:	ldp	w8, w9, [x20]
  405628:	cmp	w8, w9
  40562c:	b.lt	405644 <printf@plt+0x3ef4>  // b.tstop
  405630:	adrp	x0, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405634:	add	x0, x0, #0xe00
  405638:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  40563c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405640:	ldr	w8, [x8, #3592]
  405644:	ldr	x9, [x19]
  405648:	add	w10, w8, #0x1
  40564c:	str	w10, [x19, #8]
  405650:	strb	wzr, [x9, w8, sxtw]
  405654:	ldr	w8, [x19, #8]
  405658:	cmp	w8, #0x0
  40565c:	b.gt	405670 <printf@plt+0x3f20>
  405660:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  405664:	add	x1, x1, #0xa19
  405668:	mov	w0, #0x62                  	// #98
  40566c:	bl	40ebbc <printf@plt+0xd46c>
  405670:	adrp	x19, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405674:	ldr	x0, [x19, #3584]
  405678:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  40567c:	add	x1, x1, #0x87c
  405680:	sub	x2, x29, #0x14
  405684:	bl	4015e0 <__isoc99_sscanf@plt>
  405688:	cmp	w0, #0x1
  40568c:	b.ne	4056a0 <printf@plt+0x3f50>  // b.any
  405690:	ldur	x0, [x29, #-16]
  405694:	ldur	w1, [x29, #-20]
  405698:	bl	4058b8 <printf@plt+0x4168>
  40569c:	b	4056c8 <printf@plt+0x3f78>
  4056a0:	ldr	x1, [x19, #3584]
  4056a4:	add	x0, sp, #0x8
  4056a8:	bl	40eefc <printf@plt+0xd7ac>
  4056ac:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  4056b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x1ca4>
  4056b4:	add	x2, x2, #0x1e0
  4056b8:	add	x0, x0, #0xbb5
  4056bc:	add	x1, sp, #0x8
  4056c0:	mov	x3, x2
  4056c4:	bl	40360c <printf@plt+0x1ebc>
  4056c8:	sub	x0, x29, #0x10
  4056cc:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4056d0:	ldp	x20, x19, [sp, #64]
  4056d4:	ldp	x29, x30, [sp, #48]
  4056d8:	add	sp, sp, #0x50
  4056dc:	ret
  4056e0:	b	4056e8 <printf@plt+0x3f98>
  4056e4:	b	4056e8 <printf@plt+0x3f98>
  4056e8:	mov	x19, x0
  4056ec:	sub	x0, x29, #0x10
  4056f0:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4056f4:	mov	x0, x19
  4056f8:	bl	4016f0 <_Unwind_Resume@plt>
  4056fc:	stp	x29, x30, [sp, #-48]!
  405700:	str	x21, [sp, #16]
  405704:	stp	x20, x19, [sp, #32]
  405708:	mov	x29, sp
  40570c:	adrp	x20, 411000 <_ZdlPvm@@Base+0xca4>
  405710:	add	x20, x20, #0xaa0
  405714:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405718:	mov	w0, #0x1                   	// #1
  40571c:	bl	40457c <printf@plt+0x2e2c>
  405720:	sub	w8, w0, #0x119
  405724:	mov	w19, w0
  405728:	cmp	w8, #0x22
  40572c:	b.hi	405810 <printf@plt+0x40c0>  // b.pmore
  405730:	adr	x9, 405740 <printf@plt+0x3ff0>
  405734:	ldrb	w10, [x20, x8]
  405738:	add	x9, x9, x10, lsl #2
  40573c:	br	x9
  405740:	bl	4050f0 <printf@plt+0x39a0>
  405744:	b	405718 <printf@plt+0x3fc8>
  405748:	bl	404f4c <printf@plt+0x37fc>
  40574c:	b	405718 <printf@plt+0x3fc8>
  405750:	bl	404e80 <printf@plt+0x3730>
  405754:	b	405718 <printf@plt+0x3fc8>
  405758:	ldr	w8, [x21, #3728]
  40575c:	cbz	w8, 405774 <printf@plt+0x4024>
  405760:	mov	w0, wzr
  405764:	bl	404ca8 <printf@plt+0x3558>
  405768:	b	405718 <printf@plt+0x3fc8>
  40576c:	ldr	w8, [x21, #3728]
  405770:	cbz	w8, 405760 <printf@plt+0x4010>
  405774:	bl	404c68 <printf@plt+0x3518>
  405778:	b	405718 <printf@plt+0x3fc8>
  40577c:	mov	w0, #0x1                   	// #1
  405780:	bl	404ca8 <printf@plt+0x3558>
  405784:	b	405718 <printf@plt+0x3fc8>
  405788:	bl	404dec <printf@plt+0x369c>
  40578c:	b	405718 <printf@plt+0x3fc8>
  405790:	bl	4051d8 <printf@plt+0x3a88>
  405794:	b	405718 <printf@plt+0x3fc8>
  405798:	bl	404b40 <printf@plt+0x33f0>
  40579c:	b	405718 <printf@plt+0x3fc8>
  4057a0:	bl	40530c <printf@plt+0x3bbc>
  4057a4:	b	405718 <printf@plt+0x3fc8>
  4057a8:	bl	405428 <printf@plt+0x3cd8>
  4057ac:	b	405718 <printf@plt+0x3fc8>
  4057b0:	bl	405560 <printf@plt+0x3e10>
  4057b4:	b	405718 <printf@plt+0x3fc8>
  4057b8:	bl	404fd8 <printf@plt+0x3888>
  4057bc:	b	405718 <printf@plt+0x3fc8>
  4057c0:	bl	405064 <printf@plt+0x3914>
  4057c4:	b	405718 <printf@plt+0x3fc8>
  4057c8:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4057cc:	add	x9, x9, #0xe08
  4057d0:	ldp	w8, w9, [x9]
  4057d4:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4057d8:	add	x20, x20, #0xe00
  4057dc:	cmp	w8, w9
  4057e0:	b.lt	4057f0 <printf@plt+0x40a0>  // b.tstop
  4057e4:	mov	x0, x20
  4057e8:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  4057ec:	ldr	w8, [x20, #8]
  4057f0:	ldr	x9, [x20]
  4057f4:	add	w10, w8, #0x1
  4057f8:	str	w10, [x20, #8]
  4057fc:	strb	wzr, [x9, w8, sxtw]
  405800:	ldr	x0, [x20]
  405804:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405808:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x2260>
  40580c:	str	x0, [x8, #1736]
  405810:	mov	w0, w19
  405814:	ldp	x20, x19, [sp, #32]
  405818:	ldr	x21, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #48
  405820:	ret
  405824:	sub	sp, sp, #0x30
  405828:	stp	x29, x30, [sp, #16]
  40582c:	stp	x20, x19, [sp, #32]
  405830:	add	x29, sp, #0x10
  405834:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405838:	ldr	x20, [x8, #3576]
  40583c:	mov	x19, x0
  405840:	cbz	x20, 405868 <printf@plt+0x4118>
  405844:	ldr	x8, [x20]
  405848:	add	x1, sp, #0x8
  40584c:	add	x2, sp, #0x4
  405850:	mov	x0, x20
  405854:	ldr	x8, [x8, #32]
  405858:	blr	x8
  40585c:	cbnz	w0, 405884 <printf@plt+0x4134>
  405860:	ldr	x20, [x20, #8]
  405864:	cbnz	x20, 405844 <printf@plt+0x40f4>
  405868:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40586c:	add	x1, x1, #0x1e0
  405870:	mov	x0, x19
  405874:	mov	x2, x1
  405878:	mov	x3, x1
  40587c:	bl	40f14c <printf@plt+0xd9fc>
  405880:	b	4058a4 <printf@plt+0x4154>
  405884:	ldr	x0, [sp, #8]
  405888:	ldr	w1, [sp, #4]
  40588c:	adrp	x3, 431000 <stderr@@GLIBC_2.17+0x3260>
  405890:	add	x3, x3, #0x1e0
  405894:	mov	x2, x19
  405898:	mov	x4, x3
  40589c:	mov	x5, x3
  4058a0:	bl	40f1e8 <printf@plt+0xda98>
  4058a4:	bl	403d60 <printf@plt+0x2610>
  4058a8:	ldp	x20, x19, [sp, #32]
  4058ac:	ldp	x29, x30, [sp, #16]
  4058b0:	add	sp, sp, #0x30
  4058b4:	ret
  4058b8:	sub	sp, sp, #0x40
  4058bc:	stp	x29, x30, [sp, #16]
  4058c0:	str	x21, [sp, #32]
  4058c4:	stp	x20, x19, [sp, #48]
  4058c8:	add	x29, sp, #0x10
  4058cc:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  4058d0:	ldr	x8, [x8, #600]
  4058d4:	mov	x20, x0
  4058d8:	cbz	x8, 405900 <printf@plt+0x41b0>
  4058dc:	adrp	x21, 42c000 <_Znam@GLIBCXX_3.4>
  4058e0:	mov	w19, w1
  4058e4:	add	x21, x21, #0x268
  4058e8:	mov	x0, x8
  4058ec:	mov	x1, x20
  4058f0:	bl	401650 <strcmp@plt>
  4058f4:	cbz	w0, 40592c <printf@plt+0x41dc>
  4058f8:	ldr	x8, [x21], #16
  4058fc:	cbnz	x8, 4058e8 <printf@plt+0x4198>
  405900:	mov	x0, sp
  405904:	mov	x1, x20
  405908:	bl	40eefc <printf@plt+0xd7ac>
  40590c:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  405910:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405914:	add	x2, x2, #0x1e0
  405918:	add	x0, x0, #0x79b
  40591c:	mov	x1, sp
  405920:	mov	x3, x2
  405924:	bl	40f14c <printf@plt+0xd9fc>
  405928:	b	405934 <printf@plt+0x41e4>
  40592c:	ldur	x8, [x21, #-8]
  405930:	str	w19, [x8]
  405934:	ldp	x20, x19, [sp, #48]
  405938:	ldr	x21, [sp, #32]
  40593c:	ldp	x29, x30, [sp, #16]
  405940:	add	sp, sp, #0x40
  405944:	ret
  405948:	sub	w8, w0, #0x2
  40594c:	cmp	w0, #0x1
  405950:	csel	w0, w8, w0, gt
  405954:	ret
  405958:	and	w0, w0, #0xfffffffe
  40595c:	ret
  405960:	tbnz	w0, #31, 405970 <printf@plt+0x4220>
  405964:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405968:	str	w0, [x8, #452]
  40596c:	ret
  405970:	neg	w8, w0
  405974:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  405978:	str	w8, [x9, #456]
  40597c:	ret
  405980:	sub	sp, sp, #0x30
  405984:	stp	x29, x30, [sp, #16]
  405988:	stp	x20, x19, [sp, #32]
  40598c:	ldrb	w8, [x0]
  405990:	mov	x19, x0
  405994:	add	x29, sp, #0x10
  405998:	cmp	w8, #0x2d
  40599c:	b.eq	4059ac <printf@plt+0x425c>  // b.none
  4059a0:	cmp	w8, #0x2b
  4059a4:	mov	x20, x19
  4059a8:	b.ne	4059b0 <printf@plt+0x4260>  // b.any
  4059ac:	add	x20, x19, #0x1
  4059b0:	add	x1, sp, #0x8
  4059b4:	mov	w2, #0xa                   	// #10
  4059b8:	mov	x0, x20
  4059bc:	bl	4014c0 <strtol@plt>
  4059c0:	cmp	x0, #0x1
  4059c4:	b.lt	405a48 <printf@plt+0x42f8>  // b.tstop
  4059c8:	mov	w8, #0x7fffffff            	// #2147483647
  4059cc:	cmp	x0, x8
  4059d0:	mov	w8, wzr
  4059d4:	b.gt	405a4c <printf@plt+0x42fc>
  4059d8:	ldr	x9, [sp, #8]
  4059dc:	ldrb	w9, [x9]
  4059e0:	cbnz	w9, 405a4c <printf@plt+0x42fc>
  4059e4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4059e8:	cmp	x20, x19
  4059ec:	b.ls	405a28 <printf@plt+0x42d8>  // b.plast
  4059f0:	ldr	w9, [x8, #3720]
  4059f4:	cbnz	w9, 405a00 <printf@plt+0x42b0>
  4059f8:	mov	w9, #0xa                   	// #10
  4059fc:	str	w9, [x8, #3720]
  405a00:	ldrb	w10, [x19]
  405a04:	sxtw	x9, w9
  405a08:	cmp	w10, #0x2b
  405a0c:	b.ne	405a30 <printf@plt+0x42e0>  // b.any
  405a10:	mov	w10, #0x7fffffff            	// #2147483647
  405a14:	sub	x10, x10, x0
  405a18:	cmp	x10, x9
  405a1c:	b.lt	405a48 <printf@plt+0x42f8>  // b.tstop
  405a20:	add	w9, w9, w0
  405a24:	b	405a3c <printf@plt+0x42ec>
  405a28:	str	w0, [x8, #3720]
  405a2c:	b	405a40 <printf@plt+0x42f0>
  405a30:	cmp	x0, x9
  405a34:	b.ge	405a48 <printf@plt+0x42f8>  // b.tcont
  405a38:	sub	w9, w9, w0
  405a3c:	str	w9, [x8, #3720]
  405a40:	mov	w8, #0x1                   	// #1
  405a44:	b	405a4c <printf@plt+0x42fc>
  405a48:	mov	w8, wzr
  405a4c:	ldp	x20, x19, [sp, #32]
  405a50:	ldp	x29, x30, [sp, #16]
  405a54:	mov	w0, w8
  405a58:	add	sp, sp, #0x30
  405a5c:	ret
  405a60:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405a64:	str	w0, [x8, #448]
  405a68:	ret
  405a6c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405a70:	ldr	x8, [x8, #3696]
  405a74:	adrp	x9, 414000 <_ZdlPvm@@Base+0x3ca4>
  405a78:	add	x9, x9, #0xe68
  405a7c:	cmp	x8, #0x0
  405a80:	csel	x0, x9, x8, eq  // eq = none
  405a84:	ret
  405a88:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405a8c:	ldr	x8, [x8, #3704]
  405a90:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  405a94:	add	x9, x9, #0xd5d
  405a98:	cmp	x8, #0x0
  405a9c:	csel	x0, x9, x8, eq  // eq = none
  405aa0:	ret
  405aa4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405aa8:	ldr	x8, [x8, #3712]
  405aac:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  405ab0:	add	x9, x9, #0xcc0
  405ab4:	cmp	x8, #0x0
  405ab8:	csel	x0, x9, x8, eq  // eq = none
  405abc:	ret
  405ac0:	stp	x29, x30, [sp, #-32]!
  405ac4:	stp	x20, x19, [sp, #16]
  405ac8:	mov	x29, sp
  405acc:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405ad0:	ldr	x8, [x20, #3696]
  405ad4:	mov	x19, x0
  405ad8:	cbz	x8, 405ae4 <printf@plt+0x4394>
  405adc:	mov	x0, x8
  405ae0:	bl	401620 <_ZdaPv@plt>
  405ae4:	mov	x0, x19
  405ae8:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405aec:	str	x0, [x20, #3696]
  405af0:	ldp	x20, x19, [sp, #16]
  405af4:	ldp	x29, x30, [sp], #32
  405af8:	ret
  405afc:	stp	x29, x30, [sp, #-32]!
  405b00:	stp	x20, x19, [sp, #16]
  405b04:	mov	x29, sp
  405b08:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405b0c:	ldr	x8, [x20, #3704]
  405b10:	mov	x19, x0
  405b14:	cbz	x8, 405b20 <printf@plt+0x43d0>
  405b18:	mov	x0, x8
  405b1c:	bl	401620 <_ZdaPv@plt>
  405b20:	mov	x0, x19
  405b24:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405b28:	str	x0, [x20, #3704]
  405b2c:	ldp	x20, x19, [sp, #16]
  405b30:	ldp	x29, x30, [sp], #32
  405b34:	ret
  405b38:	stp	x29, x30, [sp, #-32]!
  405b3c:	stp	x20, x19, [sp, #16]
  405b40:	mov	x29, sp
  405b44:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405b48:	ldr	x8, [x20, #3712]
  405b4c:	mov	x19, x0
  405b50:	cbz	x8, 405b5c <printf@plt+0x440c>
  405b54:	mov	x0, x8
  405b58:	bl	401620 <_ZdaPv@plt>
  405b5c:	mov	x0, x19
  405b60:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405b64:	str	x0, [x20, #3712]
  405b68:	ldp	x20, x19, [sp, #16]
  405b6c:	ldp	x29, x30, [sp], #32
  405b70:	ret
  405b74:	stp	x29, x30, [sp, #-16]!
  405b78:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405b7c:	ldr	w8, [x8, #3544]
  405b80:	mov	x29, sp
  405b84:	cbz	w8, 405b90 <printf@plt+0x4440>
  405b88:	ldp	x29, x30, [sp], #16
  405b8c:	ret
  405b90:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405b94:	add	x0, x0, #0xb0e
  405b98:	bl	401430 <puts@plt>
  405b9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ba0:	add	x0, x0, #0xb1b
  405ba4:	bl	401430 <puts@plt>
  405ba8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405bac:	add	x0, x0, #0xb21
  405bb0:	ldp	x29, x30, [sp], #16
  405bb4:	b	401430 <puts@plt>
  405bb8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405bbc:	ldr	w8, [x8, #3544]
  405bc0:	cbz	w8, 405be0 <printf@plt+0x4490>
  405bc4:	cmp	w8, #0x1
  405bc8:	b.ne	405bec <printf@plt+0x449c>  // b.any
  405bcc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405bd0:	ldr	w8, [x8, #3540]
  405bd4:	cbnz	w8, 405bec <printf@plt+0x449c>
  405bd8:	mov	w0, #0xa                   	// #10
  405bdc:	b	401550 <putchar@plt>
  405be0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405be4:	add	x0, x0, #0xb28
  405be8:	b	401430 <puts@plt>
  405bec:	ret
  405bf0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405bf4:	ldr	w8, [x8, #3544]
  405bf8:	cbz	w8, 405c00 <printf@plt+0x44b0>
  405bfc:	ret
  405c00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405c04:	add	x0, x0, #0xb2e
  405c08:	b	401430 <puts@plt>
  405c0c:	stp	x29, x30, [sp, #-32]!
  405c10:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c14:	ldr	w8, [x8, #3544]
  405c18:	str	x19, [sp, #16]
  405c1c:	mov	x19, x0
  405c20:	mov	x29, sp
  405c24:	cmp	w8, #0x1
  405c28:	b.eq	405c60 <printf@plt+0x4510>  // b.none
  405c2c:	cbnz	w8, 405c94 <printf@plt+0x4544>
  405c30:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405c34:	add	x0, x0, #0xb38
  405c38:	bl	401430 <puts@plt>
  405c3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405c40:	add	x0, x0, #0x7b7
  405c44:	mov	x1, x19
  405c48:	bl	401750 <printf@plt>
  405c4c:	ldr	x19, [sp, #16]
  405c50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405c54:	add	x0, x0, #0xb3c
  405c58:	ldp	x29, x30, [sp], #32
  405c5c:	b	401430 <puts@plt>
  405c60:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c64:	ldr	x1, [x8, #3480]
  405c68:	mov	x0, x19
  405c6c:	bl	401410 <fputs@plt>
  405c70:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405c74:	ldr	w8, [x8, #3540]
  405c78:	cbz	w8, 405c94 <printf@plt+0x4544>
  405c7c:	ldrb	w8, [x19]
  405c80:	cbz	w8, 405c94 <printf@plt+0x4544>
  405c84:	ldr	x19, [sp, #16]
  405c88:	mov	w0, #0xa                   	// #10
  405c8c:	ldp	x29, x30, [sp], #32
  405c90:	b	401550 <putchar@plt>
  405c94:	ldr	x19, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #32
  405c9c:	ret
  405ca0:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405ca4:	str	w0, [x8, #460]
  405ca8:	ret
  405cac:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405cb0:	ldr	w2, [x8, #460]
  405cb4:	tbz	w2, #31, 405cc0 <printf@plt+0x4570>
  405cb8:	mov	w2, wzr
  405cbc:	str	wzr, [x8, #460]
  405cc0:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405cc4:	ldr	w1, [x8, #448]
  405cc8:	tbnz	w1, #31, 405cd8 <printf@plt+0x4588>
  405ccc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405cd0:	add	x0, x0, #0x7c3
  405cd4:	b	401750 <printf@plt>
  405cd8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405cdc:	add	x0, x0, #0x7d6
  405ce0:	mov	w1, w2
  405ce4:	b	401750 <printf@plt>
  405ce8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2ca4>
  405cec:	add	x8, x8, #0xcc0
  405cf0:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405cf4:	str	x8, [x0]
  405cf8:	ldr	w8, [x9, #3732]
  405cfc:	add	w10, w8, #0x1
  405d00:	str	w10, [x9, #3732]
  405d04:	stp	wzr, w8, [x0, #8]
  405d08:	ret
  405d0c:	brk	#0x1
  405d10:	sub	sp, sp, #0x60
  405d14:	stp	x29, x30, [sp, #16]
  405d18:	str	x25, [sp, #32]
  405d1c:	stp	x24, x23, [sp, #48]
  405d20:	stp	x22, x21, [sp, #64]
  405d24:	stp	x20, x19, [sp, #80]
  405d28:	add	x29, sp, #0x10
  405d2c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405d30:	ldr	w8, [x8, #3544]
  405d34:	mov	x19, x0
  405d38:	cmp	w8, #0x1
  405d3c:	b.eq	405e88 <printf@plt+0x4738>  // b.none
  405d40:	cbnz	w8, 405ecc <printf@plt+0x477c>
  405d44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405d48:	add	x0, x0, #0xb40
  405d4c:	bl	401430 <puts@plt>
  405d50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405d54:	add	x0, x0, #0xb52
  405d58:	bl	401430 <puts@plt>
  405d5c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405d60:	add	x0, x0, #0xb56
  405d64:	bl	401430 <puts@plt>
  405d68:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405d6c:	ldr	x8, [x21, #3696]
  405d70:	adrp	x22, 414000 <_ZdlPvm@@Base+0x3ca4>
  405d74:	add	x22, x22, #0xe68
  405d78:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405d7c:	cmp	x8, #0x0
  405d80:	csel	x1, x22, x8, eq  // eq = none
  405d84:	add	x0, x0, #0x7f3
  405d88:	bl	401750 <printf@plt>
  405d8c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405d90:	add	x0, x0, #0xb69
  405d94:	bl	401430 <puts@plt>
  405d98:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405d9c:	ldr	w2, [x8, #3720]
  405da0:	cmp	w2, #0x1
  405da4:	b.lt	405de0 <printf@plt+0x4690>  // b.tstop
  405da8:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  405dac:	add	x1, x1, #0x87c
  405db0:	add	x0, sp, #0x4
  405db4:	bl	401530 <sprintf@plt>
  405db8:	mov	w0, #0x20                  	// #32
  405dbc:	bl	4102ac <_Znwm@@Base>
  405dc0:	mov	x20, x0
  405dc4:	add	x0, sp, #0x4
  405dc8:	bl	411588 <_ZdlPvm@@Base+0x122c>
  405dcc:	mov	x1, x0
  405dd0:	mov	x0, x20
  405dd4:	mov	x2, x19
  405dd8:	bl	40b53c <printf@plt+0x9dec>
  405ddc:	mov	x19, x20
  405de0:	adrp	x23, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405de4:	ldr	x8, [x23, #3704]
  405de8:	adrp	x24, 412000 <_ZdlPvm@@Base+0x1ca4>
  405dec:	add	x24, x24, #0xd5d
  405df0:	adrp	x25, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405df4:	cmp	x8, #0x0
  405df8:	csel	x8, x24, x8, eq  // eq = none
  405dfc:	str	x8, [x25, #3688]
  405e00:	ldr	x8, [x19]
  405e04:	mov	x0, x19
  405e08:	mov	w1, wzr
  405e0c:	ldr	x8, [x8, #112]
  405e10:	blr	x8
  405e14:	ldr	x8, [x19]
  405e18:	mov	w1, #0x3                   	// #3
  405e1c:	mov	x0, x19
  405e20:	ldr	x8, [x8, #24]
  405e24:	blr	x8
  405e28:	mov	w20, w0
  405e2c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e30:	add	x0, x0, #0xb7c
  405e34:	bl	401430 <puts@plt>
  405e38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e3c:	add	x0, x0, #0xb8c
  405e40:	bl	401430 <puts@plt>
  405e44:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e48:	add	x0, x0, #0x7fb
  405e4c:	mov	w1, w20
  405e50:	bl	401750 <printf@plt>
  405e54:	cbz	w20, 405ef4 <printf@plt+0x47a4>
  405e58:	cmp	w20, #0x2
  405e5c:	b.eq	405ed4 <printf@plt+0x4784>  // b.none
  405e60:	cmp	w20, #0x1
  405e64:	b.ne	405ee4 <printf@plt+0x4794>  // b.any
  405e68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e6c:	add	x0, x0, #0xc88
  405e70:	bl	401430 <puts@plt>
  405e74:	ldr	w1, [x19, #12]
  405e78:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e7c:	add	x0, x0, #0x806
  405e80:	bl	401750 <printf@plt>
  405e84:	b	405ef4 <printf@plt+0x47a4>
  405e88:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405e8c:	ldr	w8, [x8, #3540]
  405e90:	cbz	w8, 405ea0 <printf@plt+0x4750>
  405e94:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405e98:	add	x0, x0, #0x8d5
  405e9c:	bl	401750 <printf@plt>
  405ea0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ea4:	add	x0, x0, #0x8de
  405ea8:	bl	401750 <printf@plt>
  405eac:	ldr	x8, [x19]
  405eb0:	mov	x0, x19
  405eb4:	ldr	x8, [x8, #48]
  405eb8:	blr	x8
  405ebc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ec0:	add	x0, x0, #0x8e5
  405ec4:	bl	401750 <printf@plt>
  405ec8:	b	405fac <printf@plt+0x485c>
  405ecc:	cbnz	x19, 405fac <printf@plt+0x485c>
  405ed0:	b	405fbc <printf@plt+0x486c>
  405ed4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ed8:	add	x0, x0, #0xc59
  405edc:	bl	401430 <puts@plt>
  405ee0:	b	405ef4 <printf@plt+0x47a4>
  405ee4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ee8:	add	x1, x1, #0x81d
  405eec:	mov	w0, #0x13e                 	// #318
  405ef0:	bl	40ebbc <printf@plt+0xd46c>
  405ef4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405ef8:	add	x0, x0, #0xb9b
  405efc:	bl	401430 <puts@plt>
  405f00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405f04:	add	x0, x0, #0x835
  405f08:	bl	401750 <printf@plt>
  405f0c:	ldr	x8, [x21, #3696]
  405f10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405f14:	add	x0, x0, #0x84b
  405f18:	cmp	x8, #0x0
  405f1c:	csel	x1, x22, x8, eq  // eq = none
  405f20:	bl	401750 <printf@plt>
  405f24:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405f28:	add	x0, x0, #0x852
  405f2c:	bl	401750 <printf@plt>
  405f30:	ldr	x8, [x23, #3704]
  405f34:	mov	x0, x19
  405f38:	cmp	x8, #0x0
  405f3c:	csel	x8, x24, x8, eq  // eq = none
  405f40:	str	x8, [x25, #3688]
  405f44:	ldr	x8, [x19]
  405f48:	ldr	x8, [x8, #48]
  405f4c:	blr	x8
  405f50:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405f54:	add	x0, x0, #0xc4d
  405f58:	bl	401430 <puts@plt>
  405f5c:	cmp	w20, #0x2
  405f60:	b.ne	405f74 <printf@plt+0x4824>  // b.any
  405f64:	ldr	w1, [x19, #12]
  405f68:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405f6c:	add	x0, x0, #0x863
  405f70:	bl	401750 <printf@plt>
  405f74:	mov	x0, x19
  405f78:	bl	405ff4 <printf@plt+0x48a4>
  405f7c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  405f80:	ldr	w8, [x8, #3516]
  405f84:	cbnz	w8, 405fac <printf@plt+0x485c>
  405f88:	ldr	w1, [x19, #12]
  405f8c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  405f90:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  405f94:	ldr	w2, [x8, #468]
  405f98:	ldr	w4, [x9, #472]
  405f9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  405fa0:	add	x0, x0, #0x8ac
  405fa4:	mov	w3, w1
  405fa8:	bl	401750 <printf@plt>
  405fac:	ldr	x8, [x19]
  405fb0:	mov	x0, x19
  405fb4:	ldr	x8, [x8, #16]
  405fb8:	blr	x8
  405fbc:	ldp	x20, x19, [sp, #80]
  405fc0:	ldp	x22, x21, [sp, #64]
  405fc4:	ldp	x24, x23, [sp, #48]
  405fc8:	ldr	x25, [sp, #32]
  405fcc:	ldp	x29, x30, [sp, #16]
  405fd0:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  405fd4:	str	wzr, [x8, #3732]
  405fd8:	add	sp, sp, #0x60
  405fdc:	ret
  405fe0:	mov	x19, x0
  405fe4:	mov	x0, x20
  405fe8:	bl	410350 <_ZdlPv@@Base>
  405fec:	mov	x0, x19
  405ff0:	bl	4016f0 <_Unwind_Resume@plt>
  405ff4:	stp	x29, x30, [sp, #-48]!
  405ff8:	stp	x20, x19, [sp, #32]
  405ffc:	mov	x19, x0
  406000:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406004:	add	x0, x0, #0xc9d
  406008:	str	x21, [sp, #16]
  40600c:	mov	x29, sp
  406010:	bl	401430 <puts@plt>
  406014:	adrp	x20, 42c000 <_Znam@GLIBCXX_3.4>
  406018:	adrp	x21, 42c000 <_Znam@GLIBCXX_3.4>
  40601c:	ldr	w8, [x20, #452]
  406020:	ldr	w1, [x21, #456]
  406024:	tst	w1, w8
  406028:	b.lt	406078 <printf@plt+0x4928>  // b.tstop
  40602c:	cmp	w8, #0x1
  406030:	b.lt	406048 <printf@plt+0x48f8>  // b.tstop
  406034:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406038:	add	x0, x0, #0x8ed
  40603c:	mov	w1, w8
  406040:	bl	401750 <printf@plt>
  406044:	ldr	w1, [x21, #456]
  406048:	cmp	w1, #0x1
  40604c:	b.lt	40605c <printf@plt+0x490c>  // b.tstop
  406050:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406054:	add	x0, x0, #0x90b
  406058:	bl	401750 <printf@plt>
  40605c:	mov	w8, #0xffffffff            	// #-1
  406060:	str	w8, [x21, #456]
  406064:	str	w8, [x20, #452]
  406068:	ldp	x20, x19, [sp, #32]
  40606c:	ldr	x21, [sp, #16]
  406070:	ldp	x29, x30, [sp], #48
  406074:	ret
  406078:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40607c:	ldr	w1, [x19, #12]
  406080:	ldr	w2, [x8, #468]
  406084:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406088:	add	x0, x0, #0x928
  40608c:	mov	w3, w1
  406090:	mov	w4, w2
  406094:	bl	401750 <printf@plt>
  406098:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40609c:	ldr	w1, [x19, #12]
  4060a0:	ldr	w2, [x8, #472]
  4060a4:	ldp	x20, x19, [sp, #32]
  4060a8:	ldr	x21, [sp, #16]
  4060ac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4060b0:	add	x0, x0, #0x963
  4060b4:	mov	w3, w1
  4060b8:	mov	w4, w2
  4060bc:	ldp	x29, x30, [sp], #48
  4060c0:	b	401750 <printf@plt>
  4060c4:	stp	x29, x30, [sp, #-32]!
  4060c8:	ldr	w1, [x0, #12]
  4060cc:	str	x19, [sp, #16]
  4060d0:	mov	x19, x0
  4060d4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4060d8:	add	x0, x0, #0x99b
  4060dc:	mov	x29, sp
  4060e0:	bl	401750 <printf@plt>
  4060e4:	ldr	w1, [x19, #12]
  4060e8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4060ec:	add	x0, x0, #0x9a7
  4060f0:	bl	401750 <printf@plt>
  4060f4:	ldr	w1, [x19, #12]
  4060f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4060fc:	add	x0, x0, #0x9b3
  406100:	bl	401750 <printf@plt>
  406104:	ldr	x19, [sp, #16]
  406108:	mov	w0, wzr
  40610c:	ldp	x29, x30, [sp], #32
  406110:	ret
  406114:	ldr	w1, [x0, #12]
  406118:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40611c:	add	x0, x0, #0x9bf
  406120:	b	401750 <printf@plt>
  406124:	ldr	w1, [x0, #12]
  406128:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40612c:	add	x0, x0, #0x9cb
  406130:	b	401750 <printf@plt>
  406134:	ret
  406138:	ret
  40613c:	mov	w0, wzr
  406140:	ret
  406144:	mov	w0, wzr
  406148:	ret
  40614c:	mov	w0, wzr
  406150:	ret
  406154:	ret
  406158:	ret
  40615c:	stp	x29, x30, [sp, #-32]!
  406160:	stp	x20, x19, [sp, #16]
  406164:	mov	x29, sp
  406168:	mov	x20, x0
  40616c:	mov	w0, #0x50                  	// #80
  406170:	mov	x19, x1
  406174:	bl	401400 <_Znam@plt>
  406178:	mov	w8, #0x8                   	// #8
  40617c:	str	x0, [x20, #8]
  406180:	str	xzr, [x0]
  406184:	ldr	x9, [x20, #8]
  406188:	str	xzr, [x9, x8]
  40618c:	add	x8, x8, #0x8
  406190:	cmp	x8, #0x50
  406194:	b.ne	406184 <printf@plt+0x4a34>  // b.any
  406198:	ldr	x9, [x20, #8]
  40619c:	mov	w8, #0xa                   	// #10
  4061a0:	str	w8, [x20]
  4061a4:	mov	w8, #0x1                   	// #1
  4061a8:	str	w8, [x20, #16]
  4061ac:	str	x19, [x9]
  4061b0:	ldp	x20, x19, [sp, #16]
  4061b4:	ldp	x29, x30, [sp], #32
  4061b8:	ret
  4061bc:	stp	x29, x30, [sp, #-64]!
  4061c0:	str	x23, [sp, #16]
  4061c4:	stp	x22, x21, [sp, #32]
  4061c8:	stp	x20, x19, [sp, #48]
  4061cc:	mov	x29, sp
  4061d0:	ldr	w22, [x0, #16]
  4061d4:	ldrsw	x8, [x0]
  4061d8:	mov	x19, x0
  4061dc:	mov	x20, x1
  4061e0:	cmp	w22, w8
  4061e4:	b.lt	406228 <printf@plt+0x4ad8>  // b.tstop
  4061e8:	ldr	x21, [x19, #8]
  4061ec:	lsl	x9, x8, #1
  4061f0:	lsl	x8, x8, #4
  4061f4:	cmp	xzr, x9, lsr #61
  4061f8:	csinv	x0, x8, xzr, eq  // eq = none
  4061fc:	sxtw	x23, w22
  406200:	str	w9, [x19]
  406204:	bl	401400 <_Znam@plt>
  406208:	lsl	x2, x23, #3
  40620c:	mov	x1, x21
  406210:	str	x0, [x19, #8]
  406214:	bl	401420 <memcpy@plt>
  406218:	cbz	x21, 406228 <printf@plt+0x4ad8>
  40621c:	mov	x0, x21
  406220:	bl	401620 <_ZdaPv@plt>
  406224:	ldr	w22, [x19, #16]
  406228:	ldr	x8, [x19, #8]
  40622c:	add	w9, w22, #0x1
  406230:	str	w9, [x19, #16]
  406234:	ldr	x23, [sp, #16]
  406238:	str	x20, [x8, w22, sxtw #3]
  40623c:	ldp	x20, x19, [sp, #48]
  406240:	ldp	x22, x21, [sp, #32]
  406244:	ldp	x29, x30, [sp], #64
  406248:	ret
  40624c:	stp	x29, x30, [sp, #-32]!
  406250:	stp	x20, x19, [sp, #16]
  406254:	ldr	w9, [x0, #16]
  406258:	mov	x19, x0
  40625c:	ldr	x0, [x0, #8]
  406260:	mov	x29, sp
  406264:	cmp	w9, #0x1
  406268:	b.lt	40629c <printf@plt+0x4b4c>  // b.tstop
  40626c:	mov	x20, xzr
  406270:	ldr	x8, [x0, x20, lsl #3]
  406274:	cbz	x8, 406290 <printf@plt+0x4b40>
  406278:	ldr	x9, [x8]
  40627c:	mov	x0, x8
  406280:	ldr	x9, [x9, #16]
  406284:	blr	x9
  406288:	ldr	w9, [x19, #16]
  40628c:	ldr	x0, [x19, #8]
  406290:	add	x20, x20, #0x1
  406294:	cmp	x20, w9, sxtw
  406298:	b.lt	406270 <printf@plt+0x4b20>  // b.tstop
  40629c:	cbz	x0, 4062ac <printf@plt+0x4b5c>
  4062a0:	ldp	x20, x19, [sp, #16]
  4062a4:	ldp	x29, x30, [sp], #32
  4062a8:	b	401620 <_ZdaPv@plt>
  4062ac:	ldp	x20, x19, [sp, #16]
  4062b0:	ldp	x29, x30, [sp], #32
  4062b4:	ret
  4062b8:	stp	x29, x30, [sp, #-48]!
  4062bc:	str	x21, [sp, #16]
  4062c0:	stp	x20, x19, [sp, #32]
  4062c4:	mov	x29, sp
  4062c8:	ldr	w8, [x0, #16]
  4062cc:	cmp	w8, #0x1
  4062d0:	b.lt	406308 <printf@plt+0x4bb8>  // b.tstop
  4062d4:	mov	x19, x0
  4062d8:	mov	w20, w1
  4062dc:	mov	x21, xzr
  4062e0:	ldr	x8, [x19, #8]
  4062e4:	mov	w1, w20
  4062e8:	ldr	x0, [x8, x21, lsl #3]
  4062ec:	ldr	x8, [x0]
  4062f0:	ldr	x8, [x8, #112]
  4062f4:	blr	x8
  4062f8:	ldrsw	x8, [x19, #16]
  4062fc:	add	x21, x21, #0x1
  406300:	cmp	x21, x8
  406304:	b.lt	4062e0 <printf@plt+0x4b90>  // b.tstop
  406308:	ldp	x20, x19, [sp, #32]
  40630c:	ldr	x21, [sp, #16]
  406310:	ldp	x29, x30, [sp], #48
  406314:	ret
  406318:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40631c:	ldr	w9, [x8, #3732]
  406320:	adrp	x10, 413000 <_ZdlPvm@@Base+0x2ca4>
  406324:	add	x10, x10, #0xd48
  406328:	add	w11, w9, #0x1
  40632c:	str	w11, [x8, #3732]
  406330:	stp	wzr, w9, [x0, #8]
  406334:	str	x10, [x0]
  406338:	str	x1, [x0, #16]
  40633c:	ldr	w8, [x1, #8]
  406340:	str	w8, [x0, #8]
  406344:	ret
  406348:	mov	x8, x0
  40634c:	ldr	x0, [x0, #16]
  406350:	adrp	x9, 413000 <_ZdlPvm@@Base+0x2ca4>
  406354:	add	x9, x9, #0xd48
  406358:	str	x9, [x8]
  40635c:	cbz	x0, 40636c <printf@plt+0x4c1c>
  406360:	ldr	x8, [x0]
  406364:	ldr	x1, [x8, #16]
  406368:	br	x1
  40636c:	ret
  406370:	brk	#0x1
  406374:	stp	x29, x30, [sp, #-32]!
  406378:	stp	x20, x19, [sp, #16]
  40637c:	mov	x29, sp
  406380:	mov	x19, x0
  406384:	ldr	x0, [x0, #16]
  406388:	ldr	x8, [x0]
  40638c:	ldr	x8, [x8, #24]
  406390:	blr	x8
  406394:	ldr	x8, [x19, #16]
  406398:	ldr	w1, [x19, #12]
  40639c:	mov	w20, w0
  4063a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4063a4:	ldr	w2, [x8, #12]
  4063a8:	add	x0, x0, #0x9d7
  4063ac:	bl	401750 <printf@plt>
  4063b0:	ldr	x8, [x19, #16]
  4063b4:	ldr	w1, [x19, #12]
  4063b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4063bc:	add	x0, x0, #0x9eb
  4063c0:	ldr	w2, [x8, #12]
  4063c4:	bl	401750 <printf@plt>
  4063c8:	ldr	x8, [x19, #16]
  4063cc:	ldr	w1, [x19, #12]
  4063d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4063d4:	add	x0, x0, #0x9fe
  4063d8:	ldr	w2, [x8, #12]
  4063dc:	bl	401750 <printf@plt>
  4063e0:	mov	w0, w20
  4063e4:	ldp	x20, x19, [sp, #16]
  4063e8:	ldp	x29, x30, [sp], #32
  4063ec:	ret
  4063f0:	stp	x29, x30, [sp, #-32]!
  4063f4:	str	x19, [sp, #16]
  4063f8:	mov	x29, sp
  4063fc:	mov	x19, x0
  406400:	ldr	x0, [x0, #16]
  406404:	ldr	x8, [x0]
  406408:	ldr	x8, [x8, #32]
  40640c:	blr	x8
  406410:	ldr	x8, [x19, #16]
  406414:	ldr	w1, [x19, #12]
  406418:	ldr	x19, [sp, #16]
  40641c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406420:	ldr	w2, [x8, #12]
  406424:	add	x0, x0, #0xa11
  406428:	ldp	x29, x30, [sp], #32
  40642c:	b	401750 <printf@plt>
  406430:	stp	x29, x30, [sp, #-32]!
  406434:	str	x19, [sp, #16]
  406438:	mov	x29, sp
  40643c:	mov	x19, x0
  406440:	ldr	x0, [x0, #16]
  406444:	ldr	x8, [x0]
  406448:	ldr	x8, [x8, #40]
  40644c:	blr	x8
  406450:	ldr	x8, [x19, #16]
  406454:	ldr	w1, [x19, #12]
  406458:	ldr	x19, [sp, #16]
  40645c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406460:	ldr	w2, [x8, #12]
  406464:	add	x0, x0, #0xa24
  406468:	ldp	x29, x30, [sp], #32
  40646c:	b	401750 <printf@plt>
  406470:	ldr	x0, [x0, #16]
  406474:	ldr	x8, [x0]
  406478:	ldr	x2, [x8, #112]
  40647c:	br	x2
  406480:	stp	x29, x30, [sp, #-32]!
  406484:	str	x19, [sp, #16]
  406488:	mov	x29, sp
  40648c:	ldr	w1, [x0, #12]
  406490:	mov	x19, x0
  406494:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406498:	add	x0, x0, #0xa38
  40649c:	bl	401750 <printf@plt>
  4064a0:	ldr	x8, [x19]
  4064a4:	mov	x0, x19
  4064a8:	ldr	x8, [x8, #48]
  4064ac:	blr	x8
  4064b0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  4064b4:	add	x0, x0, #0x1aa
  4064b8:	bl	401430 <puts@plt>
  4064bc:	ldr	w1, [x19, #12]
  4064c0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4064c4:	add	x0, x0, #0xa49
  4064c8:	bl	401750 <printf@plt>
  4064cc:	ldr	w1, [x19, #12]
  4064d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4064d4:	add	x0, x0, #0xa5e
  4064d8:	bl	401750 <printf@plt>
  4064dc:	ldr	w1, [x19, #12]
  4064e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4064e4:	add	x0, x0, #0xa75
  4064e8:	bl	401750 <printf@plt>
  4064ec:	ldr	w1, [x19, #12]
  4064f0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4064f4:	add	x0, x0, #0xa8c
  4064f8:	bl	401750 <printf@plt>
  4064fc:	ldr	x19, [sp, #16]
  406500:	mov	w0, wzr
  406504:	ldp	x29, x30, [sp], #32
  406508:	ret
  40650c:	ret
  406510:	ret
  406514:	mov	w0, wzr
  406518:	ret
  40651c:	mov	w0, #0x1                   	// #1
  406520:	ret
  406524:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  406528:	ldr	w9, [x8, #3732]
  40652c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x2ca4>
  406530:	add	x10, x10, #0xdd0
  406534:	add	w11, w9, #0x1
  406538:	str	w11, [x8, #3732]
  40653c:	stp	wzr, w9, [x0, #8]
  406540:	str	x10, [x0]
  406544:	str	x1, [x0, #16]
  406548:	ret
  40654c:	ldr	x8, [x0, #16]
  406550:	adrp	x9, 413000 <_ZdlPvm@@Base+0x2ca4>
  406554:	add	x9, x9, #0xdd0
  406558:	str	x9, [x0]
  40655c:	mov	x0, x8
  406560:	b	4014d0 <free@plt>
  406564:	stp	x29, x30, [sp, #-32]!
  406568:	str	x19, [sp, #16]
  40656c:	mov	x19, x0
  406570:	ldr	x0, [x0, #16]
  406574:	adrp	x8, 413000 <_ZdlPvm@@Base+0x2ca4>
  406578:	add	x8, x8, #0xdd0
  40657c:	mov	x29, sp
  406580:	str	x8, [x19]
  406584:	bl	4014d0 <free@plt>
  406588:	mov	x0, x19
  40658c:	ldr	x19, [sp, #16]
  406590:	ldp	x29, x30, [sp], #32
  406594:	b	410350 <_ZdlPv@@Base>
  406598:	stp	x29, x30, [sp, #-32]!
  40659c:	stp	x20, x19, [sp, #16]
  4065a0:	mov	x19, x0
  4065a4:	ldr	x0, [x0, #16]
  4065a8:	mov	x29, sp
  4065ac:	cbz	x0, 4065d0 <printf@plt+0x4e80>
  4065b0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065b4:	ldr	w8, [x8, #3544]
  4065b8:	cmp	w8, #0x1
  4065bc:	b.eq	4065dc <printf@plt+0x4e8c>  // b.none
  4065c0:	cbnz	w8, 4065d0 <printf@plt+0x4e80>
  4065c4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065c8:	ldr	x1, [x8, #3480]
  4065cc:	b	406608 <printf@plt+0x4eb8>
  4065d0:	ldp	x20, x19, [sp, #16]
  4065d4:	ldp	x29, x30, [sp], #32
  4065d8:	ret
  4065dc:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4065e0:	ldr	x1, [x20, #3480]
  4065e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4065e8:	add	x0, x0, #0xa9f
  4065ec:	bl	401410 <fputs@plt>
  4065f0:	ldr	x0, [x19, #16]
  4065f4:	ldr	x1, [x20, #3480]
  4065f8:	bl	401410 <fputs@plt>
  4065fc:	ldr	x1, [x20, #3480]
  406600:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406604:	add	x0, x0, #0xaff
  406608:	ldp	x20, x19, [sp, #16]
  40660c:	ldp	x29, x30, [sp], #32
  406610:	b	401410 <fputs@plt>
  406614:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  406618:	ldr	w9, [x8, #3732]
  40661c:	adrp	x10, 413000 <_ZdlPvm@@Base+0x2ca4>
  406620:	add	x10, x10, #0xe58
  406624:	add	w11, w9, #0x1
  406628:	str	w11, [x8, #3732]
  40662c:	str	x10, [x0]
  406630:	stp	wzr, w9, [x0, #8]
  406634:	str	wzr, [x0, #16]
  406638:	ret
  40663c:	ldr	w8, [x0, #16]
  406640:	cbz	w8, 406648 <printf@plt+0x4ef8>
  406644:	ret
  406648:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40664c:	add	x0, x0, #0xaa7
  406650:	b	401750 <printf@plt>
  406654:	cmp	w1, #0x1
  406658:	b.lt	406698 <printf@plt+0x4f48>  // b.tstop
  40665c:	stp	x29, x30, [sp, #-32]!
  406660:	str	x19, [sp, #16]
  406664:	mov	x29, sp
  406668:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40666c:	mov	x19, x0
  406670:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406674:	add	x1, x1, #0x1e0
  406678:	add	x0, x0, #0xaaa
  40667c:	mov	x2, x1
  406680:	mov	x3, x1
  406684:	bl	40f14c <printf@plt+0xd9fc>
  406688:	mov	w8, #0x1                   	// #1
  40668c:	str	w8, [x19, #16]
  406690:	ldr	x19, [sp, #16]
  406694:	ldp	x29, x30, [sp], #32
  406698:	ret
  40669c:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  4066a0:	ldr	w9, [x8, #3732]
  4066a4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x2ca4>
  4066a8:	add	x10, x10, #0xee0
  4066ac:	mov	w11, #0x8                   	// #8
  4066b0:	add	w12, w9, #0x1
  4066b4:	str	w12, [x8, #3732]
  4066b8:	str	x10, [x0]
  4066bc:	stp	w11, w9, [x0, #8]
  4066c0:	ret
  4066c4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4066c8:	ldr	w8, [x8, #3544]
  4066cc:	cmp	w8, #0x1
  4066d0:	b.eq	4066ec <printf@plt+0x4f9c>  // b.none
  4066d4:	cbnz	w8, 4066f8 <printf@plt+0x4fa8>
  4066d8:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  4066dc:	ldr	w1, [x8, #504]
  4066e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4066e4:	add	x0, x0, #0xacf
  4066e8:	b	401750 <printf@plt>
  4066ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4066f0:	add	x0, x0, #0xad7
  4066f4:	b	401750 <printf@plt>
  4066f8:	ret
  4066fc:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  406700:	ldr	w9, [x8, #3732]
  406704:	adrp	x10, 413000 <_ZdlPvm@@Base+0x2ca4>
  406708:	add	x10, x10, #0xf68
  40670c:	mov	w11, #0x8                   	// #8
  406710:	add	w12, w9, #0x1
  406714:	str	w12, [x8, #3732]
  406718:	str	x10, [x0]
  40671c:	stp	w11, w9, [x0, #8]
  406720:	ret
  406724:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406728:	ldr	w8, [x8, #3544]
  40672c:	cmp	w8, #0x1
  406730:	b.eq	40674c <printf@plt+0x4ffc>  // b.none
  406734:	cbnz	w8, 406758 <printf@plt+0x5008>
  406738:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40673c:	ldr	w1, [x8, #496]
  406740:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406744:	add	x0, x0, #0xacf
  406748:	b	401750 <printf@plt>
  40674c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406750:	add	x0, x0, #0xaed
  406754:	b	401750 <printf@plt>
  406758:	ret
  40675c:	stp	x29, x30, [sp, #-48]!
  406760:	stp	x22, x21, [sp, #16]
  406764:	stp	x20, x19, [sp, #32]
  406768:	mov	x29, sp
  40676c:	ldr	x8, [x0, #8]
  406770:	mov	x19, x0
  406774:	mov	x20, x1
  406778:	ldr	x0, [x8]
  40677c:	ldr	x8, [x0]
  406780:	ldr	x8, [x8]
  406784:	blr	x8
  406788:	ldr	w8, [x19, #16]
  40678c:	cmp	w8, #0x2
  406790:	b.ge	4067a4 <printf@plt+0x5054>  // b.tcont
  406794:	ldp	x20, x19, [sp, #32]
  406798:	ldp	x22, x21, [sp, #16]
  40679c:	ldp	x29, x30, [sp], #48
  4067a0:	ret
  4067a4:	mov	w21, #0x1                   	// #1
  4067a8:	adrp	x22, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4067ac:	ldr	x1, [x22, #3488]
  4067b0:	mov	x0, x20
  4067b4:	bl	401410 <fputs@plt>
  4067b8:	ldr	x8, [x19, #8]
  4067bc:	ldr	x0, [x8, x21, lsl #3]
  4067c0:	ldr	x8, [x0]
  4067c4:	ldr	x8, [x8]
  4067c8:	blr	x8
  4067cc:	ldrsw	x8, [x19, #16]
  4067d0:	add	x21, x21, #0x1
  4067d4:	cmp	x21, x8
  4067d8:	b.ge	406794 <printf@plt+0x5044>  // b.tcont
  4067dc:	b	4067ac <printf@plt+0x505c>
  4067e0:	ldr	x8, [x0, #16]
  4067e4:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4067e8:	ldr	x0, [x9, #3488]
  4067ec:	adrp	x10, 412000 <_ZdlPvm@@Base+0x1ca4>
  4067f0:	add	x10, x10, #0x955
  4067f4:	cmp	x8, #0x0
  4067f8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  4067fc:	csel	x2, x10, x8, eq  // eq = none
  406800:	add	x1, x1, #0xccc
  406804:	b	401460 <fprintf@plt>
  406808:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40680c:	ldr	x1, [x8, #3488]
  406810:	mov	w0, #0x5e                  	// #94
  406814:	b	4015d0 <fputc@plt>
  406818:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40681c:	ldr	x1, [x8, #3488]
  406820:	mov	w0, #0x7e                  	// #126
  406824:	b	4015d0 <fputc@plt>
  406828:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40682c:	ldr	x3, [x8, #3488]
  406830:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406834:	add	x0, x0, #0xb08
  406838:	mov	w1, #0x5                   	// #5
  40683c:	mov	w2, #0x1                   	// #1
  406840:	b	4016e0 <fwrite@plt>
  406844:	ret
  406848:	brk	#0x1
  40684c:	b	410350 <_ZdlPv@@Base>
  406850:	b	410350 <_ZdlPv@@Base>
  406854:	b	410350 <_ZdlPv@@Base>
  406858:	stp	x29, x30, [sp, #-48]!
  40685c:	stp	x22, x21, [sp, #16]
  406860:	stp	x20, x19, [sp, #32]
  406864:	mov	x29, sp
  406868:	mov	x20, x0
  40686c:	mov	w0, #0x28                  	// #40
  406870:	mov	x19, x2
  406874:	mov	x22, x1
  406878:	bl	4102ac <_Znwm@@Base>
  40687c:	mov	x21, x0
  406880:	bl	405ce8 <printf@plt+0x4598>
  406884:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  406888:	add	x8, x8, #0x190
  40688c:	stp	x20, x22, [x21, #16]
  406890:	str	x8, [x21]
  406894:	str	x19, [x21, #32]
  406898:	ldr	w8, [x20, #8]
  40689c:	mov	x0, x21
  4068a0:	ldp	x20, x19, [sp, #32]
  4068a4:	str	w8, [x21, #8]
  4068a8:	ldp	x22, x21, [sp, #16]
  4068ac:	ldp	x29, x30, [sp], #48
  4068b0:	ret
  4068b4:	mov	x19, x0
  4068b8:	mov	x0, x21
  4068bc:	bl	410350 <_ZdlPv@@Base>
  4068c0:	mov	x0, x19
  4068c4:	bl	4016f0 <_Unwind_Resume@plt>
  4068c8:	stp	x29, x30, [sp, #-48]!
  4068cc:	stp	x22, x21, [sp, #16]
  4068d0:	stp	x20, x19, [sp, #32]
  4068d4:	mov	x29, sp
  4068d8:	mov	x19, x3
  4068dc:	mov	x20, x2
  4068e0:	mov	x21, x1
  4068e4:	mov	x22, x0
  4068e8:	bl	405ce8 <printf@plt+0x4598>
  4068ec:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  4068f0:	add	x8, x8, #0x190
  4068f4:	stp	x21, x20, [x22, #16]
  4068f8:	str	x8, [x22]
  4068fc:	str	x19, [x22, #32]
  406900:	ldr	w8, [x21, #8]
  406904:	str	w8, [x22, #8]
  406908:	ldp	x20, x19, [sp, #32]
  40690c:	ldp	x22, x21, [sp, #16]
  406910:	ldp	x29, x30, [sp], #48
  406914:	ret
  406918:	stp	x29, x30, [sp, #-32]!
  40691c:	str	x19, [sp, #16]
  406920:	mov	x19, x0
  406924:	ldr	x0, [x0, #16]
  406928:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  40692c:	add	x8, x8, #0x190
  406930:	mov	x29, sp
  406934:	str	x8, [x19]
  406938:	cbz	x0, 406948 <printf@plt+0x51f8>
  40693c:	ldr	x8, [x0]
  406940:	ldr	x8, [x8, #16]
  406944:	blr	x8
  406948:	ldr	x0, [x19, #24]
  40694c:	cbz	x0, 40695c <printf@plt+0x520c>
  406950:	ldr	x8, [x0]
  406954:	ldr	x8, [x8, #16]
  406958:	blr	x8
  40695c:	ldr	x0, [x19, #32]
  406960:	cbz	x0, 406970 <printf@plt+0x5220>
  406964:	ldr	x8, [x0]
  406968:	ldr	x8, [x8, #16]
  40696c:	blr	x8
  406970:	mov	x0, x19
  406974:	ldr	x19, [sp, #16]
  406978:	ldp	x29, x30, [sp], #32
  40697c:	b	406844 <printf@plt+0x50f4>
  406980:	stp	x29, x30, [sp, #-32]!
  406984:	str	x19, [sp, #16]
  406988:	mov	x29, sp
  40698c:	mov	x19, x0
  406990:	bl	406918 <printf@plt+0x51c8>
  406994:	mov	x0, x19
  406998:	ldr	x19, [sp, #16]
  40699c:	ldp	x29, x30, [sp], #32
  4069a0:	b	410350 <_ZdlPv@@Base>
  4069a4:	stp	x29, x30, [sp, #-64]!
  4069a8:	str	x23, [sp, #16]
  4069ac:	stp	x22, x21, [sp, #32]
  4069b0:	stp	x20, x19, [sp, #48]
  4069b4:	mov	x29, sp
  4069b8:	ldr	w8, [x0, #12]
  4069bc:	mov	x19, x0
  4069c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4069c4:	mov	w20, w1
  4069c8:	add	x0, x0, #0x230
  4069cc:	mov	w1, w8
  4069d0:	bl	401750 <printf@plt>
  4069d4:	cmp	w20, #0x1
  4069d8:	b.gt	4069e8 <printf@plt+0x5298>
  4069dc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4069e0:	ldr	w8, [x8, #3524]
  4069e4:	cbnz	w8, 4069ec <printf@plt+0x529c>
  4069e8:	bl	405cac <printf@plt+0x455c>
  4069ec:	ldr	w1, [x19, #12]
  4069f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4069f4:	add	x0, x0, #0x242
  4069f8:	bl	401750 <printf@plt>
  4069fc:	ldr	x21, [x19, #24]
  406a00:	cbz	x21, 406a38 <printf@plt+0x52e8>
  406a04:	mov	w0, w20
  406a08:	bl	405948 <printf@plt+0x41f8>
  406a0c:	bl	405958 <printf@plt+0x4208>
  406a10:	ldr	x8, [x21]
  406a14:	mov	w1, w0
  406a18:	mov	x0, x21
  406a1c:	ldr	x8, [x8, #24]
  406a20:	blr	x8
  406a24:	mov	w23, w0
  406a28:	cbz	w0, 406a3c <printf@plt+0x52ec>
  406a2c:	ldr	x8, [x19, #24]
  406a30:	ldr	w21, [x8, #12]
  406a34:	b	406a40 <printf@plt+0x52f0>
  406a38:	mov	w23, wzr
  406a3c:	mov	w21, #0xffffffff            	// #-1
  406a40:	ldr	x22, [x19, #32]
  406a44:	cbz	x22, 406a8c <printf@plt+0x533c>
  406a48:	mov	w0, w20
  406a4c:	bl	405948 <printf@plt+0x41f8>
  406a50:	ldr	x8, [x22]
  406a54:	mov	w1, w0
  406a58:	mov	x0, x22
  406a5c:	ldr	x8, [x8, #24]
  406a60:	blr	x8
  406a64:	mov	w22, w0
  406a68:	cbz	w23, 406a94 <printf@plt+0x5344>
  406a6c:	cbz	w22, 406a94 <printf@plt+0x5344>
  406a70:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  406a74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406a78:	add	x1, x1, #0x1e0
  406a7c:	add	x0, x0, #0x254
  406a80:	mov	x2, x1
  406a84:	mov	x3, x1
  406a88:	bl	40f14c <printf@plt+0xd9fc>
  406a8c:	mov	w22, w23
  406a90:	b	406a9c <printf@plt+0x534c>
  406a94:	ldr	x8, [x19, #32]
  406a98:	ldr	w21, [x8, #12]
  406a9c:	ldr	w1, [x19, #12]
  406aa0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406aa4:	add	x0, x0, #0x26f
  406aa8:	bl	401750 <printf@plt>
  406aac:	ldr	x0, [x19, #16]
  406ab0:	mov	w1, w20
  406ab4:	ldr	x8, [x0]
  406ab8:	ldr	x8, [x8, #24]
  406abc:	blr	x8
  406ac0:	ldr	x8, [x19, #16]
  406ac4:	mov	w20, w0
  406ac8:	ldr	x9, [x8]
  406acc:	mov	x0, x8
  406ad0:	ldr	x9, [x9, #32]
  406ad4:	blr	x9
  406ad8:	cbz	w22, 406b0c <printf@plt+0x53bc>
  406adc:	cbz	w20, 406b0c <printf@plt+0x53bc>
  406ae0:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  406ae4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406ae8:	add	x1, x1, #0x1e0
  406aec:	add	x0, x0, #0x254
  406af0:	mov	x2, x1
  406af4:	mov	x3, x1
  406af8:	bl	40f14c <printf@plt+0xd9fc>
  406afc:	ldr	x8, [x19, #16]
  406b00:	mov	w20, w22
  406b04:	ldr	w2, [x8, #12]
  406b08:	b	406b18 <printf@plt+0x53c8>
  406b0c:	ldr	x8, [x19, #16]
  406b10:	ldr	w2, [x8, #12]
  406b14:	mov	w21, w2
  406b18:	ldr	w1, [x19, #12]
  406b1c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406b20:	add	x0, x0, #0x27e
  406b24:	bl	401750 <printf@plt>
  406b28:	ldr	x8, [x19, #24]
  406b2c:	cbz	x8, 406b48 <printf@plt+0x53f8>
  406b30:	ldr	x9, [x19, #16]
  406b34:	ldr	w2, [x8, #12]
  406b38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406b3c:	add	x0, x0, #0x292
  406b40:	ldr	w1, [x9, #12]
  406b44:	bl	401750 <printf@plt>
  406b48:	ldr	x8, [x19, #32]
  406b4c:	cbz	x8, 406b68 <printf@plt+0x5418>
  406b50:	ldr	x9, [x19, #16]
  406b54:	ldr	w2, [x8, #12]
  406b58:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406b5c:	add	x0, x0, #0x2a8
  406b60:	ldr	w1, [x9, #12]
  406b64:	bl	401750 <printf@plt>
  406b68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406b6c:	add	x0, x0, #0x489
  406b70:	bl	401430 <puts@plt>
  406b74:	ldr	x8, [x19, #16]
  406b78:	ldr	w1, [x19, #12]
  406b7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406b80:	add	x0, x0, #0x2bf
  406b84:	ldr	w2, [x8, #12]
  406b88:	bl	401750 <printf@plt>
  406b8c:	ldr	x8, [x19, #24]
  406b90:	cbz	x8, 406bac <printf@plt+0x545c>
  406b94:	ldr	x9, [x19, #16]
  406b98:	ldr	w2, [x8, #12]
  406b9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406ba0:	add	x0, x0, #0x2a8
  406ba4:	ldr	w1, [x9, #12]
  406ba8:	bl	401750 <printf@plt>
  406bac:	ldr	x8, [x19, #32]
  406bb0:	cbz	x8, 406bcc <printf@plt+0x547c>
  406bb4:	ldr	x9, [x19, #16]
  406bb8:	ldr	w2, [x8, #12]
  406bbc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406bc0:	add	x0, x0, #0x292
  406bc4:	ldr	w1, [x9, #12]
  406bc8:	bl	401750 <printf@plt>
  406bcc:	ldr	w1, [x19, #12]
  406bd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406bd4:	add	x0, x0, #0x2d2
  406bd8:	bl	401750 <printf@plt>
  406bdc:	ldr	x8, [x19, #16]
  406be0:	ldr	w1, [x19, #12]
  406be4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406be8:	add	x0, x0, #0x2bf
  406bec:	ldr	w2, [x8, #12]
  406bf0:	bl	401750 <printf@plt>
  406bf4:	ldr	x8, [x19, #32]
  406bf8:	cbz	x8, 406c0c <printf@plt+0x54bc>
  406bfc:	ldr	w1, [x8, #12]
  406c00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406c04:	add	x0, x0, #0x6ba
  406c08:	bl	401750 <printf@plt>
  406c0c:	ldr	x8, [x19, #24]
  406c10:	cbz	x8, 406c24 <printf@plt+0x54d4>
  406c14:	ldr	w1, [x8, #12]
  406c18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406c1c:	add	x0, x0, #0x6ba
  406c20:	bl	401750 <printf@plt>
  406c24:	mov	w0, #0xa                   	// #10
  406c28:	bl	401550 <putchar@plt>
  406c2c:	cbz	w20, 406c44 <printf@plt+0x54f4>
  406c30:	ldr	w1, [x19, #12]
  406c34:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406c38:	add	x0, x0, #0x2e0
  406c3c:	mov	w2, w21
  406c40:	bl	401750 <printf@plt>
  406c44:	ldr	x8, [x19, #32]
  406c48:	ldr	w1, [x19, #12]
  406c4c:	adrp	x21, 42c000 <_Znam@GLIBCXX_3.4>
  406c50:	cbz	x8, 406ca0 <printf@plt+0x5550>
  406c54:	ldr	x10, [x19, #16]
  406c58:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  406c5c:	ldr	w3, [x8, #12]
  406c60:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  406c64:	ldr	w2, [x9, #564]
  406c68:	ldr	w4, [x8, #572]
  406c6c:	ldr	w5, [x10, #12]
  406c70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406c74:	add	x0, x0, #0x305
  406c78:	bl	401750 <printf@plt>
  406c7c:	ldr	x8, [x19, #32]
  406c80:	ldr	w1, [x19, #12]
  406c84:	ldr	w4, [x21, #580]
  406c88:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406c8c:	ldr	w3, [x8, #12]
  406c90:	add	x0, x0, #0x32a
  406c94:	mov	w2, w1
  406c98:	bl	401750 <printf@plt>
  406c9c:	b	406cb4 <printf@plt+0x5564>
  406ca0:	ldr	x8, [x19, #16]
  406ca4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406ca8:	add	x0, x0, #0x9eb
  406cac:	ldr	w2, [x8, #12]
  406cb0:	bl	401750 <printf@plt>
  406cb4:	ldr	x8, [x19, #24]
  406cb8:	ldr	w1, [x19, #12]
  406cbc:	cbz	x8, 406d0c <printf@plt+0x55bc>
  406cc0:	ldr	x10, [x19, #16]
  406cc4:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  406cc8:	ldr	w3, [x8, #12]
  406ccc:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  406cd0:	ldr	w2, [x9, #568]
  406cd4:	ldr	w4, [x8, #576]
  406cd8:	ldr	w5, [x10, #12]
  406cdc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406ce0:	add	x0, x0, #0x34a
  406ce4:	bl	401750 <printf@plt>
  406ce8:	ldr	x8, [x19, #24]
  406cec:	ldr	w1, [x19, #12]
  406cf0:	ldr	w4, [x21, #580]
  406cf4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406cf8:	ldr	w3, [x8, #12]
  406cfc:	add	x0, x0, #0x36f
  406d00:	mov	w2, w1
  406d04:	bl	401750 <printf@plt>
  406d08:	b	406d20 <printf@plt+0x55d0>
  406d0c:	ldr	x8, [x19, #16]
  406d10:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406d14:	add	x0, x0, #0x9fe
  406d18:	ldr	w2, [x8, #12]
  406d1c:	bl	401750 <printf@plt>
  406d20:	mov	w0, w20
  406d24:	ldp	x20, x19, [sp, #48]
  406d28:	ldp	x22, x21, [sp, #32]
  406d2c:	ldr	x23, [sp, #16]
  406d30:	ldp	x29, x30, [sp], #64
  406d34:	ret
  406d38:	stp	x29, x30, [sp, #-32]!
  406d3c:	str	x19, [sp, #16]
  406d40:	mov	x29, sp
  406d44:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406d48:	ldr	w8, [x8, #3544]
  406d4c:	mov	x19, x0
  406d50:	cmp	w8, #0x1
  406d54:	b.eq	406e90 <printf@plt+0x5740>  // b.none
  406d58:	cbnz	w8, 406f20 <printf@plt+0x57d0>
  406d5c:	ldr	w1, [x19, #12]
  406d60:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406d64:	add	x0, x0, #0x38f
  406d68:	bl	401750 <printf@plt>
  406d6c:	ldr	x8, [x19, #32]
  406d70:	cbz	x8, 406dcc <printf@plt+0x567c>
  406d74:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406d78:	add	x0, x0, #0x39d
  406d7c:	bl	401750 <printf@plt>
  406d80:	ldr	w1, [x19, #12]
  406d84:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406d88:	add	x0, x0, #0x3a4
  406d8c:	bl	401750 <printf@plt>
  406d90:	ldr	x8, [x19, #32]
  406d94:	ldr	x9, [x19, #16]
  406d98:	ldr	w1, [x19, #12]
  406d9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406da0:	ldr	w2, [x8, #12]
  406da4:	ldr	w3, [x9, #12]
  406da8:	add	x0, x0, #0x3b3
  406dac:	bl	401750 <printf@plt>
  406db0:	ldr	x0, [x19, #32]
  406db4:	ldr	x8, [x0]
  406db8:	ldr	x8, [x8, #48]
  406dbc:	blr	x8
  406dc0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  406dc4:	add	x0, x0, #0x1aa
  406dc8:	bl	401750 <printf@plt>
  406dcc:	ldr	x8, [x19, #24]
  406dd0:	cbz	x8, 406e28 <printf@plt+0x56d8>
  406dd4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406dd8:	add	x0, x0, #0x39d
  406ddc:	bl	401750 <printf@plt>
  406de0:	ldr	w1, [x19, #12]
  406de4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406de8:	add	x0, x0, #0x3dc
  406dec:	bl	401750 <printf@plt>
  406df0:	ldp	x8, x9, [x19, #16]
  406df4:	ldr	w1, [x19, #12]
  406df8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406dfc:	add	x0, x0, #0x3ea
  406e00:	ldr	w2, [x8, #12]
  406e04:	ldr	w3, [x9, #12]
  406e08:	bl	401750 <printf@plt>
  406e0c:	ldr	x0, [x19, #24]
  406e10:	ldr	x8, [x0]
  406e14:	ldr	x8, [x8, #48]
  406e18:	blr	x8
  406e1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  406e20:	add	x0, x0, #0x1aa
  406e24:	bl	401750 <printf@plt>
  406e28:	ldr	w1, [x19, #12]
  406e2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406e30:	add	x0, x0, #0x413
  406e34:	bl	401750 <printf@plt>
  406e38:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406e3c:	add	x0, x0, #0x39d
  406e40:	bl	401750 <printf@plt>
  406e44:	ldr	x8, [x19, #16]
  406e48:	ldr	w1, [x19, #12]
  406e4c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406e50:	add	x0, x0, #0x421
  406e54:	ldr	w2, [x8, #12]
  406e58:	bl	401750 <printf@plt>
  406e5c:	ldr	x0, [x19, #16]
  406e60:	ldr	x8, [x0]
  406e64:	ldr	x8, [x8, #48]
  406e68:	blr	x8
  406e6c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  406e70:	add	x0, x0, #0x1aa
  406e74:	bl	401750 <printf@plt>
  406e78:	ldr	w1, [x19, #12]
  406e7c:	ldr	x19, [sp, #16]
  406e80:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406e84:	add	x0, x0, #0x43f
  406e88:	ldp	x29, x30, [sp], #32
  406e8c:	b	401750 <printf@plt>
  406e90:	ldp	x9, x8, [x19, #24]
  406e94:	cbz	x9, 406ee4 <printf@plt+0x5794>
  406e98:	cbz	x8, 406f2c <printf@plt+0x57dc>
  406e9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406ea0:	add	x0, x0, #0x44d
  406ea4:	bl	401750 <printf@plt>
  406ea8:	ldr	x0, [x19, #16]
  406eac:	ldr	x8, [x0]
  406eb0:	ldr	x8, [x8, #48]
  406eb4:	blr	x8
  406eb8:	ldr	x0, [x19, #24]
  406ebc:	ldr	x8, [x0]
  406ec0:	ldr	x8, [x8, #48]
  406ec4:	blr	x8
  406ec8:	ldr	x0, [x19, #32]
  406ecc:	ldr	x8, [x0]
  406ed0:	ldr	x8, [x8, #48]
  406ed4:	blr	x8
  406ed8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406edc:	add	x0, x0, #0x45a
  406ee0:	b	406f60 <printf@plt+0x5810>
  406ee4:	cbz	x8, 406f20 <printf@plt+0x57d0>
  406ee8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406eec:	add	x0, x0, #0x471
  406ef0:	bl	401750 <printf@plt>
  406ef4:	ldr	x0, [x19, #16]
  406ef8:	ldr	x8, [x0]
  406efc:	ldr	x8, [x8, #48]
  406f00:	blr	x8
  406f04:	ldr	x0, [x19, #32]
  406f08:	ldr	x8, [x0]
  406f0c:	ldr	x8, [x8, #48]
  406f10:	blr	x8
  406f14:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  406f18:	add	x0, x0, #0x5aa
  406f1c:	b	406f60 <printf@plt+0x5810>
  406f20:	ldr	x19, [sp, #16]
  406f24:	ldp	x29, x30, [sp], #32
  406f28:	ret
  406f2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406f30:	add	x0, x0, #0x468
  406f34:	bl	401750 <printf@plt>
  406f38:	ldr	x0, [x19, #16]
  406f3c:	ldr	x8, [x0]
  406f40:	ldr	x8, [x8, #48]
  406f44:	blr	x8
  406f48:	ldr	x0, [x19, #24]
  406f4c:	ldr	x8, [x0]
  406f50:	ldr	x8, [x8, #48]
  406f54:	blr	x8
  406f58:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  406f5c:	add	x0, x0, #0x6d3
  406f60:	ldr	x19, [sp, #16]
  406f64:	ldp	x29, x30, [sp], #32
  406f68:	b	401750 <printf@plt>
  406f6c:	stp	x29, x30, [sp, #-32]!
  406f70:	stp	x20, x19, [sp, #16]
  406f74:	mov	x29, sp
  406f78:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  406f7c:	ldr	x3, [x20, #3488]
  406f80:	mov	x19, x0
  406f84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  406f88:	add	x0, x0, #0xcc2
  406f8c:	mov	w1, #0x2                   	// #2
  406f90:	mov	w2, #0x1                   	// #1
  406f94:	bl	4016e0 <fwrite@plt>
  406f98:	ldr	x0, [x19, #16]
  406f9c:	ldr	x8, [x0]
  406fa0:	ldr	x8, [x8]
  406fa4:	blr	x8
  406fa8:	ldr	x3, [x20, #3488]
  406fac:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  406fb0:	add	x0, x0, #0x5a4
  406fb4:	mov	w1, #0x2                   	// #2
  406fb8:	mov	w2, #0x1                   	// #1
  406fbc:	bl	4016e0 <fwrite@plt>
  406fc0:	ldr	x8, [x19, #24]
  406fc4:	cbnz	x8, 406fdc <printf@plt+0x588c>
  406fc8:	ldr	x8, [x19, #32]
  406fcc:	cbnz	x8, 407020 <printf@plt+0x58d0>
  406fd0:	ldp	x20, x19, [sp, #16]
  406fd4:	ldp	x29, x30, [sp], #32
  406fd8:	ret
  406fdc:	ldr	x3, [x20, #3488]
  406fe0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  406fe4:	add	x0, x0, #0x479
  406fe8:	mov	w1, #0x8                   	// #8
  406fec:	mov	w2, #0x1                   	// #1
  406ff0:	bl	4016e0 <fwrite@plt>
  406ff4:	ldr	x0, [x19, #24]
  406ff8:	ldr	x8, [x0]
  406ffc:	ldr	x8, [x8]
  407000:	blr	x8
  407004:	ldr	x3, [x20, #3488]
  407008:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40700c:	add	x0, x0, #0x5a4
  407010:	mov	w1, #0x2                   	// #2
  407014:	mov	w2, #0x1                   	// #1
  407018:	bl	4016e0 <fwrite@plt>
  40701c:	b	406fc8 <printf@plt+0x5878>
  407020:	ldr	x3, [x20, #3488]
  407024:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407028:	add	x0, x0, #0x482
  40702c:	mov	w1, #0x6                   	// #6
  407030:	mov	w2, #0x1                   	// #1
  407034:	bl	4016e0 <fwrite@plt>
  407038:	ldr	x0, [x19, #32]
  40703c:	ldr	x8, [x0]
  407040:	ldr	x8, [x8]
  407044:	blr	x8
  407048:	ldr	x3, [x20, #3488]
  40704c:	ldp	x20, x19, [sp, #16]
  407050:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  407054:	add	x0, x0, #0x5a4
  407058:	mov	w1, #0x2                   	// #2
  40705c:	mov	w2, #0x1                   	// #1
  407060:	ldp	x29, x30, [sp], #32
  407064:	b	4016e0 <fwrite@plt>
  407068:	stp	x29, x30, [sp, #-32]!
  40706c:	stp	x20, x19, [sp, #16]
  407070:	mov	x29, sp
  407074:	mov	x19, x0
  407078:	ldr	x0, [x0, #32]
  40707c:	mov	w20, w1
  407080:	cbz	x0, 407094 <printf@plt+0x5944>
  407084:	ldr	x8, [x0]
  407088:	add	w1, w20, #0x1
  40708c:	ldr	x8, [x8, #112]
  407090:	blr	x8
  407094:	ldr	x0, [x19, #24]
  407098:	add	w20, w20, #0x1
  40709c:	cbz	x0, 4070b0 <printf@plt+0x5960>
  4070a0:	ldr	x8, [x0]
  4070a4:	mov	w1, w20
  4070a8:	ldr	x8, [x8, #112]
  4070ac:	blr	x8
  4070b0:	ldr	x0, [x19, #16]
  4070b4:	mov	w1, w20
  4070b8:	ldp	x20, x19, [sp, #16]
  4070bc:	ldr	x8, [x0]
  4070c0:	ldr	x2, [x8, #112]
  4070c4:	ldp	x29, x30, [sp], #32
  4070c8:	br	x2
  4070cc:	mov	x0, xzr
  4070d0:	ret
  4070d4:	ret
  4070d8:	stp	x29, x30, [sp, #-48]!
  4070dc:	str	x21, [sp, #16]
  4070e0:	stp	x20, x19, [sp, #32]
  4070e4:	mov	x29, sp
  4070e8:	ldr	x8, [x1]
  4070ec:	mov	x20, x0
  4070f0:	mov	x0, x1
  4070f4:	mov	x21, x1
  4070f8:	ldr	x8, [x8, #56]
  4070fc:	blr	x8
  407100:	cbz	x0, 407164 <printf@plt+0x5a14>
  407104:	ldr	w8, [x0, #40]
  407108:	mov	x19, x0
  40710c:	cmp	w8, #0x1
  407110:	b.lt	407144 <printf@plt+0x59f4>  // b.tstop
  407114:	mov	x21, xzr
  407118:	add	x20, x20, #0x18
  40711c:	ldr	x8, [x19, #32]
  407120:	mov	x0, x20
  407124:	ldr	x1, [x8, x21, lsl #3]
  407128:	bl	4061bc <printf@plt+0x4a6c>
  40712c:	ldr	x8, [x19, #32]
  407130:	str	xzr, [x8, x21, lsl #3]
  407134:	ldrsw	x8, [x19, #40]
  407138:	add	x21, x21, #0x1
  40713c:	cmp	x21, x8
  407140:	b.lt	40711c <printf@plt+0x59cc>  // b.tstop
  407144:	ldr	x8, [x19]
  407148:	str	wzr, [x19, #40]
  40714c:	mov	x0, x19
  407150:	ldp	x20, x19, [sp, #32]
  407154:	ldr	x1, [x8, #16]
  407158:	ldr	x21, [sp, #16]
  40715c:	ldp	x29, x30, [sp], #48
  407160:	br	x1
  407164:	add	x0, x20, #0x18
  407168:	mov	x1, x21
  40716c:	ldp	x20, x19, [sp, #32]
  407170:	ldr	x21, [sp, #16]
  407174:	ldp	x29, x30, [sp], #48
  407178:	b	4061bc <printf@plt+0x4a6c>
  40717c:	stp	x29, x30, [sp, #-48]!
  407180:	stp	x22, x21, [sp, #16]
  407184:	stp	x20, x19, [sp, #32]
  407188:	mov	x29, sp
  40718c:	mov	x21, x1
  407190:	mov	x19, x0
  407194:	bl	405ce8 <printf@plt+0x4598>
  407198:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  40719c:	add	x8, x8, #0x4a0
  4071a0:	mov	x20, x19
  4071a4:	str	x8, [x20], #24
  4071a8:	mov	x0, x20
  4071ac:	mov	x1, x21
  4071b0:	bl	40615c <printf@plt+0x4a0c>
  4071b4:	mov	w8, #0xffffffff            	// #-1
  4071b8:	str	w8, [x19, #48]
  4071bc:	ldr	x8, [x21]
  4071c0:	ldr	x8, [x8, #56]
  4071c4:	mov	x0, x21
  4071c8:	blr	x8
  4071cc:	mov	x21, x0
  4071d0:	cbz	x0, 40723c <printf@plt+0x5aec>
  4071d4:	ldr	x8, [x21, #32]
  4071d8:	ldr	x9, [x19, #32]
  4071dc:	ldr	x8, [x8]
  4071e0:	str	x8, [x9]
  4071e4:	ldr	w8, [x21, #40]
  4071e8:	cmp	w8, #0x2
  4071ec:	b.lt	40721c <printf@plt+0x5acc>  // b.tstop
  4071f0:	mov	w22, #0x1                   	// #1
  4071f4:	ldr	x8, [x21, #32]
  4071f8:	ldr	x1, [x8, x22, lsl #3]
  4071fc:	mov	x0, x20
  407200:	bl	4061bc <printf@plt+0x4a6c>
  407204:	ldr	x8, [x21, #32]
  407208:	str	xzr, [x8, x22, lsl #3]
  40720c:	ldrsw	x8, [x21, #40]
  407210:	add	x22, x22, #0x1
  407214:	cmp	x22, x8
  407218:	b.lt	4071f4 <printf@plt+0x5aa4>  // b.tstop
  40721c:	ldr	x8, [x21]
  407220:	str	wzr, [x21, #40]
  407224:	mov	x0, x21
  407228:	ldp	x20, x19, [sp, #32]
  40722c:	ldr	x1, [x8, #16]
  407230:	ldp	x22, x21, [sp, #16]
  407234:	ldp	x29, x30, [sp], #48
  407238:	br	x1
  40723c:	ldp	x20, x19, [sp, #32]
  407240:	ldp	x22, x21, [sp, #16]
  407244:	ldp	x29, x30, [sp], #48
  407248:	ret
  40724c:	b	407258 <printf@plt+0x5b08>
  407250:	mov	x21, x0
  407254:	b	407264 <printf@plt+0x5b14>
  407258:	mov	x21, x0
  40725c:	mov	x0, x20
  407260:	bl	40624c <printf@plt+0x4afc>
  407264:	mov	x0, x19
  407268:	bl	406844 <printf@plt+0x50f4>
  40726c:	mov	x0, x21
  407270:	bl	4016f0 <_Unwind_Resume@plt>
  407274:	stp	x29, x30, [sp, #-96]!
  407278:	str	x27, [sp, #16]
  40727c:	stp	x26, x25, [sp, #32]
  407280:	stp	x24, x23, [sp, #48]
  407284:	stp	x22, x21, [sp, #64]
  407288:	stp	x20, x19, [sp, #80]
  40728c:	mov	x29, sp
  407290:	ldr	w24, [x0, #40]
  407294:	mov	w21, w1
  407298:	mov	x19, x0
  40729c:	str	w1, [x0, #48]
  4072a0:	cmp	w24, #0x1
  4072a4:	b.lt	4074c8 <printf@plt+0x5d78>  // b.tstop
  4072a8:	ldr	x9, [x19, #32]
  4072ac:	mov	x8, xzr
  4072b0:	mov	w10, #0x1                   	// #1
  4072b4:	mov	w11, #0x15e                 	// #350
  4072b8:	ldr	x12, [x9, x8, lsl #3]
  4072bc:	ldr	w13, [x12, #8]
  4072c0:	cmp	w13, #0x2
  4072c4:	b.ne	4072f0 <printf@plt+0x5ba0>  // b.any
  4072c8:	cbz	x8, 407324 <printf@plt+0x5bd4>
  4072cc:	add	x13, x9, x8, lsl #3
  4072d0:	ldur	x13, [x13, #-8]
  4072d4:	ldr	w13, [x13, #8]
  4072d8:	cmp	w13, #0x8
  4072dc:	b.hi	407328 <printf@plt+0x5bd8>  // b.pmore
  4072e0:	lsl	w13, w10, w13
  4072e4:	tst	w13, w11
  4072e8:	b.ne	407324 <printf@plt+0x5bd4>  // b.any
  4072ec:	b	407328 <printf@plt+0x5bd8>
  4072f0:	cmp	w13, #0x3
  4072f4:	sub	w13, w13, #0x5
  4072f8:	cset	w12, eq  // eq = none
  4072fc:	cmp	w13, #0x2
  407300:	cset	w13, cc  // cc = lo, ul, last
  407304:	cbz	x8, 407328 <printf@plt+0x5bd8>
  407308:	orr	w12, w12, w13
  40730c:	cbz	w12, 407328 <printf@plt+0x5bd8>
  407310:	add	x12, x9, x8, lsl #3
  407314:	ldur	x12, [x12, #-8]
  407318:	ldr	w13, [x12, #8]
  40731c:	cmp	w13, #0x2
  407320:	b.ne	407328 <printf@plt+0x5bd8>  // b.any
  407324:	str	wzr, [x12, #8]
  407328:	add	x8, x8, #0x1
  40732c:	cmp	x8, x24
  407330:	b.cc	4072b8 <printf@plt+0x5b68>  // b.lo, b.ul, b.last
  407334:	cmp	w24, #0x1
  407338:	b.lt	4074c8 <printf@plt+0x5d78>  // b.tstop
  40733c:	mov	x20, xzr
  407340:	cbz	x20, 40736c <printf@plt+0x5c1c>
  407344:	ldr	x8, [x19, #32]
  407348:	add	x8, x8, x20, lsl #3
  40734c:	ldur	x0, [x8, #-8]
  407350:	ldr	x8, [x0]
  407354:	ldr	x8, [x8, #88]
  407358:	blr	x8
  40735c:	ldr	w24, [x19, #40]
  407360:	cmp	w0, #0x0
  407364:	cset	w23, ne  // ne = any
  407368:	b	407370 <printf@plt+0x5c20>
  40736c:	mov	w23, wzr
  407370:	add	x22, x20, #0x1
  407374:	cmp	x22, w24, sxtw
  407378:	b.ge	4073a0 <printf@plt+0x5c50>  // b.tcont
  40737c:	ldr	x8, [x19, #32]
  407380:	add	x8, x8, x20, lsl #3
  407384:	ldr	x0, [x8, #8]
  407388:	ldr	x8, [x0]
  40738c:	ldr	x8, [x8, #80]
  407390:	blr	x8
  407394:	cbz	w0, 4073a0 <printf@plt+0x5c50>
  407398:	orr	w1, w23, #0x2
  40739c:	b	4073a8 <printf@plt+0x5c58>
  4073a0:	cbz	w23, 4073bc <printf@plt+0x5c6c>
  4073a4:	mov	w1, #0x1                   	// #1
  4073a8:	ldr	x8, [x19, #32]
  4073ac:	ldr	x0, [x8, x20, lsl #3]
  4073b0:	ldr	x8, [x0]
  4073b4:	ldr	x8, [x8, #104]
  4073b8:	blr	x8
  4073bc:	ldrsw	x24, [x19, #40]
  4073c0:	mov	x20, x22
  4073c4:	cmp	x22, x24
  4073c8:	b.lt	407340 <printf@plt+0x5bf0>  // b.tstop
  4073cc:	cmp	w21, #0x2
  4073d0:	cset	w20, lt  // lt = tstop
  4073d4:	cmp	w24, #0x1
  4073d8:	mov	w22, wzr
  4073dc:	str	w20, [x19, #16]
  4073e0:	b.le	40741c <printf@plt+0x5ccc>
  4073e4:	ldr	x25, [x19, #32]
  4073e8:	ldr	x8, [x25], #8
  4073ec:	ldr	w1, [x8, #8]
  4073f0:	and	x8, x24, #0xffffffff
  4073f4:	sub	x26, x8, #0x1
  4073f8:	ldr	x8, [x25], #8
  4073fc:	mov	w0, w20
  407400:	ldr	w23, [x8, #8]
  407404:	mov	w2, w23
  407408:	bl	407718 <printf@plt+0x5fc8>
  40740c:	subs	x26, x26, #0x1
  407410:	add	w22, w0, w22
  407414:	mov	w1, w23
  407418:	b.ne	4073f8 <printf@plt+0x5ca8>  // b.any
  40741c:	cmp	w24, #0x1
  407420:	b.lt	4074e0 <printf@plt+0x5d90>  // b.tstop
  407424:	adrp	x24, 414000 <_ZdlPvm@@Base+0x3ca4>
  407428:	adrp	x25, 414000 <_ZdlPvm@@Base+0x3ca4>
  40742c:	adrp	x26, 431000 <stderr@@GLIBC_2.17+0x3260>
  407430:	mov	x23, xzr
  407434:	mov	w20, wzr
  407438:	add	x24, x24, #0x5e3
  40743c:	add	x25, x25, #0x254
  407440:	add	x26, x26, #0x1e0
  407444:	ldr	x8, [x19, #32]
  407448:	ldr	x0, [x8, x23, lsl #3]
  40744c:	ldr	x8, [x0]
  407450:	ldr	x8, [x8, #64]
  407454:	blr	x8
  407458:	cbz	w0, 407470 <printf@plt+0x5d20>
  40745c:	ldrsw	x8, [x19, #40]
  407460:	add	x23, x23, #0x1
  407464:	cmp	x23, x8
  407468:	b.lt	407444 <printf@plt+0x5cf4>  // b.tstop
  40746c:	b	4074e4 <printf@plt+0x5d94>
  407470:	ldr	x8, [x19, #32]
  407474:	mov	w1, w21
  407478:	ldr	x0, [x8, x23, lsl #3]
  40747c:	ldr	x8, [x0]
  407480:	ldr	x8, [x8, #24]
  407484:	blr	x8
  407488:	cbz	w0, 40745c <printf@plt+0x5d0c>
  40748c:	cbz	w20, 4074a8 <printf@plt+0x5d58>
  407490:	mov	x0, x25
  407494:	mov	x1, x26
  407498:	mov	x2, x26
  40749c:	mov	x3, x26
  4074a0:	bl	40f14c <printf@plt+0xd9fc>
  4074a4:	b	40745c <printf@plt+0x5d0c>
  4074a8:	mov	w27, w0
  4074ac:	mov	x0, x19
  4074b0:	mov	w1, w23
  4074b4:	bl	4077e4 <printf@plt+0x6094>
  4074b8:	mov	x0, x24
  4074bc:	bl	401430 <puts@plt>
  4074c0:	mov	w20, w27
  4074c4:	b	40745c <printf@plt+0x5d0c>
  4074c8:	cmp	w21, #0x2
  4074cc:	cset	w8, lt  // lt = tstop
  4074d0:	mov	w22, wzr
  4074d4:	mov	w20, wzr
  4074d8:	str	w8, [x19, #16]
  4074dc:	b	4074e4 <printf@plt+0x5d94>
  4074e0:	mov	w20, wzr
  4074e4:	ldr	w1, [x19, #12]
  4074e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4074ec:	add	x0, x0, #0x540
  4074f0:	mov	w2, w22
  4074f4:	bl	401750 <printf@plt>
  4074f8:	ldr	w8, [x19, #40]
  4074fc:	cmp	w8, #0x1
  407500:	b.lt	40754c <printf@plt+0x5dfc>  // b.tstop
  407504:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  407508:	mov	x22, xzr
  40750c:	add	x21, x21, #0x54d
  407510:	ldr	x8, [x19, #32]
  407514:	ldr	x0, [x8, x22, lsl #3]
  407518:	ldr	x8, [x0]
  40751c:	ldr	x8, [x8, #64]
  407520:	blr	x8
  407524:	cbnz	w0, 40753c <printf@plt+0x5dec>
  407528:	ldr	x8, [x19, #32]
  40752c:	mov	x0, x21
  407530:	ldr	x8, [x8, x22, lsl #3]
  407534:	ldr	w1, [x8, #12]
  407538:	bl	401750 <printf@plt>
  40753c:	ldrsw	x8, [x19, #40]
  407540:	add	x22, x22, #0x1
  407544:	cmp	x22, x8
  407548:	b.lt	407510 <printf@plt+0x5dc0>  // b.tstop
  40754c:	mov	w0, #0xa                   	// #10
  407550:	bl	401550 <putchar@plt>
  407554:	ldr	w1, [x19, #12]
  407558:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40755c:	add	x0, x0, #0x557
  407560:	bl	401750 <printf@plt>
  407564:	ldr	w8, [x19, #40]
  407568:	cmp	w8, #0x1
  40756c:	b.lt	4075b8 <printf@plt+0x5e68>  // b.tstop
  407570:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  407574:	mov	x22, xzr
  407578:	add	x21, x21, #0x562
  40757c:	ldr	x8, [x19, #32]
  407580:	ldr	x0, [x8, x22, lsl #3]
  407584:	ldr	x8, [x0]
  407588:	ldr	x8, [x8, #64]
  40758c:	blr	x8
  407590:	cbnz	w0, 4075a8 <printf@plt+0x5e58>
  407594:	ldr	x8, [x19, #32]
  407598:	mov	x0, x21
  40759c:	ldr	x8, [x8, x22, lsl #3]
  4075a0:	ldr	w1, [x8, #12]
  4075a4:	bl	401750 <printf@plt>
  4075a8:	ldrsw	x8, [x19, #40]
  4075ac:	add	x22, x22, #0x1
  4075b0:	cmp	x22, x8
  4075b4:	b.lt	40757c <printf@plt+0x5e2c>  // b.tstop
  4075b8:	mov	w0, #0xa                   	// #10
  4075bc:	bl	401550 <putchar@plt>
  4075c0:	ldr	w1, [x19, #12]
  4075c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4075c8:	add	x0, x0, #0x56d
  4075cc:	bl	401750 <printf@plt>
  4075d0:	ldr	w8, [x19, #40]
  4075d4:	cmp	w8, #0x1
  4075d8:	b.lt	407624 <printf@plt+0x5ed4>  // b.tstop
  4075dc:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  4075e0:	mov	x22, xzr
  4075e4:	add	x21, x21, #0x578
  4075e8:	ldr	x8, [x19, #32]
  4075ec:	ldr	x0, [x8, x22, lsl #3]
  4075f0:	ldr	x8, [x0]
  4075f4:	ldr	x8, [x8, #64]
  4075f8:	blr	x8
  4075fc:	cbnz	w0, 407614 <printf@plt+0x5ec4>
  407600:	ldr	x8, [x19, #32]
  407604:	mov	x0, x21
  407608:	ldr	x8, [x8, x22, lsl #3]
  40760c:	ldr	w1, [x8, #12]
  407610:	bl	401750 <printf@plt>
  407614:	ldrsw	x8, [x19, #40]
  407618:	add	x22, x22, #0x1
  40761c:	cmp	x22, x8
  407620:	b.lt	4075e8 <printf@plt+0x5e98>  // b.tstop
  407624:	mov	w0, #0xa                   	// #10
  407628:	bl	401550 <putchar@plt>
  40762c:	ldr	w8, [x19, #40]
  407630:	cmp	w8, #0x1
  407634:	b.lt	4076f8 <printf@plt+0x5fa8>  // b.tstop
  407638:	mov	x21, xzr
  40763c:	ldr	x8, [x19, #32]
  407640:	ldr	x0, [x8, x21, lsl #3]
  407644:	ldr	x8, [x0]
  407648:	ldr	x8, [x8, #64]
  40764c:	blr	x8
  407650:	ldrsw	x8, [x19, #40]
  407654:	add	x21, x21, #0x1
  407658:	cmp	x21, x8
  40765c:	b.ge	407664 <printf@plt+0x5f14>  // b.tcont
  407660:	cbz	w0, 40763c <printf@plt+0x5eec>
  407664:	cbz	w0, 4076f8 <printf@plt+0x5fa8>
  407668:	ldr	w1, [x19, #12]
  40766c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407670:	add	x0, x0, #0x583
  407674:	bl	401750 <printf@plt>
  407678:	ldr	w8, [x19, #40]
  40767c:	cmp	w8, #0x1
  407680:	b.lt	4076c4 <printf@plt+0x5f74>  // b.tstop
  407684:	mov	x21, xzr
  407688:	ldr	x8, [x19, #32]
  40768c:	ldr	x0, [x8, x21, lsl #3]
  407690:	ldr	x8, [x0]
  407694:	ldr	x8, [x8, #64]
  407698:	blr	x8
  40769c:	cbz	w0, 4076b4 <printf@plt+0x5f64>
  4076a0:	ldr	x8, [x19, #32]
  4076a4:	ldr	x0, [x8, x21, lsl #3]
  4076a8:	ldr	x8, [x0]
  4076ac:	ldr	x8, [x8, #48]
  4076b0:	blr	x8
  4076b4:	ldrsw	x8, [x19, #40]
  4076b8:	add	x21, x21, #0x1
  4076bc:	cmp	x21, x8
  4076c0:	b.lt	407688 <printf@plt+0x5f38>  // b.tstop
  4076c4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  4076c8:	add	x0, x0, #0x1aa
  4076cc:	bl	401430 <puts@plt>
  4076d0:	ldr	w1, [x19, #12]
  4076d4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4076d8:	add	x0, x0, #0x594
  4076dc:	mov	w2, w1
  4076e0:	bl	401750 <printf@plt>
  4076e4:	ldr	w1, [x19, #12]
  4076e8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4076ec:	add	x0, x0, #0x5b0
  4076f0:	mov	w2, w1
  4076f4:	bl	401750 <printf@plt>
  4076f8:	mov	w0, w20
  4076fc:	ldp	x20, x19, [sp, #80]
  407700:	ldp	x22, x21, [sp, #64]
  407704:	ldp	x24, x23, [sp, #48]
  407708:	ldp	x26, x25, [sp, #32]
  40770c:	ldr	x27, [sp, #16]
  407710:	ldp	x29, x30, [sp], #96
  407714:	ret
  407718:	cmp	w1, #0x8
  40771c:	mov	w8, wzr
  407720:	b.eq	407744 <printf@plt+0x5ff4>  // b.none
  407724:	cmp	w2, #0x8
  407728:	b.eq	407744 <printf@plt+0x5ff4>  // b.none
  40772c:	cmp	w1, #0x6
  407730:	b.ne	40774c <printf@plt+0x5ffc>  // b.any
  407734:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  407738:	ldr	w8, [x8, #496]
  40773c:	cmp	w0, #0x0
  407740:	csel	w8, w8, wzr, eq  // eq = none
  407744:	mov	w0, w8
  407748:	ret
  40774c:	cmp	w1, #0x4
  407750:	mov	w8, wzr
  407754:	b.eq	407744 <printf@plt+0x5ff4>  // b.none
  407758:	cmp	w2, #0x5
  40775c:	b.eq	407744 <printf@plt+0x5ff4>  // b.none
  407760:	cmp	w1, #0x2
  407764:	b.eq	407788 <printf@plt+0x6038>  // b.none
  407768:	cmp	w2, #0x2
  40776c:	b.eq	407788 <printf@plt+0x6038>  // b.none
  407770:	cmp	w2, #0x3
  407774:	b.ne	407794 <printf@plt+0x6044>  // b.any
  407778:	cmp	w1, #0x3
  40777c:	b.ne	40779c <printf@plt+0x604c>  // b.any
  407780:	mov	w8, wzr
  407784:	b	407744 <printf@plt+0x5ff4>
  407788:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40778c:	ldr	w8, [x8, #500]
  407790:	b	40773c <printf@plt+0x5fec>
  407794:	cmp	w1, #0x3
  407798:	b.ne	4077a8 <printf@plt+0x6058>  // b.any
  40779c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  4077a0:	ldr	w8, [x8, #504]
  4077a4:	b	40773c <printf@plt+0x5fec>
  4077a8:	cmp	w2, #0x1
  4077ac:	b.ne	4077bc <printf@plt+0x606c>  // b.any
  4077b0:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  4077b4:	ldr	w8, [x8, #496]
  4077b8:	b	407744 <printf@plt+0x5ff4>
  4077bc:	cmp	w1, #0x7
  4077c0:	b.eq	407734 <printf@plt+0x5fe4>  // b.none
  4077c4:	cmp	w2, #0x7
  4077c8:	b.eq	407734 <printf@plt+0x5fe4>  // b.none
  4077cc:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  4077d0:	ldr	w8, [x8, #496]
  4077d4:	cmp	w2, #0x0
  4077d8:	ccmp	w1, #0x1, #0x0, eq  // eq = none
  4077dc:	csel	w0, w8, wzr, eq  // eq = none
  4077e0:	ret
  4077e4:	stp	x29, x30, [sp, #-64]!
  4077e8:	stp	x24, x23, [sp, #16]
  4077ec:	stp	x22, x21, [sp, #32]
  4077f0:	stp	x20, x19, [sp, #48]
  4077f4:	mov	x29, sp
  4077f8:	cmp	w1, #0x0
  4077fc:	b.le	407948 <printf@plt+0x61f8>
  407800:	ldrsw	x22, [x0, #40]
  407804:	add	w9, w1, #0x1
  407808:	mov	w20, w1
  40780c:	mov	x19, x0
  407810:	mov	x8, xzr
  407814:	mov	w21, wzr
  407818:	sub	x23, x9, #0x1
  40781c:	add	x24, x8, #0x1
  407820:	cmp	x24, x22
  407824:	b.ge	407854 <printf@plt+0x6104>  // b.tcont
  407828:	ldr	x9, [x19, #32]
  40782c:	ldr	w0, [x19, #16]
  407830:	add	x8, x9, x8, lsl #3
  407834:	ldp	x9, x8, [x8]
  407838:	ldr	w1, [x9, #8]
  40783c:	ldr	w2, [x8, #8]
  407840:	bl	407718 <printf@plt+0x5fc8>
  407844:	cmp	x23, x24
  407848:	add	w21, w0, w21
  40784c:	mov	x8, x24
  407850:	b.ne	40781c <printf@plt+0x60cc>  // b.any
  407854:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407858:	add	x0, x0, #0x5ce
  40785c:	mov	w1, w21
  407860:	bl	401750 <printf@plt>
  407864:	cmp	w20, #0x1
  407868:	b.lt	407958 <printf@plt+0x6208>  // b.tstop
  40786c:	mov	w22, w20
  407870:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  407874:	mov	x23, xzr
  407878:	lsl	x24, x22, #3
  40787c:	add	x21, x21, #0x54d
  407880:	ldr	x8, [x19, #32]
  407884:	ldr	x0, [x8, x23]
  407888:	ldr	x8, [x0]
  40788c:	ldr	x8, [x8, #64]
  407890:	blr	x8
  407894:	cbnz	w0, 4078ac <printf@plt+0x615c>
  407898:	ldr	x8, [x19, #32]
  40789c:	mov	x0, x21
  4078a0:	ldr	x8, [x8, x23]
  4078a4:	ldr	w1, [x8, #12]
  4078a8:	bl	401750 <printf@plt>
  4078ac:	add	x23, x23, #0x8
  4078b0:	cmp	x24, x23
  4078b4:	b.ne	407880 <printf@plt+0x6130>  // b.any
  4078b8:	cmp	w20, #0x1
  4078bc:	b.lt	407958 <printf@plt+0x6208>  // b.tstop
  4078c0:	mov	x20, xzr
  4078c4:	ldr	x8, [x19, #32]
  4078c8:	ldr	x0, [x8, x20, lsl #3]
  4078cc:	ldr	x8, [x0]
  4078d0:	ldr	x8, [x8, #64]
  4078d4:	blr	x8
  4078d8:	add	x20, x20, #0x1
  4078dc:	cmp	x20, x22
  4078e0:	b.cs	4078e8 <printf@plt+0x6198>  // b.hs, b.nlast
  4078e4:	cbz	w0, 4078c4 <printf@plt+0x6174>
  4078e8:	cbz	w0, 407958 <printf@plt+0x6208>
  4078ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4078f0:	add	x0, x0, #0x58c
  4078f4:	bl	401750 <printf@plt>
  4078f8:	mov	x20, xzr
  4078fc:	lsl	x21, x22, #3
  407900:	ldr	x8, [x19, #32]
  407904:	ldr	x0, [x8, x20]
  407908:	ldr	x8, [x0]
  40790c:	ldr	x8, [x8, #64]
  407910:	blr	x8
  407914:	cbz	w0, 40792c <printf@plt+0x61dc>
  407918:	ldr	x8, [x19, #32]
  40791c:	ldr	x0, [x8, x20]
  407920:	ldr	x8, [x0]
  407924:	ldr	x8, [x8, #48]
  407928:	blr	x8
  40792c:	add	x20, x20, #0x8
  407930:	cmp	x21, x20
  407934:	b.ne	407900 <printf@plt+0x61b0>  // b.any
  407938:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40793c:	add	x0, x0, #0x1aa
  407940:	bl	401750 <printf@plt>
  407944:	b	407958 <printf@plt+0x6208>
  407948:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40794c:	add	x0, x0, #0x5ce
  407950:	mov	w1, wzr
  407954:	bl	401750 <printf@plt>
  407958:	ldp	x20, x19, [sp, #48]
  40795c:	ldp	x22, x21, [sp, #32]
  407960:	ldp	x24, x23, [sp, #16]
  407964:	mov	w0, #0xa                   	// #10
  407968:	ldp	x29, x30, [sp], #64
  40796c:	b	401550 <putchar@plt>
  407970:	stp	x29, x30, [sp, #-32]!
  407974:	str	x19, [sp, #16]
  407978:	mov	x29, sp
  40797c:	ldr	x8, [x0, #32]
  407980:	ldrsw	x9, [x0, #40]
  407984:	mov	x19, x0
  407988:	add	x8, x8, x9, lsl #3
  40798c:	ldur	x0, [x8, #-8]
  407990:	ldr	x8, [x0]
  407994:	ldr	x8, [x8, #64]
  407998:	blr	x8
  40799c:	cbz	w0, 4079c0 <printf@plt+0x6270>
  4079a0:	ldr	x8, [x19, #32]
  4079a4:	ldrsw	x9, [x19, #40]
  4079a8:	ldr	w1, [x19, #48]
  4079ac:	add	x8, x8, x9, lsl #3
  4079b0:	ldur	x0, [x8, #-8]
  4079b4:	ldr	x8, [x0]
  4079b8:	ldr	x8, [x8, #24]
  4079bc:	blr	x8
  4079c0:	ldr	x8, [x19, #32]
  4079c4:	ldrsw	x9, [x19, #40]
  4079c8:	add	x8, x8, x9, lsl #3
  4079cc:	ldur	x0, [x8, #-8]
  4079d0:	ldr	x8, [x0]
  4079d4:	ldr	x8, [x8, #32]
  4079d8:	blr	x8
  4079dc:	ldr	x8, [x19, #32]
  4079e0:	ldrsw	x9, [x19, #40]
  4079e4:	ldr	w1, [x19, #12]
  4079e8:	ldr	x19, [sp, #16]
  4079ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  4079f0:	add	x8, x8, x9, lsl #3
  4079f4:	ldur	x8, [x8, #-8]
  4079f8:	add	x0, x0, #0xa11
  4079fc:	ldr	w2, [x8, #12]
  407a00:	ldp	x29, x30, [sp], #32
  407a04:	b	401750 <printf@plt>
  407a08:	stp	x29, x30, [sp, #-48]!
  407a0c:	stp	x22, x21, [sp, #16]
  407a10:	stp	x20, x19, [sp, #32]
  407a14:	mov	x29, sp
  407a18:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407a1c:	ldr	w8, [x21, #3544]
  407a20:	mov	x19, x0
  407a24:	cmp	w8, #0x1
  407a28:	b.ne	407a3c <printf@plt+0x62ec>  // b.any
  407a2c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407a30:	add	x0, x0, #0x5dc
  407a34:	bl	401750 <printf@plt>
  407a38:	ldr	w8, [x21, #3544]
  407a3c:	ldr	w9, [x19, #40]
  407a40:	cmp	w9, #0x1
  407a44:	b.lt	407ab4 <printf@plt+0x6364>  // b.tstop
  407a48:	adrp	x20, 413000 <_ZdlPvm@@Base+0x2ca4>
  407a4c:	mov	x22, xzr
  407a50:	add	x20, x20, #0xacf
  407a54:	cbz	x22, 407a8c <printf@plt+0x633c>
  407a58:	cbnz	w8, 407a8c <printf@plt+0x633c>
  407a5c:	ldr	x8, [x19, #32]
  407a60:	ldr	w0, [x19, #16]
  407a64:	add	x8, x8, x22, lsl #3
  407a68:	ldp	x9, x8, [x8, #-8]
  407a6c:	ldr	w1, [x9, #8]
  407a70:	ldr	w2, [x8, #8]
  407a74:	bl	407718 <printf@plt+0x5fc8>
  407a78:	cmp	w0, #0x1
  407a7c:	b.lt	407a8c <printf@plt+0x633c>  // b.tstop
  407a80:	mov	w1, w0
  407a84:	mov	x0, x20
  407a88:	bl	401750 <printf@plt>
  407a8c:	ldr	x8, [x19, #32]
  407a90:	ldr	x0, [x8, x22, lsl #3]
  407a94:	ldr	x8, [x0]
  407a98:	ldr	x8, [x8, #48]
  407a9c:	blr	x8
  407aa0:	ldrsw	x9, [x19, #40]
  407aa4:	ldr	w8, [x21, #3544]
  407aa8:	add	x22, x22, #0x1
  407aac:	cmp	x22, x9
  407ab0:	b.lt	407a54 <printf@plt+0x6304>  // b.tstop
  407ab4:	cmp	w8, #0x1
  407ab8:	b.ne	407ad4 <printf@plt+0x6384>  // b.any
  407abc:	ldp	x20, x19, [sp, #32]
  407ac0:	ldp	x22, x21, [sp, #16]
  407ac4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  407ac8:	add	x0, x0, #0xcb0
  407acc:	ldp	x29, x30, [sp], #48
  407ad0:	b	401750 <printf@plt>
  407ad4:	ldp	x20, x19, [sp, #32]
  407ad8:	ldp	x22, x21, [sp, #16]
  407adc:	ldp	x29, x30, [sp], #48
  407ae0:	ret
  407ae4:	stp	x29, x30, [sp, #-48]!
  407ae8:	stp	x22, x21, [sp, #16]
  407aec:	stp	x20, x19, [sp, #32]
  407af0:	mov	x29, sp
  407af4:	ldr	w8, [x0, #40]
  407af8:	cmp	w8, #0x1
  407afc:	b.lt	407b3c <printf@plt+0x63ec>  // b.tstop
  407b00:	mov	w19, w2
  407b04:	mov	x20, x0
  407b08:	mov	w21, w1
  407b0c:	mov	x22, xzr
  407b10:	ldr	x8, [x20, #32]
  407b14:	mov	w1, w21
  407b18:	mov	w2, w19
  407b1c:	ldr	x0, [x8, x22, lsl #3]
  407b20:	ldr	x8, [x0]
  407b24:	ldr	x8, [x8, #96]
  407b28:	blr	x8
  407b2c:	ldrsw	x8, [x20, #40]
  407b30:	add	x22, x22, #0x1
  407b34:	cmp	x22, x8
  407b38:	b.lt	407b10 <printf@plt+0x63c0>  // b.tstop
  407b3c:	ldp	x20, x19, [sp, #32]
  407b40:	ldp	x22, x21, [sp, #16]
  407b44:	ldp	x29, x30, [sp], #48
  407b48:	ret
  407b4c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  407b50:	add	x0, x0, #0x18
  407b54:	add	x1, x1, #0x5fb
  407b58:	b	40675c <printf@plt+0x500c>
  407b5c:	add	x0, x0, #0x18
  407b60:	b	4062b8 <printf@plt+0x4b68>
  407b64:	stp	x29, x30, [sp, #-32]!
  407b68:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407b6c:	add	x8, x8, #0x4a0
  407b70:	str	x19, [sp, #16]
  407b74:	mov	x19, x0
  407b78:	str	x8, [x0], #24
  407b7c:	mov	x29, sp
  407b80:	bl	40624c <printf@plt+0x4afc>
  407b84:	mov	x0, x19
  407b88:	ldr	x19, [sp, #16]
  407b8c:	ldp	x29, x30, [sp], #32
  407b90:	b	406844 <printf@plt+0x50f4>
  407b94:	stp	x29, x30, [sp, #-32]!
  407b98:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407b9c:	add	x8, x8, #0x4a0
  407ba0:	str	x19, [sp, #16]
  407ba4:	mov	x19, x0
  407ba8:	str	x8, [x0], #24
  407bac:	mov	x29, sp
  407bb0:	bl	40624c <printf@plt+0x4afc>
  407bb4:	mov	x0, x19
  407bb8:	bl	406844 <printf@plt+0x50f4>
  407bbc:	mov	x0, x19
  407bc0:	ldr	x19, [sp, #16]
  407bc4:	ldp	x29, x30, [sp], #32
  407bc8:	b	410350 <_ZdlPv@@Base>
  407bcc:	stp	x29, x30, [sp, #-48]!
  407bd0:	str	x21, [sp, #16]
  407bd4:	stp	x20, x19, [sp, #32]
  407bd8:	mov	x29, sp
  407bdc:	mov	x21, x0
  407be0:	mov	w0, #0x28                  	// #40
  407be4:	mov	x19, x1
  407be8:	bl	4102ac <_Znwm@@Base>
  407bec:	mov	x20, x0
  407bf0:	bl	405ce8 <printf@plt+0x4598>
  407bf4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407bf8:	add	x8, x8, #0x608
  407bfc:	mov	w9, #0x7                   	// #7
  407c00:	str	wzr, [x20, #16]
  407c04:	stp	x21, x19, [x20, #24]
  407c08:	str	x8, [x20]
  407c0c:	str	w9, [x20, #8]
  407c10:	mov	x0, x20
  407c14:	ldp	x20, x19, [sp, #32]
  407c18:	ldr	x21, [sp, #16]
  407c1c:	ldp	x29, x30, [sp], #48
  407c20:	ret
  407c24:	mov	x19, x0
  407c28:	mov	x0, x20
  407c2c:	bl	410350 <_ZdlPv@@Base>
  407c30:	mov	x0, x19
  407c34:	bl	4016f0 <_Unwind_Resume@plt>
  407c38:	stp	x29, x30, [sp, #-48]!
  407c3c:	str	x21, [sp, #16]
  407c40:	stp	x20, x19, [sp, #32]
  407c44:	mov	x29, sp
  407c48:	mov	x21, x0
  407c4c:	mov	w0, #0x28                  	// #40
  407c50:	mov	x19, x1
  407c54:	bl	4102ac <_Znwm@@Base>
  407c58:	mov	x20, x0
  407c5c:	bl	405ce8 <printf@plt+0x4598>
  407c60:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407c64:	add	x8, x8, #0x608
  407c68:	mov	w9, #0x1                   	// #1
  407c6c:	mov	w10, #0x7                   	// #7
  407c70:	stp	x21, x19, [x20, #24]
  407c74:	str	x8, [x20]
  407c78:	str	w9, [x20, #16]
  407c7c:	str	w10, [x20, #8]
  407c80:	mov	x0, x20
  407c84:	ldp	x20, x19, [sp, #32]
  407c88:	ldr	x21, [sp, #16]
  407c8c:	ldp	x29, x30, [sp], #48
  407c90:	ret
  407c94:	mov	x19, x0
  407c98:	mov	x0, x20
  407c9c:	bl	410350 <_ZdlPv@@Base>
  407ca0:	mov	x0, x19
  407ca4:	bl	4016f0 <_Unwind_Resume@plt>
  407ca8:	stp	x29, x30, [sp, #-48]!
  407cac:	stp	x22, x21, [sp, #16]
  407cb0:	stp	x20, x19, [sp, #32]
  407cb4:	mov	x29, sp
  407cb8:	mov	x19, x3
  407cbc:	mov	x20, x2
  407cc0:	mov	w21, w1
  407cc4:	mov	x22, x0
  407cc8:	bl	405ce8 <printf@plt+0x4598>
  407ccc:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407cd0:	add	x8, x8, #0x608
  407cd4:	mov	w9, #0x7                   	// #7
  407cd8:	str	w21, [x22, #16]
  407cdc:	stp	x20, x19, [x22, #24]
  407ce0:	str	x8, [x22]
  407ce4:	str	w9, [x22, #8]
  407ce8:	ldp	x20, x19, [sp, #32]
  407cec:	ldp	x22, x21, [sp, #16]
  407cf0:	ldp	x29, x30, [sp], #48
  407cf4:	ret
  407cf8:	stp	x29, x30, [sp, #-32]!
  407cfc:	str	x19, [sp, #16]
  407d00:	mov	x19, x0
  407d04:	ldr	x0, [x0, #24]
  407d08:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  407d0c:	add	x8, x8, #0x608
  407d10:	mov	x29, sp
  407d14:	str	x8, [x19]
  407d18:	cbz	x0, 407d28 <printf@plt+0x65d8>
  407d1c:	ldr	x8, [x0]
  407d20:	ldr	x8, [x8, #16]
  407d24:	blr	x8
  407d28:	ldr	x0, [x19, #32]
  407d2c:	cbz	x0, 407d3c <printf@plt+0x65ec>
  407d30:	ldr	x8, [x0]
  407d34:	ldr	x8, [x8, #16]
  407d38:	blr	x8
  407d3c:	mov	x0, x19
  407d40:	ldr	x19, [sp, #16]
  407d44:	ldp	x29, x30, [sp], #32
  407d48:	b	406844 <printf@plt+0x50f4>
  407d4c:	stp	x29, x30, [sp, #-32]!
  407d50:	str	x19, [sp, #16]
  407d54:	mov	x29, sp
  407d58:	mov	x19, x0
  407d5c:	bl	407cf8 <printf@plt+0x65a8>
  407d60:	mov	x0, x19
  407d64:	ldr	x19, [sp, #16]
  407d68:	ldp	x29, x30, [sp], #32
  407d6c:	b	410350 <_ZdlPv@@Base>
  407d70:	stp	x29, x30, [sp, #-64]!
  407d74:	stp	x24, x23, [sp, #16]
  407d78:	stp	x22, x21, [sp, #32]
  407d7c:	stp	x20, x19, [sp, #48]
  407d80:	mov	x29, sp
  407d84:	ldr	w8, [x0, #16]
  407d88:	mov	x19, x0
  407d8c:	mov	w21, w1
  407d90:	cbz	w8, 407dc4 <printf@plt+0x6674>
  407d94:	mov	w0, w21
  407d98:	bl	405948 <printf@plt+0x41f8>
  407d9c:	ldr	w1, [x19, #12]
  407da0:	mov	w21, w0
  407da4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407da8:	add	x0, x0, #0x230
  407dac:	bl	401750 <printf@plt>
  407db0:	bl	405cac <printf@plt+0x455c>
  407db4:	ldr	w1, [x19, #12]
  407db8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407dbc:	add	x0, x0, #0x242
  407dc0:	bl	401750 <printf@plt>
  407dc4:	ldr	x0, [x19, #24]
  407dc8:	mov	w1, w21
  407dcc:	ldr	x8, [x0]
  407dd0:	ldr	x8, [x8, #24]
  407dd4:	blr	x8
  407dd8:	mov	w22, w0
  407ddc:	cbz	w0, 407dec <printf@plt+0x669c>
  407de0:	ldr	x8, [x19, #24]
  407de4:	ldr	w20, [x8, #12]
  407de8:	b	407df0 <printf@plt+0x66a0>
  407dec:	mov	w20, wzr
  407df0:	ldr	x23, [x19, #32]
  407df4:	mov	w0, w21
  407df8:	bl	405958 <printf@plt+0x4208>
  407dfc:	ldr	x8, [x23]
  407e00:	mov	w1, w0
  407e04:	mov	x0, x23
  407e08:	ldr	x8, [x8, #24]
  407e0c:	blr	x8
  407e10:	mov	w21, w0
  407e14:	cbz	w22, 407e40 <printf@plt+0x66f0>
  407e18:	cbz	w21, 407e40 <printf@plt+0x66f0>
  407e1c:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  407e20:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407e24:	add	x1, x1, #0x1e0
  407e28:	add	x0, x0, #0x254
  407e2c:	mov	x2, x1
  407e30:	mov	x3, x1
  407e34:	bl	40f14c <printf@plt+0xd9fc>
  407e38:	mov	w21, w22
  407e3c:	b	407e48 <printf@plt+0x66f8>
  407e40:	ldr	x8, [x19, #32]
  407e44:	ldr	w20, [x8, #12]
  407e48:	ldr	w8, [x19, #16]
  407e4c:	cbz	w8, 407e60 <printf@plt+0x6710>
  407e50:	ldr	w1, [x19, #12]
  407e54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407e58:	add	x0, x0, #0x26f
  407e5c:	bl	401750 <printf@plt>
  407e60:	ldp	x8, x9, [x19, #24]
  407e64:	ldr	w1, [x19, #12]
  407e68:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407e6c:	add	x0, x0, #0x6a8
  407e70:	ldr	w2, [x8, #12]
  407e74:	ldr	w3, [x9, #12]
  407e78:	bl	401750 <printf@plt>
  407e7c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407e80:	ldr	w8, [x8, #3520]
  407e84:	cbnz	w8, 407e9c <printf@plt+0x674c>
  407e88:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  407e8c:	ldr	x1, [x8, #3480]
  407e90:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407e94:	add	x0, x0, #0x6c5
  407e98:	bl	401410 <fputs@plt>
  407e9c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  407ea0:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  407ea4:	ldr	w8, [x8, #488]
  407ea8:	ldr	w9, [x9, #3724]
  407eac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407eb0:	add	x0, x0, #0x6d6
  407eb4:	add	w8, w9, w8
  407eb8:	lsl	w1, w8, #1
  407ebc:	bl	401750 <printf@plt>
  407ec0:	ldp	w1, w8, [x19, #12]
  407ec4:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  407ec8:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  407ecc:	add	x9, x9, #0x200
  407ed0:	add	x10, x10, #0x1fc
  407ed4:	cmp	w8, #0x0
  407ed8:	csel	x8, x10, x9, eq  // eq = none
  407edc:	ldr	w2, [x8]
  407ee0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407ee4:	add	x0, x0, #0x6dd
  407ee8:	bl	401750 <printf@plt>
  407eec:	ldp	w1, w8, [x19, #12]
  407ef0:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  407ef4:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  407ef8:	add	x9, x9, #0x208
  407efc:	add	x10, x10, #0x204
  407f00:	cmp	w8, #0x0
  407f04:	csel	x8, x10, x9, eq  // eq = none
  407f08:	ldr	w2, [x8]
  407f0c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407f10:	add	x0, x0, #0x6eb
  407f14:	bl	401750 <printf@plt>
  407f18:	ldr	x8, [x19, #24]
  407f1c:	ldp	w1, w9, [x19, #12]
  407f20:	adrp	x23, 42c000 <_Znam@GLIBCXX_3.4>
  407f24:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  407f28:	ldr	w5, [x23, #540]
  407f2c:	ldr	w4, [x22, #524]
  407f30:	ldr	w2, [x8, #12]
  407f34:	cmp	w9, #0x0
  407f38:	mov	w24, #0x3                   	// #3
  407f3c:	csinc	w8, w24, wzr, eq  // eq = none
  407f40:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407f44:	mul	w6, w8, w5
  407f48:	add	x0, x0, #0x6f9
  407f4c:	mov	w3, w1
  407f50:	bl	401750 <printf@plt>
  407f54:	ldr	x8, [x19, #32]
  407f58:	ldp	w1, w9, [x19, #12]
  407f5c:	ldr	w5, [x23, #540]
  407f60:	ldr	w4, [x22, #524]
  407f64:	ldr	w2, [x8, #12]
  407f68:	cmp	w9, #0x0
  407f6c:	csinc	w8, w24, wzr, eq  // eq = none
  407f70:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407f74:	mul	w6, w8, w5
  407f78:	add	x0, x0, #0x72b
  407f7c:	mov	w3, w1
  407f80:	bl	401750 <printf@plt>
  407f84:	ldr	x8, [x19, #24]
  407f88:	ldr	w1, [x19, #12]
  407f8c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407f90:	add	x0, x0, #0x75d
  407f94:	ldr	w3, [x8, #12]
  407f98:	mov	w2, w1
  407f9c:	bl	401750 <printf@plt>
  407fa0:	ldr	x8, [x19, #32]
  407fa4:	ldr	w1, [x19, #12]
  407fa8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407fac:	add	x0, x0, #0x779
  407fb0:	ldr	w3, [x8, #12]
  407fb4:	mov	w2, w1
  407fb8:	bl	401750 <printf@plt>
  407fbc:	cbz	w21, 407fd4 <printf@plt+0x6884>
  407fc0:	ldr	w1, [x19, #12]
  407fc4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  407fc8:	add	x0, x0, #0x795
  407fcc:	mov	w2, w20
  407fd0:	bl	401750 <printf@plt>
  407fd4:	mov	w0, w21
  407fd8:	ldp	x20, x19, [sp, #48]
  407fdc:	ldp	x22, x21, [sp, #32]
  407fe0:	ldp	x24, x23, [sp, #16]
  407fe4:	ldp	x29, x30, [sp], #64
  407fe8:	ret
  407fec:	stp	x29, x30, [sp, #-64]!
  407ff0:	stp	x24, x23, [sp, #16]
  407ff4:	stp	x22, x21, [sp, #32]
  407ff8:	stp	x20, x19, [sp, #48]
  407ffc:	mov	x29, sp
  408000:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408004:	ldr	w8, [x8, #3544]
  408008:	mov	x19, x0
  40800c:	cmp	w8, #0x1
  408010:	b.eq	4081a8 <printf@plt+0x6a58>  // b.none
  408014:	cbnz	w8, 4081f0 <printf@plt+0x6aa0>
  408018:	ldr	w8, [x19, #16]
  40801c:	cbz	w8, 408030 <printf@plt+0x68e0>
  408020:	ldr	w1, [x19, #12]
  408024:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408028:	add	x0, x0, #0x38f
  40802c:	bl	401750 <printf@plt>
  408030:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  408034:	add	x20, x20, #0x39d
  408038:	mov	x0, x20
  40803c:	bl	401750 <printf@plt>
  408040:	ldr	w1, [x19, #12]
  408044:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408048:	add	x0, x0, #0x3a4
  40804c:	bl	401750 <printf@plt>
  408050:	ldr	x8, [x19, #24]
  408054:	ldr	w1, [x19, #12]
  408058:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  40805c:	add	x21, x21, #0x7b7
  408060:	ldr	w2, [x8, #12]
  408064:	mov	x0, x21
  408068:	bl	401750 <printf@plt>
  40806c:	ldr	x0, [x19, #24]
  408070:	ldr	x8, [x0]
  408074:	ldr	x8, [x8, #48]
  408078:	blr	x8
  40807c:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6ca4>
  408080:	add	x22, x22, #0x1aa
  408084:	mov	x0, x22
  408088:	bl	401750 <printf@plt>
  40808c:	mov	x0, x20
  408090:	bl	401750 <printf@plt>
  408094:	ldr	w1, [x19, #12]
  408098:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40809c:	add	x0, x0, #0x3dc
  4080a0:	bl	401750 <printf@plt>
  4080a4:	ldr	x8, [x19, #32]
  4080a8:	ldr	w1, [x19, #12]
  4080ac:	mov	x0, x21
  4080b0:	ldr	w2, [x8, #12]
  4080b4:	bl	401750 <printf@plt>
  4080b8:	ldr	x0, [x19, #32]
  4080bc:	ldr	x8, [x0]
  4080c0:	ldr	x8, [x8, #48]
  4080c4:	blr	x8
  4080c8:	mov	x0, x22
  4080cc:	bl	401750 <printf@plt>
  4080d0:	ldr	w8, [x19, #16]
  4080d4:	cbz	w8, 4080e8 <printf@plt+0x6998>
  4080d8:	ldr	w1, [x19, #12]
  4080dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4080e0:	add	x0, x0, #0x413
  4080e4:	bl	401750 <printf@plt>
  4080e8:	adrp	x21, 42c000 <_Znam@GLIBCXX_3.4>
  4080ec:	ldr	w1, [x21, #488]
  4080f0:	adrp	x20, 413000 <_ZdlPvm@@Base+0x2ca4>
  4080f4:	add	x20, x20, #0xacf
  4080f8:	mov	x0, x20
  4080fc:	bl	401750 <printf@plt>
  408100:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  408104:	ldr	w1, [x22, #524]
  408108:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40810c:	add	x0, x0, #0x7d2
  408110:	bl	401750 <printf@plt>
  408114:	adrp	x23, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408118:	ldr	w8, [x23, #3520]
  40811c:	adrp	x24, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408120:	ldr	x1, [x24, #3480]
  408124:	adrp	x9, 414000 <_ZdlPvm@@Base+0x3ca4>
  408128:	adrp	x10, 414000 <_ZdlPvm@@Base+0x3ca4>
  40812c:	add	x9, x9, #0x7db
  408130:	add	x10, x10, #0x7e0
  408134:	cmp	w8, #0x0
  408138:	csel	x0, x10, x9, eq  // eq = none
  40813c:	bl	401410 <fputs@plt>
  408140:	ldr	w8, [x21, #488]
  408144:	ldr	w1, [x19, #12]
  408148:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40814c:	add	x0, x0, #0x7e4
  408150:	lsl	w2, w8, #1
  408154:	bl	401750 <printf@plt>
  408158:	ldr	w8, [x23, #3520]
  40815c:	ldr	x1, [x24, #3480]
  408160:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5ca4>
  408164:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5ca4>
  408168:	add	x9, x9, #0x4ef
  40816c:	add	x10, x10, #0x4f9
  408170:	cmp	w8, #0x0
  408174:	csel	x0, x10, x9, eq  // eq = none
  408178:	bl	401410 <fputs@plt>
  40817c:	ldr	w1, [x22, #524]
  408180:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408184:	add	x0, x0, #0x7f2
  408188:	bl	401750 <printf@plt>
  40818c:	ldr	w1, [x21, #488]
  408190:	mov	x0, x20
  408194:	ldp	x20, x19, [sp, #48]
  408198:	ldp	x22, x21, [sp, #32]
  40819c:	ldp	x24, x23, [sp, #16]
  4081a0:	ldp	x29, x30, [sp], #64
  4081a4:	b	401750 <printf@plt>
  4081a8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4081ac:	add	x0, x0, #0x7fa
  4081b0:	bl	401750 <printf@plt>
  4081b4:	ldr	x0, [x19, #24]
  4081b8:	ldr	x8, [x0]
  4081bc:	ldr	x8, [x8, #48]
  4081c0:	blr	x8
  4081c4:	ldr	x0, [x19, #32]
  4081c8:	ldr	x8, [x0]
  4081cc:	ldr	x8, [x8, #48]
  4081d0:	blr	x8
  4081d4:	ldp	x20, x19, [sp, #48]
  4081d8:	ldp	x22, x21, [sp, #32]
  4081dc:	ldp	x24, x23, [sp, #16]
  4081e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4081e4:	add	x0, x0, #0x802
  4081e8:	ldp	x29, x30, [sp], #64
  4081ec:	b	401750 <printf@plt>
  4081f0:	ldp	x20, x19, [sp, #48]
  4081f4:	ldp	x22, x21, [sp, #32]
  4081f8:	ldp	x24, x23, [sp, #16]
  4081fc:	ldp	x29, x30, [sp], #64
  408200:	ret
  408204:	stp	x29, x30, [sp, #-32]!
  408208:	stp	x20, x19, [sp, #16]
  40820c:	mov	x29, sp
  408210:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408214:	ldr	x3, [x20, #3488]
  408218:	mov	x19, x0
  40821c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  408220:	add	x0, x0, #0xcc2
  408224:	mov	w1, #0x2                   	// #2
  408228:	mov	w2, #0x1                   	// #1
  40822c:	bl	4016e0 <fwrite@plt>
  408230:	ldr	x0, [x19, #24]
  408234:	ldr	x8, [x0]
  408238:	ldr	x8, [x8]
  40823c:	blr	x8
  408240:	ldr	w8, [x19, #16]
  408244:	ldr	x3, [x20, #3488]
  408248:	cbnz	w8, 40825c <printf@plt+0x6b0c>
  40824c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408250:	add	x0, x0, #0x81b
  408254:	mov	w1, #0xa                   	// #10
  408258:	b	408268 <printf@plt+0x6b18>
  40825c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408260:	add	x0, x0, #0x80b
  408264:	mov	w1, #0xf                   	// #15
  408268:	mov	w2, #0x1                   	// #1
  40826c:	bl	4016e0 <fwrite@plt>
  408270:	ldr	x0, [x19, #32]
  408274:	ldr	x8, [x0]
  408278:	ldr	x8, [x8]
  40827c:	blr	x8
  408280:	ldr	x3, [x20, #3488]
  408284:	ldp	x20, x19, [sp, #16]
  408288:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40828c:	add	x0, x0, #0x5a4
  408290:	mov	w1, #0x2                   	// #2
  408294:	mov	w2, #0x1                   	// #1
  408298:	ldp	x29, x30, [sp], #32
  40829c:	b	4016e0 <fwrite@plt>
  4082a0:	stp	x29, x30, [sp, #-32]!
  4082a4:	stp	x20, x19, [sp, #16]
  4082a8:	mov	x29, sp
  4082ac:	mov	x19, x0
  4082b0:	ldr	x0, [x0, #24]
  4082b4:	add	w20, w1, #0x1
  4082b8:	mov	w1, w20
  4082bc:	ldr	x8, [x0]
  4082c0:	ldr	x8, [x8, #112]
  4082c4:	blr	x8
  4082c8:	ldr	x0, [x19, #32]
  4082cc:	mov	w1, w20
  4082d0:	ldp	x20, x19, [sp, #16]
  4082d4:	ldr	x8, [x0]
  4082d8:	ldr	x2, [x8, #112]
  4082dc:	ldp	x29, x30, [sp], #32
  4082e0:	br	x2
  4082e4:	stp	x29, x30, [sp, #-48]!
  4082e8:	str	x21, [sp, #16]
  4082ec:	stp	x20, x19, [sp, #32]
  4082f0:	adrp	x20, 42c000 <_Znam@GLIBCXX_3.4>
  4082f4:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4082f8:	mov	x19, x0
  4082fc:	add	x20, x20, #0x4c8
  408300:	add	x21, x21, #0x7b8
  408304:	mov	x29, sp
  408308:	ldr	x0, [x20]
  40830c:	mov	x1, x19
  408310:	bl	401650 <strcmp@plt>
  408314:	cbz	w0, 40832c <printf@plt+0x6bdc>
  408318:	add	x20, x20, #0x10
  40831c:	cmp	x20, x21
  408320:	b.cc	408308 <printf@plt+0x6bb8>  // b.lo, b.ul, b.last
  408324:	mov	x0, xzr
  408328:	b	408330 <printf@plt+0x6be0>
  40832c:	ldr	x0, [x20, #8]
  408330:	ldp	x20, x19, [sp, #32]
  408334:	ldr	x21, [sp, #16]
  408338:	ldp	x29, x30, [sp], #48
  40833c:	ret
  408340:	str	xzr, [x0]
  408344:	ret
  408348:	stp	xzr, xzr, [x0]
  40834c:	ret
  408350:	stp	x29, x30, [sp, #-32]!
  408354:	stp	x20, x19, [sp, #16]
  408358:	mov	x29, sp
  40835c:	mov	w8, #0x11                  	// #17
  408360:	mov	x19, x0
  408364:	str	w8, [x0, #8]
  408368:	mov	w0, #0x110                 	// #272
  40836c:	bl	401400 <_Znam@plt>
  408370:	mov	w2, #0x110                 	// #272
  408374:	mov	w1, wzr
  408378:	mov	x20, x0
  40837c:	bl	4014e0 <memset@plt>
  408380:	str	x20, [x19]
  408384:	str	wzr, [x19, #12]
  408388:	ldp	x20, x19, [sp, #16]
  40838c:	ldp	x29, x30, [sp], #32
  408390:	ret
  408394:	stp	x29, x30, [sp, #-48]!
  408398:	stp	x20, x19, [sp, #32]
  40839c:	mov	x19, x0
  4083a0:	ldr	w8, [x0, #8]
  4083a4:	ldr	x0, [x0]
  4083a8:	str	x21, [sp, #16]
  4083ac:	mov	x29, sp
  4083b0:	cbz	w8, 4083dc <printf@plt+0x6c8c>
  4083b4:	mov	x20, xzr
  4083b8:	mov	x21, xzr
  4083bc:	ldr	x0, [x0, x20]
  4083c0:	bl	4014d0 <free@plt>
  4083c4:	ldr	w8, [x19, #8]
  4083c8:	ldr	x0, [x19]
  4083cc:	add	x21, x21, #0x1
  4083d0:	add	x20, x20, #0x10
  4083d4:	cmp	x21, x8
  4083d8:	b.cc	4083bc <printf@plt+0x6c6c>  // b.lo, b.ul, b.last
  4083dc:	cbz	x0, 4083f0 <printf@plt+0x6ca0>
  4083e0:	ldp	x20, x19, [sp, #32]
  4083e4:	ldr	x21, [sp, #16]
  4083e8:	ldp	x29, x30, [sp], #48
  4083ec:	b	401620 <_ZdaPv@plt>
  4083f0:	ldp	x20, x19, [sp, #32]
  4083f4:	ldr	x21, [sp, #16]
  4083f8:	ldp	x29, x30, [sp], #48
  4083fc:	ret
  408400:	stp	x29, x30, [sp, #-96]!
  408404:	stp	x28, x27, [sp, #16]
  408408:	stp	x26, x25, [sp, #32]
  40840c:	stp	x24, x23, [sp, #48]
  408410:	stp	x22, x21, [sp, #64]
  408414:	stp	x20, x19, [sp, #80]
  408418:	mov	x29, sp
  40841c:	mov	x19, x2
  408420:	mov	x21, x1
  408424:	mov	x20, x0
  408428:	cbnz	x1, 40843c <printf@plt+0x6cec>
  40842c:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  408430:	add	x1, x1, #0x543
  408434:	mov	w0, #0x1df                 	// #479
  408438:	bl	40ebbc <printf@plt+0xd46c>
  40843c:	mov	x0, x21
  408440:	bl	410368 <_ZdlPvm@@Base+0xc>
  408444:	ldr	w24, [x20, #8]
  408448:	ldr	x22, [x20]
  40844c:	mov	x23, x0
  408450:	udiv	x8, x0, x24
  408454:	msub	x27, x8, x24, x0
  408458:	lsl	x8, x27, #4
  40845c:	ldr	x25, [x22, x8]
  408460:	cbz	x25, 4084ac <printf@plt+0x6d5c>
  408464:	mov	x0, x25
  408468:	mov	x1, x21
  40846c:	bl	401650 <strcmp@plt>
  408470:	cbz	w0, 4084a0 <printf@plt+0x6d50>
  408474:	cmp	w27, #0x0
  408478:	csel	w8, w24, w27, eq  // eq = none
  40847c:	sub	w27, w8, #0x1
  408480:	lsl	x8, x27, #4
  408484:	ldr	x25, [x22, x8]
  408488:	cbz	x25, 4084ac <printf@plt+0x6d5c>
  40848c:	mov	x0, x25
  408490:	mov	x1, x21
  408494:	bl	401650 <strcmp@plt>
  408498:	cbnz	w0, 408474 <printf@plt+0x6d24>
  40849c:	mov	w27, w27
  4084a0:	add	x8, x22, x27, lsl #4
  4084a4:	str	x19, [x8, #8]
  4084a8:	b	4085f4 <printf@plt+0x6ea4>
  4084ac:	cbz	x19, 4085ac <printf@plt+0x6e5c>
  4084b0:	ldr	w8, [x20, #12]
  4084b4:	cmp	w24, w8, lsl #2
  4084b8:	b.hi	4085c0 <printf@plt+0x6e70>  // b.pmore
  4084bc:	mov	w0, w24
  4084c0:	bl	4103d4 <_ZdlPvm@@Base+0x78>
  4084c4:	mov	w28, w0
  4084c8:	lsl	x27, x28, #4
  4084cc:	mov	w25, w0
  4084d0:	str	w0, [x20, #8]
  4084d4:	mov	x0, x27
  4084d8:	bl	401400 <_Znam@plt>
  4084dc:	mov	x26, x0
  4084e0:	cbz	w25, 4084f4 <printf@plt+0x6da4>
  4084e4:	mov	x0, x26
  4084e8:	mov	w1, wzr
  4084ec:	mov	x2, x27
  4084f0:	bl	4014e0 <memset@plt>
  4084f4:	str	x26, [x20]
  4084f8:	cbz	w24, 408588 <printf@plt+0x6e38>
  4084fc:	mov	x25, xzr
  408500:	add	x26, x22, x25, lsl #4
  408504:	ldr	x0, [x26]
  408508:	cbz	x0, 408570 <printf@plt+0x6e20>
  40850c:	mov	x27, x26
  408510:	ldr	x8, [x27, #8]!
  408514:	cbz	x8, 40856c <printf@plt+0x6e1c>
  408518:	bl	410368 <_ZdlPvm@@Base+0xc>
  40851c:	ldr	w10, [x20, #8]
  408520:	ldr	x8, [x20]
  408524:	udiv	x9, x0, x10
  408528:	msub	x9, x9, x10, x0
  40852c:	add	x11, x8, x9, lsl #4
  408530:	ldr	x12, [x11]
  408534:	cbz	x12, 408554 <printf@plt+0x6e04>
  408538:	cmp	w9, #0x0
  40853c:	csel	w9, w10, w9, eq  // eq = none
  408540:	sub	w9, w9, #0x1
  408544:	add	x11, x8, w9, uxtw #4
  408548:	ldr	x12, [x11]
  40854c:	cbnz	x12, 408538 <printf@plt+0x6de8>
  408550:	mov	w9, w9
  408554:	ldr	x10, [x26]
  408558:	add	x8, x8, x9, lsl #4
  40855c:	str	x10, [x11]
  408560:	ldr	x10, [x27]
  408564:	str	x10, [x8, #8]
  408568:	b	408570 <printf@plt+0x6e20>
  40856c:	bl	4014d0 <free@plt>
  408570:	add	x25, x25, #0x1
  408574:	cmp	x25, x24
  408578:	b.ne	408500 <printf@plt+0x6db0>  // b.any
  40857c:	ldr	w28, [x20, #8]
  408580:	ldr	x26, [x20]
  408584:	mov	w25, w28
  408588:	udiv	x8, x23, x28
  40858c:	msub	x27, x8, x28, x23
  408590:	lsl	x8, x27, #4
  408594:	ldr	x8, [x26, x8]
  408598:	cbz	x8, 4085b4 <printf@plt+0x6e64>
  40859c:	cmp	w27, #0x0
  4085a0:	csel	w8, w25, w27, eq  // eq = none
  4085a4:	sub	w27, w8, #0x1
  4085a8:	b	408590 <printf@plt+0x6e40>
  4085ac:	mov	x25, xzr
  4085b0:	b	4085f4 <printf@plt+0x6ea4>
  4085b4:	cbz	x22, 4085c0 <printf@plt+0x6e70>
  4085b8:	mov	x0, x22
  4085bc:	bl	401620 <_ZdaPv@plt>
  4085c0:	mov	x0, x21
  4085c4:	bl	401450 <strlen@plt>
  4085c8:	add	x0, x0, #0x1
  4085cc:	bl	401670 <malloc@plt>
  4085d0:	mov	x1, x21
  4085d4:	mov	x25, x0
  4085d8:	bl	401520 <strcpy@plt>
  4085dc:	ldr	x8, [x20]
  4085e0:	add	x8, x8, w27, uxtw #4
  4085e4:	stp	x0, x19, [x8]
  4085e8:	ldr	w8, [x20, #12]
  4085ec:	add	w8, w8, #0x1
  4085f0:	str	w8, [x20, #12]
  4085f4:	mov	x0, x25
  4085f8:	ldp	x20, x19, [sp, #80]
  4085fc:	ldp	x22, x21, [sp, #64]
  408600:	ldp	x24, x23, [sp, #48]
  408604:	ldp	x26, x25, [sp, #32]
  408608:	ldp	x28, x27, [sp, #16]
  40860c:	ldp	x29, x30, [sp], #96
  408610:	ret
  408614:	stp	x29, x30, [sp, #-48]!
  408618:	stp	x22, x21, [sp, #16]
  40861c:	stp	x20, x19, [sp, #32]
  408620:	mov	x29, sp
  408624:	mov	x19, x1
  408628:	mov	x20, x0
  40862c:	cbnz	x1, 408640 <printf@plt+0x6ef0>
  408630:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  408634:	add	x1, x1, #0x543
  408638:	mov	w0, #0x1df                 	// #479
  40863c:	bl	40ebbc <printf@plt+0xd46c>
  408640:	mov	x0, x19
  408644:	bl	410368 <_ZdlPvm@@Base+0xc>
  408648:	ldr	w22, [x20, #8]
  40864c:	ldr	x20, [x20]
  408650:	udiv	x8, x0, x22
  408654:	msub	x21, x8, x22, x0
  408658:	lsl	x8, x21, #4
  40865c:	ldr	x0, [x20, x8]
  408660:	cbz	x0, 4086a0 <printf@plt+0x6f50>
  408664:	mov	x1, x19
  408668:	bl	401650 <strcmp@plt>
  40866c:	cbz	w0, 408698 <printf@plt+0x6f48>
  408670:	cmp	w21, #0x0
  408674:	csel	w8, w22, w21, eq  // eq = none
  408678:	sub	w21, w8, #0x1
  40867c:	lsl	x8, x21, #4
  408680:	ldr	x0, [x20, x8]
  408684:	cbz	x0, 4086a0 <printf@plt+0x6f50>
  408688:	mov	x1, x19
  40868c:	bl	401650 <strcmp@plt>
  408690:	cbnz	w0, 408670 <printf@plt+0x6f20>
  408694:	mov	w21, w21
  408698:	add	x8, x20, x21, lsl #4
  40869c:	ldr	x0, [x8, #8]
  4086a0:	ldp	x20, x19, [sp, #32]
  4086a4:	ldp	x22, x21, [sp, #16]
  4086a8:	ldp	x29, x30, [sp], #48
  4086ac:	ret
  4086b0:	stp	x29, x30, [sp, #-80]!
  4086b4:	str	x25, [sp, #16]
  4086b8:	stp	x24, x23, [sp, #32]
  4086bc:	stp	x22, x21, [sp, #48]
  4086c0:	stp	x20, x19, [sp, #64]
  4086c4:	mov	x29, sp
  4086c8:	ldr	x21, [x1]
  4086cc:	mov	x19, x1
  4086d0:	mov	x20, x0
  4086d4:	cbnz	x21, 4086e8 <printf@plt+0x6f98>
  4086d8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  4086dc:	add	x1, x1, #0x543
  4086e0:	mov	w0, #0x1df                 	// #479
  4086e4:	bl	40ebbc <printf@plt+0xd46c>
  4086e8:	mov	x0, x21
  4086ec:	bl	410368 <_ZdlPvm@@Base+0xc>
  4086f0:	ldr	w24, [x20, #8]
  4086f4:	ldr	x25, [x20]
  4086f8:	udiv	x8, x0, x24
  4086fc:	msub	x23, x8, x24, x0
  408700:	lsl	x8, x23, #4
  408704:	ldr	x22, [x25, x8]
  408708:	cbz	x22, 40875c <printf@plt+0x700c>
  40870c:	mov	x0, x22
  408710:	mov	x1, x21
  408714:	bl	401650 <strcmp@plt>
  408718:	cbz	w0, 408748 <printf@plt+0x6ff8>
  40871c:	cmp	w23, #0x0
  408720:	csel	w8, w24, w23, eq  // eq = none
  408724:	sub	w23, w8, #0x1
  408728:	lsl	x8, x23, #4
  40872c:	ldr	x22, [x25, x8]
  408730:	cbz	x22, 40875c <printf@plt+0x700c>
  408734:	mov	x0, x22
  408738:	mov	x1, x21
  40873c:	bl	401650 <strcmp@plt>
  408740:	cbnz	w0, 40871c <printf@plt+0x6fcc>
  408744:	mov	w23, w23
  408748:	str	x22, [x19]
  40874c:	ldr	x8, [x20]
  408750:	add	x8, x8, x23, lsl #4
  408754:	ldr	x0, [x8, #8]
  408758:	b	408760 <printf@plt+0x7010>
  40875c:	mov	x0, xzr
  408760:	ldp	x20, x19, [sp, #64]
  408764:	ldp	x22, x21, [sp, #48]
  408768:	ldp	x24, x23, [sp, #32]
  40876c:	ldr	x25, [sp, #16]
  408770:	ldp	x29, x30, [sp], #80
  408774:	ret
  408778:	str	x1, [x0]
  40877c:	str	wzr, [x0, #8]
  408780:	ret
  408784:	ldr	x10, [x0]
  408788:	ldr	w8, [x0, #8]
  40878c:	ldr	w9, [x10, #8]
  408790:	cmp	w8, w9
  408794:	b.cs	4087bc <printf@plt+0x706c>  // b.hs, b.nlast
  408798:	ldr	x10, [x10]
  40879c:	add	x11, x10, x8, lsl #4
  4087a0:	ldr	x12, [x11]
  4087a4:	cbnz	x12, 4087c4 <printf@plt+0x7074>
  4087a8:	add	x8, x8, #0x1
  4087ac:	cmp	w9, w8
  4087b0:	add	x11, x11, #0x10
  4087b4:	str	w8, [x0, #8]
  4087b8:	b.ne	4087a0 <printf@plt+0x7050>  // b.any
  4087bc:	mov	w0, wzr
  4087c0:	ret
  4087c4:	str	x12, [x1]
  4087c8:	add	x9, x10, w8, uxtw #4
  4087cc:	ldr	x9, [x9, #8]
  4087d0:	add	w8, w8, #0x1
  4087d4:	str	x9, [x2]
  4087d8:	str	w8, [x0, #8]
  4087dc:	mov	w0, #0x1                   	// #1
  4087e0:	ret
  4087e4:	stp	x29, x30, [sp, #-32]!
  4087e8:	stp	x20, x19, [sp, #16]
  4087ec:	mov	x29, sp
  4087f0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  4087f4:	add	x0, x0, #0xd33
  4087f8:	mov	w1, #0x2                   	// #2
  4087fc:	mov	w2, #0xffffffff            	// #-1
  408800:	mov	w19, #0x2                   	// #2
  408804:	bl	4088dc <printf@plt+0x718c>
  408808:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40880c:	add	x0, x0, #0xd0d
  408810:	mov	w1, #0x2                   	// #2
  408814:	mov	w2, #0xffffffff            	// #-1
  408818:	bl	4088dc <printf@plt+0x718c>
  40881c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  408820:	add	x0, x0, #0xc8a
  408824:	mov	w1, #0x3                   	// #3
  408828:	mov	w2, #0xffffffff            	// #-1
  40882c:	mov	w20, #0x3                   	// #3
  408830:	bl	4088dc <printf@plt+0x718c>
  408834:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408838:	add	x0, x0, #0x3ff
  40883c:	mov	w1, #0x3                   	// #3
  408840:	mov	w2, #0xffffffff            	// #-1
  408844:	bl	4088dc <printf@plt+0x718c>
  408848:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40884c:	add	x0, x0, #0x402
  408850:	mov	w1, #0x3                   	// #3
  408854:	mov	w2, #0xffffffff            	// #-1
  408858:	bl	4088dc <printf@plt+0x718c>
  40885c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408860:	add	x9, x9, #0xea8
  408864:	mov	w10, #0x5                   	// #5
  408868:	str	w10, [x9, #996]
  40886c:	str	w10, [x9, #324]
  408870:	str	w10, [x9, #740]
  408874:	mov	w10, #0x4                   	// #4
  408878:	str	w10, [x9, #980]
  40887c:	str	w10, [x9, #316]
  408880:	str	w10, [x9, #724]
  408884:	mov	w10, #0x6                   	// #6
  408888:	str	w10, [x9, #348]
  40888c:	str	w10, [x9, #468]
  408890:	str	w10, [x9, #460]
  408894:	str	w10, [x9, #364]
  408898:	adrp	x10, 430000 <stderr@@GLIBC_2.17+0x2260>
  40889c:	mov	x8, xzr
  4088a0:	add	x10, x10, #0x6d4
  4088a4:	mov	w11, #0x1                   	// #1
  4088a8:	str	w20, [x9, #492]
  4088ac:	str	w20, [x9, #476]
  4088b0:	str	w19, [x9, #332]
  4088b4:	ldrb	w12, [x10, x8]
  4088b8:	cbz	w12, 4088c0 <printf@plt+0x7170>
  4088bc:	str	w11, [x9]
  4088c0:	add	x8, x8, #0x1
  4088c4:	cmp	x8, #0x100
  4088c8:	add	x9, x9, #0x8
  4088cc:	b.ne	4088b4 <printf@plt+0x7164>  // b.any
  4088d0:	ldp	x20, x19, [sp, #16]
  4088d4:	ldp	x29, x30, [sp], #32
  4088d8:	ret
  4088dc:	stp	x29, x30, [sp, #-48]!
  4088e0:	stp	x22, x21, [sp, #16]
  4088e4:	stp	x20, x19, [sp, #32]
  4088e8:	mov	x29, sp
  4088ec:	mov	x22, x0
  4088f0:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  4088f4:	mov	w20, w1
  4088f8:	add	x0, x0, #0x6a8
  4088fc:	mov	x1, x22
  408900:	mov	w19, w2
  408904:	bl	408614 <printf@plt+0x6ec4>
  408908:	mov	x21, x0
  40890c:	cbz	x0, 408930 <printf@plt+0x71e0>
  408910:	tbnz	w20, #31, 408918 <printf@plt+0x71c8>
  408914:	str	w20, [x21]
  408918:	tbnz	w19, #31, 408920 <printf@plt+0x71d0>
  40891c:	str	w19, [x21, #4]
  408920:	ldp	x20, x19, [sp, #32]
  408924:	ldp	x22, x21, [sp, #16]
  408928:	ldp	x29, x30, [sp], #48
  40892c:	ret
  408930:	mov	w0, #0x8                   	// #8
  408934:	bl	401400 <_Znam@plt>
  408938:	mov	x21, x0
  40893c:	str	xzr, [x0]
  408940:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  408944:	add	x0, x0, #0x6a8
  408948:	mov	x1, x22
  40894c:	mov	x2, x21
  408950:	bl	408400 <printf@plt+0x6cb0>
  408954:	tbz	w20, #31, 408914 <printf@plt+0x71c4>
  408958:	b	408918 <printf@plt+0x71c8>
  40895c:	sub	sp, sp, #0x30
  408960:	stp	x29, x30, [sp, #16]
  408964:	stp	x20, x19, [sp, #32]
  408968:	add	x29, sp, #0x10
  40896c:	mov	x20, x0
  408970:	mov	x0, x1
  408974:	mov	x19, x1
  408978:	bl	4089c8 <printf@plt+0x7278>
  40897c:	tbnz	w0, #31, 408988 <printf@plt+0x7238>
  408980:	str	w0, [x20, #8]
  408984:	b	4089b0 <printf@plt+0x7260>
  408988:	mov	x0, sp
  40898c:	mov	x1, x19
  408990:	bl	40eefc <printf@plt+0xd7ac>
  408994:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  408998:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40899c:	add	x2, x2, #0x1e0
  4089a0:	add	x0, x0, #0x55c
  4089a4:	mov	x1, sp
  4089a8:	mov	x3, x2
  4089ac:	bl	40f14c <printf@plt+0xd9fc>
  4089b0:	mov	x0, x19
  4089b4:	bl	4014d0 <free@plt>
  4089b8:	ldp	x20, x19, [sp, #32]
  4089bc:	ldp	x29, x30, [sp, #16]
  4089c0:	add	sp, sp, #0x30
  4089c4:	ret
  4089c8:	stp	x29, x30, [sp, #-48]!
  4089cc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089d0:	ldr	x8, [x8, #1976]
  4089d4:	str	x21, [sp, #16]
  4089d8:	stp	x20, x19, [sp, #32]
  4089dc:	mov	x29, sp
  4089e0:	cbz	x8, 408a14 <printf@plt+0x72c4>
  4089e4:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4089e8:	mov	x20, x0
  4089ec:	mov	x19, xzr
  4089f0:	add	x21, x21, #0x7b8
  4089f4:	mov	x0, x8
  4089f8:	mov	x1, x20
  4089fc:	bl	401650 <strcmp@plt>
  408a00:	cbz	w0, 408a18 <printf@plt+0x72c8>
  408a04:	add	x8, x21, x19, lsl #3
  408a08:	ldr	x8, [x8, #8]
  408a0c:	add	x19, x19, #0x1
  408a10:	cbnz	x8, 4089f4 <printf@plt+0x72a4>
  408a14:	mov	w19, #0xffffffff            	// #-1
  408a18:	mov	w0, w19
  408a1c:	ldp	x20, x19, [sp, #32]
  408a20:	ldr	x21, [sp, #16]
  408a24:	ldp	x29, x30, [sp], #48
  408a28:	ret
  408a2c:	stp	x29, x30, [sp, #-32]!
  408a30:	stp	x20, x19, [sp, #16]
  408a34:	mov	x29, sp
  408a38:	mov	w19, w1
  408a3c:	mov	x20, x0
  408a40:	bl	405ce8 <printf@plt+0x4598>
  408a44:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  408a48:	add	x8, x8, #0x858
  408a4c:	and	x9, x19, #0xff
  408a50:	str	x8, [x20]
  408a54:	lsl	x8, x9, #3
  408a58:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408a5c:	strb	w19, [x20, #16]
  408a60:	sturh	wzr, [x20, #17]
  408a64:	add	x9, x9, #0xea4
  408a68:	ldr	w8, [x9, x8]
  408a6c:	str	w8, [x20, #8]
  408a70:	ldp	x20, x19, [sp, #16]
  408a74:	ldp	x29, x30, [sp], #32
  408a78:	ret
  408a7c:	tbnz	w1, #0, 408a88 <printf@plt+0x7338>
  408a80:	tbnz	w1, #1, 408a94 <printf@plt+0x7344>
  408a84:	ret
  408a88:	mov	w8, #0x1                   	// #1
  408a8c:	strb	w8, [x0, #18]
  408a90:	tbz	w1, #1, 408a84 <printf@plt+0x7334>
  408a94:	mov	w8, #0x1                   	// #1
  408a98:	strb	w8, [x0, #17]
  408a9c:	ret
  408aa0:	stp	x29, x30, [sp, #-48]!
  408aa4:	stp	x20, x19, [sp, #32]
  408aa8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408aac:	ldr	w8, [x8, #3544]
  408ab0:	mov	x19, x0
  408ab4:	str	x21, [sp, #16]
  408ab8:	mov	x29, sp
  408abc:	cmp	w8, #0x1
  408ac0:	b.eq	408b34 <printf@plt+0x73e4>  // b.none
  408ac4:	cbnz	w8, 408b9c <printf@plt+0x744c>
  408ac8:	ldrb	w8, [x19, #16]
  408acc:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408ad0:	add	x9, x9, #0xea4
  408ad4:	add	x8, x9, x8, lsl #3
  408ad8:	ldr	w20, [x8, #4]
  408adc:	cmp	w20, #0x1
  408ae0:	b.eq	408af8 <printf@plt+0x73a8>  // b.none
  408ae4:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408ae8:	ldr	x1, [x8, #3688]
  408aec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  408af0:	add	x0, x0, #0x84b
  408af4:	bl	401750 <printf@plt>
  408af8:	ldrb	w8, [x19, #18]
  408afc:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408b00:	cbnz	w8, 408b14 <printf@plt+0x73c4>
  408b04:	ldr	x1, [x21, #3480]
  408b08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b0c:	add	x0, x0, #0x573
  408b10:	bl	401410 <fputs@plt>
  408b14:	ldrb	w0, [x19, #16]
  408b18:	cmp	w0, #0x5c
  408b1c:	b.ne	408b50 <printf@plt+0x7400>  // b.any
  408b20:	ldr	x1, [x21, #3480]
  408b24:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b28:	add	x0, x0, #0x576
  408b2c:	bl	401410 <fputs@plt>
  408b30:	b	408b54 <printf@plt+0x7404>
  408b34:	ldrb	w8, [x19, #16]
  408b38:	sub	w9, w8, #0x30
  408b3c:	cmp	w9, #0xa
  408b40:	b.cs	408bac <printf@plt+0x745c>  // b.hs, b.nlast
  408b44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b48:	add	x0, x0, #0x580
  408b4c:	b	408bd4 <printf@plt+0x7484>
  408b50:	bl	401550 <putchar@plt>
  408b54:	ldrb	w8, [x19, #17]
  408b58:	ldr	x1, [x21, #3480]
  408b5c:	adrp	x9, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b60:	adrp	x10, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b64:	add	x9, x9, #0x579
  408b68:	add	x10, x10, #0x5b2
  408b6c:	cmp	w8, #0x0
  408b70:	csel	x0, x10, x9, eq  // eq = none
  408b74:	bl	401410 <fputs@plt>
  408b78:	cmp	w20, #0x1
  408b7c:	b.eq	408b9c <printf@plt+0x744c>  // b.none
  408b80:	ldr	x1, [x21, #3480]
  408b84:	ldp	x20, x19, [sp, #32]
  408b88:	ldr	x21, [sp, #16]
  408b8c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408b90:	add	x0, x0, #0x57c
  408b94:	ldp	x29, x30, [sp], #48
  408b98:	b	401410 <fputs@plt>
  408b9c:	ldp	x20, x19, [sp, #32]
  408ba0:	ldr	x21, [sp, #16]
  408ba4:	ldp	x29, x30, [sp], #48
  408ba8:	ret
  408bac:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408bb0:	lsl	x8, x8, #3
  408bb4:	add	x9, x9, #0xea4
  408bb8:	ldr	w8, [x9, x8]
  408bbc:	adrp	x9, 415000 <_ZdlPvm@@Base+0x4ca4>
  408bc0:	adrp	x10, 415000 <_ZdlPvm@@Base+0x4ca4>
  408bc4:	add	x9, x9, #0x585
  408bc8:	add	x10, x10, #0x58a
  408bcc:	cmp	w8, #0x0
  408bd0:	csel	x0, x10, x9, eq  // eq = none
  408bd4:	bl	401750 <printf@plt>
  408bd8:	ldrb	w0, [x19, #16]
  408bdc:	cmp	w0, #0x26
  408be0:	b.eq	408c00 <printf@plt+0x74b0>  // b.none
  408be4:	cmp	w0, #0x3e
  408be8:	b.eq	408c0c <printf@plt+0x74bc>  // b.none
  408bec:	cmp	w0, #0x3c
  408bf0:	b.ne	408c1c <printf@plt+0x74cc>  // b.any
  408bf4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408bf8:	add	x0, x0, #0x58f
  408bfc:	b	408c14 <printf@plt+0x74c4>
  408c00:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408c04:	add	x0, x0, #0x599
  408c08:	b	408c14 <printf@plt+0x74c4>
  408c0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408c10:	add	x0, x0, #0x594
  408c14:	bl	401750 <printf@plt>
  408c18:	b	408c20 <printf@plt+0x74d0>
  408c1c:	bl	401550 <putchar@plt>
  408c20:	ldrb	w8, [x19, #16]
  408c24:	sub	w9, w8, #0x30
  408c28:	cmp	w9, #0x9
  408c2c:	b.hi	408c3c <printf@plt+0x74ec>  // b.pmore
  408c30:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408c34:	add	x0, x0, #0x59f
  408c38:	b	408c64 <printf@plt+0x7514>
  408c3c:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408c40:	lsl	x8, x8, #3
  408c44:	add	x9, x9, #0xea4
  408c48:	ldr	w8, [x9, x8]
  408c4c:	cbz	w8, 408c5c <printf@plt+0x750c>
  408c50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  408c54:	add	x0, x0, #0x67f
  408c58:	b	408c64 <printf@plt+0x7514>
  408c5c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408c60:	add	x0, x0, #0x5a5
  408c64:	ldp	x20, x19, [sp, #32]
  408c68:	ldr	x21, [sp, #16]
  408c6c:	ldp	x29, x30, [sp], #48
  408c70:	b	401750 <printf@plt>
  408c74:	ldrb	w8, [x0, #16]
  408c78:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408c7c:	add	x9, x9, #0xea4
  408c80:	add	x8, x9, x8, lsl #3
  408c84:	ldr	w8, [x8, #4]
  408c88:	cmp	w8, #0x1
  408c8c:	cset	w0, eq  // eq = none
  408c90:	ret
  408c94:	ldrb	w8, [x0, #16]
  408c98:	adrp	x9, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408c9c:	add	x9, x9, #0xea4
  408ca0:	add	x8, x9, x8, lsl #3
  408ca4:	ldr	w8, [x8, #4]
  408ca8:	cmp	w8, #0x1
  408cac:	cset	w0, eq  // eq = none
  408cb0:	ret
  408cb4:	mov	w0, #0x1                   	// #1
  408cb8:	ret
  408cbc:	stp	x29, x30, [sp, #-32]!
  408cc0:	stp	x20, x19, [sp, #16]
  408cc4:	ldrb	w19, [x0, #16]
  408cc8:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ccc:	mov	x29, sp
  408cd0:	cmp	w19, #0x5c
  408cd4:	b.ne	408ce4 <printf@plt+0x7594>  // b.any
  408cd8:	ldr	x1, [x20, #3488]
  408cdc:	mov	w0, #0x5c                  	// #92
  408ce0:	bl	401470 <putc@plt>
  408ce4:	ldr	x1, [x20, #3488]
  408ce8:	mov	w0, w19
  408cec:	ldp	x20, x19, [sp, #16]
  408cf0:	ldp	x29, x30, [sp], #32
  408cf4:	b	401470 <putc@plt>
  408cf8:	stp	x29, x30, [sp, #-32]!
  408cfc:	stp	x20, x19, [sp, #16]
  408d00:	mov	x29, sp
  408d04:	mov	x20, x1
  408d08:	mov	x19, x0
  408d0c:	bl	405ce8 <printf@plt+0x4598>
  408d10:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  408d14:	add	x8, x8, #0x8e0
  408d18:	str	x8, [x19]
  408d1c:	mov	x0, x20
  408d20:	bl	411588 <_ZdlPvm@@Base+0x122c>
  408d24:	mov	x1, x0
  408d28:	str	x1, [x19, #16]
  408d2c:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  408d30:	add	x0, x0, #0x6a8
  408d34:	bl	408614 <printf@plt+0x6ec4>
  408d38:	cbz	x0, 408d44 <printf@plt+0x75f4>
  408d3c:	ldr	w8, [x0]
  408d40:	b	408d48 <printf@plt+0x75f8>
  408d44:	mov	w8, wzr
  408d48:	str	w8, [x19, #8]
  408d4c:	ldp	x20, x19, [sp, #16]
  408d50:	ldp	x29, x30, [sp], #32
  408d54:	ret
  408d58:	mov	x20, x0
  408d5c:	mov	x0, x19
  408d60:	bl	406844 <printf@plt+0x50f4>
  408d64:	mov	x0, x20
  408d68:	bl	4016f0 <_Unwind_Resume@plt>
  408d6c:	stp	x29, x30, [sp, #-32]!
  408d70:	str	x19, [sp, #16]
  408d74:	mov	x19, x0
  408d78:	ldr	x0, [x0, #16]
  408d7c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  408d80:	add	x8, x8, #0x8e0
  408d84:	mov	x29, sp
  408d88:	str	x8, [x19]
  408d8c:	bl	4014d0 <free@plt>
  408d90:	mov	x0, x19
  408d94:	ldr	x19, [sp, #16]
  408d98:	ldp	x29, x30, [sp], #32
  408d9c:	b	406844 <printf@plt+0x50f4>
  408da0:	stp	x29, x30, [sp, #-32]!
  408da4:	str	x19, [sp, #16]
  408da8:	mov	x19, x0
  408dac:	ldr	x0, [x0, #16]
  408db0:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  408db4:	add	x8, x8, #0x8e0
  408db8:	mov	x29, sp
  408dbc:	str	x8, [x19]
  408dc0:	bl	4014d0 <free@plt>
  408dc4:	mov	x0, x19
  408dc8:	bl	406844 <printf@plt+0x50f4>
  408dcc:	mov	x0, x19
  408dd0:	ldr	x19, [sp, #16]
  408dd4:	ldp	x29, x30, [sp], #32
  408dd8:	b	410350 <_ZdlPv@@Base>
  408ddc:	stp	x29, x30, [sp, #-48]!
  408de0:	str	x21, [sp, #16]
  408de4:	stp	x20, x19, [sp, #32]
  408de8:	mov	x29, sp
  408dec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408df0:	ldr	w8, [x8, #3544]
  408df4:	mov	x19, x0
  408df8:	cmp	w8, #0x1
  408dfc:	b.eq	408e34 <printf@plt+0x76e4>  // b.none
  408e00:	cbnz	w8, 408e68 <printf@plt+0x7718>
  408e04:	ldr	x1, [x19, #16]
  408e08:	adrp	x0, 430000 <stderr@@GLIBC_2.17+0x2260>
  408e0c:	add	x0, x0, #0x6a8
  408e10:	bl	408614 <printf@plt+0x6ec4>
  408e14:	cbz	x0, 408e78 <printf@plt+0x7728>
  408e18:	ldr	w8, [x0, #4]
  408e1c:	cmp	w8, #0x1
  408e20:	b.ne	408e78 <printf@plt+0x7728>  // b.any
  408e24:	ldr	x1, [x19, #16]
  408e28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408e2c:	add	x0, x0, #0x5ab
  408e30:	b	408ed4 <printf@plt+0x7784>
  408e34:	ldr	x19, [x19, #16]
  408e38:	adrp	x20, 42c000 <_Znam@GLIBCXX_3.4>
  408e3c:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408e40:	add	x20, x20, #0x4c8
  408e44:	add	x21, x21, #0x7b8
  408e48:	ldr	x0, [x20]
  408e4c:	mov	x1, x19
  408e50:	bl	401650 <strcmp@plt>
  408e54:	cbz	w0, 408eb4 <printf@plt+0x7764>
  408e58:	add	x20, x20, #0x10
  408e5c:	cmp	x20, x21
  408e60:	b.cc	408e48 <printf@plt+0x76f8>  // b.lo, b.ul, b.last
  408e64:	b	408ec8 <printf@plt+0x7778>
  408e68:	ldp	x20, x19, [sp, #32]
  408e6c:	ldr	x21, [sp, #16]
  408e70:	ldp	x29, x30, [sp], #48
  408e74:	ret
  408e78:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408e7c:	ldr	x1, [x8, #3688]
  408e80:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  408e84:	add	x0, x0, #0x84b
  408e88:	bl	401750 <printf@plt>
  408e8c:	ldr	x1, [x19, #16]
  408e90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408e94:	add	x0, x0, #0x5ab
  408e98:	bl	401750 <printf@plt>
  408e9c:	ldp	x20, x19, [sp, #32]
  408ea0:	ldr	x21, [sp, #16]
  408ea4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408ea8:	add	x0, x0, #0x57c
  408eac:	ldp	x29, x30, [sp], #48
  408eb0:	b	401750 <printf@plt>
  408eb4:	ldr	x1, [x20, #8]
  408eb8:	cbz	x1, 408ec8 <printf@plt+0x7778>
  408ebc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  408ec0:	add	x0, x0, #0xc99
  408ec4:	b	408ed4 <printf@plt+0x7784>
  408ec8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  408ecc:	add	x0, x0, #0x5b5
  408ed0:	mov	x1, x19
  408ed4:	ldp	x20, x19, [sp, #32]
  408ed8:	ldr	x21, [sp, #16]
  408edc:	ldp	x29, x30, [sp], #48
  408ee0:	b	401750 <printf@plt>
  408ee4:	mov	w0, #0x1                   	// #1
  408ee8:	ret
  408eec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408ef0:	ldr	x8, [x8, #3488]
  408ef4:	ldr	x2, [x0, #16]
  408ef8:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  408efc:	add	x1, x1, #0x5e8
  408f00:	mov	x0, x8
  408f04:	b	401460 <fprintf@plt>
  408f08:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  408f0c:	add	x8, x8, #0xea4
  408f10:	tbnz	w1, #31, 408f20 <printf@plt+0x77d0>
  408f14:	ldrb	w9, [x0, #16]
  408f18:	lsl	x9, x9, #3
  408f1c:	str	w1, [x8, x9]
  408f20:	tbnz	w2, #31, 408f30 <printf@plt+0x77e0>
  408f24:	ldrb	w9, [x0, #16]
  408f28:	add	x8, x8, x9, lsl #3
  408f2c:	str	w2, [x8, #4]
  408f30:	ret
  408f34:	ldr	x0, [x0, #16]
  408f38:	b	4088dc <printf@plt+0x718c>
  408f3c:	sub	sp, sp, #0x50
  408f40:	stp	x29, x30, [sp, #16]
  408f44:	str	x23, [sp, #32]
  408f48:	stp	x22, x21, [sp, #48]
  408f4c:	stp	x20, x19, [sp, #64]
  408f50:	add	x29, sp, #0x10
  408f54:	mov	x19, x1
  408f58:	mov	x20, x0
  408f5c:	cbnz	x1, 408f70 <printf@plt+0x7820>
  408f60:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  408f64:	add	x1, x1, #0x543
  408f68:	mov	w0, #0x2bb                 	// #699
  408f6c:	bl	40ebbc <printf@plt+0xd46c>
  408f70:	mov	x0, x20
  408f74:	bl	4089c8 <printf@plt+0x7278>
  408f78:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408f7c:	ldr	x8, [x8, #2056]
  408f80:	mov	w21, w0
  408f84:	cbz	x8, 408fb4 <printf@plt+0x7864>
  408f88:	adrp	x23, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  408f8c:	mov	x22, xzr
  408f90:	add	x23, x23, #0x808
  408f94:	mov	x0, x8
  408f98:	mov	x1, x20
  408f9c:	bl	401650 <strcmp@plt>
  408fa0:	cbz	w0, 408fb8 <printf@plt+0x7868>
  408fa4:	add	x8, x23, x22, lsl #3
  408fa8:	ldr	x8, [x8, #8]
  408fac:	add	x22, x22, #0x1
  408fb0:	cbnz	x8, 408f94 <printf@plt+0x7844>
  408fb4:	mov	w22, #0xffffffff            	// #-1
  408fb8:	tst	w22, w21
  408fbc:	b.lt	409008 <printf@plt+0x78b8>  // b.tstop
  408fc0:	mov	x0, x19
  408fc4:	bl	409054 <printf@plt+0x7904>
  408fc8:	ldr	x8, [x0]
  408fcc:	mov	w1, w21
  408fd0:	mov	w2, w22
  408fd4:	mov	x19, x0
  408fd8:	ldr	x8, [x8, #96]
  408fdc:	blr	x8
  408fe0:	cbz	x19, 40903c <printf@plt+0x78ec>
  408fe4:	ldr	x8, [x19]
  408fe8:	mov	x0, x19
  408fec:	ldp	x20, x19, [sp, #64]
  408ff0:	ldp	x22, x21, [sp, #48]
  408ff4:	ldr	x1, [x8, #16]
  408ff8:	ldr	x23, [sp, #32]
  408ffc:	ldp	x29, x30, [sp, #16]
  409000:	add	sp, sp, #0x50
  409004:	br	x1
  409008:	mov	x0, sp
  40900c:	mov	x1, x20
  409010:	bl	40eefc <printf@plt+0xd7ac>
  409014:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  409018:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40901c:	add	x2, x2, #0x1e0
  409020:	add	x0, x0, #0x5ee
  409024:	mov	x1, sp
  409028:	mov	x3, x2
  40902c:	bl	40f14c <printf@plt+0xd9fc>
  409030:	cbz	x19, 40903c <printf@plt+0x78ec>
  409034:	mov	x0, x19
  409038:	bl	401620 <_ZdaPv@plt>
  40903c:	ldp	x20, x19, [sp, #64]
  409040:	ldp	x22, x21, [sp, #48]
  409044:	ldr	x23, [sp, #32]
  409048:	ldp	x29, x30, [sp, #16]
  40904c:	add	sp, sp, #0x50
  409050:	ret
  409054:	sub	sp, sp, #0x70
  409058:	stp	x29, x30, [sp, #16]
  40905c:	stp	x28, x27, [sp, #32]
  409060:	stp	x26, x25, [sp, #48]
  409064:	stp	x24, x23, [sp, #64]
  409068:	stp	x22, x21, [sp, #80]
  40906c:	stp	x20, x19, [sp, #96]
  409070:	add	x29, sp, #0x10
  409074:	ldrb	w27, [x0]
  409078:	mov	x26, x0
  40907c:	cbz	w27, 409548 <printf@plt+0x7df8>
  409080:	adrp	x23, 414000 <_ZdlPvm@@Base+0x3ca4>
  409084:	adrp	x24, 42f000 <stderr@@GLIBC_2.17+0x1260>
  409088:	adrp	x28, 431000 <stderr@@GLIBC_2.17+0x3260>
  40908c:	mov	x21, xzr
  409090:	mov	x25, xzr
  409094:	add	x23, x23, #0x858
  409098:	add	x24, x24, #0xea4
  40909c:	add	x28, x28, #0x1e0
  4090a0:	mov	x22, x26
  4090a4:	and	w8, w27, #0xff
  4090a8:	cmp	w8, #0x3b
  4090ac:	add	x20, x22, #0x1
  4090b0:	b.le	4090e8 <printf@plt+0x7998>
  4090b4:	cmp	w8, #0x3d
  4090b8:	b.gt	40911c <printf@plt+0x79cc>
  4090bc:	cmp	w8, #0x3c
  4090c0:	b.eq	4091ec <printf@plt+0x7a9c>  // b.none
  4090c4:	cmp	w8, #0x3d
  4090c8:	b.ne	40925c <printf@plt+0x7b0c>  // b.any
  4090cc:	mov	w0, #0x18                  	// #24
  4090d0:	bl	4102ac <_Znwm@@Base>
  4090d4:	mov	x19, x0
  4090d8:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  4090dc:	add	x1, x1, #0xc8a
  4090e0:	bl	408cf8 <printf@plt+0x75a8>
  4090e4:	b	409288 <printf@plt+0x7b38>
  4090e8:	cmp	w8, #0x27
  4090ec:	b.eq	4091d0 <printf@plt+0x7a80>  // b.none
  4090f0:	cmp	w8, #0x2b
  4090f4:	b.eq	409214 <printf@plt+0x7ac4>  // b.none
  4090f8:	cmp	w8, #0x2d
  4090fc:	b.ne	40925c <printf@plt+0x7b0c>  // b.any
  409100:	mov	w0, #0x18                  	// #24
  409104:	bl	4102ac <_Znwm@@Base>
  409108:	mov	x19, x0
  40910c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  409110:	add	x1, x1, #0xd0d
  409114:	bl	408cf8 <printf@plt+0x75a8>
  409118:	b	409288 <printf@plt+0x7b38>
  40911c:	cmp	w8, #0x3e
  409120:	b.eq	409230 <printf@plt+0x7ae0>  // b.none
  409124:	cmp	w8, #0x5c
  409128:	b.ne	40925c <printf@plt+0x7b0c>  // b.any
  40912c:	ldrb	w8, [x20]
  409130:	cbz	w8, 4094d0 <printf@plt+0x7d80>
  409134:	sub	w9, w8, #0x5b
  409138:	cmp	w9, #0x13
  40913c:	add	x27, x22, #0x2
  409140:	b.hi	40932c <printf@plt+0x7bdc>  // b.pmore
  409144:	adrp	x12, 414000 <_ZdlPvm@@Base+0x3ca4>
  409148:	add	x12, x12, #0x832
  40914c:	adr	x10, 40915c <printf@plt+0x7a0c>
  409150:	ldrb	w11, [x12, x9]
  409154:	add	x10, x10, x11, lsl #2
  409158:	br	x10
  40915c:	ldrb	w8, [x27]
  409160:	cmp	w8, #0x5b
  409164:	b.eq	4093bc <printf@plt+0x7c6c>  // b.none
  409168:	cmp	w8, #0x28
  40916c:	b.ne	409190 <printf@plt+0x7a40>  // b.any
  409170:	mov	x9, x22
  409174:	ldrb	w8, [x9, #3]!
  409178:	add	x10, x22, #0x4
  40917c:	cmp	w8, #0x0
  409180:	mov	w8, #0x3                   	// #3
  409184:	cinc	x8, x8, ne  // ne = any
  409188:	ldrb	w8, [x22, x8]
  40918c:	csel	x27, x9, x10, eq  // eq = none
  409190:	cbz	w8, 4094f0 <printf@plt+0x7da0>
  409194:	add	x20, x27, #0x1
  409198:	sub	x19, x20, x22
  40919c:	add	x0, x19, #0x1
  4091a0:	bl	401400 <_Znam@plt>
  4091a4:	mov	x1, x22
  4091a8:	mov	x2, x19
  4091ac:	mov	x27, x0
  4091b0:	bl	401420 <memcpy@plt>
  4091b4:	mov	w0, #0x18                  	// #24
  4091b8:	strb	wzr, [x27, x19]
  4091bc:	bl	4102ac <_Znwm@@Base>
  4091c0:	mov	x19, x0
  4091c4:	mov	x1, x27
  4091c8:	bl	406524 <printf@plt+0x4dd4>
  4091cc:	b	409288 <printf@plt+0x7b38>
  4091d0:	mov	w0, #0x18                  	// #24
  4091d4:	bl	4102ac <_Znwm@@Base>
  4091d8:	mov	x19, x0
  4091dc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  4091e0:	add	x1, x1, #0xcbc
  4091e4:	bl	408cf8 <printf@plt+0x75a8>
  4091e8:	b	409288 <printf@plt+0x7b38>
  4091ec:	ldrb	w8, [x20]
  4091f0:	cmp	w8, #0x3d
  4091f4:	b.ne	40925c <printf@plt+0x7b0c>  // b.any
  4091f8:	mov	w0, #0x18                  	// #24
  4091fc:	bl	4102ac <_Znwm@@Base>
  409200:	mov	x19, x0
  409204:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  409208:	add	x1, x1, #0x3ff
  40920c:	bl	408cf8 <printf@plt+0x75a8>
  409210:	b	409254 <printf@plt+0x7b04>
  409214:	mov	w0, #0x18                  	// #24
  409218:	bl	4102ac <_Znwm@@Base>
  40921c:	mov	x19, x0
  409220:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  409224:	add	x1, x1, #0xd33
  409228:	bl	408cf8 <printf@plt+0x75a8>
  40922c:	b	409288 <printf@plt+0x7b38>
  409230:	ldrb	w8, [x20]
  409234:	cmp	w8, #0x3d
  409238:	b.ne	40925c <printf@plt+0x7b0c>  // b.any
  40923c:	mov	w0, #0x18                  	// #24
  409240:	bl	4102ac <_Znwm@@Base>
  409244:	mov	x19, x0
  409248:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  40924c:	add	x1, x1, #0x402
  409250:	bl	408cf8 <printf@plt+0x75a8>
  409254:	add	x20, x22, #0x2
  409258:	b	409288 <printf@plt+0x7b38>
  40925c:	mov	w0, #0x18                  	// #24
  409260:	bl	4102ac <_Znwm@@Base>
  409264:	mov	x19, x0
  409268:	bl	405ce8 <printf@plt+0x4598>
  40926c:	and	x8, x27, #0xff
  409270:	lsl	x8, x8, #3
  409274:	ldr	w8, [x24, x8]
  409278:	str	x23, [x19]
  40927c:	strb	w27, [x19, #16]
  409280:	sturh	wzr, [x19, #17]
  409284:	str	w8, [x19, #8]
  409288:	ldrb	w9, [x20]
  40928c:	cmp	x19, #0x0
  409290:	cset	w8, eq  // eq = none
  409294:	cmp	w9, #0x27
  409298:	b.ne	4092e4 <printf@plt+0x7b94>  // b.any
  40929c:	tbz	w8, #0, 4092b4 <printf@plt+0x7b64>
  4092a0:	mov	w0, #0x18                  	// #24
  4092a4:	bl	4102ac <_Znwm@@Base>
  4092a8:	mov	x19, x0
  4092ac:	mov	x1, xzr
  4092b0:	bl	406524 <printf@plt+0x4dd4>
  4092b4:	mov	w0, #0x20                  	// #32
  4092b8:	bl	4102ac <_Znwm@@Base>
  4092bc:	mov	x27, x0
  4092c0:	mov	x1, x19
  4092c4:	bl	409650 <printf@plt+0x7f00>
  4092c8:	ldrb	w9, [x20, #1]!
  4092cc:	mov	w8, wzr
  4092d0:	mov	x19, x27
  4092d4:	cmp	w9, #0x27
  4092d8:	b.eq	40929c <printf@plt+0x7b4c>  // b.none
  4092dc:	mov	x19, x27
  4092e0:	b	4092e8 <printf@plt+0x7b98>
  4092e4:	cbz	x19, 409310 <printf@plt+0x7bc0>
  4092e8:	cbnz	x21, 409304 <printf@plt+0x7bb4>
  4092ec:	cbz	x25, 409320 <printf@plt+0x7bd0>
  4092f0:	mov	w0, #0x38                  	// #56
  4092f4:	bl	4102ac <_Znwm@@Base>
  4092f8:	mov	x21, x0
  4092fc:	mov	x1, x25
  409300:	bl	40717c <printf@plt+0x5a2c>
  409304:	mov	x0, x21
  409308:	mov	x1, x19
  40930c:	bl	4070d8 <printf@plt+0x5988>
  409310:	ldrb	w27, [x20]
  409314:	mov	x22, x20
  409318:	cbnz	w27, 4090a4 <printf@plt+0x7954>
  40931c:	b	409534 <printf@plt+0x7de4>
  409320:	mov	x21, xzr
  409324:	mov	x25, x19
  409328:	b	409310 <printf@plt+0x7bc0>
  40932c:	sub	w9, w8, #0x27
  409330:	cmp	w9, #0x9
  409334:	b.hi	4093d8 <printf@plt+0x7c88>  // b.pmore
  409338:	adrp	x12, 414000 <_ZdlPvm@@Base+0x3ca4>
  40933c:	add	x12, x12, #0x828
  409340:	adr	x10, 40915c <printf@plt+0x7a0c>
  409344:	ldrb	w11, [x12, x9]
  409348:	add	x10, x10, x11, lsl #2
  40934c:	br	x10
  409350:	mov	w0, #0x18                  	// #24
  409354:	bl	4102ac <_Znwm@@Base>
  409358:	mov	x19, x0
  40935c:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  409360:	add	x1, x1, #0xbe1
  409364:	bl	408cf8 <printf@plt+0x75a8>
  409368:	b	40950c <printf@plt+0x7dbc>
  40936c:	mov	w0, #0x18                  	// #24
  409370:	bl	4102ac <_Znwm@@Base>
  409374:	mov	x19, x0
  409378:	bl	405ce8 <printf@plt+0x4598>
  40937c:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x2260>
  409380:	ldr	w8, [x8, #388]
  409384:	mov	w9, #0x5c                  	// #92
  409388:	str	x23, [x19]
  40938c:	strh	w9, [x19, #16]
  409390:	strb	wzr, [x19, #18]
  409394:	str	w8, [x19, #8]
  409398:	b	40950c <printf@plt+0x7dbc>
  40939c:	mov	w0, #0x18                  	// #24
  4093a0:	strb	w8, [sp, #8]
  4093a4:	strb	wzr, [sp, #9]
  4093a8:	bl	4102ac <_Znwm@@Base>
  4093ac:	mov	x19, x0
  4093b0:	add	x1, sp, #0x8
  4093b4:	bl	408cf8 <printf@plt+0x75a8>
  4093b8:	b	40950c <printf@plt+0x7dbc>
  4093bc:	add	x27, x22, #0x3
  4093c0:	ldrb	w8, [x27]
  4093c4:	cbz	w8, 409190 <printf@plt+0x7a40>
  4093c8:	cmp	w8, #0x5d
  4093cc:	b.eq	409190 <printf@plt+0x7a40>  // b.none
  4093d0:	add	x27, x27, #0x1
  4093d4:	b	4093c0 <printf@plt+0x7c70>
  4093d8:	cmp	w8, #0x7c
  4093dc:	b.ne	409414 <printf@plt+0x7cc4>  // b.any
  4093e0:	mov	w9, #0x5c                  	// #92
  4093e4:	mov	w0, #0x18                  	// #24
  4093e8:	strb	w9, [sp, #4]
  4093ec:	strb	w8, [sp, #5]
  4093f0:	strb	wzr, [sp, #6]
  4093f4:	bl	4102ac <_Znwm@@Base>
  4093f8:	mov	x19, x0
  4093fc:	add	x0, sp, #0x4
  409400:	bl	411588 <_ZdlPvm@@Base+0x122c>
  409404:	mov	x1, x0
  409408:	mov	x0, x19
  40940c:	bl	406524 <printf@plt+0x4dd4>
  409410:	b	40950c <printf@plt+0x7dbc>
  409414:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409418:	add	x0, x0, #0x688
  40941c:	mov	x1, x28
  409420:	mov	x2, x28
  409424:	mov	x3, x28
  409428:	bl	40360c <printf@plt+0x1ebc>
  40942c:	mov	w0, #0x18                  	// #24
  409430:	bl	4102ac <_Znwm@@Base>
  409434:	mov	x19, x0
  409438:	mov	x0, x22
  40943c:	bl	411588 <_ZdlPvm@@Base+0x122c>
  409440:	mov	x1, x0
  409444:	mov	x0, x19
  409448:	bl	406524 <printf@plt+0x4dd4>
  40944c:	mov	x0, x27
  409450:	bl	401450 <strlen@plt>
  409454:	add	x20, x27, x0
  409458:	b	409288 <printf@plt+0x7b38>
  40945c:	mov	x20, x27
  409460:	ldrb	w8, [x20]
  409464:	cbz	w8, 4094d0 <printf@plt+0x7d80>
  409468:	cmp	w8, #0x5d
  40946c:	b.eq	409514 <printf@plt+0x7dc4>  // b.none
  409470:	add	x20, x20, #0x1
  409474:	b	409460 <printf@plt+0x7d10>
  409478:	mov	w0, #0x18                  	// #24
  40947c:	bl	4102ac <_Znwm@@Base>
  409480:	mov	x19, x0
  409484:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  409488:	add	x1, x1, #0xddf
  40948c:	bl	408cf8 <printf@plt+0x75a8>
  409490:	b	40950c <printf@plt+0x7dbc>
  409494:	ldrb	w8, [x27]
  409498:	cbz	w8, 4094f0 <printf@plt+0x7da0>
  40949c:	sturb	w8, [x29, #-4]
  4094a0:	mov	x20, x22
  4094a4:	ldrb	w8, [x20, #3]!
  4094a8:	cbz	w8, 4094d0 <printf@plt+0x7d80>
  4094ac:	mov	w0, #0x18                  	// #24
  4094b0:	sturb	w8, [x29, #-3]
  4094b4:	sturb	wzr, [x29, #-2]
  4094b8:	bl	4102ac <_Znwm@@Base>
  4094bc:	mov	x19, x0
  4094c0:	sub	x1, x29, #0x4
  4094c4:	bl	408cf8 <printf@plt+0x75a8>
  4094c8:	add	x20, x22, #0x4
  4094cc:	b	409288 <printf@plt+0x7b38>
  4094d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  4094d4:	add	x0, x0, #0x67d
  4094d8:	mov	x1, x28
  4094dc:	mov	x2, x28
  4094e0:	mov	x3, x28
  4094e4:	bl	40360c <printf@plt+0x1ebc>
  4094e8:	mov	x19, xzr
  4094ec:	b	409288 <printf@plt+0x7b38>
  4094f0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  4094f4:	add	x0, x0, #0x67d
  4094f8:	mov	x1, x28
  4094fc:	mov	x2, x28
  409500:	mov	x3, x28
  409504:	bl	40360c <printf@plt+0x1ebc>
  409508:	mov	x19, xzr
  40950c:	mov	x20, x27
  409510:	b	409288 <printf@plt+0x7b38>
  409514:	mov	w0, #0x18                  	// #24
  409518:	strb	wzr, [x20]
  40951c:	bl	4102ac <_Znwm@@Base>
  409520:	mov	x19, x0
  409524:	mov	x1, x27
  409528:	bl	408cf8 <printf@plt+0x75a8>
  40952c:	add	x20, x20, #0x1
  409530:	b	409288 <printf@plt+0x7b38>
  409534:	mov	x0, x26
  409538:	bl	4014d0 <free@plt>
  40953c:	cbz	x21, 409568 <printf@plt+0x7e18>
  409540:	mov	x25, x21
  409544:	b	40956c <printf@plt+0x7e1c>
  409548:	mov	x0, x26
  40954c:	bl	4014d0 <free@plt>
  409550:	mov	w0, #0x18                  	// #24
  409554:	bl	4102ac <_Znwm@@Base>
  409558:	mov	x25, x0
  40955c:	mov	x1, xzr
  409560:	bl	406524 <printf@plt+0x4dd4>
  409564:	b	40956c <printf@plt+0x7e1c>
  409568:	cbz	x25, 409550 <printf@plt+0x7e00>
  40956c:	mov	x0, x25
  409570:	ldp	x20, x19, [sp, #96]
  409574:	ldp	x22, x21, [sp, #80]
  409578:	ldp	x24, x23, [sp, #64]
  40957c:	ldp	x26, x25, [sp, #48]
  409580:	ldp	x28, x27, [sp, #32]
  409584:	ldp	x29, x30, [sp, #16]
  409588:	add	sp, sp, #0x70
  40958c:	ret
  409590:	b	4095e8 <printf@plt+0x7e98>
  409594:	b	4095e8 <printf@plt+0x7e98>
  409598:	b	4095e8 <printf@plt+0x7e98>
  40959c:	b	4095e8 <printf@plt+0x7e98>
  4095a0:	b	4095e8 <printf@plt+0x7e98>
  4095a4:	b	4095e8 <printf@plt+0x7e98>
  4095a8:	b	4095e8 <printf@plt+0x7e98>
  4095ac:	b	4095e8 <printf@plt+0x7e98>
  4095b0:	mov	x20, x0
  4095b4:	mov	x0, x25
  4095b8:	b	4095fc <printf@plt+0x7eac>
  4095bc:	b	4095e8 <printf@plt+0x7e98>
  4095c0:	b	4095e8 <printf@plt+0x7e98>
  4095c4:	b	4095e8 <printf@plt+0x7e98>
  4095c8:	b	4095e8 <printf@plt+0x7e98>
  4095cc:	b	4095e8 <printf@plt+0x7e98>
  4095d0:	b	4095e8 <printf@plt+0x7e98>
  4095d4:	b	4095e8 <printf@plt+0x7e98>
  4095d8:	mov	x20, x0
  4095dc:	mov	x0, x21
  4095e0:	b	4095fc <printf@plt+0x7eac>
  4095e4:	b	4095e8 <printf@plt+0x7e98>
  4095e8:	mov	x20, x0
  4095ec:	mov	x0, x19
  4095f0:	b	4095fc <printf@plt+0x7eac>
  4095f4:	mov	x20, x0
  4095f8:	mov	x0, x27
  4095fc:	bl	410350 <_ZdlPv@@Base>
  409600:	mov	x0, x20
  409604:	bl	4016f0 <_Unwind_Resume@plt>
  409608:	stp	x29, x30, [sp, #-32]!
  40960c:	stp	x20, x19, [sp, #16]
  409610:	mov	x29, sp
  409614:	mov	x20, x0
  409618:	mov	w0, #0x20                  	// #32
  40961c:	bl	4102ac <_Znwm@@Base>
  409620:	mov	x19, x0
  409624:	mov	x1, x20
  409628:	bl	409650 <printf@plt+0x7f00>
  40962c:	mov	x0, x19
  409630:	ldp	x20, x19, [sp, #16]
  409634:	ldp	x29, x30, [sp], #32
  409638:	ret
  40963c:	mov	x20, x0
  409640:	mov	x0, x19
  409644:	bl	410350 <_ZdlPv@@Base>
  409648:	mov	x0, x20
  40964c:	bl	4016f0 <_Unwind_Resume@plt>
  409650:	stp	x29, x30, [sp, #-48]!
  409654:	str	x21, [sp, #16]
  409658:	stp	x20, x19, [sp, #32]
  40965c:	mov	x29, sp
  409660:	mov	x19, x0
  409664:	bl	406318 <printf@plt+0x4bc8>
  409668:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  40966c:	add	x8, x8, #0x968
  409670:	str	x8, [x19]
  409674:	mov	w0, #0x18                  	// #24
  409678:	bl	4102ac <_Znwm@@Base>
  40967c:	mov	x20, x0
  409680:	adrp	x1, 414000 <_ZdlPvm@@Base+0x3ca4>
  409684:	add	x1, x1, #0xcbc
  409688:	bl	408cf8 <printf@plt+0x75a8>
  40968c:	str	x20, [x19, #24]
  409690:	ldp	x20, x19, [sp, #32]
  409694:	ldr	x21, [sp, #16]
  409698:	ldp	x29, x30, [sp], #48
  40969c:	ret
  4096a0:	mov	x21, x0
  4096a4:	mov	x0, x20
  4096a8:	bl	410350 <_ZdlPv@@Base>
  4096ac:	b	4096b4 <printf@plt+0x7f64>
  4096b0:	mov	x21, x0
  4096b4:	mov	x0, x19
  4096b8:	bl	406348 <printf@plt+0x4bf8>
  4096bc:	mov	x0, x21
  4096c0:	bl	4016f0 <_Unwind_Resume@plt>
  4096c4:	stp	x29, x30, [sp, #-32]!
  4096c8:	str	x19, [sp, #16]
  4096cc:	mov	x19, x0
  4096d0:	ldr	x0, [x0, #24]
  4096d4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  4096d8:	add	x8, x8, #0x968
  4096dc:	mov	x29, sp
  4096e0:	str	x8, [x19]
  4096e4:	cbz	x0, 4096f4 <printf@plt+0x7fa4>
  4096e8:	ldr	x8, [x0]
  4096ec:	ldr	x8, [x8, #16]
  4096f0:	blr	x8
  4096f4:	mov	x0, x19
  4096f8:	ldr	x19, [sp, #16]
  4096fc:	ldp	x29, x30, [sp], #32
  409700:	b	406348 <printf@plt+0x4bf8>
  409704:	stp	x29, x30, [sp, #-32]!
  409708:	str	x19, [sp, #16]
  40970c:	mov	x19, x0
  409710:	ldr	x0, [x0, #24]
  409714:	adrp	x8, 414000 <_ZdlPvm@@Base+0x3ca4>
  409718:	add	x8, x8, #0x968
  40971c:	mov	x29, sp
  409720:	str	x8, [x19]
  409724:	cbz	x0, 409734 <printf@plt+0x7fe4>
  409728:	ldr	x8, [x0]
  40972c:	ldr	x8, [x8, #16]
  409730:	blr	x8
  409734:	mov	x0, x19
  409738:	bl	406348 <printf@plt+0x4bf8>
  40973c:	mov	x0, x19
  409740:	ldr	x19, [sp, #16]
  409744:	ldp	x29, x30, [sp], #32
  409748:	b	410350 <_ZdlPv@@Base>
  40974c:	stp	x29, x30, [sp, #-48]!
  409750:	str	x21, [sp, #16]
  409754:	stp	x20, x19, [sp, #32]
  409758:	mov	x29, sp
  40975c:	mov	x19, x0
  409760:	ldr	x0, [x0, #16]
  409764:	mov	w20, w1
  409768:	ldr	x8, [x0]
  40976c:	ldr	x8, [x8, #24]
  409770:	blr	x8
  409774:	ldr	x8, [x19, #24]
  409778:	mov	w21, w0
  40977c:	mov	w1, w20
  409780:	ldr	x9, [x8]
  409784:	mov	x0, x8
  409788:	ldr	x9, [x9, #24]
  40978c:	blr	x9
  409790:	ldp	x8, x9, [x19, #16]
  409794:	ldr	w1, [x19, #12]
  409798:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40979c:	add	x0, x0, #0x606
  4097a0:	ldr	w2, [x8, #12]
  4097a4:	ldr	w3, [x9, #12]
  4097a8:	bl	401750 <printf@plt>
  4097ac:	ldp	x8, x9, [x19, #16]
  4097b0:	ldr	w1, [x19, #12]
  4097b4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  4097b8:	add	x0, x0, #0x623
  4097bc:	ldr	w2, [x8, #12]
  4097c0:	ldr	w3, [x9, #12]
  4097c4:	bl	401750 <printf@plt>
  4097c8:	ldp	x8, x9, [x19, #16]
  4097cc:	ldr	w1, [x19, #12]
  4097d0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  4097d4:	add	x0, x0, #0x640
  4097d8:	ldr	w2, [x8, #12]
  4097dc:	ldr	w3, [x9, #12]
  4097e0:	bl	401750 <printf@plt>
  4097e4:	mov	w0, w21
  4097e8:	ldp	x20, x19, [sp, #32]
  4097ec:	ldr	x21, [sp, #16]
  4097f0:	ldp	x29, x30, [sp], #48
  4097f4:	ret
  4097f8:	stp	x29, x30, [sp, #-32]!
  4097fc:	str	x19, [sp, #16]
  409800:	mov	x29, sp
  409804:	mov	x19, x0
  409808:	ldr	x0, [x0, #16]
  40980c:	ldr	x8, [x0]
  409810:	ldr	x8, [x8, #32]
  409814:	blr	x8
  409818:	ldp	x9, x8, [x19, #16]
  40981c:	ldr	w1, [x19, #12]
  409820:	ldr	x19, [sp, #16]
  409824:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409828:	ldr	w2, [x8, #12]
  40982c:	ldr	w3, [x9, #12]
  409830:	add	x0, x0, #0x65d
  409834:	ldp	x29, x30, [sp], #32
  409838:	b	401750 <printf@plt>
  40983c:	stp	x29, x30, [sp, #-32]!
  409840:	str	x19, [sp, #16]
  409844:	mov	x29, sp
  409848:	mov	x19, x0
  40984c:	ldr	x0, [x0, #16]
  409850:	ldr	x8, [x0]
  409854:	ldr	x8, [x8, #48]
  409858:	blr	x8
  40985c:	ldr	x0, [x19, #24]
  409860:	ldr	x19, [sp, #16]
  409864:	ldr	x8, [x0]
  409868:	ldr	x1, [x8, #48]
  40986c:	ldp	x29, x30, [sp], #32
  409870:	br	x1
  409874:	stp	x29, x30, [sp, #-48]!
  409878:	str	x21, [sp, #16]
  40987c:	stp	x20, x19, [sp, #32]
  409880:	mov	x29, sp
  409884:	mov	x20, x0
  409888:	ldr	x0, [x0, #16]
  40988c:	mov	w19, w2
  409890:	mov	w21, w1
  409894:	ldr	x8, [x0]
  409898:	ldr	x8, [x8, #96]
  40989c:	blr	x8
  4098a0:	ldr	x0, [x20, #24]
  4098a4:	mov	w1, w21
  4098a8:	mov	w2, w19
  4098ac:	ldp	x20, x19, [sp, #32]
  4098b0:	ldr	x8, [x0]
  4098b4:	ldr	x21, [sp, #16]
  4098b8:	ldr	x3, [x8, #96]
  4098bc:	ldp	x29, x30, [sp], #48
  4098c0:	br	x3
  4098c4:	stp	x29, x30, [sp, #-16]!
  4098c8:	mov	x29, sp
  4098cc:	ldr	x0, [x0, #16]
  4098d0:	ldr	x8, [x0]
  4098d4:	ldr	x8, [x8]
  4098d8:	blr	x8
  4098dc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  4098e0:	ldr	x1, [x8, #3488]
  4098e4:	mov	w0, #0x27                  	// #39
  4098e8:	ldp	x29, x30, [sp], #16
  4098ec:	b	401470 <putc@plt>
  4098f0:	stp	x29, x30, [sp, #-32]!
  4098f4:	str	x19, [sp, #16]
  4098f8:	mov	x29, sp
  4098fc:	mov	x19, x0
  409900:	bl	406844 <printf@plt+0x50f4>
  409904:	mov	x0, x19
  409908:	ldr	x19, [sp, #16]
  40990c:	ldp	x29, x30, [sp], #32
  409910:	b	410350 <_ZdlPv@@Base>
  409914:	stp	x29, x30, [sp, #-48]!
  409918:	stp	x22, x21, [sp, #16]
  40991c:	stp	x20, x19, [sp, #32]
  409920:	mov	x29, sp
  409924:	ldr	x8, [x0]
  409928:	mov	x19, x2
  40992c:	mov	x21, x0
  409930:	mov	x20, x1
  409934:	ldr	x8, [x8, #56]
  409938:	blr	x8
  40993c:	cbz	x0, 409974 <printf@plt+0x8224>
  409940:	ldr	x8, [x0, #32]
  409944:	ldrsw	x9, [x0, #40]
  409948:	mov	x22, x0
  40994c:	mov	x1, x20
  409950:	mov	x2, x19
  409954:	add	x8, x8, x9, lsl #3
  409958:	ldur	x0, [x8, #-8]
  40995c:	bl	409914 <printf@plt+0x81c4>
  409960:	ldr	x8, [x22, #32]
  409964:	ldrsw	x9, [x22, #40]
  409968:	add	x8, x8, x9, lsl #3
  40996c:	stur	x0, [x8, #-8]
  409970:	b	409998 <printf@plt+0x8248>
  409974:	mov	w0, #0x28                  	// #40
  409978:	bl	4102ac <_Znwm@@Base>
  40997c:	mov	x22, x0
  409980:	mov	x1, x21
  409984:	bl	406318 <printf@plt+0x4bc8>
  409988:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40998c:	add	x8, x8, #0x6a8
  409990:	str	x8, [x22]
  409994:	stp	x20, x19, [x22, #24]
  409998:	mov	x0, x22
  40999c:	ldp	x20, x19, [sp, #32]
  4099a0:	ldp	x22, x21, [sp, #16]
  4099a4:	ldp	x29, x30, [sp], #48
  4099a8:	ret
  4099ac:	mov	x19, x0
  4099b0:	mov	x0, x22
  4099b4:	bl	410350 <_ZdlPv@@Base>
  4099b8:	mov	x0, x19
  4099bc:	bl	4016f0 <_Unwind_Resume@plt>
  4099c0:	stp	x29, x30, [sp, #-48]!
  4099c4:	str	x21, [sp, #16]
  4099c8:	stp	x20, x19, [sp, #32]
  4099cc:	mov	x29, sp
  4099d0:	mov	x19, x3
  4099d4:	mov	x20, x2
  4099d8:	mov	x21, x0
  4099dc:	bl	406318 <printf@plt+0x4bc8>
  4099e0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  4099e4:	add	x8, x8, #0x6a8
  4099e8:	str	x8, [x21]
  4099ec:	stp	x20, x19, [x21, #24]
  4099f0:	ldp	x20, x19, [sp, #32]
  4099f4:	ldr	x21, [sp, #16]
  4099f8:	ldp	x29, x30, [sp], #48
  4099fc:	ret
  409a00:	stp	x29, x30, [sp, #-32]!
  409a04:	str	x19, [sp, #16]
  409a08:	mov	x19, x0
  409a0c:	ldr	x0, [x0, #24]
  409a10:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  409a14:	add	x8, x8, #0x6a8
  409a18:	mov	x29, sp
  409a1c:	str	x8, [x19]
  409a20:	cbz	x0, 409a30 <printf@plt+0x82e0>
  409a24:	ldr	x8, [x0]
  409a28:	ldr	x8, [x8, #16]
  409a2c:	blr	x8
  409a30:	ldr	x0, [x19, #32]
  409a34:	cbz	x0, 409a44 <printf@plt+0x82f4>
  409a38:	ldr	x8, [x0]
  409a3c:	ldr	x8, [x8, #16]
  409a40:	blr	x8
  409a44:	mov	x0, x19
  409a48:	ldr	x19, [sp, #16]
  409a4c:	ldp	x29, x30, [sp], #32
  409a50:	b	406348 <printf@plt+0x4bf8>
  409a54:	stp	x29, x30, [sp, #-32]!
  409a58:	str	x19, [sp, #16]
  409a5c:	mov	x29, sp
  409a60:	mov	x19, x0
  409a64:	bl	409a00 <printf@plt+0x82b0>
  409a68:	mov	x0, x19
  409a6c:	ldr	x19, [sp, #16]
  409a70:	ldp	x29, x30, [sp], #32
  409a74:	b	410350 <_ZdlPv@@Base>
  409a78:	ldr	x0, [x0, #16]
  409a7c:	ldr	x8, [x0]
  409a80:	ldr	x1, [x8, #80]
  409a84:	br	x1
  409a88:	stp	x29, x30, [sp, #-48]!
  409a8c:	stp	x22, x21, [sp, #16]
  409a90:	stp	x20, x19, [sp, #32]
  409a94:	mov	x29, sp
  409a98:	mov	x20, x0
  409a9c:	ldr	x0, [x0, #16]
  409aa0:	mov	w21, w1
  409aa4:	ldr	x8, [x0]
  409aa8:	ldr	x8, [x8, #24]
  409aac:	blr	x8
  409ab0:	ldr	x8, [x20, #16]
  409ab4:	mov	w19, w0
  409ab8:	ldr	x9, [x8]
  409abc:	mov	x0, x8
  409ac0:	ldr	x9, [x9, #32]
  409ac4:	blr	x9
  409ac8:	ldr	w1, [x20, #12]
  409acc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409ad0:	add	x0, x0, #0x230
  409ad4:	bl	401750 <printf@plt>
  409ad8:	cmp	w21, #0x1
  409adc:	b.gt	409aec <printf@plt+0x839c>
  409ae0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409ae4:	ldr	w8, [x8, #3524]
  409ae8:	cbnz	w8, 409af0 <printf@plt+0x83a0>
  409aec:	bl	405cac <printf@plt+0x455c>
  409af0:	ldr	w1, [x20, #12]
  409af4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409af8:	add	x0, x0, #0x242
  409afc:	bl	401750 <printf@plt>
  409b00:	ldr	x22, [x20, #24]
  409b04:	cbz	x22, 409b28 <printf@plt+0x83d8>
  409b08:	mov	w0, w21
  409b0c:	bl	405948 <printf@plt+0x41f8>
  409b10:	bl	405958 <printf@plt+0x4208>
  409b14:	ldr	x8, [x22]
  409b18:	mov	w1, w0
  409b1c:	mov	x0, x22
  409b20:	ldr	x8, [x8, #24]
  409b24:	blr	x8
  409b28:	ldr	x22, [x20, #32]
  409b2c:	cbz	x22, 409b4c <printf@plt+0x83fc>
  409b30:	mov	w0, w21
  409b34:	bl	405948 <printf@plt+0x41f8>
  409b38:	ldr	x8, [x22]
  409b3c:	mov	w1, w0
  409b40:	mov	x0, x22
  409b44:	ldr	x8, [x8, #24]
  409b48:	blr	x8
  409b4c:	ldr	x0, [x20, #16]
  409b50:	ldr	x8, [x0]
  409b54:	ldr	x8, [x8, #72]
  409b58:	blr	x8
  409b5c:	ldr	w1, [x20, #12]
  409b60:	cbz	w0, 409b84 <printf@plt+0x8434>
  409b64:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409b68:	add	x0, x0, #0x748
  409b6c:	bl	401750 <printf@plt>
  409b70:	ldr	w1, [x20, #12]
  409b74:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409b78:	add	x0, x0, #0x754
  409b7c:	bl	401750 <printf@plt>
  409b80:	b	409bc0 <printf@plt+0x8470>
  409b84:	ldr	x8, [x20, #16]
  409b88:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  409b8c:	ldr	w3, [x9, #552]
  409b90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409b94:	ldr	w2, [x8, #12]
  409b98:	add	x0, x0, #0x760
  409b9c:	bl	401750 <printf@plt>
  409ba0:	ldr	x8, [x20, #16]
  409ba4:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  409ba8:	ldr	w1, [x20, #12]
  409bac:	ldr	w3, [x9, #556]
  409bb0:	ldr	w2, [x8, #12]
  409bb4:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409bb8:	add	x0, x0, #0x77a
  409bbc:	bl	401750 <printf@plt>
  409bc0:	ldr	w1, [x20, #12]
  409bc4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409bc8:	add	x0, x0, #0x26f
  409bcc:	bl	401750 <printf@plt>
  409bd0:	ldr	x8, [x20, #32]
  409bd4:	cbz	x8, 409cd8 <printf@plt+0x8588>
  409bd8:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  409bdc:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  409be0:	add	x9, x9, #0x214
  409be4:	add	x10, x10, #0x218
  409be8:	tst	w21, #0x1
  409bec:	adrp	x11, 42c000 <_Znam@GLIBCXX_3.4>
  409bf0:	add	x11, x11, #0x210
  409bf4:	ldr	w4, [x8, #12]
  409bf8:	csel	x8, x10, x9, eq  // eq = none
  409bfc:	cmp	w21, #0x3
  409c00:	ldr	w1, [x20, #12]
  409c04:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  409c08:	csel	x8, x11, x8, eq  // eq = none
  409c0c:	ldr	w3, [x8]
  409c10:	ldr	w5, [x22, #560]
  409c14:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c18:	add	x0, x0, #0x7da
  409c1c:	mov	w2, w1
  409c20:	bl	401750 <printf@plt>
  409c24:	ldr	x8, [x20, #24]
  409c28:	cbz	x8, 409d1c <printf@plt+0x85cc>
  409c2c:	ldr	w1, [x20, #12]
  409c30:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  409c34:	ldr	w3, [x8, #548]
  409c38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c3c:	add	x0, x0, #0x806
  409c40:	mov	w2, w1
  409c44:	bl	401750 <printf@plt>
  409c48:	ldp	x9, x8, [x20, #24]
  409c4c:	ldr	w2, [x20, #12]
  409c50:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  409c54:	ldr	w5, [x10, #540]
  409c58:	ldr	w1, [x8, #12]
  409c5c:	ldr	w3, [x9, #12]
  409c60:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c64:	add	x0, x0, #0x81e
  409c68:	mov	w4, w2
  409c6c:	bl	401750 <printf@plt>
  409c70:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c74:	add	x0, x0, #0x855
  409c78:	bl	401750 <printf@plt>
  409c7c:	ldr	w1, [x20, #12]
  409c80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c84:	add	x0, x0, #0x866
  409c88:	bl	401750 <printf@plt>
  409c8c:	ldr	x8, [x20, #32]
  409c90:	ldr	w1, [x22, #560]
  409c94:	ldr	w2, [x20, #12]
  409c98:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409c9c:	ldr	w3, [x8, #12]
  409ca0:	add	x0, x0, #0x87b
  409ca4:	bl	401750 <printf@plt>
  409ca8:	ldr	w1, [x20, #12]
  409cac:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409cb0:	add	x0, x0, #0x8a5
  409cb4:	bl	401750 <printf@plt>
  409cb8:	ldr	w1, [x20, #12]
  409cbc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409cc0:	add	x0, x0, #0x8ba
  409cc4:	bl	401750 <printf@plt>
  409cc8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409ccc:	add	x0, x0, #0xa11
  409cd0:	bl	401430 <puts@plt>
  409cd4:	b	409d1c <printf@plt+0x85cc>
  409cd8:	ldr	x8, [x20, #24]
  409cdc:	cbnz	x8, 409cf4 <printf@plt+0x85a4>
  409ce0:	adrp	x1, 415000 <_ZdlPvm@@Base+0x4ca4>
  409ce4:	add	x1, x1, #0x791
  409ce8:	mov	w0, #0x60                  	// #96
  409cec:	bl	40ebbc <printf@plt+0xd46c>
  409cf0:	ldr	x8, [x20, #24]
  409cf4:	ldr	w1, [x20, #12]
  409cf8:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  409cfc:	ldr	w4, [x8, #12]
  409d00:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  409d04:	ldr	w3, [x9, #544]
  409d08:	ldr	w5, [x8, #560]
  409d0c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409d10:	add	x0, x0, #0x7ac
  409d14:	mov	w2, w1
  409d18:	bl	401750 <printf@plt>
  409d1c:	ldr	x8, [x20, #16]
  409d20:	ldr	w1, [x20, #12]
  409d24:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409d28:	add	x0, x0, #0x2bf
  409d2c:	ldr	w2, [x8, #12]
  409d30:	bl	401750 <printf@plt>
  409d34:	ldp	x9, x8, [x20, #24]
  409d38:	cbz	x9, 409d68 <printf@plt+0x8618>
  409d3c:	ldr	x10, [x20, #16]
  409d40:	ldr	w1, [x9, #12]
  409d44:	ldr	w2, [x10, #12]
  409d48:	cbz	x8, 409d88 <printf@plt+0x8638>
  409d4c:	ldr	w3, [x8, #12]
  409d50:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  409d54:	ldr	w4, [x8, #492]
  409d58:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409d5c:	add	x0, x0, #0x8cf
  409d60:	bl	401750 <printf@plt>
  409d64:	b	409da8 <printf@plt+0x8658>
  409d68:	cbz	x8, 409da0 <printf@plt+0x8650>
  409d6c:	ldr	w1, [x8, #12]
  409d70:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  409d74:	ldr	w2, [x8, #492]
  409d78:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409d7c:	add	x0, x0, #0x915
  409d80:	bl	401750 <printf@plt>
  409d84:	b	409da8 <printf@plt+0x8658>
  409d88:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  409d8c:	ldr	w3, [x8, #492]
  409d90:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409d94:	add	x0, x0, #0x8f8
  409d98:	bl	401750 <printf@plt>
  409d9c:	b	409da8 <printf@plt+0x8658>
  409da0:	mov	w0, #0xa                   	// #10
  409da4:	bl	401550 <putchar@plt>
  409da8:	ldr	x8, [x20, #16]
  409dac:	ldr	w1, [x20, #12]
  409db0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409db4:	add	x0, x0, #0x929
  409db8:	ldr	w2, [x8, #12]
  409dbc:	bl	401750 <printf@plt>
  409dc0:	ldr	x8, [x20, #32]
  409dc4:	cbz	x8, 409ddc <printf@plt+0x868c>
  409dc8:	ldr	w1, [x20, #12]
  409dcc:	ldr	w2, [x8, #12]
  409dd0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409dd4:	add	x0, x0, #0x93b
  409dd8:	bl	401750 <printf@plt>
  409ddc:	ldr	x8, [x20, #24]
  409de0:	cbz	x8, 409df8 <printf@plt+0x86a8>
  409de4:	ldr	w1, [x20, #12]
  409de8:	ldr	w2, [x8, #12]
  409dec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409df0:	add	x0, x0, #0x951
  409df4:	bl	401750 <printf@plt>
  409df8:	mov	w0, #0xa                   	// #10
  409dfc:	bl	401550 <putchar@plt>
  409e00:	ldr	x8, [x20, #16]
  409e04:	ldr	w1, [x20, #12]
  409e08:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409e0c:	add	x0, x0, #0x968
  409e10:	ldr	w2, [x8, #12]
  409e14:	bl	401750 <printf@plt>
  409e18:	ldr	x8, [x20, #24]
  409e1c:	cbz	x8, 409e34 <printf@plt+0x86e4>
  409e20:	ldr	w1, [x20, #12]
  409e24:	ldr	w2, [x8, #12]
  409e28:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409e2c:	add	x0, x0, #0x97a
  409e30:	bl	401750 <printf@plt>
  409e34:	ldr	x8, [x20, #32]
  409e38:	cbz	x8, 409e50 <printf@plt+0x8700>
  409e3c:	ldr	w1, [x20, #12]
  409e40:	ldr	w2, [x8, #12]
  409e44:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409e48:	add	x0, x0, #0x990
  409e4c:	bl	401750 <printf@plt>
  409e50:	mov	w0, #0xa                   	// #10
  409e54:	bl	401550 <putchar@plt>
  409e58:	mov	w0, w19
  409e5c:	ldp	x20, x19, [sp, #32]
  409e60:	ldp	x22, x21, [sp, #16]
  409e64:	ldp	x29, x30, [sp], #48
  409e68:	ret
  409e6c:	stp	x29, x30, [sp, #-32]!
  409e70:	str	x19, [sp, #16]
  409e74:	mov	x29, sp
  409e78:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  409e7c:	ldr	w8, [x8, #3544]
  409e80:	mov	x19, x0
  409e84:	cmp	w8, #0x1
  409e88:	b.eq	409f94 <printf@plt+0x8844>  // b.none
  409e8c:	cbnz	w8, 40a024 <printf@plt+0x88d4>
  409e90:	ldr	x0, [x19, #16]
  409e94:	ldr	x8, [x0]
  409e98:	ldr	x8, [x8, #48]
  409e9c:	blr	x8
  409ea0:	ldr	x8, [x19, #32]
  409ea4:	cbz	x8, 409f00 <printf@plt+0x87b0>
  409ea8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409eac:	add	x0, x0, #0x39d
  409eb0:	bl	401750 <printf@plt>
  409eb4:	ldr	w1, [x19, #12]
  409eb8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409ebc:	add	x0, x0, #0x3a4
  409ec0:	bl	401750 <printf@plt>
  409ec4:	ldr	w1, [x19, #12]
  409ec8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409ecc:	add	x0, x0, #0x38f
  409ed0:	bl	401750 <printf@plt>
  409ed4:	ldr	x0, [x19, #32]
  409ed8:	ldr	x8, [x0]
  409edc:	ldr	x8, [x8, #48]
  409ee0:	blr	x8
  409ee4:	ldr	w1, [x19, #12]
  409ee8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409eec:	add	x0, x0, #0x413
  409ef0:	bl	401750 <printf@plt>
  409ef4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  409ef8:	add	x0, x0, #0x1aa
  409efc:	bl	401750 <printf@plt>
  409f00:	ldr	x8, [x19, #24]
  409f04:	cbz	x8, 409f74 <printf@plt+0x8824>
  409f08:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409f0c:	add	x0, x0, #0x39d
  409f10:	bl	401750 <printf@plt>
  409f14:	ldr	w1, [x19, #12]
  409f18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409f1c:	add	x0, x0, #0x3dc
  409f20:	bl	401750 <printf@plt>
  409f24:	ldr	w1, [x19, #12]
  409f28:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409f2c:	add	x0, x0, #0x38f
  409f30:	bl	401750 <printf@plt>
  409f34:	ldr	x8, [x19, #16]
  409f38:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409f3c:	add	x0, x0, #0x9a7
  409f40:	ldr	w1, [x8, #12]
  409f44:	bl	401750 <printf@plt>
  409f48:	ldr	x0, [x19, #24]
  409f4c:	ldr	x8, [x0]
  409f50:	ldr	x8, [x8, #48]
  409f54:	blr	x8
  409f58:	ldr	w1, [x19, #12]
  409f5c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  409f60:	add	x0, x0, #0x413
  409f64:	bl	401750 <printf@plt>
  409f68:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  409f6c:	add	x0, x0, #0x1aa
  409f70:	bl	401750 <printf@plt>
  409f74:	ldr	x8, [x19, #16]
  409f78:	ldr	w1, [x19, #12]
  409f7c:	ldr	x19, [sp, #16]
  409f80:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409f84:	ldr	w2, [x8, #12]
  409f88:	add	x0, x0, #0x9b6
  409f8c:	ldp	x29, x30, [sp], #32
  409f90:	b	401750 <printf@plt>
  409f94:	ldp	x8, x9, [x19, #24]
  409f98:	cbz	x9, 409fe8 <printf@plt+0x8898>
  409f9c:	cbz	x8, 40a030 <printf@plt+0x88e0>
  409fa0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409fa4:	add	x0, x0, #0x9ce
  409fa8:	bl	401750 <printf@plt>
  409fac:	ldr	x0, [x19, #16]
  409fb0:	ldr	x8, [x0]
  409fb4:	ldr	x8, [x8, #48]
  409fb8:	blr	x8
  409fbc:	ldr	x0, [x19, #24]
  409fc0:	ldr	x8, [x0]
  409fc4:	ldr	x8, [x8, #48]
  409fc8:	blr	x8
  409fcc:	ldr	x0, [x19, #32]
  409fd0:	ldr	x8, [x0]
  409fd4:	ldr	x8, [x8, #48]
  409fd8:	blr	x8
  409fdc:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409fe0:	add	x0, x0, #0x9d8
  409fe4:	b	40a064 <printf@plt+0x8914>
  409fe8:	cbz	x8, 40a024 <printf@plt+0x88d4>
  409fec:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  409ff0:	add	x0, x0, #0x9f2
  409ff4:	bl	401750 <printf@plt>
  409ff8:	ldr	x0, [x19, #16]
  409ffc:	ldr	x8, [x0]
  40a000:	ldr	x8, [x8, #48]
  40a004:	blr	x8
  40a008:	ldr	x0, [x19, #24]
  40a00c:	ldr	x8, [x0]
  40a010:	ldr	x8, [x8, #48]
  40a014:	blr	x8
  40a018:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a01c:	add	x0, x0, #0x9f9
  40a020:	b	40a064 <printf@plt+0x8914>
  40a024:	ldr	x19, [sp, #16]
  40a028:	ldp	x29, x30, [sp], #32
  40a02c:	ret
  40a030:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a034:	add	x0, x0, #0x9e3
  40a038:	bl	401750 <printf@plt>
  40a03c:	ldr	x0, [x19, #16]
  40a040:	ldr	x8, [x0]
  40a044:	ldr	x8, [x8, #48]
  40a048:	blr	x8
  40a04c:	ldr	x0, [x19, #32]
  40a050:	ldr	x8, [x0]
  40a054:	ldr	x8, [x8, #48]
  40a058:	blr	x8
  40a05c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a060:	add	x0, x0, #0x9ea
  40a064:	ldr	x19, [sp, #16]
  40a068:	ldp	x29, x30, [sp], #32
  40a06c:	b	401750 <printf@plt>
  40a070:	ldr	x0, [x0, #16]
  40a074:	and	w1, w1, #0xfffffffd
  40a078:	ldr	x8, [x0]
  40a07c:	ldr	x2, [x8, #104]
  40a080:	br	x2
  40a084:	stp	x29, x30, [sp, #-32]!
  40a088:	stp	x20, x19, [sp, #16]
  40a08c:	mov	x29, sp
  40a090:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a094:	ldr	x3, [x20, #3488]
  40a098:	mov	x19, x0
  40a09c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a0a0:	add	x0, x0, #0xcc2
  40a0a4:	mov	w1, #0x2                   	// #2
  40a0a8:	mov	w2, #0x1                   	// #1
  40a0ac:	bl	4016e0 <fwrite@plt>
  40a0b0:	ldr	x0, [x19, #16]
  40a0b4:	ldr	x8, [x0]
  40a0b8:	ldr	x8, [x8]
  40a0bc:	blr	x8
  40a0c0:	ldr	x3, [x20, #3488]
  40a0c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a0c8:	add	x0, x0, #0x5a4
  40a0cc:	mov	w1, #0x2                   	// #2
  40a0d0:	mov	w2, #0x1                   	// #1
  40a0d4:	bl	4016e0 <fwrite@plt>
  40a0d8:	ldr	x8, [x19, #24]
  40a0dc:	cbnz	x8, 40a0f4 <printf@plt+0x89a4>
  40a0e0:	ldr	x8, [x19, #32]
  40a0e4:	cbnz	x8, 40a138 <printf@plt+0x89e8>
  40a0e8:	ldp	x20, x19, [sp, #16]
  40a0ec:	ldp	x29, x30, [sp], #32
  40a0f0:	ret
  40a0f4:	ldr	x3, [x20, #3488]
  40a0f8:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a0fc:	add	x0, x0, #0xa01
  40a100:	mov	w1, #0x7                   	// #7
  40a104:	mov	w2, #0x1                   	// #1
  40a108:	bl	4016e0 <fwrite@plt>
  40a10c:	ldr	x0, [x19, #24]
  40a110:	ldr	x8, [x0]
  40a114:	ldr	x8, [x8]
  40a118:	blr	x8
  40a11c:	ldr	x3, [x20, #3488]
  40a120:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a124:	add	x0, x0, #0x5a4
  40a128:	mov	w1, #0x2                   	// #2
  40a12c:	mov	w2, #0x1                   	// #1
  40a130:	bl	4016e0 <fwrite@plt>
  40a134:	b	40a0e0 <printf@plt+0x8990>
  40a138:	ldr	x3, [x20, #3488]
  40a13c:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a140:	add	x0, x0, #0xa09
  40a144:	mov	w1, #0x7                   	// #7
  40a148:	mov	w2, #0x1                   	// #1
  40a14c:	bl	4016e0 <fwrite@plt>
  40a150:	ldr	x0, [x19, #32]
  40a154:	ldr	x8, [x0]
  40a158:	ldr	x8, [x8]
  40a15c:	blr	x8
  40a160:	ldr	x3, [x20, #3488]
  40a164:	ldp	x20, x19, [sp, #16]
  40a168:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a16c:	add	x0, x0, #0x5a4
  40a170:	mov	w1, #0x2                   	// #2
  40a174:	mov	w2, #0x1                   	// #1
  40a178:	ldp	x29, x30, [sp], #32
  40a17c:	b	4016e0 <fwrite@plt>
  40a180:	stp	x29, x30, [sp, #-32]!
  40a184:	stp	x20, x19, [sp, #16]
  40a188:	mov	x29, sp
  40a18c:	mov	x20, x0
  40a190:	ldr	x0, [x0, #32]
  40a194:	mov	w19, w1
  40a198:	cbz	x0, 40a1ac <printf@plt+0x8a5c>
  40a19c:	ldr	x8, [x0]
  40a1a0:	add	w1, w19, #0x1
  40a1a4:	ldr	x8, [x8, #112]
  40a1a8:	blr	x8
  40a1ac:	ldr	x0, [x20, #24]
  40a1b0:	cbz	x0, 40a1c4 <printf@plt+0x8a74>
  40a1b4:	ldr	x8, [x0]
  40a1b8:	add	w1, w19, #0x1
  40a1bc:	ldr	x8, [x8, #112]
  40a1c0:	blr	x8
  40a1c4:	ldr	x0, [x20, #16]
  40a1c8:	mov	w1, w19
  40a1cc:	ldp	x20, x19, [sp, #16]
  40a1d0:	ldr	x8, [x0]
  40a1d4:	ldr	x2, [x8, #112]
  40a1d8:	ldp	x29, x30, [sp], #32
  40a1dc:	br	x2
  40a1e0:	stp	x29, x30, [sp, #-32]!
  40a1e4:	stp	x20, x19, [sp, #16]
  40a1e8:	mov	x29, sp
  40a1ec:	ldr	x8, [x0]
  40a1f0:	mov	x19, x0
  40a1f4:	ldr	x8, [x8, #56]
  40a1f8:	blr	x8
  40a1fc:	cbz	x0, 40a21c <printf@plt+0x8acc>
  40a200:	ldr	x8, [x0, #32]
  40a204:	mov	x20, x0
  40a208:	ldr	x0, [x8]
  40a20c:	bl	40a1e0 <printf@plt+0x8a90>
  40a210:	ldr	x8, [x20, #32]
  40a214:	str	x0, [x8]
  40a218:	b	40a23c <printf@plt+0x8aec>
  40a21c:	mov	w0, #0x18                  	// #24
  40a220:	bl	4102ac <_Znwm@@Base>
  40a224:	mov	x20, x0
  40a228:	mov	x1, x19
  40a22c:	bl	406318 <printf@plt+0x4bc8>
  40a230:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a234:	add	x8, x8, #0xa28
  40a238:	str	x8, [x20]
  40a23c:	mov	x0, x20
  40a240:	ldp	x20, x19, [sp, #16]
  40a244:	ldp	x29, x30, [sp], #32
  40a248:	ret
  40a24c:	mov	x19, x0
  40a250:	mov	x0, x20
  40a254:	bl	410350 <_ZdlPv@@Base>
  40a258:	mov	x0, x19
  40a25c:	bl	4016f0 <_Unwind_Resume@plt>
  40a260:	stp	x29, x30, [sp, #-32]!
  40a264:	str	x19, [sp, #16]
  40a268:	mov	x29, sp
  40a26c:	mov	x19, x0
  40a270:	bl	406318 <printf@plt+0x4bc8>
  40a274:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a278:	add	x8, x8, #0xa28
  40a27c:	str	x8, [x19]
  40a280:	ldr	x19, [sp, #16]
  40a284:	ldp	x29, x30, [sp], #32
  40a288:	ret
  40a28c:	ldr	x0, [x0, #16]
  40a290:	ldr	x8, [x0]
  40a294:	ldr	x1, [x8, #48]
  40a298:	br	x1
  40a29c:	stp	x29, x30, [sp, #-32]!
  40a2a0:	str	x19, [sp, #16]
  40a2a4:	mov	x29, sp
  40a2a8:	mov	x19, x0
  40a2ac:	ldr	x0, [x0, #16]
  40a2b0:	ldr	x8, [x0]
  40a2b4:	ldr	x8, [x8, #24]
  40a2b8:	blr	x8
  40a2bc:	cbz	w0, 40a2dc <printf@plt+0x8b8c>
  40a2c0:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40a2c4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a2c8:	add	x1, x1, #0x1e0
  40a2cc:	add	x0, x0, #0x254
  40a2d0:	mov	x2, x1
  40a2d4:	mov	x3, x1
  40a2d8:	bl	40f14c <printf@plt+0xd9fc>
  40a2dc:	ldr	x8, [x19, #16]
  40a2e0:	ldr	w1, [x19, #12]
  40a2e4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a2e8:	add	x0, x0, #0x9d7
  40a2ec:	ldr	w2, [x8, #12]
  40a2f0:	bl	401750 <printf@plt>
  40a2f4:	ldr	x8, [x19, #16]
  40a2f8:	ldr	w1, [x19, #12]
  40a2fc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a300:	add	x0, x0, #0x9eb
  40a304:	ldr	w2, [x8, #12]
  40a308:	bl	401750 <printf@plt>
  40a30c:	ldr	x8, [x19, #16]
  40a310:	ldr	w1, [x19, #12]
  40a314:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a318:	add	x0, x0, #0x9fe
  40a31c:	ldr	w2, [x8, #12]
  40a320:	bl	401750 <printf@plt>
  40a324:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a328:	add	x0, x0, #0xb8a
  40a32c:	bl	401430 <puts@plt>
  40a330:	ldr	x19, [sp, #16]
  40a334:	mov	w0, #0x1                   	// #1
  40a338:	ldp	x29, x30, [sp], #32
  40a33c:	ret
  40a340:	stp	x29, x30, [sp, #-32]!
  40a344:	stp	x20, x19, [sp, #16]
  40a348:	mov	x29, sp
  40a34c:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a350:	ldr	x3, [x20, #3488]
  40a354:	mov	x19, x0
  40a358:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a35c:	add	x0, x0, #0xb78
  40a360:	mov	w1, #0x7                   	// #7
  40a364:	mov	w2, #0x1                   	// #1
  40a368:	bl	4016e0 <fwrite@plt>
  40a36c:	ldr	x0, [x19, #16]
  40a370:	ldr	x8, [x0]
  40a374:	ldr	x8, [x8]
  40a378:	blr	x8
  40a37c:	ldr	x3, [x20, #3488]
  40a380:	ldp	x20, x19, [sp, #16]
  40a384:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a388:	add	x0, x0, #0x5a4
  40a38c:	mov	w1, #0x2                   	// #2
  40a390:	mov	w2, #0x1                   	// #1
  40a394:	ldp	x29, x30, [sp], #32
  40a398:	b	4016e0 <fwrite@plt>
  40a39c:	stp	x29, x30, [sp, #-32]!
  40a3a0:	stp	x20, x19, [sp, #16]
  40a3a4:	mov	x29, sp
  40a3a8:	ldr	x8, [x0]
  40a3ac:	mov	x19, x0
  40a3b0:	ldr	x8, [x8, #56]
  40a3b4:	blr	x8
  40a3b8:	cbz	x0, 40a3d8 <printf@plt+0x8c88>
  40a3bc:	ldr	x8, [x0, #32]
  40a3c0:	mov	x20, x0
  40a3c4:	ldr	x0, [x8]
  40a3c8:	bl	40a39c <printf@plt+0x8c4c>
  40a3cc:	ldr	x8, [x20, #32]
  40a3d0:	str	x0, [x8]
  40a3d4:	b	40a3f8 <printf@plt+0x8ca8>
  40a3d8:	mov	w0, #0x18                  	// #24
  40a3dc:	bl	4102ac <_Znwm@@Base>
  40a3e0:	mov	x20, x0
  40a3e4:	mov	x1, x19
  40a3e8:	bl	406318 <printf@plt+0x4bc8>
  40a3ec:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a3f0:	add	x8, x8, #0xab0
  40a3f4:	str	x8, [x20]
  40a3f8:	mov	x0, x20
  40a3fc:	ldp	x20, x19, [sp, #16]
  40a400:	ldp	x29, x30, [sp], #32
  40a404:	ret
  40a408:	mov	x19, x0
  40a40c:	mov	x0, x20
  40a410:	bl	410350 <_ZdlPv@@Base>
  40a414:	mov	x0, x19
  40a418:	bl	4016f0 <_Unwind_Resume@plt>
  40a41c:	stp	x29, x30, [sp, #-32]!
  40a420:	str	x19, [sp, #16]
  40a424:	mov	x29, sp
  40a428:	mov	x19, x0
  40a42c:	bl	406318 <printf@plt+0x4bc8>
  40a430:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a434:	add	x8, x8, #0xab0
  40a438:	str	x8, [x19]
  40a43c:	ldr	x19, [sp, #16]
  40a440:	ldp	x29, x30, [sp], #32
  40a444:	ret
  40a448:	ldr	x0, [x0, #16]
  40a44c:	ldr	x8, [x0]
  40a450:	ldr	x1, [x8, #48]
  40a454:	br	x1
  40a458:	stp	x29, x30, [sp, #-32]!
  40a45c:	str	x19, [sp, #16]
  40a460:	mov	x29, sp
  40a464:	mov	x19, x0
  40a468:	ldr	x0, [x0, #16]
  40a46c:	ldr	x8, [x0]
  40a470:	ldr	x8, [x8, #24]
  40a474:	blr	x8
  40a478:	cbz	w0, 40a498 <printf@plt+0x8d48>
  40a47c:	adrp	x1, 431000 <stderr@@GLIBC_2.17+0x3260>
  40a480:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a484:	add	x1, x1, #0x1e0
  40a488:	add	x0, x0, #0x254
  40a48c:	mov	x2, x1
  40a490:	mov	x3, x1
  40a494:	bl	40f14c <printf@plt+0xd9fc>
  40a498:	ldr	x8, [x19, #16]
  40a49c:	ldr	w1, [x19, #12]
  40a4a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a4a4:	add	x0, x0, #0x9d7
  40a4a8:	ldr	w2, [x8, #12]
  40a4ac:	bl	401750 <printf@plt>
  40a4b0:	ldr	x8, [x19, #16]
  40a4b4:	ldr	w1, [x19, #12]
  40a4b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a4bc:	add	x0, x0, #0x9eb
  40a4c0:	ldr	w2, [x8, #12]
  40a4c4:	bl	401750 <printf@plt>
  40a4c8:	ldr	x8, [x19, #16]
  40a4cc:	ldr	w1, [x19, #12]
  40a4d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a4d4:	add	x0, x0, #0x9fe
  40a4d8:	ldr	w2, [x8, #12]
  40a4dc:	bl	401750 <printf@plt>
  40a4e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a4e4:	add	x0, x0, #0xb8a
  40a4e8:	bl	401430 <puts@plt>
  40a4ec:	ldr	x19, [sp, #16]
  40a4f0:	mov	w0, #0x2                   	// #2
  40a4f4:	ldp	x29, x30, [sp], #32
  40a4f8:	ret
  40a4fc:	stp	x29, x30, [sp, #-32]!
  40a500:	stp	x20, x19, [sp, #16]
  40a504:	mov	x29, sp
  40a508:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a50c:	ldr	x3, [x20, #3488]
  40a510:	mov	x19, x0
  40a514:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a518:	add	x0, x0, #0xb80
  40a51c:	mov	w1, #0x9                   	// #9
  40a520:	mov	w2, #0x1                   	// #1
  40a524:	bl	4016e0 <fwrite@plt>
  40a528:	ldr	x0, [x19, #16]
  40a52c:	ldr	x8, [x0]
  40a530:	ldr	x8, [x8]
  40a534:	blr	x8
  40a538:	ldr	x3, [x20, #3488]
  40a53c:	ldp	x20, x19, [sp, #16]
  40a540:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a544:	add	x0, x0, #0x5a4
  40a548:	mov	w1, #0x2                   	// #2
  40a54c:	mov	w2, #0x1                   	// #1
  40a550:	ldp	x29, x30, [sp], #32
  40a554:	b	4016e0 <fwrite@plt>
  40a558:	stp	x29, x30, [sp, #-32]!
  40a55c:	str	x19, [sp, #16]
  40a560:	mov	x29, sp
  40a564:	mov	x19, x0
  40a568:	bl	406348 <printf@plt+0x4bf8>
  40a56c:	mov	x0, x19
  40a570:	ldr	x19, [sp, #16]
  40a574:	ldp	x29, x30, [sp], #32
  40a578:	b	410350 <_ZdlPv@@Base>
  40a57c:	stp	x29, x30, [sp, #-32]!
  40a580:	str	x19, [sp, #16]
  40a584:	mov	x29, sp
  40a588:	mov	x19, x0
  40a58c:	bl	406348 <printf@plt+0x4bf8>
  40a590:	mov	x0, x19
  40a594:	ldr	x19, [sp, #16]
  40a598:	ldp	x29, x30, [sp], #32
  40a59c:	b	410350 <_ZdlPv@@Base>
  40a5a0:	stp	x29, x30, [sp, #-48]!
  40a5a4:	str	x21, [sp, #16]
  40a5a8:	stp	x20, x19, [sp, #32]
  40a5ac:	mov	x29, sp
  40a5b0:	mov	x21, x0
  40a5b4:	mov	w0, #0x20                  	// #32
  40a5b8:	mov	x19, x1
  40a5bc:	bl	4102ac <_Znwm@@Base>
  40a5c0:	mov	x20, x0
  40a5c4:	mov	x1, x21
  40a5c8:	bl	406318 <printf@plt+0x4bc8>
  40a5cc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a5d0:	add	x8, x8, #0xba8
  40a5d4:	str	x8, [x20]
  40a5d8:	str	x19, [x20, #24]
  40a5dc:	mov	x0, x20
  40a5e0:	ldp	x20, x19, [sp, #32]
  40a5e4:	ldr	x21, [sp, #16]
  40a5e8:	ldp	x29, x30, [sp], #48
  40a5ec:	ret
  40a5f0:	mov	x19, x0
  40a5f4:	mov	x0, x20
  40a5f8:	bl	410350 <_ZdlPv@@Base>
  40a5fc:	mov	x0, x19
  40a600:	bl	4016f0 <_Unwind_Resume@plt>
  40a604:	stp	x29, x30, [sp, #-32]!
  40a608:	stp	x20, x19, [sp, #16]
  40a60c:	mov	x29, sp
  40a610:	mov	x19, x2
  40a614:	mov	x20, x0
  40a618:	bl	406318 <printf@plt+0x4bc8>
  40a61c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a620:	add	x8, x8, #0xba8
  40a624:	str	x8, [x20]
  40a628:	str	x19, [x20, #24]
  40a62c:	ldp	x20, x19, [sp, #16]
  40a630:	ldp	x29, x30, [sp], #32
  40a634:	ret
  40a638:	stp	x29, x30, [sp, #-32]!
  40a63c:	str	x19, [sp, #16]
  40a640:	mov	x19, x0
  40a644:	ldr	x0, [x0, #24]
  40a648:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a64c:	add	x8, x8, #0xba8
  40a650:	mov	x29, sp
  40a654:	str	x8, [x19]
  40a658:	cbz	x0, 40a668 <printf@plt+0x8f18>
  40a65c:	ldr	x8, [x0]
  40a660:	ldr	x8, [x8, #16]
  40a664:	blr	x8
  40a668:	mov	x0, x19
  40a66c:	ldr	x19, [sp, #16]
  40a670:	ldp	x29, x30, [sp], #32
  40a674:	b	406348 <printf@plt+0x4bf8>
  40a678:	stp	x29, x30, [sp, #-32]!
  40a67c:	str	x19, [sp, #16]
  40a680:	mov	x19, x0
  40a684:	ldr	x0, [x0, #24]
  40a688:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a68c:	add	x8, x8, #0xba8
  40a690:	mov	x29, sp
  40a694:	str	x8, [x19]
  40a698:	cbz	x0, 40a6a8 <printf@plt+0x8f58>
  40a69c:	ldr	x8, [x0]
  40a6a0:	ldr	x8, [x8, #16]
  40a6a4:	blr	x8
  40a6a8:	mov	x0, x19
  40a6ac:	bl	406348 <printf@plt+0x4bf8>
  40a6b0:	mov	x0, x19
  40a6b4:	ldr	x19, [sp, #16]
  40a6b8:	ldp	x29, x30, [sp], #32
  40a6bc:	b	410350 <_ZdlPv@@Base>
  40a6c0:	stp	x29, x30, [sp, #-48]!
  40a6c4:	str	x21, [sp, #16]
  40a6c8:	stp	x20, x19, [sp, #32]
  40a6cc:	mov	x29, sp
  40a6d0:	mov	x19, x0
  40a6d4:	ldr	x0, [x0, #16]
  40a6d8:	mov	w21, w1
  40a6dc:	ldr	x8, [x0]
  40a6e0:	ldr	x8, [x8, #24]
  40a6e4:	blr	x8
  40a6e8:	ldr	x8, [x19, #16]
  40a6ec:	mov	w20, w0
  40a6f0:	ldr	x9, [x8]
  40a6f4:	mov	x0, x8
  40a6f8:	ldr	x9, [x9, #40]
  40a6fc:	blr	x9
  40a700:	ldr	x0, [x19, #24]
  40a704:	mov	w1, w21
  40a708:	ldr	x8, [x0]
  40a70c:	ldr	x8, [x8, #24]
  40a710:	blr	x8
  40a714:	ldp	x8, x9, [x19, #16]
  40a718:	ldr	w1, [x19, #12]
  40a71c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a720:	add	x0, x0, #0x3e8
  40a724:	ldr	w2, [x8, #12]
  40a728:	ldr	w3, [x9, #12]
  40a72c:	mov	w4, w2
  40a730:	bl	401750 <printf@plt>
  40a734:	ldp	x8, x9, [x19, #16]
  40a738:	ldr	w1, [x19, #12]
  40a73c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a740:	add	x0, x0, #0x416
  40a744:	ldr	w2, [x8, #12]
  40a748:	ldr	w3, [x9, #12]
  40a74c:	mov	w5, w1
  40a750:	mov	w4, w2
  40a754:	bl	401750 <printf@plt>
  40a758:	ldr	x8, [x19, #16]
  40a75c:	ldr	w1, [x19, #12]
  40a760:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a764:	add	x0, x0, #0x9fe
  40a768:	ldr	w2, [x8, #12]
  40a76c:	bl	401750 <printf@plt>
  40a770:	ldr	x8, [x19, #16]
  40a774:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40a778:	ldr	w1, [x19, #12]
  40a77c:	ldr	w3, [x9, #560]
  40a780:	ldr	w2, [x8, #12]
  40a784:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a788:	add	x0, x0, #0x760
  40a78c:	bl	401750 <printf@plt>
  40a790:	ldr	x8, [x19, #24]
  40a794:	ldr	w1, [x19, #12]
  40a798:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a79c:	add	x0, x0, #0x44d
  40a7a0:	ldr	w2, [x8, #12]
  40a7a4:	mov	w3, w1
  40a7a8:	bl	401750 <printf@plt>
  40a7ac:	cbz	w20, 40a7c8 <printf@plt+0x9078>
  40a7b0:	ldr	x8, [x19, #16]
  40a7b4:	ldr	w1, [x19, #12]
  40a7b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a7bc:	add	x0, x0, #0x469
  40a7c0:	ldr	w2, [x8, #12]
  40a7c4:	bl	401750 <printf@plt>
  40a7c8:	mov	w0, w20
  40a7cc:	ldp	x20, x19, [sp, #32]
  40a7d0:	ldr	x21, [sp, #16]
  40a7d4:	ldp	x29, x30, [sp], #48
  40a7d8:	ret
  40a7dc:	stp	x29, x30, [sp, #-48]!
  40a7e0:	str	x21, [sp, #16]
  40a7e4:	stp	x20, x19, [sp, #32]
  40a7e8:	mov	x29, sp
  40a7ec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a7f0:	ldr	w8, [x8, #3544]
  40a7f4:	mov	x19, x0
  40a7f8:	cmp	w8, #0x1
  40a7fc:	b.eq	40a8b4 <printf@plt+0x9164>  // b.none
  40a800:	cbnz	w8, 40a8f8 <printf@plt+0x91a8>
  40a804:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a808:	add	x20, x20, #0x39d
  40a80c:	mov	x0, x20
  40a810:	bl	401750 <printf@plt>
  40a814:	ldp	x8, x9, [x19, #16]
  40a818:	ldr	w1, [x19, #12]
  40a81c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a820:	add	x0, x0, #0x48d
  40a824:	ldr	w2, [x8, #12]
  40a828:	ldr	w3, [x9, #12]
  40a82c:	bl	401750 <printf@plt>
  40a830:	ldr	w1, [x19, #12]
  40a834:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a838:	add	x0, x0, #0x3a4
  40a83c:	bl	401750 <printf@plt>
  40a840:	ldr	x0, [x19, #24]
  40a844:	ldr	x8, [x0]
  40a848:	ldr	x8, [x8, #48]
  40a84c:	blr	x8
  40a850:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40a854:	add	x21, x21, #0x1aa
  40a858:	mov	x0, x21
  40a85c:	bl	401750 <printf@plt>
  40a860:	mov	x0, x20
  40a864:	bl	401750 <printf@plt>
  40a868:	ldr	x8, [x19, #16]
  40a86c:	ldr	w1, [x19, #12]
  40a870:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a874:	add	x0, x0, #0x421
  40a878:	ldr	w2, [x8, #12]
  40a87c:	bl	401750 <printf@plt>
  40a880:	ldr	x0, [x19, #16]
  40a884:	ldr	x8, [x0]
  40a888:	ldr	x8, [x8, #48]
  40a88c:	blr	x8
  40a890:	mov	x0, x21
  40a894:	bl	401750 <printf@plt>
  40a898:	ldr	w1, [x19, #12]
  40a89c:	ldp	x20, x19, [sp, #32]
  40a8a0:	ldr	x21, [sp, #16]
  40a8a4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40a8a8:	add	x0, x0, #0x43f
  40a8ac:	ldp	x29, x30, [sp], #48
  40a8b0:	b	401750 <printf@plt>
  40a8b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a8b8:	add	x0, x0, #0x4b5
  40a8bc:	bl	401750 <printf@plt>
  40a8c0:	ldr	x0, [x19, #16]
  40a8c4:	ldr	x8, [x0]
  40a8c8:	ldr	x8, [x8, #48]
  40a8cc:	blr	x8
  40a8d0:	ldr	x0, [x19, #24]
  40a8d4:	ldr	x8, [x0]
  40a8d8:	ldr	x8, [x8, #48]
  40a8dc:	blr	x8
  40a8e0:	ldp	x20, x19, [sp, #32]
  40a8e4:	ldr	x21, [sp, #16]
  40a8e8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a8ec:	add	x0, x0, #0x5aa
  40a8f0:	ldp	x29, x30, [sp], #48
  40a8f4:	b	401750 <printf@plt>
  40a8f8:	ldp	x20, x19, [sp, #32]
  40a8fc:	ldr	x21, [sp, #16]
  40a900:	ldp	x29, x30, [sp], #48
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-32]!
  40a90c:	stp	x20, x19, [sp, #16]
  40a910:	mov	x29, sp
  40a914:	mov	x19, x0
  40a918:	ldr	x0, [x0, #24]
  40a91c:	add	w20, w1, #0x1
  40a920:	mov	w1, w20
  40a924:	ldr	x8, [x0]
  40a928:	ldr	x8, [x8, #112]
  40a92c:	blr	x8
  40a930:	ldr	x0, [x19, #16]
  40a934:	mov	w1, w20
  40a938:	ldp	x20, x19, [sp, #16]
  40a93c:	ldr	x8, [x0]
  40a940:	ldr	x2, [x8, #112]
  40a944:	ldp	x29, x30, [sp], #32
  40a948:	br	x2
  40a94c:	stp	x29, x30, [sp, #-32]!
  40a950:	stp	x20, x19, [sp, #16]
  40a954:	mov	x29, sp
  40a958:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40a95c:	ldr	x3, [x20, #3488]
  40a960:	mov	x19, x0
  40a964:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a968:	add	x0, x0, #0xcc2
  40a96c:	mov	w1, #0x2                   	// #2
  40a970:	mov	w2, #0x1                   	// #1
  40a974:	bl	4016e0 <fwrite@plt>
  40a978:	ldr	x0, [x19, #16]
  40a97c:	ldr	x8, [x0]
  40a980:	ldr	x8, [x8]
  40a984:	blr	x8
  40a988:	ldr	x3, [x20, #3488]
  40a98c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40a990:	add	x0, x0, #0x4cb
  40a994:	mov	w1, #0xc                   	// #12
  40a998:	mov	w2, #0x1                   	// #1
  40a99c:	bl	4016e0 <fwrite@plt>
  40a9a0:	ldr	x0, [x19, #24]
  40a9a4:	ldr	x8, [x0]
  40a9a8:	ldr	x8, [x8]
  40a9ac:	blr	x8
  40a9b0:	ldr	x3, [x20, #3488]
  40a9b4:	ldp	x20, x19, [sp, #16]
  40a9b8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40a9bc:	add	x0, x0, #0x5a4
  40a9c0:	mov	w1, #0x2                   	// #2
  40a9c4:	mov	w2, #0x1                   	// #1
  40a9c8:	ldp	x29, x30, [sp], #32
  40a9cc:	b	4016e0 <fwrite@plt>
  40a9d0:	stp	x29, x30, [sp, #-32]!
  40a9d4:	str	x19, [sp, #16]
  40a9d8:	mov	x29, sp
  40a9dc:	mov	x19, x0
  40a9e0:	bl	405ce8 <printf@plt+0x4598>
  40a9e4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40a9e8:	add	x8, x8, #0xc30
  40a9ec:	str	x8, [x19]
  40a9f0:	ldr	x19, [sp, #16]
  40a9f4:	ldp	x29, x30, [sp], #32
  40a9f8:	ret
  40a9fc:	stp	x29, x30, [sp, #-32]!
  40aa00:	stp	x20, x19, [sp, #16]
  40aa04:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa08:	ldr	w8, [x8, #3544]
  40aa0c:	mov	x29, sp
  40aa10:	cmp	w8, #0x1
  40aa14:	b.eq	40aa90 <printf@plt+0x9340>  // b.none
  40aa18:	cbnz	w8, 40aaa4 <printf@plt+0x9354>
  40aa1c:	adrp	x19, 42c000 <_Znam@GLIBCXX_3.4>
  40aa20:	ldr	w8, [x19, #540]
  40aa24:	adrp	x20, 42c000 <_Znam@GLIBCXX_3.4>
  40aa28:	ldr	w2, [x20, #560]
  40aa2c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aa30:	lsl	w9, w8, #3
  40aa34:	sub	w1, w9, w8
  40aa38:	add	x0, x0, #0x4d8
  40aa3c:	bl	401750 <printf@plt>
  40aa40:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aa44:	ldr	w8, [x8, #3520]
  40aa48:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  40aa4c:	ldr	w1, [x10, #476]
  40aa50:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aa54:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aa58:	add	x9, x9, #0x4e8
  40aa5c:	add	x10, x10, #0x4f3
  40aa60:	cmp	w8, #0x0
  40aa64:	csel	x0, x10, x9, eq  // eq = none
  40aa68:	bl	401750 <printf@plt>
  40aa6c:	ldr	w8, [x19, #540]
  40aa70:	ldr	w2, [x20, #560]
  40aa74:	ldp	x20, x19, [sp, #16]
  40aa78:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aa7c:	lsl	w9, w8, #3
  40aa80:	sub	w1, w9, w8
  40aa84:	add	x0, x0, #0x501
  40aa88:	ldp	x29, x30, [sp], #32
  40aa8c:	b	401750 <printf@plt>
  40aa90:	ldp	x20, x19, [sp, #16]
  40aa94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aa98:	add	x0, x0, #0x510
  40aa9c:	ldp	x29, x30, [sp], #32
  40aaa0:	b	401750 <printf@plt>
  40aaa4:	ldp	x20, x19, [sp, #16]
  40aaa8:	ldp	x29, x30, [sp], #32
  40aaac:	ret
  40aab0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40aab4:	ldr	x3, [x8, #3488]
  40aab8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aabc:	add	x0, x0, #0x520
  40aac0:	mov	w1, #0xf                   	// #15
  40aac4:	mov	w2, #0x1                   	// #1
  40aac8:	b	4016e0 <fwrite@plt>
  40aacc:	stp	x29, x30, [sp, #-48]!
  40aad0:	str	x21, [sp, #16]
  40aad4:	stp	x20, x19, [sp, #32]
  40aad8:	mov	x29, sp
  40aadc:	ldr	x8, [x0]
  40aae0:	mov	x20, x0
  40aae4:	ldr	x8, [x8, #72]
  40aae8:	blr	x8
  40aaec:	cbz	w0, 40ab38 <printf@plt+0x93e8>
  40aaf0:	mov	w0, #0x20                  	// #32
  40aaf4:	bl	4102ac <_Znwm@@Base>
  40aaf8:	mov	x19, x0
  40aafc:	mov	w0, #0x10                  	// #16
  40ab00:	bl	4102ac <_Znwm@@Base>
  40ab04:	mov	x21, x0
  40ab08:	bl	405ce8 <printf@plt+0x4598>
  40ab0c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ab10:	add	x8, x8, #0xc30
  40ab14:	str	x8, [x21]
  40ab18:	mov	x0, x19
  40ab1c:	mov	x1, x20
  40ab20:	bl	406318 <printf@plt+0x4bc8>
  40ab24:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ab28:	add	x8, x8, #0xba8
  40ab2c:	str	x8, [x19]
  40ab30:	str	x21, [x19, #24]
  40ab34:	b	40ab58 <printf@plt+0x9408>
  40ab38:	mov	w0, #0x18                  	// #24
  40ab3c:	bl	4102ac <_Znwm@@Base>
  40ab40:	mov	x19, x0
  40ab44:	mov	x1, x20
  40ab48:	bl	406318 <printf@plt+0x4bc8>
  40ab4c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ab50:	add	x8, x8, #0xcb8
  40ab54:	str	x8, [x19]
  40ab58:	mov	x0, x19
  40ab5c:	ldp	x20, x19, [sp, #32]
  40ab60:	ldr	x21, [sp, #16]
  40ab64:	ldp	x29, x30, [sp], #48
  40ab68:	ret
  40ab6c:	b	40ab80 <printf@plt+0x9430>
  40ab70:	mov	x20, x0
  40ab74:	mov	x0, x21
  40ab78:	bl	410350 <_ZdlPv@@Base>
  40ab7c:	b	40ab84 <printf@plt+0x9434>
  40ab80:	mov	x20, x0
  40ab84:	mov	x0, x19
  40ab88:	bl	410350 <_ZdlPv@@Base>
  40ab8c:	mov	x0, x20
  40ab90:	bl	4016f0 <_Unwind_Resume@plt>
  40ab94:	stp	x29, x30, [sp, #-32]!
  40ab98:	str	x19, [sp, #16]
  40ab9c:	mov	x29, sp
  40aba0:	mov	x19, x0
  40aba4:	bl	406318 <printf@plt+0x4bc8>
  40aba8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40abac:	add	x8, x8, #0xcb8
  40abb0:	str	x8, [x19]
  40abb4:	ldr	x19, [sp, #16]
  40abb8:	ldp	x29, x30, [sp], #32
  40abbc:	ret
  40abc0:	stp	x29, x30, [sp, #-32]!
  40abc4:	stp	x20, x19, [sp, #16]
  40abc8:	mov	x29, sp
  40abcc:	ldr	x20, [x0, #16]
  40abd0:	mov	x19, x0
  40abd4:	mov	w0, w1
  40abd8:	bl	405958 <printf@plt+0x4208>
  40abdc:	ldr	x8, [x20]
  40abe0:	mov	w1, w0
  40abe4:	mov	x0, x20
  40abe8:	ldr	x8, [x8, #24]
  40abec:	blr	x8
  40abf0:	ldr	x8, [x19, #16]
  40abf4:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40abf8:	ldr	w9, [x9, #540]
  40abfc:	ldr	w1, [x19, #12]
  40ac00:	ldr	w2, [x8, #12]
  40ac04:	mov	w20, w0
  40ac08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ac0c:	add	w3, w9, w9, lsl #2
  40ac10:	add	x0, x0, #0x530
  40ac14:	bl	401750 <printf@plt>
  40ac18:	ldr	x8, [x19, #16]
  40ac1c:	ldr	w1, [x19, #12]
  40ac20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40ac24:	add	x0, x0, #0x9d7
  40ac28:	ldr	w2, [x8, #12]
  40ac2c:	bl	401750 <printf@plt>
  40ac30:	ldr	x8, [x19, #16]
  40ac34:	ldr	w1, [x19, #12]
  40ac38:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40ac3c:	add	x0, x0, #0x9fe
  40ac40:	ldr	w2, [x8, #12]
  40ac44:	bl	401750 <printf@plt>
  40ac48:	mov	w0, w20
  40ac4c:	ldp	x20, x19, [sp, #16]
  40ac50:	ldp	x29, x30, [sp], #32
  40ac54:	ret
  40ac58:	stp	x29, x30, [sp, #-32]!
  40ac5c:	str	x19, [sp, #16]
  40ac60:	mov	x29, sp
  40ac64:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ac68:	ldr	w8, [x8, #3544]
  40ac6c:	mov	x19, x0
  40ac70:	cmp	w8, #0x1
  40ac74:	b.eq	40acfc <printf@plt+0x95ac>  // b.none
  40ac78:	cbnz	w8, 40ad2c <printf@plt+0x95dc>
  40ac7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ac80:	add	x0, x0, #0x39d
  40ac84:	bl	401750 <printf@plt>
  40ac88:	ldr	x8, [x19, #16]
  40ac8c:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40ac90:	ldr	w9, [x9, #540]
  40ac94:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ac98:	ldr	w1, [x8, #12]
  40ac9c:	add	x0, x0, #0x547
  40aca0:	lsl	w8, w9, #3
  40aca4:	sub	w2, w8, w9
  40aca8:	bl	401750 <printf@plt>
  40acac:	ldr	x8, [x19, #16]
  40acb0:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40acb4:	ldr	w9, [x9, #3520]
  40acb8:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5ca4>
  40acbc:	ldr	w1, [x8, #12]
  40acc0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5ca4>
  40acc4:	add	x8, x8, #0x55f
  40acc8:	add	x10, x10, #0x570
  40accc:	cmp	w9, #0x0
  40acd0:	csel	x0, x10, x8, eq  // eq = none
  40acd4:	bl	401750 <printf@plt>
  40acd8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40acdc:	add	x0, x0, #0x1aa
  40ace0:	bl	401750 <printf@plt>
  40ace4:	ldr	x0, [x19, #16]
  40ace8:	ldr	x19, [sp, #16]
  40acec:	ldr	x8, [x0]
  40acf0:	ldr	x1, [x8, #48]
  40acf4:	ldp	x29, x30, [sp], #32
  40acf8:	br	x1
  40acfc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ad00:	add	x0, x0, #0x584
  40ad04:	bl	401750 <printf@plt>
  40ad08:	ldr	x0, [x19, #16]
  40ad0c:	ldr	x8, [x0]
  40ad10:	ldr	x8, [x8, #48]
  40ad14:	blr	x8
  40ad18:	ldr	x19, [sp, #16]
  40ad1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ad20:	add	x0, x0, #0x59b
  40ad24:	ldp	x29, x30, [sp], #32
  40ad28:	b	401750 <printf@plt>
  40ad2c:	ldr	x19, [sp, #16]
  40ad30:	ldp	x29, x30, [sp], #32
  40ad34:	ret
  40ad38:	stp	x29, x30, [sp, #-32]!
  40ad3c:	stp	x20, x19, [sp, #16]
  40ad40:	mov	x29, sp
  40ad44:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ad48:	ldr	x3, [x20, #3488]
  40ad4c:	mov	x19, x0
  40ad50:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ad54:	add	x0, x0, #0xcc2
  40ad58:	mov	w1, #0x2                   	// #2
  40ad5c:	mov	w2, #0x1                   	// #1
  40ad60:	bl	4016e0 <fwrite@plt>
  40ad64:	ldr	x0, [x19, #16]
  40ad68:	ldr	x8, [x0]
  40ad6c:	ldr	x8, [x8]
  40ad70:	blr	x8
  40ad74:	ldr	x3, [x20, #3488]
  40ad78:	ldp	x20, x19, [sp, #16]
  40ad7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ad80:	add	x0, x0, #0x5b3
  40ad84:	mov	w1, #0x6                   	// #6
  40ad88:	mov	w2, #0x1                   	// #1
  40ad8c:	ldp	x29, x30, [sp], #32
  40ad90:	b	4016e0 <fwrite@plt>
  40ad94:	stp	x29, x30, [sp, #-48]!
  40ad98:	str	x21, [sp, #16]
  40ad9c:	stp	x20, x19, [sp, #32]
  40ada0:	mov	x29, sp
  40ada4:	mov	x21, x0
  40ada8:	mov	w0, #0x20                  	// #32
  40adac:	mov	x19, x1
  40adb0:	bl	4102ac <_Znwm@@Base>
  40adb4:	mov	x20, x0
  40adb8:	mov	x1, x21
  40adbc:	bl	406318 <printf@plt+0x4bc8>
  40adc0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40adc4:	add	x8, x8, #0xd40
  40adc8:	str	x8, [x20]
  40adcc:	str	x19, [x20, #24]
  40add0:	mov	x0, x20
  40add4:	ldp	x20, x19, [sp, #32]
  40add8:	ldr	x21, [sp, #16]
  40addc:	ldp	x29, x30, [sp], #48
  40ade0:	ret
  40ade4:	mov	x19, x0
  40ade8:	mov	x0, x20
  40adec:	bl	410350 <_ZdlPv@@Base>
  40adf0:	mov	x0, x19
  40adf4:	bl	4016f0 <_Unwind_Resume@plt>
  40adf8:	stp	x29, x30, [sp, #-32]!
  40adfc:	stp	x20, x19, [sp, #16]
  40ae00:	mov	x29, sp
  40ae04:	mov	x19, x2
  40ae08:	mov	x20, x0
  40ae0c:	bl	406318 <printf@plt+0x4bc8>
  40ae10:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ae14:	add	x8, x8, #0xd40
  40ae18:	str	x8, [x20]
  40ae1c:	str	x19, [x20, #24]
  40ae20:	ldp	x20, x19, [sp, #16]
  40ae24:	ldp	x29, x30, [sp], #32
  40ae28:	ret
  40ae2c:	stp	x29, x30, [sp, #-32]!
  40ae30:	str	x19, [sp, #16]
  40ae34:	mov	x19, x0
  40ae38:	ldr	x0, [x0, #24]
  40ae3c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ae40:	add	x8, x8, #0xd40
  40ae44:	mov	x29, sp
  40ae48:	str	x8, [x19]
  40ae4c:	cbz	x0, 40ae5c <printf@plt+0x970c>
  40ae50:	ldr	x8, [x0]
  40ae54:	ldr	x8, [x8, #16]
  40ae58:	blr	x8
  40ae5c:	mov	x0, x19
  40ae60:	ldr	x19, [sp, #16]
  40ae64:	ldp	x29, x30, [sp], #32
  40ae68:	b	406348 <printf@plt+0x4bf8>
  40ae6c:	stp	x29, x30, [sp, #-32]!
  40ae70:	str	x19, [sp, #16]
  40ae74:	mov	x19, x0
  40ae78:	ldr	x0, [x0, #24]
  40ae7c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ae80:	add	x8, x8, #0xd40
  40ae84:	mov	x29, sp
  40ae88:	str	x8, [x19]
  40ae8c:	cbz	x0, 40ae9c <printf@plt+0x974c>
  40ae90:	ldr	x8, [x0]
  40ae94:	ldr	x8, [x8, #16]
  40ae98:	blr	x8
  40ae9c:	mov	x0, x19
  40aea0:	bl	406348 <printf@plt+0x4bf8>
  40aea4:	mov	x0, x19
  40aea8:	ldr	x19, [sp, #16]
  40aeac:	ldp	x29, x30, [sp], #32
  40aeb0:	b	410350 <_ZdlPv@@Base>
  40aeb4:	stp	x29, x30, [sp, #-48]!
  40aeb8:	str	x21, [sp, #16]
  40aebc:	stp	x20, x19, [sp, #32]
  40aec0:	mov	x29, sp
  40aec4:	mov	x19, x0
  40aec8:	ldr	x0, [x0, #16]
  40aecc:	mov	w21, w1
  40aed0:	ldr	x8, [x0]
  40aed4:	ldr	x8, [x8, #24]
  40aed8:	blr	x8
  40aedc:	ldr	x8, [x19, #24]
  40aee0:	mov	w20, w0
  40aee4:	mov	w1, w21
  40aee8:	ldr	x9, [x8]
  40aeec:	mov	x0, x8
  40aef0:	ldr	x9, [x9, #24]
  40aef4:	blr	x9
  40aef8:	ldp	x8, x9, [x19, #16]
  40aefc:	ldr	w1, [x19, #12]
  40af00:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40af04:	add	x0, x0, #0x5ba
  40af08:	ldr	w2, [x8, #12]
  40af0c:	ldr	w3, [x9, #12]
  40af10:	bl	401750 <printf@plt>
  40af14:	ldp	x8, x9, [x19, #16]
  40af18:	ldr	w1, [x19, #12]
  40af1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40af20:	add	x0, x0, #0x5df
  40af24:	ldr	w2, [x8, #12]
  40af28:	ldr	w3, [x9, #12]
  40af2c:	mov	w4, w1
  40af30:	bl	401750 <printf@plt>
  40af34:	ldr	x8, [x19, #16]
  40af38:	ldr	w1, [x19, #12]
  40af3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40af40:	add	x0, x0, #0x9eb
  40af44:	ldr	w2, [x8, #12]
  40af48:	bl	401750 <printf@plt>
  40af4c:	ldp	x8, x9, [x19, #16]
  40af50:	ldr	w1, [x19, #12]
  40af54:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40af58:	add	x0, x0, #0x60d
  40af5c:	ldr	w2, [x8, #12]
  40af60:	ldr	w3, [x9, #12]
  40af64:	bl	401750 <printf@plt>
  40af68:	cbz	w20, 40af84 <printf@plt+0x9834>
  40af6c:	ldr	x8, [x19, #16]
  40af70:	ldr	w1, [x19, #12]
  40af74:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40af78:	add	x0, x0, #0x469
  40af7c:	ldr	w2, [x8, #12]
  40af80:	bl	401750 <printf@plt>
  40af84:	mov	w0, w20
  40af88:	ldp	x20, x19, [sp, #32]
  40af8c:	ldr	x21, [sp, #16]
  40af90:	ldp	x29, x30, [sp], #48
  40af94:	ret
  40af98:	stp	x29, x30, [sp, #-48]!
  40af9c:	stp	x22, x21, [sp, #16]
  40afa0:	stp	x20, x19, [sp, #32]
  40afa4:	mov	x29, sp
  40afa8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40afac:	ldr	w8, [x8, #3544]
  40afb0:	mov	x19, x0
  40afb4:	cmp	w8, #0x1
  40afb8:	b.eq	40b070 <printf@plt+0x9920>  // b.none
  40afbc:	cbnz	w8, 40b0b4 <printf@plt+0x9964>
  40afc0:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40afc4:	add	x20, x20, #0x39d
  40afc8:	mov	x0, x20
  40afcc:	bl	401750 <printf@plt>
  40afd0:	ldr	x8, [x19, #24]
  40afd4:	ldr	w1, [x19, #12]
  40afd8:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  40afdc:	add	x21, x21, #0x421
  40afe0:	ldr	w2, [x8, #12]
  40afe4:	mov	x0, x21
  40afe8:	bl	401750 <printf@plt>
  40afec:	ldr	x8, [x19, #16]
  40aff0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40aff4:	add	x0, x0, #0x629
  40aff8:	ldr	w1, [x8, #12]
  40affc:	bl	401750 <printf@plt>
  40b000:	ldr	x0, [x19, #24]
  40b004:	ldr	x8, [x0]
  40b008:	ldr	x8, [x8, #48]
  40b00c:	blr	x8
  40b010:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6ca4>
  40b014:	add	x22, x22, #0x1aa
  40b018:	mov	x0, x22
  40b01c:	bl	401750 <printf@plt>
  40b020:	mov	x0, x20
  40b024:	bl	401750 <printf@plt>
  40b028:	ldr	x8, [x19, #16]
  40b02c:	ldr	w1, [x19, #12]
  40b030:	mov	x0, x21
  40b034:	ldr	w2, [x8, #12]
  40b038:	bl	401750 <printf@plt>
  40b03c:	ldr	x0, [x19, #16]
  40b040:	ldr	x8, [x0]
  40b044:	ldr	x8, [x8, #48]
  40b048:	blr	x8
  40b04c:	mov	x0, x22
  40b050:	bl	401750 <printf@plt>
  40b054:	ldr	w1, [x19, #12]
  40b058:	ldp	x20, x19, [sp, #32]
  40b05c:	ldp	x22, x21, [sp, #16]
  40b060:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b064:	add	x0, x0, #0x43f
  40b068:	ldp	x29, x30, [sp], #48
  40b06c:	b	401750 <printf@plt>
  40b070:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b074:	add	x0, x0, #0x637
  40b078:	bl	401750 <printf@plt>
  40b07c:	ldr	x0, [x19, #16]
  40b080:	ldr	x8, [x0]
  40b084:	ldr	x8, [x8, #48]
  40b088:	blr	x8
  40b08c:	ldr	x0, [x19, #24]
  40b090:	ldr	x8, [x0]
  40b094:	ldr	x8, [x8, #48]
  40b098:	blr	x8
  40b09c:	ldp	x20, x19, [sp, #32]
  40b0a0:	ldp	x22, x21, [sp, #16]
  40b0a4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b0a8:	add	x0, x0, #0x6d3
  40b0ac:	ldp	x29, x30, [sp], #48
  40b0b0:	b	401750 <printf@plt>
  40b0b4:	ldp	x20, x19, [sp, #32]
  40b0b8:	ldp	x22, x21, [sp, #16]
  40b0bc:	ldp	x29, x30, [sp], #48
  40b0c0:	ret
  40b0c4:	stp	x29, x30, [sp, #-32]!
  40b0c8:	stp	x20, x19, [sp, #16]
  40b0cc:	mov	x29, sp
  40b0d0:	mov	x19, x0
  40b0d4:	ldr	x0, [x0, #24]
  40b0d8:	add	w20, w1, #0x1
  40b0dc:	mov	w1, w20
  40b0e0:	ldr	x8, [x0]
  40b0e4:	ldr	x8, [x8, #112]
  40b0e8:	blr	x8
  40b0ec:	ldr	x0, [x19, #16]
  40b0f0:	mov	w1, w20
  40b0f4:	ldp	x20, x19, [sp, #16]
  40b0f8:	ldr	x8, [x0]
  40b0fc:	ldr	x2, [x8, #112]
  40b100:	ldp	x29, x30, [sp], #32
  40b104:	br	x2
  40b108:	b	406114 <printf@plt+0x49c4>
  40b10c:	stp	x29, x30, [sp, #-32]!
  40b110:	stp	x20, x19, [sp, #16]
  40b114:	mov	x29, sp
  40b118:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b11c:	ldr	x3, [x20, #3488]
  40b120:	mov	x19, x0
  40b124:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b128:	add	x0, x0, #0xcc2
  40b12c:	mov	w1, #0x2                   	// #2
  40b130:	mov	w2, #0x1                   	// #1
  40b134:	bl	4016e0 <fwrite@plt>
  40b138:	ldr	x0, [x19, #16]
  40b13c:	ldr	x8, [x0]
  40b140:	ldr	x8, [x8]
  40b144:	blr	x8
  40b148:	ldr	x3, [x20, #3488]
  40b14c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b150:	add	x0, x0, #0x64e
  40b154:	mov	w1, #0xd                   	// #13
  40b158:	mov	w2, #0x1                   	// #1
  40b15c:	bl	4016e0 <fwrite@plt>
  40b160:	ldr	x0, [x19, #24]
  40b164:	ldr	x8, [x0]
  40b168:	ldr	x8, [x8]
  40b16c:	blr	x8
  40b170:	ldr	x3, [x20, #3488]
  40b174:	ldp	x20, x19, [sp, #16]
  40b178:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b17c:	add	x0, x0, #0x5a4
  40b180:	mov	w1, #0x2                   	// #2
  40b184:	mov	w2, #0x1                   	// #1
  40b188:	ldp	x29, x30, [sp], #32
  40b18c:	b	4016e0 <fwrite@plt>
  40b190:	stp	x29, x30, [sp, #-32]!
  40b194:	str	x19, [sp, #16]
  40b198:	mov	x29, sp
  40b19c:	mov	x19, x0
  40b1a0:	bl	405ce8 <printf@plt+0x4598>
  40b1a4:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b1a8:	add	x8, x8, #0xdc8
  40b1ac:	str	x8, [x19]
  40b1b0:	ldr	x19, [sp, #16]
  40b1b4:	ldp	x29, x30, [sp], #32
  40b1b8:	ret
  40b1bc:	stp	x29, x30, [sp, #-32]!
  40b1c0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b1c4:	ldr	w8, [x8, #3544]
  40b1c8:	str	x19, [sp, #16]
  40b1cc:	mov	x29, sp
  40b1d0:	cmp	w8, #0x1
  40b1d4:	b.eq	40b244 <printf@plt+0x9af4>  // b.none
  40b1d8:	cbnz	w8, 40b258 <printf@plt+0x9b08>
  40b1dc:	adrp	x19, 42c000 <_Znam@GLIBCXX_3.4>
  40b1e0:	ldr	w8, [x19, #540]
  40b1e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b1e8:	add	x0, x0, #0x65c
  40b1ec:	lsl	w9, w8, #3
  40b1f0:	sub	w1, w9, w8
  40b1f4:	bl	401750 <printf@plt>
  40b1f8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b1fc:	ldr	w8, [x8, #3520]
  40b200:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  40b204:	ldr	w1, [x10, #476]
  40b208:	adrp	x9, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b20c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b210:	add	x9, x9, #0x4e8
  40b214:	add	x10, x10, #0x4f3
  40b218:	cmp	w8, #0x0
  40b21c:	csel	x0, x10, x9, eq  // eq = none
  40b220:	bl	401750 <printf@plt>
  40b224:	ldr	w8, [x19, #540]
  40b228:	ldr	x19, [sp, #16]
  40b22c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b230:	add	x0, x0, #0x667
  40b234:	lsl	w9, w8, #3
  40b238:	sub	w1, w9, w8
  40b23c:	ldp	x29, x30, [sp], #32
  40b240:	b	401750 <printf@plt>
  40b244:	ldr	x19, [sp, #16]
  40b248:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b24c:	add	x0, x0, #0x673
  40b250:	ldp	x29, x30, [sp], #32
  40b254:	b	401750 <printf@plt>
  40b258:	ldr	x19, [sp, #16]
  40b25c:	ldp	x29, x30, [sp], #32
  40b260:	ret
  40b264:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b268:	ldr	x3, [x8, #3488]
  40b26c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b270:	add	x0, x0, #0x685
  40b274:	mov	w1, #0x10                  	// #16
  40b278:	mov	w2, #0x1                   	// #1
  40b27c:	b	4016e0 <fwrite@plt>
  40b280:	stp	x29, x30, [sp, #-48]!
  40b284:	str	x21, [sp, #16]
  40b288:	stp	x20, x19, [sp, #32]
  40b28c:	mov	x29, sp
  40b290:	ldr	x8, [x0]
  40b294:	mov	x20, x0
  40b298:	ldr	x8, [x8, #72]
  40b29c:	blr	x8
  40b2a0:	cbz	w0, 40b2ec <printf@plt+0x9b9c>
  40b2a4:	mov	w0, #0x20                  	// #32
  40b2a8:	bl	4102ac <_Znwm@@Base>
  40b2ac:	mov	x19, x0
  40b2b0:	mov	w0, #0x10                  	// #16
  40b2b4:	bl	4102ac <_Znwm@@Base>
  40b2b8:	mov	x21, x0
  40b2bc:	bl	405ce8 <printf@plt+0x4598>
  40b2c0:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b2c4:	add	x8, x8, #0xdc8
  40b2c8:	str	x8, [x21]
  40b2cc:	mov	x0, x19
  40b2d0:	mov	x1, x20
  40b2d4:	bl	406318 <printf@plt+0x4bc8>
  40b2d8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b2dc:	add	x8, x8, #0xd40
  40b2e0:	str	x8, [x19]
  40b2e4:	str	x21, [x19, #24]
  40b2e8:	b	40b30c <printf@plt+0x9bbc>
  40b2ec:	mov	w0, #0x18                  	// #24
  40b2f0:	bl	4102ac <_Znwm@@Base>
  40b2f4:	mov	x19, x0
  40b2f8:	mov	x1, x20
  40b2fc:	bl	406318 <printf@plt+0x4bc8>
  40b300:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b304:	add	x8, x8, #0xe50
  40b308:	str	x8, [x19]
  40b30c:	mov	x0, x19
  40b310:	ldp	x20, x19, [sp, #32]
  40b314:	ldr	x21, [sp, #16]
  40b318:	ldp	x29, x30, [sp], #48
  40b31c:	ret
  40b320:	b	40b334 <printf@plt+0x9be4>
  40b324:	mov	x20, x0
  40b328:	mov	x0, x21
  40b32c:	bl	410350 <_ZdlPv@@Base>
  40b330:	b	40b338 <printf@plt+0x9be8>
  40b334:	mov	x20, x0
  40b338:	mov	x0, x19
  40b33c:	bl	410350 <_ZdlPv@@Base>
  40b340:	mov	x0, x20
  40b344:	bl	4016f0 <_Unwind_Resume@plt>
  40b348:	stp	x29, x30, [sp, #-32]!
  40b34c:	str	x19, [sp, #16]
  40b350:	mov	x29, sp
  40b354:	mov	x19, x0
  40b358:	bl	406318 <printf@plt+0x4bc8>
  40b35c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b360:	add	x8, x8, #0xe50
  40b364:	str	x8, [x19]
  40b368:	ldr	x19, [sp, #16]
  40b36c:	ldp	x29, x30, [sp], #32
  40b370:	ret
  40b374:	stp	x29, x30, [sp, #-32]!
  40b378:	stp	x20, x19, [sp, #16]
  40b37c:	mov	x29, sp
  40b380:	mov	x19, x0
  40b384:	ldr	x0, [x0, #16]
  40b388:	ldr	x8, [x0]
  40b38c:	ldr	x8, [x8, #24]
  40b390:	blr	x8
  40b394:	ldr	x8, [x19, #16]
  40b398:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40b39c:	ldr	w9, [x9, #540]
  40b3a0:	ldr	w1, [x19, #12]
  40b3a4:	ldr	w2, [x8, #12]
  40b3a8:	mov	w20, w0
  40b3ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b3b0:	add	w3, w9, w9, lsl #2
  40b3b4:	add	x0, x0, #0x696
  40b3b8:	bl	401750 <printf@plt>
  40b3bc:	ldr	x8, [x19, #16]
  40b3c0:	ldr	w1, [x19, #12]
  40b3c4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b3c8:	add	x0, x0, #0x9d7
  40b3cc:	ldr	w2, [x8, #12]
  40b3d0:	bl	401750 <printf@plt>
  40b3d4:	ldr	x8, [x19, #16]
  40b3d8:	ldr	w1, [x19, #12]
  40b3dc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b3e0:	add	x0, x0, #0x9eb
  40b3e4:	ldr	w2, [x8, #12]
  40b3e8:	bl	401750 <printf@plt>
  40b3ec:	mov	w0, w20
  40b3f0:	ldp	x20, x19, [sp, #16]
  40b3f4:	ldp	x29, x30, [sp], #32
  40b3f8:	ret
  40b3fc:	stp	x29, x30, [sp, #-32]!
  40b400:	str	x19, [sp, #16]
  40b404:	mov	x29, sp
  40b408:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b40c:	ldr	w8, [x8, #3544]
  40b410:	mov	x19, x0
  40b414:	cmp	w8, #0x1
  40b418:	b.eq	40b4a0 <printf@plt+0x9d50>  // b.none
  40b41c:	cbnz	w8, 40b4d0 <printf@plt+0x9d80>
  40b420:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b424:	add	x0, x0, #0x39d
  40b428:	bl	401750 <printf@plt>
  40b42c:	ldr	x8, [x19, #16]
  40b430:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40b434:	ldr	w9, [x9, #540]
  40b438:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b43c:	ldr	w1, [x8, #12]
  40b440:	add	x0, x0, #0x6ad
  40b444:	lsl	w8, w9, #3
  40b448:	sub	w2, w8, w9
  40b44c:	bl	401750 <printf@plt>
  40b450:	ldr	x8, [x19, #16]
  40b454:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b458:	ldr	w9, [x9, #3520]
  40b45c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b460:	ldr	w1, [x8, #12]
  40b464:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b468:	add	x8, x8, #0x55f
  40b46c:	add	x10, x10, #0x570
  40b470:	cmp	w9, #0x0
  40b474:	csel	x0, x10, x8, eq  // eq = none
  40b478:	bl	401750 <printf@plt>
  40b47c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40b480:	add	x0, x0, #0x1aa
  40b484:	bl	401750 <printf@plt>
  40b488:	ldr	x0, [x19, #16]
  40b48c:	ldr	x19, [sp, #16]
  40b490:	ldr	x8, [x0]
  40b494:	ldr	x1, [x8, #48]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	br	x1
  40b4a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b4a4:	add	x0, x0, #0x637
  40b4a8:	bl	401750 <printf@plt>
  40b4ac:	ldr	x0, [x19, #16]
  40b4b0:	ldr	x8, [x0]
  40b4b4:	ldr	x8, [x8, #48]
  40b4b8:	blr	x8
  40b4bc:	ldr	x19, [sp, #16]
  40b4c0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b4c4:	add	x0, x0, #0x6c4
  40b4c8:	ldp	x29, x30, [sp], #32
  40b4cc:	b	401750 <printf@plt>
  40b4d0:	ldr	x19, [sp, #16]
  40b4d4:	ldp	x29, x30, [sp], #32
  40b4d8:	ret
  40b4dc:	b	406114 <printf@plt+0x49c4>
  40b4e0:	stp	x29, x30, [sp, #-32]!
  40b4e4:	stp	x20, x19, [sp, #16]
  40b4e8:	mov	x29, sp
  40b4ec:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b4f0:	ldr	x3, [x20, #3488]
  40b4f4:	mov	x19, x0
  40b4f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b4fc:	add	x0, x0, #0xcc2
  40b500:	mov	w1, #0x2                   	// #2
  40b504:	mov	w2, #0x1                   	// #1
  40b508:	bl	4016e0 <fwrite@plt>
  40b50c:	ldr	x0, [x19, #16]
  40b510:	ldr	x8, [x0]
  40b514:	ldr	x8, [x8]
  40b518:	blr	x8
  40b51c:	ldr	x3, [x20, #3488]
  40b520:	ldp	x20, x19, [sp, #16]
  40b524:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b528:	add	x0, x0, #0x6dd
  40b52c:	mov	w1, #0x8                   	// #8
  40b530:	mov	w2, #0x1                   	// #1
  40b534:	ldp	x29, x30, [sp], #32
  40b538:	b	4016e0 <fwrite@plt>
  40b53c:	stp	x29, x30, [sp, #-32]!
  40b540:	stp	x20, x19, [sp, #16]
  40b544:	mov	x29, sp
  40b548:	mov	x19, x1
  40b54c:	mov	x1, x2
  40b550:	mov	x20, x0
  40b554:	bl	406318 <printf@plt+0x4bc8>
  40b558:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b55c:	add	x8, x8, #0xed8
  40b560:	str	x8, [x20]
  40b564:	str	x19, [x20, #24]
  40b568:	ldp	x20, x19, [sp, #16]
  40b56c:	ldp	x29, x30, [sp], #32
  40b570:	ret
  40b574:	stp	x29, x30, [sp, #-32]!
  40b578:	stp	x20, x19, [sp, #16]
  40b57c:	mov	x29, sp
  40b580:	ldr	w8, [x0, #12]
  40b584:	mov	x19, x0
  40b588:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b58c:	mov	w20, w1
  40b590:	add	x0, x0, #0x230
  40b594:	mov	w1, w8
  40b598:	bl	401750 <printf@plt>
  40b59c:	ldr	x1, [x19, #24]
  40b5a0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b5a4:	add	x0, x0, #0x6e6
  40b5a8:	bl	401750 <printf@plt>
  40b5ac:	ldr	w1, [x19, #12]
  40b5b0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b5b4:	add	x0, x0, #0x242
  40b5b8:	bl	401750 <printf@plt>
  40b5bc:	ldr	x0, [x19, #16]
  40b5c0:	mov	w1, w20
  40b5c4:	ldr	x8, [x0]
  40b5c8:	ldr	x8, [x8, #24]
  40b5cc:	blr	x8
  40b5d0:	ldr	w1, [x19, #12]
  40b5d4:	mov	w20, w0
  40b5d8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b5dc:	add	x0, x0, #0x26f
  40b5e0:	bl	401750 <printf@plt>
  40b5e4:	ldr	x8, [x19, #16]
  40b5e8:	ldr	w1, [x19, #12]
  40b5ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b5f0:	add	x0, x0, #0x9d7
  40b5f4:	ldr	w2, [x8, #12]
  40b5f8:	bl	401750 <printf@plt>
  40b5fc:	ldr	x8, [x19, #16]
  40b600:	ldr	w1, [x19, #12]
  40b604:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b608:	add	x0, x0, #0x9eb
  40b60c:	ldr	w2, [x8, #12]
  40b610:	bl	401750 <printf@plt>
  40b614:	ldr	x8, [x19, #16]
  40b618:	ldr	w1, [x19, #12]
  40b61c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b620:	add	x0, x0, #0x9fe
  40b624:	ldr	w2, [x8, #12]
  40b628:	bl	401750 <printf@plt>
  40b62c:	mov	w0, w20
  40b630:	ldp	x20, x19, [sp, #16]
  40b634:	ldp	x29, x30, [sp], #32
  40b638:	ret
  40b63c:	stp	x29, x30, [sp, #-32]!
  40b640:	str	x19, [sp, #16]
  40b644:	mov	x29, sp
  40b648:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b64c:	ldr	w8, [x8, #3544]
  40b650:	mov	x19, x0
  40b654:	cmp	w8, #0x1
  40b658:	b.eq	40b698 <printf@plt+0x9f48>  // b.none
  40b65c:	cbnz	w8, 40b6cc <printf@plt+0x9f7c>
  40b660:	ldr	w1, [x19, #12]
  40b664:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b668:	add	x0, x0, #0x38f
  40b66c:	bl	401750 <printf@plt>
  40b670:	ldr	x0, [x19, #16]
  40b674:	ldr	x8, [x0]
  40b678:	ldr	x8, [x8, #48]
  40b67c:	blr	x8
  40b680:	ldr	w1, [x19, #12]
  40b684:	ldr	x19, [sp, #16]
  40b688:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40b68c:	add	x0, x0, #0x413
  40b690:	ldp	x29, x30, [sp], #32
  40b694:	b	401750 <printf@plt>
  40b698:	ldr	x1, [x19, #24]
  40b69c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b6a0:	add	x0, x0, #0x6ee
  40b6a4:	bl	401750 <printf@plt>
  40b6a8:	ldr	x0, [x19, #16]
  40b6ac:	ldr	x8, [x0]
  40b6b0:	ldr	x8, [x8, #48]
  40b6b4:	blr	x8
  40b6b8:	ldr	x19, [sp, #16]
  40b6bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b6c0:	add	x0, x0, #0x705
  40b6c4:	ldp	x29, x30, [sp], #32
  40b6c8:	b	401750 <printf@plt>
  40b6cc:	ldr	x19, [sp, #16]
  40b6d0:	ldp	x29, x30, [sp], #32
  40b6d4:	ret
  40b6d8:	stp	x29, x30, [sp, #-32]!
  40b6dc:	str	x19, [sp, #16]
  40b6e0:	mov	x19, x0
  40b6e4:	ldr	x0, [x0, #24]
  40b6e8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b6ec:	add	x8, x8, #0xed8
  40b6f0:	mov	x29, sp
  40b6f4:	str	x8, [x19]
  40b6f8:	bl	4014d0 <free@plt>
  40b6fc:	mov	x0, x19
  40b700:	ldr	x19, [sp, #16]
  40b704:	ldp	x29, x30, [sp], #32
  40b708:	b	406348 <printf@plt+0x4bf8>
  40b70c:	stp	x29, x30, [sp, #-32]!
  40b710:	str	x19, [sp, #16]
  40b714:	mov	x19, x0
  40b718:	ldr	x0, [x0, #24]
  40b71c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b720:	add	x8, x8, #0xed8
  40b724:	mov	x29, sp
  40b728:	str	x8, [x19]
  40b72c:	bl	4014d0 <free@plt>
  40b730:	mov	x0, x19
  40b734:	bl	406348 <printf@plt+0x4bf8>
  40b738:	mov	x0, x19
  40b73c:	ldr	x19, [sp, #16]
  40b740:	ldp	x29, x30, [sp], #32
  40b744:	b	410350 <_ZdlPv@@Base>
  40b748:	stp	x29, x30, [sp, #-32]!
  40b74c:	stp	x20, x19, [sp, #16]
  40b750:	mov	x29, sp
  40b754:	mov	x19, x0
  40b758:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b75c:	ldr	x0, [x20, #3488]
  40b760:	ldr	x2, [x19, #24]
  40b764:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b768:	add	x1, x1, #0x70f
  40b76c:	bl	401460 <fprintf@plt>
  40b770:	ldr	x0, [x19, #16]
  40b774:	ldr	x8, [x0]
  40b778:	ldr	x8, [x8]
  40b77c:	blr	x8
  40b780:	ldr	x3, [x20, #3488]
  40b784:	ldp	x20, x19, [sp, #16]
  40b788:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b78c:	add	x0, x0, #0x5a4
  40b790:	mov	w1, #0x2                   	// #2
  40b794:	mov	w2, #0x1                   	// #1
  40b798:	ldp	x29, x30, [sp], #32
  40b79c:	b	4016e0 <fwrite@plt>
  40b7a0:	stp	x29, x30, [sp, #-32]!
  40b7a4:	stp	x20, x19, [sp, #16]
  40b7a8:	mov	x29, sp
  40b7ac:	mov	x19, x1
  40b7b0:	mov	x1, x2
  40b7b4:	mov	x20, x0
  40b7b8:	bl	406318 <printf@plt+0x4bc8>
  40b7bc:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b7c0:	add	x8, x8, #0xf60
  40b7c4:	str	x8, [x20]
  40b7c8:	str	x19, [x20, #24]
  40b7cc:	ldp	x20, x19, [sp, #16]
  40b7d0:	ldp	x29, x30, [sp], #32
  40b7d4:	ret
  40b7d8:	stp	x29, x30, [sp, #-32]!
  40b7dc:	str	x19, [sp, #16]
  40b7e0:	mov	x19, x0
  40b7e4:	ldr	x0, [x0, #24]
  40b7e8:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b7ec:	add	x8, x8, #0xf60
  40b7f0:	mov	x29, sp
  40b7f4:	str	x8, [x19]
  40b7f8:	bl	4014d0 <free@plt>
  40b7fc:	mov	x0, x19
  40b800:	ldr	x19, [sp, #16]
  40b804:	ldp	x29, x30, [sp], #32
  40b808:	b	406348 <printf@plt+0x4bf8>
  40b80c:	stp	x29, x30, [sp, #-32]!
  40b810:	str	x19, [sp, #16]
  40b814:	mov	x19, x0
  40b818:	ldr	x0, [x0, #24]
  40b81c:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40b820:	add	x8, x8, #0xf60
  40b824:	mov	x29, sp
  40b828:	str	x8, [x19]
  40b82c:	bl	4014d0 <free@plt>
  40b830:	mov	x0, x19
  40b834:	bl	406348 <printf@plt+0x4bf8>
  40b838:	mov	x0, x19
  40b83c:	ldr	x19, [sp, #16]
  40b840:	ldp	x29, x30, [sp], #32
  40b844:	b	410350 <_ZdlPv@@Base>
  40b848:	stp	x29, x30, [sp, #-48]!
  40b84c:	stp	x22, x21, [sp, #16]
  40b850:	stp	x20, x19, [sp, #32]
  40b854:	mov	x29, sp
  40b858:	ldr	x8, [x0, #24]
  40b85c:	adrp	x21, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40b860:	ldr	x22, [x21, #3688]
  40b864:	mov	x19, x0
  40b868:	str	x8, [x21, #3688]
  40b86c:	ldr	w8, [x0, #12]
  40b870:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b874:	mov	w20, w1
  40b878:	add	x0, x0, #0x71a
  40b87c:	mov	w1, w8
  40b880:	bl	401750 <printf@plt>
  40b884:	ldr	x1, [x19, #24]
  40b888:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b88c:	add	x0, x0, #0x7f3
  40b890:	bl	401750 <printf@plt>
  40b894:	ldr	x0, [x19, #16]
  40b898:	mov	w1, w20
  40b89c:	ldr	x8, [x0]
  40b8a0:	ldr	x8, [x8, #24]
  40b8a4:	blr	x8
  40b8a8:	str	x22, [x21, #3688]
  40b8ac:	ldr	w1, [x19, #12]
  40b8b0:	mov	w20, w0
  40b8b4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b8b8:	add	x0, x0, #0x72b
  40b8bc:	bl	401750 <printf@plt>
  40b8c0:	ldr	x8, [x19, #16]
  40b8c4:	ldr	w1, [x19, #12]
  40b8c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b8cc:	add	x0, x0, #0x9d7
  40b8d0:	ldr	w2, [x8, #12]
  40b8d4:	bl	401750 <printf@plt>
  40b8d8:	ldr	x8, [x19, #16]
  40b8dc:	ldr	w1, [x19, #12]
  40b8e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b8e4:	add	x0, x0, #0x9eb
  40b8e8:	ldr	w2, [x8, #12]
  40b8ec:	bl	401750 <printf@plt>
  40b8f0:	ldr	x8, [x19, #16]
  40b8f4:	ldr	w1, [x19, #12]
  40b8f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b8fc:	add	x0, x0, #0x9fe
  40b900:	ldr	w2, [x8, #12]
  40b904:	bl	401750 <printf@plt>
  40b908:	mov	w0, w20
  40b90c:	ldp	x20, x19, [sp, #32]
  40b910:	ldp	x22, x21, [sp, #16]
  40b914:	ldp	x29, x30, [sp], #48
  40b918:	ret
  40b91c:	stp	x29, x30, [sp, #-48]!
  40b920:	str	x21, [sp, #16]
  40b924:	stp	x20, x19, [sp, #32]
  40b928:	mov	x29, sp
  40b92c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b930:	ldr	w8, [x8, #3544]
  40b934:	mov	x19, x0
  40b938:	cmp	w8, #0x1
  40b93c:	b.eq	40b990 <printf@plt+0xa240>  // b.none
  40b940:	cbnz	w8, 40b9bc <printf@plt+0xa26c>
  40b944:	ldr	x1, [x19, #24]
  40b948:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40b94c:	add	x0, x0, #0x84b
  40b950:	bl	401750 <printf@plt>
  40b954:	ldp	x0, x8, [x19, #16]
  40b958:	adrp	x20, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40b95c:	ldr	x21, [x20, #3688]
  40b960:	str	x8, [x20, #3688]
  40b964:	ldr	x8, [x0]
  40b968:	ldr	x8, [x8, #48]
  40b96c:	blr	x8
  40b970:	str	x21, [x20, #3688]
  40b974:	ldr	w1, [x19, #12]
  40b978:	ldp	x20, x19, [sp, #32]
  40b97c:	ldr	x21, [sp, #16]
  40b980:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b984:	add	x0, x0, #0x739
  40b988:	ldp	x29, x30, [sp], #48
  40b98c:	b	401750 <printf@plt>
  40b990:	ldr	x8, [x19, #24]
  40b994:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  40b998:	add	x1, x1, #0xc0c
  40b99c:	ldrb	w8, [x8]
  40b9a0:	cmp	w8, #0x61
  40b9a4:	b.gt	40b9cc <printf@plt+0xa27c>
  40b9a8:	cmp	w8, #0x42
  40b9ac:	b.eq	40b9dc <printf@plt+0xa28c>  // b.none
  40b9b0:	cmp	w8, #0x49
  40b9b4:	b.eq	40b9f0 <printf@plt+0xa2a0>  // b.none
  40b9b8:	b	40b9e8 <printf@plt+0xa298>
  40b9bc:	ldp	x20, x19, [sp, #32]
  40b9c0:	ldr	x21, [sp, #16]
  40b9c4:	ldp	x29, x30, [sp], #48
  40b9c8:	ret
  40b9cc:	cmp	w8, #0x69
  40b9d0:	b.eq	40b9f0 <printf@plt+0xa2a0>  // b.none
  40b9d4:	cmp	w8, #0x62
  40b9d8:	b.ne	40b9e8 <printf@plt+0xa298>  // b.any
  40b9dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  40b9e0:	add	x1, x1, #0xc07
  40b9e4:	b	40b9f0 <printf@plt+0xa2a0>
  40b9e8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b9ec:	add	x1, x1, #0x746
  40b9f0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40b9f4:	add	x0, x0, #0x74d
  40b9f8:	bl	401750 <printf@plt>
  40b9fc:	ldr	x0, [x19, #16]
  40ba00:	ldr	x8, [x0]
  40ba04:	ldr	x8, [x8, #48]
  40ba08:	blr	x8
  40ba0c:	ldp	x20, x19, [sp, #32]
  40ba10:	ldr	x21, [sp, #16]
  40ba14:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ba18:	add	x0, x0, #0x705
  40ba1c:	ldp	x29, x30, [sp], #48
  40ba20:	b	401750 <printf@plt>
  40ba24:	stp	x29, x30, [sp, #-32]!
  40ba28:	stp	x20, x19, [sp, #16]
  40ba2c:	mov	x29, sp
  40ba30:	mov	x19, x0
  40ba34:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ba38:	ldr	x0, [x20, #3488]
  40ba3c:	ldr	x2, [x19, #24]
  40ba40:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40ba44:	add	x1, x1, #0x767
  40ba48:	bl	401460 <fprintf@plt>
  40ba4c:	ldr	x0, [x19, #16]
  40ba50:	ldr	x8, [x0]
  40ba54:	ldr	x8, [x8]
  40ba58:	blr	x8
  40ba5c:	ldr	x3, [x20, #3488]
  40ba60:	ldp	x20, x19, [sp, #16]
  40ba64:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40ba68:	add	x0, x0, #0x5a4
  40ba6c:	mov	w1, #0x2                   	// #2
  40ba70:	mov	w2, #0x1                   	// #1
  40ba74:	ldp	x29, x30, [sp], #32
  40ba78:	b	4016e0 <fwrite@plt>
  40ba7c:	stp	x29, x30, [sp, #-32]!
  40ba80:	str	x19, [sp, #16]
  40ba84:	mov	x29, sp
  40ba88:	mov	x19, x0
  40ba8c:	bl	406318 <printf@plt+0x4bc8>
  40ba90:	adrp	x8, 415000 <_ZdlPvm@@Base+0x4ca4>
  40ba94:	add	x8, x8, #0xfe8
  40ba98:	str	x8, [x19]
  40ba9c:	ldr	x19, [sp, #16]
  40baa0:	ldp	x29, x30, [sp], #32
  40baa4:	ret
  40baa8:	stp	x29, x30, [sp, #-32]!
  40baac:	stp	x20, x19, [sp, #16]
  40bab0:	mov	x29, sp
  40bab4:	mov	x19, x0
  40bab8:	ldr	x0, [x0, #16]
  40babc:	ldr	x8, [x0]
  40bac0:	ldr	x8, [x8, #24]
  40bac4:	blr	x8
  40bac8:	ldr	x8, [x19, #16]
  40bacc:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40bad0:	ldr	w1, [x19, #12]
  40bad4:	ldr	w3, [x9, #464]
  40bad8:	ldr	w2, [x8, #12]
  40badc:	mov	w20, w0
  40bae0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bae4:	add	x0, x0, #0x772
  40bae8:	bl	401750 <printf@plt>
  40baec:	ldr	x8, [x19, #16]
  40baf0:	ldr	w1, [x19, #12]
  40baf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40baf8:	add	x0, x0, #0x9eb
  40bafc:	ldr	w2, [x8, #12]
  40bb00:	bl	401750 <printf@plt>
  40bb04:	ldr	x8, [x19, #16]
  40bb08:	ldr	w1, [x19, #12]
  40bb0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bb10:	add	x0, x0, #0x9fe
  40bb14:	ldr	w2, [x8, #12]
  40bb18:	bl	401750 <printf@plt>
  40bb1c:	mov	w0, w20
  40bb20:	ldp	x20, x19, [sp, #16]
  40bb24:	ldp	x29, x30, [sp], #32
  40bb28:	ret
  40bb2c:	stp	x29, x30, [sp, #-32]!
  40bb30:	str	x19, [sp, #16]
  40bb34:	mov	x29, sp
  40bb38:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bb3c:	ldr	w8, [x8, #3544]
  40bb40:	mov	x19, x0
  40bb44:	cmp	w8, #0x1
  40bb48:	b.eq	40bba0 <printf@plt+0xa450>  // b.none
  40bb4c:	cbnz	w8, 40bbd0 <printf@plt+0xa480>
  40bb50:	ldr	x0, [x19, #16]
  40bb54:	ldr	x8, [x0]
  40bb58:	ldr	x8, [x8, #48]
  40bb5c:	blr	x8
  40bb60:	ldr	x8, [x19, #16]
  40bb64:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bb68:	add	x0, x0, #0x78a
  40bb6c:	ldr	w1, [x8, #12]
  40bb70:	bl	401750 <printf@plt>
  40bb74:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40bb78:	ldr	w1, [x8, #464]
  40bb7c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bb80:	add	x0, x0, #0xacf
  40bb84:	bl	401750 <printf@plt>
  40bb88:	ldr	x0, [x19, #16]
  40bb8c:	ldr	x19, [sp, #16]
  40bb90:	ldr	x8, [x0]
  40bb94:	ldr	x1, [x8, #48]
  40bb98:	ldp	x29, x30, [sp], #32
  40bb9c:	br	x1
  40bba0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bba4:	add	x0, x0, #0x799
  40bba8:	bl	401750 <printf@plt>
  40bbac:	ldr	x0, [x19, #16]
  40bbb0:	ldr	x8, [x0]
  40bbb4:	ldr	x8, [x8, #48]
  40bbb8:	blr	x8
  40bbbc:	ldr	x19, [sp, #16]
  40bbc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bbc4:	add	x0, x0, #0x705
  40bbc8:	ldp	x29, x30, [sp], #32
  40bbcc:	b	401750 <printf@plt>
  40bbd0:	ldr	x19, [sp, #16]
  40bbd4:	ldp	x29, x30, [sp], #32
  40bbd8:	ret
  40bbdc:	stp	x29, x30, [sp, #-32]!
  40bbe0:	stp	x20, x19, [sp, #16]
  40bbe4:	mov	x29, sp
  40bbe8:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bbec:	ldr	x3, [x20, #3488]
  40bbf0:	mov	x19, x0
  40bbf4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bbf8:	add	x0, x0, #0x7be
  40bbfc:	mov	w1, #0x6                   	// #6
  40bc00:	mov	w2, #0x1                   	// #1
  40bc04:	bl	4016e0 <fwrite@plt>
  40bc08:	ldr	x0, [x19, #16]
  40bc0c:	ldr	x8, [x0]
  40bc10:	ldr	x8, [x8]
  40bc14:	blr	x8
  40bc18:	ldr	x3, [x20, #3488]
  40bc1c:	ldp	x20, x19, [sp, #16]
  40bc20:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bc24:	add	x0, x0, #0x5a4
  40bc28:	mov	w1, #0x2                   	// #2
  40bc2c:	mov	w2, #0x1                   	// #1
  40bc30:	ldp	x29, x30, [sp], #32
  40bc34:	b	4016e0 <fwrite@plt>
  40bc38:	stp	x29, x30, [sp, #-32]!
  40bc3c:	stp	x20, x19, [sp, #16]
  40bc40:	mov	x29, sp
  40bc44:	mov	w19, w1
  40bc48:	mov	x1, x2
  40bc4c:	mov	x20, x0
  40bc50:	bl	406318 <printf@plt+0x4bc8>
  40bc54:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bc58:	add	x8, x8, #0x70
  40bc5c:	str	x8, [x20]
  40bc60:	str	w19, [x20, #24]
  40bc64:	ldp	x20, x19, [sp, #16]
  40bc68:	ldp	x29, x30, [sp], #32
  40bc6c:	ret
  40bc70:	stp	x29, x30, [sp, #-32]!
  40bc74:	stp	x20, x19, [sp, #16]
  40bc78:	mov	x29, sp
  40bc7c:	mov	x19, x0
  40bc80:	ldr	x0, [x0, #16]
  40bc84:	ldr	x8, [x0]
  40bc88:	ldr	x8, [x8, #24]
  40bc8c:	blr	x8
  40bc90:	ldr	x8, [x19, #16]
  40bc94:	ldr	w1, [x19, #12]
  40bc98:	mov	w20, w0
  40bc9c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bca0:	ldr	w2, [x8, #12]
  40bca4:	add	x0, x0, #0x9d7
  40bca8:	bl	401750 <printf@plt>
  40bcac:	ldr	w2, [x19, #24]
  40bcb0:	ldr	w1, [x19, #12]
  40bcb4:	cmp	w2, #0x1
  40bcb8:	b.lt	40bcdc <printf@plt+0xa58c>  // b.tstop
  40bcbc:	ldr	x8, [x19, #16]
  40bcc0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bcc4:	add	x0, x0, #0x7c5
  40bcc8:	ldr	w3, [x8, #12]
  40bccc:	bl	401750 <printf@plt>
  40bcd0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bcd4:	add	x0, x0, #0x9fe
  40bcd8:	b	40bcfc <printf@plt+0xa5ac>
  40bcdc:	ldr	x8, [x19, #16]
  40bce0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bce4:	neg	w2, w2
  40bce8:	add	x0, x0, #0x7dc
  40bcec:	ldr	w3, [x8, #12]
  40bcf0:	bl	401750 <printf@plt>
  40bcf4:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bcf8:	add	x0, x0, #0x9eb
  40bcfc:	ldr	x8, [x19, #16]
  40bd00:	ldr	w1, [x19, #12]
  40bd04:	ldr	w2, [x8, #12]
  40bd08:	bl	401750 <printf@plt>
  40bd0c:	mov	w0, w20
  40bd10:	ldp	x20, x19, [sp, #16]
  40bd14:	ldp	x29, x30, [sp], #32
  40bd18:	ret
  40bd1c:	stp	x29, x30, [sp, #-32]!
  40bd20:	stp	x20, x19, [sp, #16]
  40bd24:	mov	x29, sp
  40bd28:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bd2c:	ldr	w8, [x8, #3544]
  40bd30:	mov	x19, x0
  40bd34:	cmp	w8, #0x1
  40bd38:	b.eq	40bd7c <printf@plt+0xa62c>  // b.none
  40bd3c:	cbnz	w8, 40bda0 <printf@plt+0xa650>
  40bd40:	ldr	w8, [x19, #24]
  40bd44:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40bd48:	add	x20, x20, #0x7f2
  40bd4c:	mov	x0, x20
  40bd50:	neg	w1, w8
  40bd54:	bl	401750 <printf@plt>
  40bd58:	ldr	x0, [x19, #16]
  40bd5c:	ldr	x8, [x0]
  40bd60:	ldr	x8, [x8, #48]
  40bd64:	blr	x8
  40bd68:	ldr	w1, [x19, #24]
  40bd6c:	mov	x0, x20
  40bd70:	ldp	x20, x19, [sp, #16]
  40bd74:	ldp	x29, x30, [sp], #32
  40bd78:	b	401750 <printf@plt>
  40bd7c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bd80:	add	x0, x0, #0x7f6
  40bd84:	bl	401750 <printf@plt>
  40bd88:	ldr	x0, [x19, #16]
  40bd8c:	ldp	x20, x19, [sp, #16]
  40bd90:	ldr	x8, [x0]
  40bd94:	ldr	x1, [x8, #48]
  40bd98:	ldp	x29, x30, [sp], #32
  40bd9c:	br	x1
  40bda0:	ldp	x20, x19, [sp, #16]
  40bda4:	ldp	x29, x30, [sp], #32
  40bda8:	ret
  40bdac:	stp	x29, x30, [sp, #-32]!
  40bdb0:	stp	x20, x19, [sp, #16]
  40bdb4:	mov	x29, sp
  40bdb8:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bdbc:	mov	x19, x0
  40bdc0:	ldr	w2, [x0, #24]
  40bdc4:	ldr	x0, [x20, #3488]
  40bdc8:	tbnz	w2, #31, 40bdd8 <printf@plt+0xa688>
  40bdcc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bdd0:	add	x1, x1, #0x839
  40bdd4:	b	40bde4 <printf@plt+0xa694>
  40bdd8:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bddc:	neg	w2, w2
  40bde0:	add	x1, x1, #0x842
  40bde4:	bl	401460 <fprintf@plt>
  40bde8:	ldr	x0, [x19, #16]
  40bdec:	ldr	x8, [x0]
  40bdf0:	ldr	x8, [x8]
  40bdf4:	blr	x8
  40bdf8:	ldr	x3, [x20, #3488]
  40bdfc:	ldp	x20, x19, [sp, #16]
  40be00:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40be04:	add	x0, x0, #0x5a4
  40be08:	mov	w1, #0x2                   	// #2
  40be0c:	mov	w2, #0x1                   	// #1
  40be10:	ldp	x29, x30, [sp], #32
  40be14:	b	4016e0 <fwrite@plt>
  40be18:	stp	x29, x30, [sp, #-32]!
  40be1c:	stp	x20, x19, [sp, #16]
  40be20:	mov	x29, sp
  40be24:	mov	w19, w1
  40be28:	mov	x1, x2
  40be2c:	mov	x20, x0
  40be30:	bl	406318 <printf@plt+0x4bc8>
  40be34:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5ca4>
  40be38:	add	x8, x8, #0xf8
  40be3c:	str	x8, [x20]
  40be40:	str	w19, [x20, #24]
  40be44:	ldp	x20, x19, [sp, #16]
  40be48:	ldp	x29, x30, [sp], #32
  40be4c:	ret
  40be50:	stp	x29, x30, [sp, #-32]!
  40be54:	stp	x20, x19, [sp, #16]
  40be58:	mov	x29, sp
  40be5c:	mov	x19, x0
  40be60:	ldr	x0, [x0, #16]
  40be64:	ldr	x8, [x0]
  40be68:	ldr	x8, [x8, #24]
  40be6c:	blr	x8
  40be70:	ldr	x8, [x19, #16]
  40be74:	ldr	w1, [x19, #12]
  40be78:	ldr	w3, [x19, #24]
  40be7c:	mov	w20, w0
  40be80:	ldr	w2, [x8, #12]
  40be84:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40be88:	add	x0, x0, #0x772
  40be8c:	bl	401750 <printf@plt>
  40be90:	ldr	x8, [x19, #16]
  40be94:	ldr	w1, [x19, #12]
  40be98:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40be9c:	add	x0, x0, #0x9eb
  40bea0:	ldr	w2, [x8, #12]
  40bea4:	bl	401750 <printf@plt>
  40bea8:	ldr	x8, [x19, #16]
  40beac:	ldr	w1, [x19, #12]
  40beb0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40beb4:	add	x0, x0, #0x9fe
  40beb8:	ldr	w2, [x8, #12]
  40bebc:	bl	401750 <printf@plt>
  40bec0:	cbz	w20, 40bed4 <printf@plt+0xa784>
  40bec4:	ldr	w1, [x19, #24]
  40bec8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40becc:	add	x0, x0, #0x84d
  40bed0:	bl	401750 <printf@plt>
  40bed4:	mov	w0, w20
  40bed8:	ldp	x20, x19, [sp, #16]
  40bedc:	ldp	x29, x30, [sp], #32
  40bee0:	ret
  40bee4:	stp	x29, x30, [sp, #-32]!
  40bee8:	str	x19, [sp, #16]
  40beec:	mov	x29, sp
  40bef0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bef4:	ldr	w8, [x8, #3544]
  40bef8:	mov	x19, x0
  40befc:	cmp	w8, #0x1
  40bf00:	b.eq	40bf1c <printf@plt+0xa7cc>  // b.none
  40bf04:	cbnz	w8, 40bf40 <printf@plt+0xa7f0>
  40bf08:	ldr	w1, [x19, #24]
  40bf0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bf10:	add	x0, x0, #0xacf
  40bf14:	bl	401750 <printf@plt>
  40bf18:	b	40bf28 <printf@plt+0xa7d8>
  40bf1c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bf20:	add	x0, x0, #0x85d
  40bf24:	bl	401750 <printf@plt>
  40bf28:	ldr	x0, [x19, #16]
  40bf2c:	ldr	x19, [sp, #16]
  40bf30:	ldr	x8, [x0]
  40bf34:	ldr	x1, [x8, #48]
  40bf38:	ldp	x29, x30, [sp], #32
  40bf3c:	br	x1
  40bf40:	ldr	x19, [sp, #16]
  40bf44:	ldp	x29, x30, [sp], #32
  40bf48:	ret
  40bf4c:	stp	x29, x30, [sp, #-32]!
  40bf50:	stp	x20, x19, [sp, #16]
  40bf54:	mov	x29, sp
  40bf58:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40bf5c:	mov	x19, x0
  40bf60:	ldr	w2, [x0, #24]
  40bf64:	ldr	x0, [x20, #3488]
  40bf68:	tbnz	w2, #31, 40bf78 <printf@plt+0xa828>
  40bf6c:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bf70:	add	x1, x1, #0x8a1
  40bf74:	b	40bf84 <printf@plt+0xa834>
  40bf78:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bf7c:	neg	w2, w2
  40bf80:	add	x1, x1, #0x8ab
  40bf84:	bl	401460 <fprintf@plt>
  40bf88:	ldr	x0, [x19, #16]
  40bf8c:	ldr	x8, [x0]
  40bf90:	ldr	x8, [x8]
  40bf94:	blr	x8
  40bf98:	ldr	x3, [x20, #3488]
  40bf9c:	ldp	x20, x19, [sp, #16]
  40bfa0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40bfa4:	add	x0, x0, #0x5a4
  40bfa8:	mov	w1, #0x2                   	// #2
  40bfac:	mov	w2, #0x1                   	// #1
  40bfb0:	ldp	x29, x30, [sp], #32
  40bfb4:	b	4016e0 <fwrite@plt>
  40bfb8:	stp	x29, x30, [sp, #-32]!
  40bfbc:	str	x19, [sp, #16]
  40bfc0:	mov	x29, sp
  40bfc4:	mov	x19, x0
  40bfc8:	bl	406318 <printf@plt+0x4bc8>
  40bfcc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x5ca4>
  40bfd0:	add	x8, x8, #0x180
  40bfd4:	str	x8, [x19]
  40bfd8:	ldr	x19, [sp, #16]
  40bfdc:	ldp	x29, x30, [sp], #32
  40bfe0:	ret
  40bfe4:	stp	x29, x30, [sp, #-32]!
  40bfe8:	stp	x20, x19, [sp, #16]
  40bfec:	mov	x29, sp
  40bff0:	mov	x19, x0
  40bff4:	ldr	x0, [x0, #16]
  40bff8:	ldr	x8, [x0]
  40bffc:	ldr	x8, [x8, #24]
  40c000:	blr	x8
  40c004:	ldr	x8, [x19, #16]
  40c008:	ldr	w1, [x19, #12]
  40c00c:	mov	w20, w0
  40c010:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c014:	ldr	w2, [x8, #12]
  40c018:	add	x0, x0, #0x9d7
  40c01c:	bl	401750 <printf@plt>
  40c020:	ldr	x8, [x19, #16]
  40c024:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40c028:	ldr	w1, [x19, #12]
  40c02c:	ldr	w4, [x9, #524]
  40c030:	ldr	w2, [x8, #12]
  40c034:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c038:	add	x0, x0, #0x8b6
  40c03c:	mov	w3, w2
  40c040:	bl	401750 <printf@plt>
  40c044:	ldr	x8, [x19, #16]
  40c048:	ldr	w1, [x19, #12]
  40c04c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c050:	add	x0, x0, #0x8d8
  40c054:	ldr	w2, [x8, #12]
  40c058:	mov	w3, w1
  40c05c:	bl	401750 <printf@plt>
  40c060:	ldr	x8, [x19, #16]
  40c064:	ldr	w1, [x19, #12]
  40c068:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c06c:	add	x0, x0, #0x8f7
  40c070:	ldr	w2, [x8, #12]
  40c074:	mov	w3, w1
  40c078:	bl	401750 <printf@plt>
  40c07c:	mov	w0, w20
  40c080:	ldp	x20, x19, [sp, #16]
  40c084:	ldp	x29, x30, [sp], #32
  40c088:	ret
  40c08c:	stp	x29, x30, [sp, #-32]!
  40c090:	stp	x20, x19, [sp, #16]
  40c094:	mov	x29, sp
  40c098:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c09c:	ldr	w8, [x20, #3544]
  40c0a0:	mov	x19, x0
  40c0a4:	cbnz	w8, 40c0b8 <printf@plt+0xa968>
  40c0a8:	ldr	w1, [x19, #12]
  40c0ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40c0b0:	add	x0, x0, #0x3a4
  40c0b4:	bl	401750 <printf@plt>
  40c0b8:	ldr	x0, [x19, #16]
  40c0bc:	ldr	x8, [x0]
  40c0c0:	ldr	x8, [x8, #48]
  40c0c4:	blr	x8
  40c0c8:	ldr	w8, [x20, #3544]
  40c0cc:	cbz	w8, 40c0dc <printf@plt+0xa98c>
  40c0d0:	ldp	x20, x19, [sp, #16]
  40c0d4:	ldp	x29, x30, [sp], #32
  40c0d8:	ret
  40c0dc:	ldr	w1, [x19, #12]
  40c0e0:	ldp	x20, x19, [sp, #16]
  40c0e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c0e8:	add	x0, x0, #0x916
  40c0ec:	ldp	x29, x30, [sp], #32
  40c0f0:	b	401750 <printf@plt>
  40c0f4:	stp	x29, x30, [sp, #-32]!
  40c0f8:	stp	x20, x19, [sp, #16]
  40c0fc:	mov	x29, sp
  40c100:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c104:	ldr	x3, [x20, #3488]
  40c108:	mov	x19, x0
  40c10c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c110:	add	x0, x0, #0x924
  40c114:	mov	w1, #0xa                   	// #10
  40c118:	mov	w2, #0x1                   	// #1
  40c11c:	bl	4016e0 <fwrite@plt>
  40c120:	ldr	x0, [x19, #16]
  40c124:	ldr	x8, [x0]
  40c128:	ldr	x8, [x8]
  40c12c:	blr	x8
  40c130:	ldr	x3, [x20, #3488]
  40c134:	ldp	x20, x19, [sp, #16]
  40c138:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c13c:	add	x0, x0, #0x5a4
  40c140:	mov	w1, #0x2                   	// #2
  40c144:	mov	w2, #0x1                   	// #1
  40c148:	ldp	x29, x30, [sp], #32
  40c14c:	b	4016e0 <fwrite@plt>
  40c150:	stp	x29, x30, [sp, #-32]!
  40c154:	str	x19, [sp, #16]
  40c158:	mov	x29, sp
  40c15c:	mov	x19, x0
  40c160:	bl	406844 <printf@plt+0x50f4>
  40c164:	mov	x0, x19
  40c168:	ldr	x19, [sp, #16]
  40c16c:	ldp	x29, x30, [sp], #32
  40c170:	b	410350 <_ZdlPv@@Base>
  40c174:	stp	x29, x30, [sp, #-32]!
  40c178:	str	x19, [sp, #16]
  40c17c:	mov	x29, sp
  40c180:	mov	x19, x0
  40c184:	bl	406348 <printf@plt+0x4bf8>
  40c188:	mov	x0, x19
  40c18c:	ldr	x19, [sp, #16]
  40c190:	ldp	x29, x30, [sp], #32
  40c194:	b	410350 <_ZdlPv@@Base>
  40c198:	stp	x29, x30, [sp, #-32]!
  40c19c:	str	x19, [sp, #16]
  40c1a0:	mov	x29, sp
  40c1a4:	mov	x19, x0
  40c1a8:	bl	406844 <printf@plt+0x50f4>
  40c1ac:	mov	x0, x19
  40c1b0:	ldr	x19, [sp, #16]
  40c1b4:	ldp	x29, x30, [sp], #32
  40c1b8:	b	410350 <_ZdlPv@@Base>
  40c1bc:	stp	x29, x30, [sp, #-32]!
  40c1c0:	str	x19, [sp, #16]
  40c1c4:	mov	x29, sp
  40c1c8:	mov	x19, x0
  40c1cc:	bl	406348 <printf@plt+0x4bf8>
  40c1d0:	mov	x0, x19
  40c1d4:	ldr	x19, [sp, #16]
  40c1d8:	ldp	x29, x30, [sp], #32
  40c1dc:	b	410350 <_ZdlPv@@Base>
  40c1e0:	stp	x29, x30, [sp, #-32]!
  40c1e4:	str	x19, [sp, #16]
  40c1e8:	mov	x29, sp
  40c1ec:	mov	x19, x0
  40c1f0:	bl	406348 <printf@plt+0x4bf8>
  40c1f4:	mov	x0, x19
  40c1f8:	ldr	x19, [sp, #16]
  40c1fc:	ldp	x29, x30, [sp], #32
  40c200:	b	410350 <_ZdlPv@@Base>
  40c204:	stp	x29, x30, [sp, #-32]!
  40c208:	str	x19, [sp, #16]
  40c20c:	mov	x29, sp
  40c210:	mov	x19, x0
  40c214:	bl	406348 <printf@plt+0x4bf8>
  40c218:	mov	x0, x19
  40c21c:	ldr	x19, [sp, #16]
  40c220:	ldp	x29, x30, [sp], #32
  40c224:	b	410350 <_ZdlPv@@Base>
  40c228:	stp	x29, x30, [sp, #-32]!
  40c22c:	str	x19, [sp, #16]
  40c230:	mov	x29, sp
  40c234:	mov	x19, x0
  40c238:	bl	406348 <printf@plt+0x4bf8>
  40c23c:	mov	x0, x19
  40c240:	ldr	x19, [sp, #16]
  40c244:	ldp	x29, x30, [sp], #32
  40c248:	b	410350 <_ZdlPv@@Base>
  40c24c:	stp	x29, x30, [sp, #-32]!
  40c250:	str	x19, [sp, #16]
  40c254:	mov	x29, sp
  40c258:	mov	x19, x0
  40c25c:	bl	406348 <printf@plt+0x4bf8>
  40c260:	mov	x0, x19
  40c264:	ldr	x19, [sp, #16]
  40c268:	ldp	x29, x30, [sp], #32
  40c26c:	b	410350 <_ZdlPv@@Base>
  40c270:	stp	x29, x30, [sp, #-48]!
  40c274:	stp	x22, x21, [sp, #16]
  40c278:	stp	x20, x19, [sp, #32]
  40c27c:	mov	x29, sp
  40c280:	mov	x20, x2
  40c284:	mov	x19, x1
  40c288:	mov	x21, x0
  40c28c:	cbz	x0, 40c2a4 <printf@plt+0xab54>
  40c290:	ldrb	w8, [x21]
  40c294:	cbnz	w8, 40c2a4 <printf@plt+0xab54>
  40c298:	mov	x0, x21
  40c29c:	bl	401620 <_ZdaPv@plt>
  40c2a0:	mov	x21, xzr
  40c2a4:	cbz	x20, 40c2bc <printf@plt+0xab6c>
  40c2a8:	ldrb	w8, [x20]
  40c2ac:	cbnz	w8, 40c2bc <printf@plt+0xab6c>
  40c2b0:	mov	x0, x20
  40c2b4:	bl	401620 <_ZdaPv@plt>
  40c2b8:	mov	x20, xzr
  40c2bc:	mov	w0, #0x28                  	// #40
  40c2c0:	bl	4102ac <_Znwm@@Base>
  40c2c4:	mov	x22, x0
  40c2c8:	bl	405ce8 <printf@plt+0x4598>
  40c2cc:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c2d0:	add	x8, x8, #0x228
  40c2d4:	stp	x21, x20, [x22, #16]
  40c2d8:	str	x8, [x22]
  40c2dc:	str	x19, [x22, #32]
  40c2e0:	mov	x0, x22
  40c2e4:	ldp	x20, x19, [sp, #32]
  40c2e8:	ldp	x22, x21, [sp, #16]
  40c2ec:	ldp	x29, x30, [sp], #48
  40c2f0:	ret
  40c2f4:	mov	x19, x0
  40c2f8:	mov	x0, x22
  40c2fc:	bl	410350 <_ZdlPv@@Base>
  40c300:	mov	x0, x19
  40c304:	bl	4016f0 <_Unwind_Resume@plt>
  40c308:	stp	x29, x30, [sp, #-48]!
  40c30c:	stp	x22, x21, [sp, #16]
  40c310:	stp	x20, x19, [sp, #32]
  40c314:	mov	x29, sp
  40c318:	mov	x19, x3
  40c31c:	mov	x20, x2
  40c320:	mov	x21, x1
  40c324:	mov	x22, x0
  40c328:	bl	405ce8 <printf@plt+0x4598>
  40c32c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c330:	add	x8, x8, #0x228
  40c334:	stp	x21, x19, [x22, #16]
  40c338:	str	x8, [x22]
  40c33c:	str	x20, [x22, #32]
  40c340:	ldp	x20, x19, [sp, #32]
  40c344:	ldp	x22, x21, [sp, #16]
  40c348:	ldp	x29, x30, [sp], #48
  40c34c:	ret
  40c350:	stp	x29, x30, [sp, #-32]!
  40c354:	str	x19, [sp, #16]
  40c358:	mov	x19, x0
  40c35c:	ldr	x0, [x0, #16]
  40c360:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c364:	add	x8, x8, #0x228
  40c368:	mov	x29, sp
  40c36c:	str	x8, [x19]
  40c370:	cbz	x0, 40c378 <printf@plt+0xac28>
  40c374:	bl	401620 <_ZdaPv@plt>
  40c378:	ldr	x0, [x19, #24]
  40c37c:	cbz	x0, 40c384 <printf@plt+0xac34>
  40c380:	bl	401620 <_ZdaPv@plt>
  40c384:	ldr	x0, [x19, #32]
  40c388:	cbz	x0, 40c398 <printf@plt+0xac48>
  40c38c:	ldr	x8, [x0]
  40c390:	ldr	x8, [x8, #16]
  40c394:	blr	x8
  40c398:	mov	x0, x19
  40c39c:	ldr	x19, [sp, #16]
  40c3a0:	ldp	x29, x30, [sp], #32
  40c3a4:	b	406844 <printf@plt+0x50f4>
  40c3a8:	stp	x29, x30, [sp, #-32]!
  40c3ac:	str	x19, [sp, #16]
  40c3b0:	mov	x29, sp
  40c3b4:	mov	x19, x0
  40c3b8:	bl	40c350 <printf@plt+0xac00>
  40c3bc:	mov	x0, x19
  40c3c0:	ldr	x19, [sp, #16]
  40c3c4:	ldp	x29, x30, [sp], #32
  40c3c8:	b	410350 <_ZdlPv@@Base>
  40c3cc:	stp	x29, x30, [sp, #-32]!
  40c3d0:	stp	x20, x19, [sp, #16]
  40c3d4:	mov	x29, sp
  40c3d8:	mov	x19, x0
  40c3dc:	ldr	x0, [x0, #32]
  40c3e0:	ldr	x8, [x0]
  40c3e4:	ldr	x8, [x8, #24]
  40c3e8:	blr	x8
  40c3ec:	ldr	x8, [x19, #32]
  40c3f0:	ldr	w1, [x19, #12]
  40c3f4:	mov	w20, w0
  40c3f8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c3fc:	ldr	w2, [x8, #12]
  40c400:	add	x0, x0, #0x9d7
  40c404:	bl	401750 <printf@plt>
  40c408:	ldr	x8, [x19, #32]
  40c40c:	ldr	w1, [x19, #12]
  40c410:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c414:	add	x0, x0, #0x9eb
  40c418:	ldr	w2, [x8, #12]
  40c41c:	bl	401750 <printf@plt>
  40c420:	ldr	x8, [x19, #32]
  40c424:	ldr	w1, [x19, #12]
  40c428:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c42c:	add	x0, x0, #0x9fe
  40c430:	ldr	w2, [x8, #12]
  40c434:	bl	401750 <printf@plt>
  40c438:	ldr	x8, [x19, #32]
  40c43c:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40c440:	ldr	w2, [x9, #524]
  40c444:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c448:	ldr	w1, [x8, #12]
  40c44c:	add	x0, x0, #0xc03
  40c450:	mov	w4, w2
  40c454:	mov	w3, w1
  40c458:	bl	401750 <printf@plt>
  40c45c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40c460:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40c464:	ldr	w1, [x8, #480]
  40c468:	ldr	w2, [x9, #484]
  40c46c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c470:	add	x0, x0, #0xc2c
  40c474:	bl	401750 <printf@plt>
  40c478:	ldr	x0, [x19, #16]
  40c47c:	cbz	x0, 40c4ac <printf@plt+0xad5c>
  40c480:	ldr	w1, [x19, #12]
  40c484:	mov	w2, #0x1                   	// #1
  40c488:	bl	40c4e0 <printf@plt+0xad90>
  40c48c:	ldr	w1, [x19, #12]
  40c490:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c494:	add	x0, x0, #0xc5f
  40c498:	bl	401750 <printf@plt>
  40c49c:	cbz	w20, 40c4ac <printf@plt+0xad5c>
  40c4a0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c4a4:	add	x0, x0, #0xbf
  40c4a8:	bl	401430 <puts@plt>
  40c4ac:	ldr	x0, [x19, #24]
  40c4b0:	cbz	x0, 40c4d0 <printf@plt+0xad80>
  40c4b4:	ldr	w1, [x19, #12]
  40c4b8:	mov	w2, #0x2                   	// #2
  40c4bc:	bl	40c4e0 <printf@plt+0xad90>
  40c4c0:	ldr	w1, [x19, #12]
  40c4c4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c4c8:	add	x0, x0, #0xc70
  40c4cc:	bl	401750 <printf@plt>
  40c4d0:	mov	w0, w20
  40c4d4:	ldp	x20, x19, [sp, #16]
  40c4d8:	ldp	x29, x30, [sp], #32
  40c4dc:	ret
  40c4e0:	sub	sp, sp, #0x160
  40c4e4:	stp	x29, x30, [sp, #256]
  40c4e8:	str	x28, [sp, #272]
  40c4ec:	stp	x26, x25, [sp, #288]
  40c4f0:	stp	x24, x23, [sp, #304]
  40c4f4:	stp	x22, x21, [sp, #320]
  40c4f8:	stp	x20, x19, [sp, #336]
  40c4fc:	add	x29, sp, #0x100
  40c500:	mov	x20, x0
  40c504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c508:	add	x0, x0, #0xd6
  40c50c:	mov	w21, w2
  40c510:	mov	w19, w1
  40c514:	bl	401430 <puts@plt>
  40c518:	mov	x0, x20
  40c51c:	bl	401450 <strlen@plt>
  40c520:	adrp	x25, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c524:	mov	x23, xzr
  40c528:	sxtw	x22, w0
  40c52c:	add	x25, x25, #0x820
  40c530:	ldr	x1, [x25, x23]
  40c534:	mov	x0, x20
  40c538:	mov	x2, x22
  40c53c:	bl	4015a0 <strncmp@plt>
  40c540:	cbnz	w0, 40c554 <printf@plt+0xae04>
  40c544:	add	x26, x25, x23
  40c548:	ldr	w8, [x26, #8]
  40c54c:	tst	w8, w21
  40c550:	b.ne	40c598 <printf@plt+0xae48>  // b.any
  40c554:	add	x23, x23, #0x40
  40c558:	cmp	w23, #0x440
  40c55c:	b.ne	40c530 <printf@plt+0xade0>  // b.any
  40c560:	mov	x0, sp
  40c564:	mov	x1, x20
  40c568:	bl	40eefc <printf@plt+0xd7ac>
  40c56c:	adrp	x2, 431000 <stderr@@GLIBC_2.17+0x3260>
  40c570:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c574:	add	x2, x2, #0x1e0
  40c578:	add	x0, x0, #0xcd1
  40c57c:	mov	x1, sp
  40c580:	mov	x3, x2
  40c584:	bl	40f14c <printf@plt+0xd9fc>
  40c588:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c58c:	add	x0, x0, #0x103
  40c590:	bl	401430 <puts@plt>
  40c594:	b	40c860 <printf@plt+0xb110>
  40c598:	adrp	x8, 42f000 <stderr@@GLIBC_2.17+0x1260>
  40c59c:	ldr	x2, [x26, #16]
  40c5a0:	adrp	x24, 42c000 <_Znam@GLIBCXX_3.4>
  40c5a4:	ldr	x1, [x8, #3688]
  40c5a8:	ldr	w3, [x24, #524]
  40c5ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c5b0:	add	x0, x0, #0xcec
  40c5b4:	mov	x4, x1
  40c5b8:	mov	x5, x2
  40c5bc:	bl	401750 <printf@plt>
  40c5c0:	ldr	x1, [x26, #24]
  40c5c4:	adrp	x2, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c5c8:	add	x2, x2, #0xd80
  40c5cc:	mov	x0, sp
  40c5d0:	bl	401530 <sprintf@plt>
  40c5d4:	ldr	w3, [x24, #524]
  40c5d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c5dc:	add	x0, x0, #0xd88
  40c5e0:	mov	x1, sp
  40c5e4:	mov	x2, sp
  40c5e8:	mov	x4, sp
  40c5ec:	bl	401750 <printf@plt>
  40c5f0:	ldr	x1, [x26, #32]
  40c5f4:	cbz	x1, 40c808 <printf@plt+0xb0b8>
  40c5f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c5fc:	add	x0, x0, #0xe67
  40c600:	bl	401750 <printf@plt>
  40c604:	add	x8, x25, x23
  40c608:	ldr	x21, [x26, #32]
  40c60c:	ldp	x23, x22, [x8, #40]
  40c610:	ldr	x20, [x8, #56]
  40c614:	cbnz	x21, 40c628 <printf@plt+0xaed8>
  40c618:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c61c:	add	x1, x1, #0xee4
  40c620:	mov	w0, #0xcc                  	// #204
  40c624:	bl	40ebbc <printf@plt+0xd46c>
  40c628:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c62c:	add	x0, x0, #0xefe
  40c630:	mov	x1, x21
  40c634:	bl	401750 <printf@plt>
  40c638:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c63c:	add	x0, x0, #0x111
  40c640:	bl	401430 <puts@plt>
  40c644:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c648:	add	x0, x0, #0x122
  40c64c:	bl	401430 <puts@plt>
  40c650:	cbz	x23, 40c67c <printf@plt+0xaf2c>
  40c654:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c658:	add	x0, x0, #0xf19
  40c65c:	mov	x1, x23
  40c660:	bl	401750 <printf@plt>
  40c664:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c668:	add	x0, x0, #0x1f5
  40c66c:	bl	401430 <puts@plt>
  40c670:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c674:	add	x0, x0, #0x206
  40c678:	bl	401430 <puts@plt>
  40c67c:	cbz	x22, 40c6a8 <printf@plt+0xaf58>
  40c680:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c684:	add	x0, x0, #0xf19
  40c688:	mov	x1, x22
  40c68c:	bl	401750 <printf@plt>
  40c690:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c694:	add	x0, x0, #0x1d2
  40c698:	bl	401430 <puts@plt>
  40c69c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c6a0:	add	x0, x0, #0x1e3
  40c6a4:	bl	401430 <puts@plt>
  40c6a8:	cbz	x20, 40c6d4 <printf@plt+0xaf84>
  40c6ac:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c6b0:	add	x0, x0, #0xf19
  40c6b4:	mov	x1, x20
  40c6b8:	bl	401750 <printf@plt>
  40c6bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c6c0:	add	x0, x0, #0x1af
  40c6c4:	bl	401430 <puts@plt>
  40c6c8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c6cc:	add	x0, x0, #0x1c0
  40c6d0:	bl	401430 <puts@plt>
  40c6d4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c6d8:	add	x0, x0, #0xf41
  40c6dc:	bl	401750 <printf@plt>
  40c6e0:	cbz	x23, 40c6f0 <printf@plt+0xafa0>
  40c6e4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c6e8:	add	x0, x0, #0xf4c
  40c6ec:	bl	401750 <printf@plt>
  40c6f0:	cbz	x20, 40c700 <printf@plt+0xafb0>
  40c6f4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c6f8:	add	x0, x0, #0xf5d
  40c6fc:	bl	401750 <printf@plt>
  40c700:	cbz	x22, 40c730 <printf@plt+0xafe0>
  40c704:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c708:	add	x0, x0, #0xf6e
  40c70c:	bl	401750 <printf@plt>
  40c710:	mov	w0, #0xa                   	// #10
  40c714:	bl	401550 <putchar@plt>
  40c718:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c71c:	add	x0, x0, #0xf7f
  40c720:	bl	401750 <printf@plt>
  40c724:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40c728:	add	x0, x0, #0x489
  40c72c:	b	40c740 <printf@plt+0xaff0>
  40c730:	mov	w0, #0xa                   	// #10
  40c734:	bl	401550 <putchar@plt>
  40c738:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c73c:	add	x0, x0, #0xf7f
  40c740:	bl	401750 <printf@plt>
  40c744:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c748:	add	x0, x0, #0x134
  40c74c:	bl	401430 <puts@plt>
  40c750:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c754:	add	x0, x0, #0xf9d
  40c758:	bl	401750 <printf@plt>
  40c75c:	cbz	x22, 40c76c <printf@plt+0xb01c>
  40c760:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c764:	add	x0, x0, #0xfc2
  40c768:	bl	401750 <printf@plt>
  40c76c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c770:	add	x0, x0, #0x7a9
  40c774:	bl	401430 <puts@plt>
  40c778:	ldr	w1, [x24, #524]
  40c77c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c780:	add	x0, x0, #0xfc5
  40c784:	bl	401750 <printf@plt>
  40c788:	cbz	x23, 40c79c <printf@plt+0xb04c>
  40c78c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c790:	add	x0, x0, #0xfef
  40c794:	mov	x1, x23
  40c798:	bl	401750 <printf@plt>
  40c79c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7a0:	add	x0, x0, #0x15c
  40c7a4:	bl	401430 <puts@plt>
  40c7a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7ac:	add	x0, x0, #0x20
  40c7b0:	mov	x1, x21
  40c7b4:	bl	401750 <printf@plt>
  40c7b8:	cbz	x22, 40c7dc <printf@plt+0xb08c>
  40c7bc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7c0:	add	x0, x0, #0x5d
  40c7c4:	mov	x1, x22
  40c7c8:	bl	401750 <printf@plt>
  40c7cc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7d0:	add	x0, x0, #0x20
  40c7d4:	mov	x1, x21
  40c7d8:	bl	401750 <printf@plt>
  40c7dc:	cbz	x20, 40c7f0 <printf@plt+0xb0a0>
  40c7e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7e4:	add	x0, x0, #0x8e
  40c7e8:	mov	x1, x20
  40c7ec:	bl	401750 <printf@plt>
  40c7f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c7f4:	add	x0, x0, #0x19f
  40c7f8:	bl	401430 <puts@plt>
  40c7fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c800:	add	x0, x0, #0xfd
  40c804:	bl	401430 <puts@plt>
  40c808:	adrp	x0, 415000 <_ZdlPvm@@Base+0x4ca4>
  40c80c:	add	x0, x0, #0xa11
  40c810:	bl	401430 <puts@plt>
  40c814:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c818:	add	x0, x0, #0xe1
  40c81c:	bl	401430 <puts@plt>
  40c820:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c824:	add	x0, x0, #0xe83
  40c828:	mov	w1, w19
  40c82c:	bl	401750 <printf@plt>
  40c830:	ldr	w3, [x24, #524]
  40c834:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c838:	add	x0, x0, #0xe9a
  40c83c:	mov	w1, w19
  40c840:	mov	w2, w19
  40c844:	bl	401750 <printf@plt>
  40c848:	ldr	w3, [x24, #524]
  40c84c:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c850:	add	x0, x0, #0xebf
  40c854:	mov	w1, w19
  40c858:	mov	w2, w19
  40c85c:	bl	401750 <printf@plt>
  40c860:	ldp	x20, x19, [sp, #336]
  40c864:	ldp	x22, x21, [sp, #320]
  40c868:	ldp	x24, x23, [sp, #304]
  40c86c:	ldp	x26, x25, [sp, #288]
  40c870:	ldr	x28, [sp, #272]
  40c874:	ldp	x29, x30, [sp, #256]
  40c878:	add	sp, sp, #0x160
  40c87c:	ret
  40c880:	stp	x29, x30, [sp, #-32]!
  40c884:	str	x19, [sp, #16]
  40c888:	mov	x29, sp
  40c88c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c890:	ldr	w8, [x8, #3544]
  40c894:	mov	x19, x0
  40c898:	cmp	w8, #0x1
  40c89c:	b.eq	40c8f8 <printf@plt+0xb1a8>  // b.none
  40c8a0:	cbnz	w8, 40c8ec <printf@plt+0xb19c>
  40c8a4:	ldr	x8, [x19, #16]
  40c8a8:	cbz	x8, 40c8bc <printf@plt+0xb16c>
  40c8ac:	ldr	w1, [x19, #12]
  40c8b0:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c8b4:	add	x0, x0, #0xc81
  40c8b8:	bl	401750 <printf@plt>
  40c8bc:	ldr	x0, [x19, #32]
  40c8c0:	ldr	x8, [x0]
  40c8c4:	ldr	x8, [x8, #48]
  40c8c8:	blr	x8
  40c8cc:	ldr	x8, [x19, #24]
  40c8d0:	cbz	x8, 40c8ec <printf@plt+0xb19c>
  40c8d4:	ldr	w1, [x19, #12]
  40c8d8:	ldr	x19, [sp, #16]
  40c8dc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c8e0:	add	x0, x0, #0xc8a
  40c8e4:	ldp	x29, x30, [sp], #32
  40c8e8:	b	401750 <printf@plt>
  40c8ec:	ldr	x19, [sp, #16]
  40c8f0:	ldp	x29, x30, [sp], #32
  40c8f4:	ret
  40c8f8:	ldr	x1, [x19, #16]
  40c8fc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c900:	add	x0, x0, #0xc93
  40c904:	bl	401750 <printf@plt>
  40c908:	ldr	x0, [x19, #32]
  40c90c:	ldr	x8, [x0]
  40c910:	ldr	x8, [x8, #48]
  40c914:	blr	x8
  40c918:	ldr	x1, [x19, #24]
  40c91c:	ldr	x19, [sp, #16]
  40c920:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c924:	add	x0, x0, #0xca5
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	b	401750 <printf@plt>
  40c930:	ldr	x0, [x0, #32]
  40c934:	ldr	x8, [x0]
  40c938:	ldr	x2, [x8, #112]
  40c93c:	br	x2
  40c940:	stp	x29, x30, [sp, #-32]!
  40c944:	stp	x20, x19, [sp, #16]
  40c948:	mov	x29, sp
  40c94c:	ldr	x8, [x0, #16]
  40c950:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40c954:	mov	x19, x0
  40c958:	ldr	x0, [x20, #3488]
  40c95c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  40c960:	add	x9, x9, #0x955
  40c964:	cmp	x8, #0x0
  40c968:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c96c:	csel	x2, x9, x8, eq  // eq = none
  40c970:	add	x1, x1, #0xcb8
  40c974:	bl	401460 <fprintf@plt>
  40c978:	ldr	x0, [x19, #32]
  40c97c:	ldr	x8, [x0]
  40c980:	ldr	x8, [x8]
  40c984:	blr	x8
  40c988:	ldr	x3, [x20, #3488]
  40c98c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40c990:	add	x0, x0, #0x5a4
  40c994:	mov	w1, #0x2                   	// #2
  40c998:	mov	w2, #0x1                   	// #1
  40c99c:	bl	4016e0 <fwrite@plt>
  40c9a0:	ldr	x2, [x19, #24]
  40c9a4:	cbnz	x2, 40c9b4 <printf@plt+0xb264>
  40c9a8:	ldp	x20, x19, [sp, #16]
  40c9ac:	ldp	x29, x30, [sp], #32
  40c9b0:	ret
  40c9b4:	ldr	x0, [x20, #3488]
  40c9b8:	ldp	x20, x19, [sp, #16]
  40c9bc:	adrp	x1, 416000 <_ZdlPvm@@Base+0x5ca4>
  40c9c0:	add	x1, x1, #0xcc5
  40c9c4:	ldp	x29, x30, [sp], #32
  40c9c8:	b	401460 <fprintf@plt>
  40c9cc:	stp	x29, x30, [sp, #-32]!
  40c9d0:	stp	x20, x19, [sp, #16]
  40c9d4:	mov	x29, sp
  40c9d8:	mov	x20, x0
  40c9dc:	mov	w0, #0x18                  	// #24
  40c9e0:	bl	4102ac <_Znwm@@Base>
  40c9e4:	mov	x19, x0
  40c9e8:	mov	x1, x20
  40c9ec:	bl	406318 <printf@plt+0x4bc8>
  40c9f0:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40c9f4:	add	x8, x8, #0x2d8
  40c9f8:	str	x8, [x19]
  40c9fc:	mov	x0, x19
  40ca00:	ldp	x20, x19, [sp, #16]
  40ca04:	ldp	x29, x30, [sp], #32
  40ca08:	ret
  40ca0c:	mov	x20, x0
  40ca10:	mov	x0, x19
  40ca14:	bl	410350 <_ZdlPv@@Base>
  40ca18:	mov	x0, x20
  40ca1c:	bl	4016f0 <_Unwind_Resume@plt>
  40ca20:	stp	x29, x30, [sp, #-32]!
  40ca24:	str	x19, [sp, #16]
  40ca28:	mov	x29, sp
  40ca2c:	mov	x19, x0
  40ca30:	bl	406318 <printf@plt+0x4bc8>
  40ca34:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40ca38:	add	x8, x8, #0x2d8
  40ca3c:	str	x8, [x19]
  40ca40:	ldr	x19, [sp, #16]
  40ca44:	ldp	x29, x30, [sp], #32
  40ca48:	ret
  40ca4c:	stp	x29, x30, [sp, #-48]!
  40ca50:	stp	x22, x21, [sp, #16]
  40ca54:	stp	x20, x19, [sp, #32]
  40ca58:	mov	x29, sp
  40ca5c:	ldr	x20, [x0, #16]
  40ca60:	mov	x19, x0
  40ca64:	mov	w0, w1
  40ca68:	mov	w21, w1
  40ca6c:	bl	405958 <printf@plt+0x4208>
  40ca70:	ldr	x8, [x20]
  40ca74:	mov	w1, w0
  40ca78:	mov	x0, x20
  40ca7c:	ldr	x8, [x8, #24]
  40ca80:	blr	x8
  40ca84:	ldr	x8, [x19, #16]
  40ca88:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  40ca8c:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40ca90:	ldr	w3, [x22, #540]
  40ca94:	ldr	w9, [x9, #560]
  40ca98:	ldr	w1, [x8, #12]
  40ca9c:	mov	w20, w0
  40caa0:	cmp	w21, #0x1
  40caa4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40caa8:	csel	w4, w9, w3, gt
  40caac:	add	x0, x0, #0x378
  40cab0:	mov	w2, w1
  40cab4:	bl	401750 <printf@plt>
  40cab8:	ldr	w1, [x19, #12]
  40cabc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cac0:	add	x0, x0, #0x230
  40cac4:	bl	401750 <printf@plt>
  40cac8:	ldr	w1, [x19, #12]
  40cacc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cad0:	add	x0, x0, #0x3a1
  40cad4:	bl	401750 <printf@plt>
  40cad8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cadc:	add	x0, x0, #0x736
  40cae0:	bl	401430 <puts@plt>
  40cae4:	ldr	w1, [x19, #12]
  40cae8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40caec:	add	x0, x0, #0x3b5
  40caf0:	bl	401750 <printf@plt>
  40caf4:	ldr	w1, [x22, #540]
  40caf8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cafc:	add	x0, x0, #0x3d3
  40cb00:	bl	401750 <printf@plt>
  40cb04:	ldr	w1, [x19, #12]
  40cb08:	ldr	w3, [x22, #540]
  40cb0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb10:	add	x0, x0, #0x3f8
  40cb14:	mov	w2, w1
  40cb18:	bl	401750 <printf@plt>
  40cb1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb20:	add	x0, x0, #0x506
  40cb24:	bl	401750 <printf@plt>
  40cb28:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb2c:	add	x0, x0, #0x749
  40cb30:	bl	401430 <puts@plt>
  40cb34:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb38:	add	x0, x0, #0x752
  40cb3c:	bl	401430 <puts@plt>
  40cb40:	ldr	w1, [x19, #12]
  40cb44:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cb48:	add	x0, x0, #0x26f
  40cb4c:	bl	401750 <printf@plt>
  40cb50:	ldr	w1, [x19, #12]
  40cb54:	ldr	w3, [x22, #540]
  40cb58:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb5c:	add	x0, x0, #0x516
  40cb60:	mov	w2, w1
  40cb64:	bl	401750 <printf@plt>
  40cb68:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb6c:	add	x0, x0, #0xfd
  40cb70:	bl	401430 <puts@plt>
  40cb74:	ldr	w1, [x19, #12]
  40cb78:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cb7c:	add	x0, x0, #0x242
  40cb80:	bl	401750 <printf@plt>
  40cb84:	ldr	w1, [x22, #540]
  40cb88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cb8c:	add	x0, x0, #0x5ac
  40cb90:	bl	401750 <printf@plt>
  40cb94:	ldr	x8, [x19, #16]
  40cb98:	ldr	w1, [x19, #12]
  40cb9c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cba0:	add	x0, x0, #0x5d5
  40cba4:	ldr	w2, [x8, #12]
  40cba8:	bl	401750 <printf@plt>
  40cbac:	ldr	x8, [x19, #16]
  40cbb0:	ldr	w1, [x19, #12]
  40cbb4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cbb8:	add	x0, x0, #0x60d
  40cbbc:	ldr	w2, [x8, #12]
  40cbc0:	mov	w3, w1
  40cbc4:	bl	401750 <printf@plt>
  40cbc8:	ldr	x8, [x19, #16]
  40cbcc:	ldr	w1, [x19, #12]
  40cbd0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cbd4:	add	x0, x0, #0x634
  40cbd8:	ldr	w2, [x8, #12]
  40cbdc:	mov	w3, w1
  40cbe0:	bl	401750 <printf@plt>
  40cbe4:	ldr	x8, [x19, #16]
  40cbe8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cbec:	add	x0, x0, #0x65c
  40cbf0:	ldr	w1, [x8, #12]
  40cbf4:	bl	401750 <printf@plt>
  40cbf8:	ldr	w1, [x19, #12]
  40cbfc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cc00:	add	x0, x0, #0x684
  40cc04:	bl	401750 <printf@plt>
  40cc08:	ldr	w1, [x19, #12]
  40cc0c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cc10:	add	x0, x0, #0x6a9
  40cc14:	mov	w2, w1
  40cc18:	bl	401750 <printf@plt>
  40cc1c:	cbz	w20, 40cc30 <printf@plt+0xb4e0>
  40cc20:	ldr	w1, [x19, #12]
  40cc24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cc28:	add	x0, x0, #0x6c7
  40cc2c:	bl	401750 <printf@plt>
  40cc30:	ldr	x8, [x19, #16]
  40cc34:	ldr	w1, [x19, #12]
  40cc38:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cc3c:	add	x0, x0, #0x60d
  40cc40:	ldr	w2, [x8, #12]
  40cc44:	mov	w3, w1
  40cc48:	bl	401750 <printf@plt>
  40cc4c:	ldr	w1, [x19, #12]
  40cc50:	ldr	w2, [x22, #540]
  40cc54:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cc58:	add	x0, x0, #0x6dd
  40cc5c:	bl	401750 <printf@plt>
  40cc60:	ldr	w1, [x19, #12]
  40cc64:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cc68:	add	x0, x0, #0x26f
  40cc6c:	bl	401750 <printf@plt>
  40cc70:	mov	w0, w20
  40cc74:	ldp	x20, x19, [sp, #32]
  40cc78:	ldp	x22, x21, [sp, #16]
  40cc7c:	ldp	x29, x30, [sp], #48
  40cc80:	ret
  40cc84:	stp	x29, x30, [sp, #-48]!
  40cc88:	str	x21, [sp, #16]
  40cc8c:	stp	x20, x19, [sp, #32]
  40cc90:	mov	x29, sp
  40cc94:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cc98:	ldr	w8, [x8, #3544]
  40cc9c:	mov	x19, x0
  40cca0:	cmp	w8, #0x1
  40cca4:	b.eq	40cd64 <printf@plt+0xb614>  // b.none
  40cca8:	cbnz	w8, 40cd98 <printf@plt+0xb648>
  40ccac:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ccb0:	add	x20, x20, #0x39d
  40ccb4:	mov	x0, x20
  40ccb8:	bl	401750 <printf@plt>
  40ccbc:	ldr	w1, [x19, #12]
  40ccc0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ccc4:	add	x0, x0, #0x38f
  40ccc8:	bl	401750 <printf@plt>
  40cccc:	ldr	w1, [x19, #12]
  40ccd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ccd4:	add	x0, x0, #0x3a4
  40ccd8:	bl	401750 <printf@plt>
  40ccdc:	ldr	w1, [x19, #12]
  40cce0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cce4:	add	x0, x0, #0x6ec
  40cce8:	bl	401750 <printf@plt>
  40ccec:	ldr	w1, [x19, #12]
  40ccf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ccf4:	add	x0, x0, #0x413
  40ccf8:	bl	401750 <printf@plt>
  40ccfc:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cd00:	add	x21, x21, #0x1aa
  40cd04:	mov	x0, x21
  40cd08:	bl	401750 <printf@plt>
  40cd0c:	mov	x0, x20
  40cd10:	bl	401750 <printf@plt>
  40cd14:	ldr	x8, [x19, #16]
  40cd18:	ldr	w1, [x19, #12]
  40cd1c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cd20:	add	x0, x0, #0x6f7
  40cd24:	ldr	w2, [x8, #12]
  40cd28:	mov	w3, w1
  40cd2c:	bl	401750 <printf@plt>
  40cd30:	ldr	x0, [x19, #16]
  40cd34:	ldr	x8, [x0]
  40cd38:	ldr	x8, [x8, #48]
  40cd3c:	blr	x8
  40cd40:	mov	x0, x21
  40cd44:	bl	401750 <printf@plt>
  40cd48:	ldr	w1, [x19, #12]
  40cd4c:	ldp	x20, x19, [sp, #32]
  40cd50:	ldr	x21, [sp, #16]
  40cd54:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cd58:	add	x0, x0, #0x43f
  40cd5c:	ldp	x29, x30, [sp], #48
  40cd60:	b	401750 <printf@plt>
  40cd64:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cd68:	add	x0, x0, #0x71d
  40cd6c:	bl	401750 <printf@plt>
  40cd70:	ldr	x0, [x19, #16]
  40cd74:	ldr	x8, [x0]
  40cd78:	ldr	x8, [x8, #48]
  40cd7c:	blr	x8
  40cd80:	ldp	x20, x19, [sp, #32]
  40cd84:	ldr	x21, [sp, #16]
  40cd88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cd8c:	add	x0, x0, #0x725
  40cd90:	ldp	x29, x30, [sp], #48
  40cd94:	b	401750 <printf@plt>
  40cd98:	ldp	x20, x19, [sp, #32]
  40cd9c:	ldr	x21, [sp, #16]
  40cda0:	ldp	x29, x30, [sp], #48
  40cda4:	ret
  40cda8:	stp	x29, x30, [sp, #-32]!
  40cdac:	stp	x20, x19, [sp, #16]
  40cdb0:	mov	x29, sp
  40cdb4:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40cdb8:	ldr	x3, [x20, #3488]
  40cdbc:	mov	x19, x0
  40cdc0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cdc4:	add	x0, x0, #0x72e
  40cdc8:	mov	w1, #0x7                   	// #7
  40cdcc:	mov	w2, #0x1                   	// #1
  40cdd0:	bl	4016e0 <fwrite@plt>
  40cdd4:	ldr	x0, [x19, #16]
  40cdd8:	ldr	x8, [x0]
  40cddc:	ldr	x8, [x8]
  40cde0:	blr	x8
  40cde4:	ldr	x3, [x20, #3488]
  40cde8:	ldp	x20, x19, [sp, #16]
  40cdec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40cdf0:	add	x0, x0, #0x5a4
  40cdf4:	mov	w1, #0x2                   	// #2
  40cdf8:	mov	w2, #0x1                   	// #1
  40cdfc:	ldp	x29, x30, [sp], #32
  40ce00:	b	4016e0 <fwrite@plt>
  40ce04:	ldr	x0, [x0, #16]
  40ce08:	add	w1, w1, #0x1
  40ce0c:	ldr	x8, [x0]
  40ce10:	ldr	x2, [x8, #112]
  40ce14:	br	x2
  40ce18:	stp	x29, x30, [sp, #-32]!
  40ce1c:	str	x19, [sp, #16]
  40ce20:	mov	x29, sp
  40ce24:	mov	x19, x0
  40ce28:	bl	406348 <printf@plt+0x4bf8>
  40ce2c:	mov	x0, x19
  40ce30:	ldr	x19, [sp, #16]
  40ce34:	ldp	x29, x30, [sp], #32
  40ce38:	b	410350 <_ZdlPv@@Base>
  40ce3c:	stp	x29, x30, [sp, #-48]!
  40ce40:	stp	x22, x21, [sp, #16]
  40ce44:	stp	x20, x19, [sp, #32]
  40ce48:	mov	x29, sp
  40ce4c:	ldr	w8, [x0, #32]
  40ce50:	mov	x19, x0
  40ce54:	cmp	w8, #0x1
  40ce58:	b.lt	40ce8c <printf@plt+0xb73c>  // b.tstop
  40ce5c:	mov	w20, w1
  40ce60:	mov	x21, xzr
  40ce64:	ldr	x8, [x19, #24]
  40ce68:	mov	w1, w20
  40ce6c:	ldr	x0, [x8, x21, lsl #3]
  40ce70:	ldr	x8, [x0]
  40ce74:	ldr	x8, [x8, #24]
  40ce78:	blr	x8
  40ce7c:	ldrsw	x8, [x19, #32]
  40ce80:	add	x21, x21, #0x1
  40ce84:	cmp	x21, x8
  40ce88:	b.lt	40ce64 <printf@plt+0xb714>  // b.tstop
  40ce8c:	ldr	w1, [x19, #12]
  40ce90:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40ce94:	add	x0, x0, #0x778
  40ce98:	bl	401750 <printf@plt>
  40ce9c:	ldr	w8, [x19, #32]
  40cea0:	cmp	w8, #0x1
  40cea4:	b.lt	40ced8 <printf@plt+0xb788>  // b.tstop
  40cea8:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40ceac:	mov	x21, xzr
  40ceb0:	add	x20, x20, #0x6ba
  40ceb4:	ldr	x8, [x19, #24]
  40ceb8:	mov	x0, x20
  40cebc:	ldr	x8, [x8, x21, lsl #3]
  40cec0:	ldr	w1, [x8, #12]
  40cec4:	bl	401750 <printf@plt>
  40cec8:	ldrsw	x8, [x19, #32]
  40cecc:	add	x21, x21, #0x1
  40ced0:	cmp	x21, x8
  40ced4:	b.lt	40ceb4 <printf@plt+0xb764>  // b.tstop
  40ced8:	mov	w0, #0xa                   	// #10
  40cedc:	bl	401550 <putchar@plt>
  40cee0:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40cee4:	ldr	w8, [x8, #584]
  40cee8:	ldr	w9, [x19, #40]
  40ceec:	ldr	w1, [x19, #12]
  40cef0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cef4:	add	x0, x0, #0x783
  40cef8:	add	w2, w9, w8
  40cefc:	bl	401750 <printf@plt>
  40cf00:	ldr	w8, [x19, #32]
  40cf04:	cmp	w8, #0x1
  40cf08:	b.le	40cf54 <printf@plt+0xb804>
  40cf0c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cf10:	mov	x21, xzr
  40cf14:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  40cf18:	add	x20, x20, #0x791
  40cf1c:	ldr	x8, [x19, #24]
  40cf20:	ldr	w10, [x22, #540]
  40cf24:	mov	x0, x20
  40cf28:	add	x8, x8, x21, lsl #3
  40cf2c:	ldp	x9, x8, [x8]
  40cf30:	add	w3, w10, w10, lsl #2
  40cf34:	ldr	w1, [x9, #12]
  40cf38:	ldr	w2, [x8, #12]
  40cf3c:	bl	401750 <printf@plt>
  40cf40:	ldrsw	x8, [x19, #32]
  40cf44:	add	x9, x21, #0x2
  40cf48:	add	x21, x21, #0x1
  40cf4c:	cmp	x9, x8
  40cf50:	b.lt	40cf1c <printf@plt+0xb7cc>  // b.tstop
  40cf54:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cf58:	add	x0, x0, #0x992
  40cf5c:	bl	401430 <puts@plt>
  40cf60:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40cf64:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  40cf68:	ldr	w8, [x19, #32]
  40cf6c:	ldr	w9, [x9, #524]
  40cf70:	ldr	w10, [x10, #588]
  40cf74:	ldr	w1, [x19, #12]
  40cf78:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cf7c:	sub	w3, w8, #0x1
  40cf80:	sub	w4, w9, w10
  40cf84:	add	x0, x0, #0x7ab
  40cf88:	mov	w2, w1
  40cf8c:	bl	401750 <printf@plt>
  40cf90:	ldr	x8, [x19, #24]
  40cf94:	ldr	w1, [x19, #12]
  40cf98:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40cf9c:	add	x0, x0, #0x75d
  40cfa0:	ldr	x8, [x8]
  40cfa4:	mov	w2, w1
  40cfa8:	ldr	w3, [x8, #12]
  40cfac:	bl	401750 <printf@plt>
  40cfb0:	ldrsw	x8, [x19, #32]
  40cfb4:	ldr	x9, [x19, #24]
  40cfb8:	ldr	w1, [x19, #12]
  40cfbc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40cfc0:	sub	x3, x8, #0x1
  40cfc4:	ldr	x8, [x9, x3, lsl #3]
  40cfc8:	add	x0, x0, #0x7c8
  40cfcc:	mov	w2, w1
  40cfd0:	mov	w5, w1
  40cfd4:	ldr	w4, [x8, #12]
  40cfd8:	bl	401750 <printf@plt>
  40cfdc:	ldp	x20, x19, [sp, #32]
  40cfe0:	ldp	x22, x21, [sp, #16]
  40cfe4:	mov	w0, wzr
  40cfe8:	ldp	x29, x30, [sp], #48
  40cfec:	ret
  40cff0:	stp	x29, x30, [sp, #-80]!
  40cff4:	str	x25, [sp, #16]
  40cff8:	stp	x24, x23, [sp, #32]
  40cffc:	stp	x22, x21, [sp, #48]
  40d000:	stp	x20, x19, [sp, #64]
  40d004:	mov	x29, sp
  40d008:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d00c:	ldr	w8, [x8, #3544]
  40d010:	mov	x19, x0
  40d014:	cmp	w8, #0x1
  40d018:	b.eq	40d1a8 <printf@plt+0xba58>  // b.none
  40d01c:	cbnz	w8, 40d1c4 <printf@plt+0xba74>
  40d020:	ldr	w1, [x19, #12]
  40d024:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d028:	add	x0, x0, #0x3a4
  40d02c:	bl	401750 <printf@plt>
  40d030:	ldr	w8, [x19, #32]
  40d034:	cmp	w8, #0x1
  40d038:	b.lt	40d15c <printf@plt+0xba0c>  // b.tstop
  40d03c:	adrp	x20, 416000 <_ZdlPvm@@Base+0x5ca4>
  40d040:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d044:	adrp	x22, 415000 <_ZdlPvm@@Base+0x4ca4>
  40d048:	adrp	x23, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d04c:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d050:	mov	x25, xzr
  40d054:	add	x20, x20, #0x78a
  40d058:	add	x21, x21, #0x80a
  40d05c:	add	x22, x22, #0x9b6
  40d060:	add	x23, x23, #0x7b7
  40d064:	add	x24, x24, #0x7f1
  40d068:	ldr	w8, [x19, #36]
  40d06c:	cbz	w8, 40d0b8 <printf@plt+0xb968>
  40d070:	cmp	w8, #0x1
  40d074:	b.eq	40d090 <printf@plt+0xb940>  // b.none
  40d078:	cmp	w8, #0x2
  40d07c:	b.ne	40d0ac <printf@plt+0xb95c>  // b.any
  40d080:	ldr	x8, [x19, #24]
  40d084:	ldr	w1, [x19, #12]
  40d088:	mov	x0, x23
  40d08c:	b	40d09c <printf@plt+0xb94c>
  40d090:	ldr	x8, [x19, #24]
  40d094:	ldr	w1, [x19, #12]
  40d098:	mov	x0, x22
  40d09c:	ldr	x8, [x8, x25, lsl #3]
  40d0a0:	ldr	w2, [x8, #12]
  40d0a4:	bl	401750 <printf@plt>
  40d0a8:	b	40d0b8 <printf@plt+0xb968>
  40d0ac:	mov	w0, #0x4a                  	// #74
  40d0b0:	mov	x1, x24
  40d0b4:	bl	40ebbc <printf@plt+0xd46c>
  40d0b8:	ldr	x8, [x19, #24]
  40d0bc:	ldr	x0, [x8, x25, lsl #3]
  40d0c0:	ldr	x8, [x0]
  40d0c4:	ldr	x8, [x8, #48]
  40d0c8:	blr	x8
  40d0cc:	ldr	x8, [x19, #24]
  40d0d0:	mov	x0, x20
  40d0d4:	ldr	x8, [x8, x25, lsl #3]
  40d0d8:	ldr	w1, [x8, #12]
  40d0dc:	bl	401750 <printf@plt>
  40d0e0:	ldr	w8, [x19, #36]
  40d0e4:	cbz	w8, 40d130 <printf@plt+0xb9e0>
  40d0e8:	cmp	w8, #0x1
  40d0ec:	b.eq	40d108 <printf@plt+0xb9b8>  // b.none
  40d0f0:	cmp	w8, #0x2
  40d0f4:	b.ne	40d124 <printf@plt+0xb9d4>  // b.any
  40d0f8:	ldr	x8, [x19, #24]
  40d0fc:	ldr	w2, [x19, #12]
  40d100:	mov	x0, x23
  40d104:	b	40d114 <printf@plt+0xb9c4>
  40d108:	ldr	x8, [x19, #24]
  40d10c:	ldr	w2, [x19, #12]
  40d110:	mov	x0, x22
  40d114:	ldr	x8, [x8, x25, lsl #3]
  40d118:	ldr	w1, [x8, #12]
  40d11c:	bl	401750 <printf@plt>
  40d120:	b	40d130 <printf@plt+0xb9e0>
  40d124:	mov	w0, #0x5a                  	// #90
  40d128:	mov	x1, x24
  40d12c:	bl	40ebbc <printf@plt+0xd46c>
  40d130:	ldr	w8, [x19, #32]
  40d134:	sub	w9, w8, #0x1
  40d138:	cmp	x25, x9
  40d13c:	b.eq	40d150 <printf@plt+0xba00>  // b.none
  40d140:	ldr	w1, [x19, #12]
  40d144:	mov	x0, x21
  40d148:	bl	401750 <printf@plt>
  40d14c:	ldr	w8, [x19, #32]
  40d150:	add	x25, x25, #0x1
  40d154:	cmp	x25, w8, sxtw
  40d158:	b.lt	40d068 <printf@plt+0xb918>  // b.tstop
  40d15c:	ldr	w1, [x19, #12]
  40d160:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40d164:	add	x0, x0, #0x916
  40d168:	bl	401750 <printf@plt>
  40d16c:	ldr	w8, [x19, #32]
  40d170:	ldr	w2, [x19, #12]
  40d174:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d178:	add	x0, x0, #0x819
  40d17c:	sub	w1, w8, #0x1
  40d180:	bl	401750 <printf@plt>
  40d184:	ldr	w1, [x19, #12]
  40d188:	ldp	x20, x19, [sp, #64]
  40d18c:	ldp	x22, x21, [sp, #48]
  40d190:	ldp	x24, x23, [sp, #32]
  40d194:	ldr	x25, [sp, #16]
  40d198:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d19c:	add	x0, x0, #0x43f
  40d1a0:	ldp	x29, x30, [sp], #80
  40d1a4:	b	401750 <printf@plt>
  40d1a8:	ldrsw	x8, [x19, #36]
  40d1ac:	cmp	w8, #0x3
  40d1b0:	b.cs	40d1dc <printf@plt+0xba8c>  // b.hs, b.nlast
  40d1b4:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d1b8:	add	x9, x9, #0xb20
  40d1bc:	ldr	x1, [x9, x8, lsl #3]
  40d1c0:	b	40d1ec <printf@plt+0xba9c>
  40d1c4:	ldp	x20, x19, [sp, #64]
  40d1c8:	ldp	x22, x21, [sp, #48]
  40d1cc:	ldp	x24, x23, [sp, #32]
  40d1d0:	ldr	x25, [sp, #16]
  40d1d4:	ldp	x29, x30, [sp], #80
  40d1d8:	ret
  40d1dc:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d1e0:	add	x1, x1, #0x7f1
  40d1e4:	mov	w0, #0x70                  	// #112
  40d1e8:	bl	40ebbc <printf@plt+0xd46c>
  40d1ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d1f0:	add	x0, x0, #0x82f
  40d1f4:	bl	401750 <printf@plt>
  40d1f8:	ldr	w8, [x19, #32]
  40d1fc:	cmp	w8, #0x1
  40d200:	b.lt	40d24c <printf@plt+0xbafc>  // b.tstop
  40d204:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d208:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d20c:	mov	x22, xzr
  40d210:	add	x20, x20, #0x849
  40d214:	add	x21, x21, #0x854
  40d218:	mov	x0, x20
  40d21c:	bl	401750 <printf@plt>
  40d220:	ldr	x8, [x19, #24]
  40d224:	ldr	x0, [x8, x22, lsl #3]
  40d228:	ldr	x8, [x0]
  40d22c:	ldr	x8, [x8, #48]
  40d230:	blr	x8
  40d234:	mov	x0, x21
  40d238:	bl	401750 <printf@plt>
  40d23c:	ldrsw	x8, [x19, #32]
  40d240:	add	x22, x22, #0x1
  40d244:	cmp	x22, x8
  40d248:	b.lt	40d218 <printf@plt+0xbac8>  // b.tstop
  40d24c:	ldp	x20, x19, [sp, #64]
  40d250:	ldp	x22, x21, [sp, #48]
  40d254:	ldp	x24, x23, [sp, #32]
  40d258:	ldr	x25, [sp, #16]
  40d25c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d260:	add	x0, x0, #0x861
  40d264:	ldp	x29, x30, [sp], #80
  40d268:	b	401750 <printf@plt>
  40d26c:	stp	x29, x30, [sp, #-32]!
  40d270:	stp	x20, x19, [sp, #16]
  40d274:	mov	x29, sp
  40d278:	mov	x20, x1
  40d27c:	mov	x19, x0
  40d280:	bl	405ce8 <printf@plt+0x4598>
  40d284:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d288:	add	x8, x8, #0x9c0
  40d28c:	mov	x0, x19
  40d290:	str	x8, [x0], #16
  40d294:	mov	x1, x20
  40d298:	bl	40615c <printf@plt+0x4a0c>
  40d29c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d2a0:	ldr	d0, [x8, #1896]
  40d2a4:	stur	d0, [x19, #36]
  40d2a8:	ldp	x20, x19, [sp, #16]
  40d2ac:	ldp	x29, x30, [sp], #32
  40d2b0:	ret
  40d2b4:	mov	x20, x0
  40d2b8:	mov	x0, x19
  40d2bc:	bl	406844 <printf@plt+0x50f4>
  40d2c0:	mov	x0, x20
  40d2c4:	bl	4016f0 <_Unwind_Resume@plt>
  40d2c8:	add	x0, x0, #0x10
  40d2cc:	b	4062b8 <printf@plt+0x4b68>
  40d2d0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  40d2d4:	add	x0, x0, #0x10
  40d2d8:	add	x1, x1, #0xbe9
  40d2dc:	b	40d2e0 <printf@plt+0xbb90>
  40d2e0:	stp	x29, x30, [sp, #-48]!
  40d2e4:	str	x21, [sp, #16]
  40d2e8:	stp	x20, x19, [sp, #32]
  40d2ec:	mov	x29, sp
  40d2f0:	ldrsw	x8, [x0, #20]
  40d2f4:	mov	x19, x0
  40d2f8:	mov	x20, x1
  40d2fc:	cmp	w8, #0x3
  40d300:	b.cs	40d314 <printf@plt+0xbbc4>  // b.hs, b.nlast
  40d304:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d308:	add	x9, x9, #0xb10
  40d30c:	ldr	w2, [x9, x8, lsl #2]
  40d310:	b	40d328 <printf@plt+0xbbd8>
  40d314:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d318:	add	x1, x1, #0x7f1
  40d31c:	mov	w0, #0x155                 	// #341
  40d320:	bl	40ebbc <printf@plt+0xd46c>
  40d324:	mov	w2, wzr
  40d328:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d32c:	ldr	x0, [x21, #3488]
  40d330:	ldr	w4, [x19, #24]
  40d334:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d338:	add	x1, x1, #0x97f
  40d33c:	mov	x3, x20
  40d340:	bl	401460 <fprintf@plt>
  40d344:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d348:	add	x1, x1, #0x98a
  40d34c:	mov	x0, x19
  40d350:	bl	40675c <printf@plt+0x500c>
  40d354:	ldr	x3, [x21, #3488]
  40d358:	ldp	x20, x19, [sp, #32]
  40d35c:	ldr	x21, [sp, #16]
  40d360:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40d364:	add	x0, x0, #0x5a4
  40d368:	mov	w1, #0x2                   	// #2
  40d36c:	mov	w2, #0x1                   	// #1
  40d370:	ldp	x29, x30, [sp], #48
  40d374:	b	4016e0 <fwrite@plt>
  40d378:	stp	x29, x30, [sp, #-80]!
  40d37c:	str	x25, [sp, #16]
  40d380:	stp	x24, x23, [sp, #32]
  40d384:	stp	x22, x21, [sp, #48]
  40d388:	stp	x20, x19, [sp, #64]
  40d38c:	mov	x29, sp
  40d390:	ldr	w8, [x0, #16]
  40d394:	mov	x19, x0
  40d398:	cmp	w8, #0x0
  40d39c:	b.le	40d4ac <printf@plt+0xbd5c>
  40d3a0:	ldr	x9, [x19, #24]
  40d3a4:	mov	w20, w1
  40d3a8:	mov	x21, xzr
  40d3ac:	mov	w24, wzr
  40d3b0:	mov	w23, wzr
  40d3b4:	ldr	x10, [x9, x21, lsl #3]
  40d3b8:	ldr	w11, [x10, #16]
  40d3bc:	cmp	w11, #0x1
  40d3c0:	b.lt	40d3fc <printf@plt+0xbcac>  // b.tstop
  40d3c4:	mov	x22, xzr
  40d3c8:	ldr	x8, [x10, #8]
  40d3cc:	mov	w1, w20
  40d3d0:	ldr	x0, [x8, x22, lsl #3]
  40d3d4:	ldr	x8, [x0]
  40d3d8:	ldr	x8, [x8, #24]
  40d3dc:	blr	x8
  40d3e0:	ldr	x9, [x19, #24]
  40d3e4:	add	x22, x22, #0x1
  40d3e8:	ldr	x10, [x9, x21, lsl #3]
  40d3ec:	ldrsw	x11, [x10, #16]
  40d3f0:	cmp	x22, x11
  40d3f4:	b.lt	40d3c8 <printf@plt+0xbc78>  // b.tstop
  40d3f8:	ldr	w8, [x19, #16]
  40d3fc:	ldr	w10, [x10, #24]
  40d400:	cmp	w11, w23
  40d404:	add	x21, x21, #0x1
  40d408:	csel	w23, w11, w23, gt
  40d40c:	cmp	w10, w24
  40d410:	csel	w24, w10, w24, gt
  40d414:	cmp	x21, w8, sxtw
  40d418:	b.lt	40d3b4 <printf@plt+0xbc64>  // b.tstop
  40d41c:	ldr	w1, [x19, #12]
  40d420:	cmp	w8, #0x1
  40d424:	b.lt	40d4b8 <printf@plt+0xbd68>  // b.tstop
  40d428:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d42c:	adrp	x22, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d430:	mov	x20, xzr
  40d434:	add	x21, x21, #0x86b
  40d438:	add	x22, x22, #0x6ba
  40d43c:	mov	x0, x21
  40d440:	mov	w2, w20
  40d444:	bl	401750 <printf@plt>
  40d448:	ldr	x8, [x19, #24]
  40d44c:	ldr	x8, [x8, x20, lsl #3]
  40d450:	ldr	w9, [x8, #16]
  40d454:	cmp	w9, #0x1
  40d458:	b.lt	40d48c <printf@plt+0xbd3c>  // b.tstop
  40d45c:	mov	x25, xzr
  40d460:	ldr	x8, [x8, #8]
  40d464:	mov	x0, x22
  40d468:	ldr	x8, [x8, x25, lsl #3]
  40d46c:	ldr	w1, [x8, #12]
  40d470:	bl	401750 <printf@plt>
  40d474:	ldr	x8, [x19, #24]
  40d478:	add	x25, x25, #0x1
  40d47c:	ldr	x8, [x8, x20, lsl #3]
  40d480:	ldrsw	x9, [x8, #16]
  40d484:	cmp	x25, x9
  40d488:	b.lt	40d460 <printf@plt+0xbd10>  // b.tstop
  40d48c:	mov	w0, #0xa                   	// #10
  40d490:	bl	401550 <putchar@plt>
  40d494:	ldp	w1, w8, [x19, #12]
  40d498:	add	x20, x20, #0x1
  40d49c:	sxtw	x8, w8
  40d4a0:	cmp	x20, x8
  40d4a4:	b.lt	40d43c <printf@plt+0xbcec>  // b.tstop
  40d4a8:	b	40d4b8 <printf@plt+0xbd68>
  40d4ac:	ldr	w1, [x19, #12]
  40d4b0:	mov	w24, wzr
  40d4b4:	mov	w23, wzr
  40d4b8:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40d4bc:	ldr	w9, [x9, #592]
  40d4c0:	adrp	x10, 42c000 <_Znam@GLIBCXX_3.4>
  40d4c4:	ldr	w10, [x10, #596]
  40d4c8:	sub	w8, w8, #0x1
  40d4cc:	mul	w8, w9, w8
  40d4d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d4d4:	add	w2, w8, w10, lsl #1
  40d4d8:	add	x0, x0, #0x540
  40d4dc:	bl	401750 <printf@plt>
  40d4e0:	ldr	w8, [x19, #16]
  40d4e4:	cmp	w8, #0x1
  40d4e8:	b.lt	40d518 <printf@plt+0xbdc8>  // b.tstop
  40d4ec:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d4f0:	mov	w20, wzr
  40d4f4:	add	x21, x21, #0x87a
  40d4f8:	ldr	w1, [x19, #12]
  40d4fc:	mov	x0, x21
  40d500:	mov	w2, w20
  40d504:	bl	401750 <printf@plt>
  40d508:	ldr	w8, [x19, #16]
  40d50c:	add	w20, w20, #0x1
  40d510:	cmp	w20, w8
  40d514:	b.lt	40d4f8 <printf@plt+0xbda8>  // b.tstop
  40d518:	mov	w0, #0xa                   	// #10
  40d51c:	bl	401550 <putchar@plt>
  40d520:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40d524:	ldr	w8, [x8, #584]
  40d528:	ldr	w1, [x19, #12]
  40d52c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d530:	add	x0, x0, #0x783
  40d534:	add	w2, w8, w24
  40d538:	bl	401750 <printf@plt>
  40d53c:	ldr	w9, [x19, #16]
  40d540:	cmp	w9, #0x1
  40d544:	b.lt	40d5c0 <printf@plt+0xbe70>  // b.tstop
  40d548:	ldr	x8, [x19, #24]
  40d54c:	adrp	x20, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d550:	mov	x21, xzr
  40d554:	adrp	x22, 42c000 <_Znam@GLIBCXX_3.4>
  40d558:	add	x20, x20, #0x791
  40d55c:	ldr	x10, [x8, x21, lsl #3]
  40d560:	ldr	w11, [x10, #16]
  40d564:	cmp	w11, #0x2
  40d568:	b.lt	40d5b4 <printf@plt+0xbe64>  // b.tstop
  40d56c:	mov	x24, xzr
  40d570:	ldr	x8, [x10, #8]
  40d574:	ldr	w10, [x22, #540]
  40d578:	mov	x0, x20
  40d57c:	add	x8, x8, x24, lsl #3
  40d580:	ldp	x9, x8, [x8]
  40d584:	add	w3, w10, w10, lsl #2
  40d588:	ldr	w1, [x9, #12]
  40d58c:	ldr	w2, [x8, #12]
  40d590:	bl	401750 <printf@plt>
  40d594:	ldr	x8, [x19, #24]
  40d598:	add	x11, x24, #0x2
  40d59c:	add	x24, x24, #0x1
  40d5a0:	ldr	x10, [x8, x21, lsl #3]
  40d5a4:	ldrsw	x9, [x10, #16]
  40d5a8:	cmp	x11, x9
  40d5ac:	b.lt	40d570 <printf@plt+0xbe20>  // b.tstop
  40d5b0:	ldr	w9, [x19, #16]
  40d5b4:	add	x21, x21, #0x1
  40d5b8:	cmp	x21, w9, sxtw
  40d5bc:	b.lt	40d55c <printf@plt+0xbe0c>  // b.tstop
  40d5c0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d5c4:	add	x0, x0, #0x992
  40d5c8:	bl	401430 <puts@plt>
  40d5cc:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40d5d0:	adrp	x9, 42c000 <_Znam@GLIBCXX_3.4>
  40d5d4:	ldr	w8, [x8, #524]
  40d5d8:	ldr	w9, [x9, #588]
  40d5dc:	ldr	w1, [x19, #12]
  40d5e0:	sub	w20, w23, #0x1
  40d5e4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d5e8:	sub	w4, w8, w9
  40d5ec:	add	x0, x0, #0x7ab
  40d5f0:	mov	w2, w1
  40d5f4:	mov	w3, w20
  40d5f8:	bl	401750 <printf@plt>
  40d5fc:	ldr	w1, [x19, #12]
  40d600:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d604:	add	x0, x0, #0x888
  40d608:	mov	w2, w1
  40d60c:	bl	401750 <printf@plt>
  40d610:	ldr	w8, [x19, #16]
  40d614:	cmp	w8, #0x1
  40d618:	b.lt	40d654 <printf@plt+0xbf04>  // b.tstop
  40d61c:	adrp	x21, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d620:	mov	x22, xzr
  40d624:	add	x21, x21, #0x562
  40d628:	ldr	x8, [x19, #24]
  40d62c:	mov	x0, x21
  40d630:	ldr	x8, [x8, x22, lsl #3]
  40d634:	ldr	x8, [x8, #8]
  40d638:	ldr	x8, [x8]
  40d63c:	ldr	w1, [x8, #12]
  40d640:	bl	401750 <printf@plt>
  40d644:	ldrsw	x8, [x19, #16]
  40d648:	add	x22, x22, #0x1
  40d64c:	cmp	x22, x8
  40d650:	b.lt	40d628 <printf@plt+0xbed8>  // b.tstop
  40d654:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d658:	add	x0, x0, #0x9a9
  40d65c:	bl	401430 <puts@plt>
  40d660:	ldr	w1, [x19, #12]
  40d664:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d668:	add	x0, x0, #0x89e
  40d66c:	mov	w3, w20
  40d670:	mov	w2, w1
  40d674:	mov	w4, w1
  40d678:	bl	401750 <printf@plt>
  40d67c:	ldr	w8, [x19, #16]
  40d680:	cmp	w8, #0x1
  40d684:	b.lt	40d6d0 <printf@plt+0xbf80>  // b.tstop
  40d688:	sxtw	x22, w20
  40d68c:	adrp	x20, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d690:	mov	x21, xzr
  40d694:	add	x20, x20, #0x578
  40d698:	ldr	x9, [x19, #24]
  40d69c:	ldr	x9, [x9, x21, lsl #3]
  40d6a0:	ldr	w10, [x9, #16]
  40d6a4:	cmp	w10, w23
  40d6a8:	b.ne	40d6c4 <printf@plt+0xbf74>  // b.any
  40d6ac:	ldr	x8, [x9, #8]
  40d6b0:	mov	x0, x20
  40d6b4:	ldr	x8, [x8, x22, lsl #3]
  40d6b8:	ldr	w1, [x8, #12]
  40d6bc:	bl	401750 <printf@plt>
  40d6c0:	ldr	w8, [x19, #16]
  40d6c4:	add	x21, x21, #0x1
  40d6c8:	cmp	x21, w8, sxtw
  40d6cc:	b.lt	40d698 <printf@plt+0xbf48>  // b.tstop
  40d6d0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d6d4:	add	x0, x0, #0x9a9
  40d6d8:	bl	401430 <puts@plt>
  40d6dc:	ldp	x20, x19, [sp, #64]
  40d6e0:	ldp	x22, x21, [sp, #48]
  40d6e4:	ldp	x24, x23, [sp, #32]
  40d6e8:	ldr	x25, [sp, #16]
  40d6ec:	mov	w0, wzr
  40d6f0:	ldp	x29, x30, [sp], #80
  40d6f4:	ret
  40d6f8:	stp	x29, x30, [sp, #-96]!
  40d6fc:	stp	x28, x27, [sp, #16]
  40d700:	stp	x26, x25, [sp, #32]
  40d704:	stp	x24, x23, [sp, #48]
  40d708:	stp	x22, x21, [sp, #64]
  40d70c:	stp	x20, x19, [sp, #80]
  40d710:	mov	x29, sp
  40d714:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40d718:	ldr	w8, [x8, #3544]
  40d71c:	mov	x19, x0
  40d720:	cmp	w8, #0x1
  40d724:	b.eq	40d978 <printf@plt+0xc228>  // b.none
  40d728:	cbnz	w8, 40da80 <printf@plt+0xc330>
  40d72c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40d730:	ldr	w1, [x8, #596]
  40d734:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40d738:	add	x0, x0, #0xacf
  40d73c:	bl	401750 <printf@plt>
  40d740:	ldr	w8, [x19, #16]
  40d744:	cmp	w8, #0x1
  40d748:	b.lt	40d94c <printf@plt+0xc1fc>  // b.tstop
  40d74c:	adrp	x22, 416000 <_ZdlPvm@@Base+0x5ca4>
  40d750:	adrp	x23, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d754:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d758:	adrp	x25, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d75c:	adrp	x26, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d760:	adrp	x27, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d764:	adrp	x28, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d768:	mov	x20, xzr
  40d76c:	add	x22, x22, #0x78a
  40d770:	add	x23, x23, #0x80a
  40d774:	add	x24, x24, #0x91a
  40d778:	add	x25, x25, #0x8fb
  40d77c:	add	x26, x26, #0x7f1
  40d780:	add	x27, x27, #0x8df
  40d784:	add	x28, x28, #0x8c0
  40d788:	ldr	w1, [x19, #12]
  40d78c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x3ca4>
  40d790:	add	x0, x0, #0x3a4
  40d794:	bl	401750 <printf@plt>
  40d798:	ldr	x8, [x19, #24]
  40d79c:	ldr	x8, [x8, x20, lsl #3]
  40d7a0:	ldr	w9, [x8, #16]
  40d7a4:	cmp	w9, #0x1
  40d7a8:	b.lt	40d8d4 <printf@plt+0xc184>  // b.tstop
  40d7ac:	mov	x21, xzr
  40d7b0:	ldr	w9, [x8, #20]
  40d7b4:	cbz	w9, 40d804 <printf@plt+0xc0b4>
  40d7b8:	cmp	w9, #0x1
  40d7bc:	b.eq	40d7d8 <printf@plt+0xc088>  // b.none
  40d7c0:	cmp	w9, #0x2
  40d7c4:	b.ne	40d7f8 <printf@plt+0xc0a8>  // b.any
  40d7c8:	ldr	x8, [x8, #8]
  40d7cc:	ldr	w1, [x19, #12]
  40d7d0:	mov	x0, x28
  40d7d4:	b	40d7e4 <printf@plt+0xc094>
  40d7d8:	ldr	x8, [x8, #8]
  40d7dc:	ldr	w1, [x19, #12]
  40d7e0:	mov	x0, x27
  40d7e4:	ldr	x8, [x8, x21, lsl #3]
  40d7e8:	ldr	w3, [x8, #12]
  40d7ec:	mov	w2, w20
  40d7f0:	bl	401750 <printf@plt>
  40d7f4:	b	40d804 <printf@plt+0xc0b4>
  40d7f8:	mov	w0, #0xd0                  	// #208
  40d7fc:	mov	x1, x26
  40d800:	bl	40ebbc <printf@plt+0xd46c>
  40d804:	ldr	x8, [x19, #24]
  40d808:	ldr	x8, [x8, x20, lsl #3]
  40d80c:	ldr	x8, [x8, #8]
  40d810:	ldr	x0, [x8, x21, lsl #3]
  40d814:	ldr	x8, [x0]
  40d818:	ldr	x8, [x8, #48]
  40d81c:	blr	x8
  40d820:	ldr	x8, [x19, #24]
  40d824:	mov	x0, x22
  40d828:	ldr	x8, [x8, x20, lsl #3]
  40d82c:	ldr	x8, [x8, #8]
  40d830:	ldr	x8, [x8, x21, lsl #3]
  40d834:	ldr	w1, [x8, #12]
  40d838:	bl	401750 <printf@plt>
  40d83c:	ldr	x8, [x19, #24]
  40d840:	ldr	x8, [x8, x20, lsl #3]
  40d844:	ldr	w9, [x8, #20]
  40d848:	cbz	w9, 40d898 <printf@plt+0xc148>
  40d84c:	cmp	w9, #0x1
  40d850:	b.eq	40d86c <printf@plt+0xc11c>  // b.none
  40d854:	cmp	w9, #0x2
  40d858:	b.ne	40d88c <printf@plt+0xc13c>  // b.any
  40d85c:	ldr	x8, [x8, #8]
  40d860:	ldr	w2, [x19, #12]
  40d864:	mov	x0, x25
  40d868:	b	40d878 <printf@plt+0xc128>
  40d86c:	ldr	x8, [x8, #8]
  40d870:	ldr	w2, [x19, #12]
  40d874:	mov	x0, x24
  40d878:	ldr	x8, [x8, x21, lsl #3]
  40d87c:	ldr	w1, [x8, #12]
  40d880:	mov	w3, w20
  40d884:	bl	401750 <printf@plt>
  40d888:	b	40d898 <printf@plt+0xc148>
  40d88c:	mov	w0, #0xe0                  	// #224
  40d890:	mov	x1, x26
  40d894:	bl	40ebbc <printf@plt+0xd46c>
  40d898:	ldr	x8, [x19, #24]
  40d89c:	ldr	x8, [x8, x20, lsl #3]
  40d8a0:	ldr	w9, [x8, #16]
  40d8a4:	sub	w9, w9, #0x1
  40d8a8:	cmp	x21, x9
  40d8ac:	b.eq	40d8c4 <printf@plt+0xc174>  // b.none
  40d8b0:	ldr	w1, [x19, #12]
  40d8b4:	mov	x0, x23
  40d8b8:	bl	401750 <printf@plt>
  40d8bc:	ldr	x8, [x19, #24]
  40d8c0:	ldr	x8, [x8, x20, lsl #3]
  40d8c4:	ldrsw	x9, [x8, #16]
  40d8c8:	add	x21, x21, #0x1
  40d8cc:	cmp	x21, x9
  40d8d0:	b.lt	40d7b0 <printf@plt+0xc060>  // b.tstop
  40d8d4:	ldr	w1, [x19, #12]
  40d8d8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x5ca4>
  40d8dc:	add	x0, x0, #0x916
  40d8e0:	bl	401750 <printf@plt>
  40d8e4:	ldr	x8, [x19, #24]
  40d8e8:	ldr	w2, [x19, #12]
  40d8ec:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d8f0:	add	x0, x0, #0x819
  40d8f4:	ldr	x8, [x8, x20, lsl #3]
  40d8f8:	ldr	w8, [x8, #16]
  40d8fc:	sub	w1, w8, #0x1
  40d900:	bl	401750 <printf@plt>
  40d904:	ldr	w1, [x19, #12]
  40d908:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d90c:	add	x0, x0, #0x936
  40d910:	mov	w2, w20
  40d914:	bl	401750 <printf@plt>
  40d918:	ldr	w8, [x19, #16]
  40d91c:	sub	w9, w8, #0x1
  40d920:	cmp	x20, x9
  40d924:	b.eq	40d940 <printf@plt+0xc1f0>  // b.none
  40d928:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40d92c:	ldr	w1, [x8, #592]
  40d930:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40d934:	add	x0, x0, #0xacf
  40d938:	bl	401750 <printf@plt>
  40d93c:	ldr	w8, [x19, #16]
  40d940:	add	x20, x20, #0x1
  40d944:	cmp	x20, w8, sxtw
  40d948:	b.lt	40d788 <printf@plt+0xc038>  // b.tstop
  40d94c:	adrp	x8, 42c000 <_Znam@GLIBCXX_3.4>
  40d950:	ldr	w1, [x8, #596]
  40d954:	ldp	x20, x19, [sp, #80]
  40d958:	ldp	x22, x21, [sp, #64]
  40d95c:	ldp	x24, x23, [sp, #48]
  40d960:	ldp	x26, x25, [sp, #32]
  40d964:	ldp	x28, x27, [sp, #16]
  40d968:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40d96c:	add	x0, x0, #0xacf
  40d970:	ldp	x29, x30, [sp], #96
  40d974:	b	401750 <printf@plt>
  40d978:	ldr	x8, [x19, #24]
  40d97c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d980:	add	x0, x0, #0x948
  40d984:	ldr	x8, [x8]
  40d988:	ldr	w26, [x8, #16]
  40d98c:	bl	401750 <printf@plt>
  40d990:	cmp	w26, #0x1
  40d994:	b.lt	40da5c <printf@plt+0xc30c>  // b.tstop
  40d998:	adrp	x28, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d99c:	adrp	x21, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d9a0:	adrp	x22, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d9a4:	adrp	x23, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d9a8:	adrp	x24, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d9ac:	mov	x27, xzr
  40d9b0:	add	x28, x28, #0xb20
  40d9b4:	add	x21, x21, #0x957
  40d9b8:	add	x22, x22, #0x96e
  40d9bc:	add	x23, x23, #0x7f1
  40d9c0:	add	x24, x24, #0x85a
  40d9c4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40d9c8:	add	x0, x0, #0x951
  40d9cc:	bl	401750 <printf@plt>
  40d9d0:	ldr	w8, [x19, #16]
  40d9d4:	cmp	w8, #0x1
  40d9d8:	b.lt	40da48 <printf@plt+0xc2f8>  // b.tstop
  40d9dc:	mov	x20, xzr
  40d9e0:	ldr	x8, [x19, #24]
  40d9e4:	ldr	x8, [x8, x20, lsl #3]
  40d9e8:	ldrsw	x8, [x8, #20]
  40d9ec:	cmp	w8, #0x3
  40d9f0:	b.cs	40d9fc <printf@plt+0xc2ac>  // b.hs, b.nlast
  40d9f4:	ldr	x25, [x28, x8, lsl #3]
  40d9f8:	b	40da08 <printf@plt+0xc2b8>
  40d9fc:	mov	w0, #0xff                  	// #255
  40da00:	mov	x1, x23
  40da04:	bl	40ebbc <printf@plt+0xd46c>
  40da08:	mov	x0, x21
  40da0c:	mov	x1, x25
  40da10:	bl	401750 <printf@plt>
  40da14:	ldr	x8, [x19, #24]
  40da18:	ldr	x8, [x8, x20, lsl #3]
  40da1c:	ldr	x8, [x8, #8]
  40da20:	ldr	x0, [x8, x27, lsl #3]
  40da24:	ldr	x8, [x0]
  40da28:	ldr	x8, [x8, #48]
  40da2c:	blr	x8
  40da30:	mov	x0, x22
  40da34:	bl	401750 <printf@plt>
  40da38:	ldrsw	x8, [x19, #16]
  40da3c:	add	x20, x20, #0x1
  40da40:	cmp	x20, x8
  40da44:	b.lt	40d9e0 <printf@plt+0xc290>  // b.tstop
  40da48:	mov	x0, x24
  40da4c:	bl	401750 <printf@plt>
  40da50:	add	x27, x27, #0x1
  40da54:	cmp	x27, x26
  40da58:	b.ne	40d9c4 <printf@plt+0xc274>  // b.any
  40da5c:	ldp	x20, x19, [sp, #80]
  40da60:	ldp	x22, x21, [sp, #64]
  40da64:	ldp	x24, x23, [sp, #48]
  40da68:	ldp	x26, x25, [sp, #32]
  40da6c:	ldp	x28, x27, [sp, #16]
  40da70:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40da74:	add	x0, x0, #0x861
  40da78:	ldp	x29, x30, [sp], #96
  40da7c:	b	401750 <printf@plt>
  40da80:	ldp	x20, x19, [sp, #80]
  40da84:	ldp	x22, x21, [sp, #64]
  40da88:	ldp	x24, x23, [sp, #48]
  40da8c:	ldp	x26, x25, [sp, #32]
  40da90:	ldp	x28, x27, [sp, #16]
  40da94:	ldp	x29, x30, [sp], #96
  40da98:	ret
  40da9c:	stp	x29, x30, [sp, #-32]!
  40daa0:	stp	x20, x19, [sp, #16]
  40daa4:	mov	x29, sp
  40daa8:	mov	x20, x1
  40daac:	mov	x19, x0
  40dab0:	bl	405ce8 <printf@plt+0x4598>
  40dab4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dab8:	add	x8, x8, #0xa48
  40dabc:	str	x8, [x19]
  40dac0:	mov	w0, #0x50                  	// #80
  40dac4:	bl	401400 <_Znam@plt>
  40dac8:	mov	w8, #0x8                   	// #8
  40dacc:	str	x0, [x19, #24]
  40dad0:	str	xzr, [x0]
  40dad4:	ldr	x9, [x19, #24]
  40dad8:	str	xzr, [x9, x8]
  40dadc:	add	x8, x8, #0x8
  40dae0:	cmp	x8, #0x50
  40dae4:	b.ne	40dad4 <printf@plt+0xc384>  // b.any
  40dae8:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40daec:	ldr	d0, [x8, #1904]
  40daf0:	ldr	x8, [x19, #24]
  40daf4:	str	d0, [x19, #16]
  40daf8:	str	x20, [x8]
  40dafc:	ldp	x20, x19, [sp, #16]
  40db00:	ldp	x29, x30, [sp], #32
  40db04:	ret
  40db08:	mov	x20, x0
  40db0c:	mov	x0, x19
  40db10:	bl	406844 <printf@plt+0x50f4>
  40db14:	mov	x0, x20
  40db18:	bl	4016f0 <_Unwind_Resume@plt>
  40db1c:	stp	x29, x30, [sp, #-48]!
  40db20:	stp	x20, x19, [sp, #32]
  40db24:	ldr	w8, [x0, #16]
  40db28:	mov	x19, x0
  40db2c:	ldr	x0, [x0, #24]
  40db30:	adrp	x9, 417000 <_ZdlPvm@@Base+0x6ca4>
  40db34:	add	x9, x9, #0xa48
  40db38:	cmp	w8, #0x1
  40db3c:	str	x21, [sp, #16]
  40db40:	mov	x29, sp
  40db44:	str	x9, [x19]
  40db48:	b.lt	40db7c <printf@plt+0xc42c>  // b.tstop
  40db4c:	mov	x21, xzr
  40db50:	ldr	x20, [x0, x21, lsl #3]
  40db54:	cbz	x20, 40db70 <printf@plt+0xc420>
  40db58:	mov	x0, x20
  40db5c:	bl	40624c <printf@plt+0x4afc>
  40db60:	mov	x0, x20
  40db64:	bl	410350 <_ZdlPv@@Base>
  40db68:	ldr	w8, [x19, #16]
  40db6c:	ldr	x0, [x19, #24]
  40db70:	add	x21, x21, #0x1
  40db74:	cmp	x21, w8, sxtw
  40db78:	b.lt	40db50 <printf@plt+0xc400>  // b.tstop
  40db7c:	cbz	x0, 40db84 <printf@plt+0xc434>
  40db80:	bl	401620 <_ZdaPv@plt>
  40db84:	mov	x0, x19
  40db88:	ldp	x20, x19, [sp, #32]
  40db8c:	ldr	x21, [sp, #16]
  40db90:	ldp	x29, x30, [sp], #48
  40db94:	b	406844 <printf@plt+0x50f4>
  40db98:	stp	x29, x30, [sp, #-32]!
  40db9c:	str	x19, [sp, #16]
  40dba0:	mov	x29, sp
  40dba4:	mov	x19, x0
  40dba8:	bl	40db1c <printf@plt+0xc3cc>
  40dbac:	mov	x0, x19
  40dbb0:	ldr	x19, [sp, #16]
  40dbb4:	ldp	x29, x30, [sp], #32
  40dbb8:	b	410350 <_ZdlPv@@Base>
  40dbbc:	stp	x29, x30, [sp, #-64]!
  40dbc0:	str	x23, [sp, #16]
  40dbc4:	stp	x22, x21, [sp, #32]
  40dbc8:	stp	x20, x19, [sp, #48]
  40dbcc:	mov	x29, sp
  40dbd0:	ldp	w22, w8, [x0, #16]
  40dbd4:	mov	x19, x0
  40dbd8:	sxtw	x8, w8
  40dbdc:	mov	x20, x1
  40dbe0:	cmp	w22, w8
  40dbe4:	b.lt	40dc28 <printf@plt+0xc4d8>  // b.tstop
  40dbe8:	ldr	x21, [x19, #24]
  40dbec:	lsl	x9, x8, #1
  40dbf0:	lsl	x8, x8, #4
  40dbf4:	cmp	xzr, x9, lsr #61
  40dbf8:	csinv	x0, x8, xzr, eq  // eq = none
  40dbfc:	sxtw	x23, w22
  40dc00:	str	w9, [x19, #20]
  40dc04:	bl	401400 <_Znam@plt>
  40dc08:	lsl	x2, x23, #3
  40dc0c:	mov	x1, x21
  40dc10:	str	x0, [x19, #24]
  40dc14:	bl	401420 <memcpy@plt>
  40dc18:	cbz	x21, 40dc28 <printf@plt+0xc4d8>
  40dc1c:	mov	x0, x21
  40dc20:	bl	401620 <_ZdaPv@plt>
  40dc24:	ldr	w22, [x19, #16]
  40dc28:	ldr	x8, [x19, #24]
  40dc2c:	add	w9, w22, #0x1
  40dc30:	str	w9, [x19, #16]
  40dc34:	ldr	x23, [sp, #16]
  40dc38:	str	x20, [x8, w22, sxtw #3]
  40dc3c:	ldp	x20, x19, [sp, #48]
  40dc40:	ldp	x22, x21, [sp, #32]
  40dc44:	ldp	x29, x30, [sp], #64
  40dc48:	ret
  40dc4c:	stp	x29, x30, [sp, #-48]!
  40dc50:	str	x21, [sp, #16]
  40dc54:	stp	x20, x19, [sp, #32]
  40dc58:	mov	x29, sp
  40dc5c:	ldr	w8, [x0, #16]
  40dc60:	cmp	w8, #0x1
  40dc64:	b.lt	40dc94 <printf@plt+0xc544>  // b.tstop
  40dc68:	mov	x19, x0
  40dc6c:	mov	w20, w1
  40dc70:	mov	x21, xzr
  40dc74:	ldr	x8, [x19, #24]
  40dc78:	mov	w1, w20
  40dc7c:	ldr	x0, [x8, x21, lsl #3]
  40dc80:	bl	4062b8 <printf@plt+0x4b68>
  40dc84:	ldrsw	x8, [x19, #16]
  40dc88:	add	x21, x21, #0x1
  40dc8c:	cmp	x21, x8
  40dc90:	b.lt	40dc74 <printf@plt+0xc524>  // b.tstop
  40dc94:	ldp	x20, x19, [sp, #32]
  40dc98:	ldr	x21, [sp, #16]
  40dc9c:	ldp	x29, x30, [sp], #48
  40dca0:	ret
  40dca4:	stp	x29, x30, [sp, #-48]!
  40dca8:	stp	x22, x21, [sp, #16]
  40dcac:	stp	x20, x19, [sp, #32]
  40dcb0:	mov	x29, sp
  40dcb4:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40dcb8:	ldr	x3, [x21, #3488]
  40dcbc:	mov	x19, x0
  40dcc0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dcc4:	add	x0, x0, #0x975
  40dcc8:	mov	w1, #0x9                   	// #9
  40dccc:	mov	w2, #0x1                   	// #1
  40dcd0:	bl	4016e0 <fwrite@plt>
  40dcd4:	ldr	x8, [x19, #24]
  40dcd8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  40dcdc:	add	x1, x1, #0xc40
  40dce0:	ldr	x0, [x8]
  40dce4:	bl	40d2e0 <printf@plt+0xbb90>
  40dce8:	ldr	w8, [x19, #16]
  40dcec:	ldr	x3, [x21, #3488]
  40dcf0:	cmp	w8, #0x2
  40dcf4:	b.lt	40dd34 <printf@plt+0xc5e4>  // b.tstop
  40dcf8:	adrp	x20, 412000 <_ZdlPvm@@Base+0x1ca4>
  40dcfc:	mov	w22, #0x1                   	// #1
  40dd00:	add	x20, x20, #0xc40
  40dd04:	mov	w0, #0x20                  	// #32
  40dd08:	mov	x1, x3
  40dd0c:	bl	4015d0 <fputc@plt>
  40dd10:	ldr	x8, [x19, #24]
  40dd14:	mov	x1, x20
  40dd18:	ldr	x0, [x8, x22, lsl #3]
  40dd1c:	bl	40d2e0 <printf@plt+0xbb90>
  40dd20:	ldrsw	x8, [x19, #16]
  40dd24:	ldr	x3, [x21, #3488]
  40dd28:	add	x22, x22, #0x1
  40dd2c:	cmp	x22, x8
  40dd30:	b.lt	40dd04 <printf@plt+0xc5b4>  // b.tstop
  40dd34:	ldp	x20, x19, [sp, #32]
  40dd38:	ldp	x22, x21, [sp, #16]
  40dd3c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40dd40:	add	x0, x0, #0x5a4
  40dd44:	mov	w1, #0x2                   	// #2
  40dd48:	mov	w2, #0x1                   	// #1
  40dd4c:	ldp	x29, x30, [sp], #48
  40dd50:	b	4016e0 <fwrite@plt>
  40dd54:	stp	x29, x30, [sp, #-32]!
  40dd58:	str	x19, [sp, #16]
  40dd5c:	mov	x29, sp
  40dd60:	mov	x19, x0
  40dd64:	bl	40615c <printf@plt+0x4a0c>
  40dd68:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dd6c:	ldr	d0, [x8, #1896]
  40dd70:	stur	d0, [x19, #20]
  40dd74:	ldr	x19, [sp, #16]
  40dd78:	ldp	x29, x30, [sp], #32
  40dd7c:	ret
  40dd80:	str	w1, [x0, #20]
  40dd84:	ret
  40dd88:	str	w1, [x0, #24]
  40dd8c:	ret
  40dd90:	stp	x29, x30, [sp, #-32]!
  40dd94:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dd98:	add	x8, x8, #0x9c0
  40dd9c:	str	x19, [sp, #16]
  40dda0:	mov	x19, x0
  40dda4:	str	x8, [x0], #16
  40dda8:	mov	x29, sp
  40ddac:	bl	40624c <printf@plt+0x4afc>
  40ddb0:	mov	x0, x19
  40ddb4:	ldr	x19, [sp, #16]
  40ddb8:	ldp	x29, x30, [sp], #32
  40ddbc:	b	406844 <printf@plt+0x50f4>
  40ddc0:	stp	x29, x30, [sp, #-32]!
  40ddc4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40ddc8:	add	x8, x8, #0x9c0
  40ddcc:	str	x19, [sp, #16]
  40ddd0:	mov	x19, x0
  40ddd4:	str	x8, [x0], #16
  40ddd8:	mov	x29, sp
  40dddc:	bl	40624c <printf@plt+0x4afc>
  40dde0:	mov	x0, x19
  40dde4:	bl	406844 <printf@plt+0x50f4>
  40dde8:	mov	x0, x19
  40ddec:	ldr	x19, [sp, #16]
  40ddf0:	ldp	x29, x30, [sp], #32
  40ddf4:	b	410350 <_ZdlPv@@Base>
  40ddf8:	stp	x29, x30, [sp, #-48]!
  40ddfc:	str	x21, [sp, #16]
  40de00:	stp	x20, x19, [sp, #32]
  40de04:	mov	x29, sp
  40de08:	mov	x19, x0
  40de0c:	mov	w0, #0x20                  	// #32
  40de10:	mov	x21, x1
  40de14:	bl	4102ac <_Znwm@@Base>
  40de18:	mov	x20, x0
  40de1c:	mov	x1, x21
  40de20:	bl	406318 <printf@plt+0x4bc8>
  40de24:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40de28:	add	x8, x8, #0xb48
  40de2c:	str	x8, [x20]
  40de30:	str	x19, [x20, #24]
  40de34:	mov	x0, x20
  40de38:	ldp	x20, x19, [sp, #32]
  40de3c:	ldr	x21, [sp, #16]
  40de40:	ldp	x29, x30, [sp], #48
  40de44:	ret
  40de48:	mov	x19, x0
  40de4c:	mov	x0, x20
  40de50:	bl	410350 <_ZdlPv@@Base>
  40de54:	mov	x0, x19
  40de58:	bl	4016f0 <_Unwind_Resume@plt>
  40de5c:	stp	x29, x30, [sp, #-32]!
  40de60:	stp	x20, x19, [sp, #16]
  40de64:	mov	x29, sp
  40de68:	mov	x19, x1
  40de6c:	mov	x1, x2
  40de70:	mov	x20, x0
  40de74:	bl	406318 <printf@plt+0x4bc8>
  40de78:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40de7c:	add	x8, x8, #0xb48
  40de80:	str	x8, [x20]
  40de84:	str	x19, [x20, #24]
  40de88:	ldp	x20, x19, [sp, #16]
  40de8c:	ldp	x29, x30, [sp], #32
  40de90:	ret
  40de94:	stp	x29, x30, [sp, #-32]!
  40de98:	str	x19, [sp, #16]
  40de9c:	mov	x19, x0
  40dea0:	ldr	x0, [x0, #24]
  40dea4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dea8:	add	x8, x8, #0xb48
  40deac:	mov	x29, sp
  40deb0:	str	x8, [x19]
  40deb4:	cbz	x0, 40debc <printf@plt+0xc76c>
  40deb8:	bl	401620 <_ZdaPv@plt>
  40debc:	mov	x0, x19
  40dec0:	ldr	x19, [sp, #16]
  40dec4:	ldp	x29, x30, [sp], #32
  40dec8:	b	406348 <printf@plt+0x4bf8>
  40decc:	stp	x29, x30, [sp, #-32]!
  40ded0:	str	x19, [sp, #16]
  40ded4:	mov	x29, sp
  40ded8:	mov	x19, x0
  40dedc:	bl	40de94 <printf@plt+0xc744>
  40dee0:	mov	x0, x19
  40dee4:	ldr	x19, [sp, #16]
  40dee8:	ldp	x29, x30, [sp], #32
  40deec:	b	410350 <_ZdlPv@@Base>
  40def0:	stp	x29, x30, [sp, #-32]!
  40def4:	stp	x20, x19, [sp, #16]
  40def8:	mov	x29, sp
  40defc:	mov	x19, x0
  40df00:	ldr	x0, [x0, #16]
  40df04:	ldr	x8, [x0]
  40df08:	ldr	x8, [x8, #24]
  40df0c:	blr	x8
  40df10:	ldr	x8, [x19, #16]
  40df14:	mov	w20, w0
  40df18:	ldr	x9, [x8]
  40df1c:	mov	x0, x8
  40df20:	ldr	x9, [x9, #32]
  40df24:	blr	x9
  40df28:	ldr	x0, [x19, #16]
  40df2c:	ldr	x8, [x0]
  40df30:	ldr	x8, [x8, #40]
  40df34:	blr	x8
  40df38:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40df3c:	add	x0, x0, #0xbe8
  40df40:	bl	401750 <printf@plt>
  40df44:	ldr	x0, [x19, #16]
  40df48:	ldr	x8, [x0]
  40df4c:	ldr	x8, [x8, #48]
  40df50:	blr	x8
  40df54:	mov	w0, #0xa                   	// #10
  40df58:	bl	401550 <putchar@plt>
  40df5c:	ldr	x8, [x19, #16]
  40df60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40df64:	add	x0, x0, #0xbf1
  40df68:	ldr	w1, [x8, #12]
  40df6c:	bl	401750 <printf@plt>
  40df70:	ldr	x8, [x19, #16]
  40df74:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40df78:	add	x0, x0, #0xc03
  40df7c:	ldr	w1, [x8, #12]
  40df80:	bl	401750 <printf@plt>
  40df84:	ldr	x8, [x19, #16]
  40df88:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40df8c:	add	x0, x0, #0xc14
  40df90:	ldr	w1, [x8, #12]
  40df94:	bl	401750 <printf@plt>
  40df98:	ldr	x8, [x19, #16]
  40df9c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dfa0:	add	x0, x0, #0xc25
  40dfa4:	ldr	w1, [x8, #12]
  40dfa8:	bl	401750 <printf@plt>
  40dfac:	ldr	x8, [x19, #16]
  40dfb0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dfb4:	add	x0, x0, #0xc3a
  40dfb8:	ldr	w1, [x8, #12]
  40dfbc:	bl	401750 <printf@plt>
  40dfc0:	ldr	x1, [x19, #24]
  40dfc4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dfc8:	add	x0, x0, #0xc4f
  40dfcc:	bl	401750 <printf@plt>
  40dfd0:	ldr	w1, [x19, #12]
  40dfd4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dfd8:	add	x0, x0, #0xc54
  40dfdc:	bl	401750 <printf@plt>
  40dfe0:	ldr	w1, [x19, #12]
  40dfe4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dfe8:	add	x0, x0, #0xc63
  40dfec:	bl	401750 <printf@plt>
  40dff0:	ldr	w1, [x19, #12]
  40dff4:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40dff8:	add	x0, x0, #0xc75
  40dffc:	bl	401750 <printf@plt>
  40e000:	ldr	w1, [x19, #12]
  40e004:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e008:	add	x0, x0, #0xc89
  40e00c:	bl	401750 <printf@plt>
  40e010:	ldr	w1, [x19, #12]
  40e014:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e018:	add	x0, x0, #0xc9d
  40e01c:	bl	401750 <printf@plt>
  40e020:	ldr	w1, [x19, #12]
  40e024:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e028:	add	x0, x0, #0xcb5
  40e02c:	bl	401750 <printf@plt>
  40e030:	mov	w0, w20
  40e034:	ldp	x20, x19, [sp, #16]
  40e038:	ldp	x29, x30, [sp], #32
  40e03c:	ret
  40e040:	ret
  40e044:	ret
  40e048:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e04c:	ldr	w8, [x8, #3544]
  40e050:	cmp	w8, #0x1
  40e054:	b.eq	40e06c <printf@plt+0xc91c>  // b.none
  40e058:	cbnz	w8, 40e078 <printf@plt+0xc928>
  40e05c:	ldr	w1, [x0, #12]
  40e060:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e064:	add	x0, x0, #0xcca
  40e068:	b	401750 <printf@plt>
  40e06c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e070:	add	x0, x0, #0xcd5
  40e074:	b	401750 <printf@plt>
  40e078:	ret
  40e07c:	stp	x29, x30, [sp, #-32]!
  40e080:	stp	x20, x19, [sp, #16]
  40e084:	mov	x29, sp
  40e088:	mov	x19, x0
  40e08c:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e090:	ldr	x0, [x20, #3488]
  40e094:	ldr	x2, [x19, #24]
  40e098:	adrp	x1, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e09c:	add	x1, x1, #0xd11
  40e0a0:	bl	401460 <fprintf@plt>
  40e0a4:	ldr	x0, [x19, #16]
  40e0a8:	ldr	x8, [x0]
  40e0ac:	ldr	x8, [x8]
  40e0b0:	blr	x8
  40e0b4:	ldr	x3, [x20, #3488]
  40e0b8:	ldp	x20, x19, [sp, #16]
  40e0bc:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40e0c0:	add	x0, x0, #0x5a4
  40e0c4:	mov	w1, #0x2                   	// #2
  40e0c8:	mov	w2, #0x1                   	// #1
  40e0cc:	ldp	x29, x30, [sp], #32
  40e0d0:	b	4016e0 <fwrite@plt>
  40e0d4:	stp	x29, x30, [sp, #-96]!
  40e0d8:	stp	x28, x27, [sp, #16]
  40e0dc:	stp	x26, x25, [sp, #32]
  40e0e0:	stp	x24, x23, [sp, #48]
  40e0e4:	stp	x22, x21, [sp, #64]
  40e0e8:	stp	x20, x19, [sp, #80]
  40e0ec:	mov	x29, sp
  40e0f0:	sub	sp, sp, #0x7e0
  40e0f4:	adrp	x8, 430000 <stderr@@GLIBC_2.17+0x2260>
  40e0f8:	adrp	x25, 430000 <stderr@@GLIBC_2.17+0x2260>
  40e0fc:	mov	w9, #0xfffffffe            	// #-2
  40e100:	adrp	x23, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e104:	str	wzr, [sp]
  40e108:	mov	w24, wzr
  40e10c:	add	x26, sp, #0x8
  40e110:	mov	w28, #0xc8                  	// #200
  40e114:	add	x23, x23, #0xdb2
  40e118:	add	x20, sp, #0x8
  40e11c:	add	x27, sp, #0x648
  40e120:	str	wzr, [x8, #1744]
  40e124:	str	w9, [x25, #1728]
  40e128:	add	x19, sp, #0x648
  40e12c:	add	x8, x19, x28, lsl #1
  40e130:	sub	x8, x8, #0x2
  40e134:	cmp	x8, x27
  40e138:	strh	w24, [x27]
  40e13c:	b.hi	40e1e4 <printf@plt+0xca94>  // b.pmore
  40e140:	lsr	x8, x28, #4
  40e144:	cmp	x8, #0x270
  40e148:	b.hi	40ea9c <printf@plt+0xd34c>  // b.pmore
  40e14c:	ubfx	x9, x28, #3, #60
  40e150:	lsl	x8, x28, #1
  40e154:	cmp	x9, #0x271
  40e158:	mov	w9, #0x2710                	// #10000
  40e15c:	csel	x28, x8, x9, cc  // cc = lo, ul, last
  40e160:	mov	w8, #0xa                   	// #10
  40e164:	orr	x9, xzr, #0x7
  40e168:	madd	x0, x28, x8, x9
  40e16c:	bl	401670 <malloc@plt>
  40e170:	cbz	x0, 40ea9c <printf@plt+0xd34c>
  40e174:	sub	x8, x27, x19
  40e178:	asr	x26, x8, #1
  40e17c:	add	x27, x26, #0x1
  40e180:	lsl	x2, x27, #1
  40e184:	mov	x1, x19
  40e188:	mov	x21, x0
  40e18c:	bl	401420 <memcpy@plt>
  40e190:	lsl	x8, x28, #1
  40e194:	add	x8, x8, #0x7
  40e198:	and	x8, x8, #0xfffffffffffffff8
  40e19c:	add	x22, x21, x8
  40e1a0:	lsl	x2, x27, #3
  40e1a4:	mov	x0, x22
  40e1a8:	mov	x1, x20
  40e1ac:	bl	401420 <memcpy@plt>
  40e1b0:	add	x8, sp, #0x648
  40e1b4:	cmp	x19, x8
  40e1b8:	b.eq	40e1c4 <printf@plt+0xca74>  // b.none
  40e1bc:	mov	x0, x19
  40e1c0:	bl	4014d0 <free@plt>
  40e1c4:	add	x8, x21, x28, lsl #1
  40e1c8:	add	x27, x21, x26, lsl #1
  40e1cc:	sub	x8, x8, #0x2
  40e1d0:	cmp	x8, x27
  40e1d4:	b.ls	40eae8 <printf@plt+0xd398>  // b.plast
  40e1d8:	add	x26, x22, x26, lsl #3
  40e1dc:	mov	x20, x22
  40e1e0:	mov	x19, x21
  40e1e4:	cmp	w24, #0x48
  40e1e8:	b.eq	40eab0 <printf@plt+0xd360>  // b.none
  40e1ec:	ldrsh	w21, [x23, w24, sxtw #1]
  40e1f0:	cmn	w21, #0x4c
  40e1f4:	b.eq	40e298 <printf@plt+0xcb48>  // b.none
  40e1f8:	ldr	w0, [x25, #1728]
  40e1fc:	cmn	w0, #0x2
  40e200:	b.ne	40e20c <printf@plt+0xcabc>  // b.any
  40e204:	bl	4056fc <printf@plt+0x3fac>
  40e208:	str	w0, [x25, #1728]
  40e20c:	cmp	w0, #0x0
  40e210:	b.le	40e22c <printf@plt+0xcadc>
  40e214:	cmp	w0, #0x13b
  40e218:	b.hi	40e238 <printf@plt+0xcae8>  // b.pmore
  40e21c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e220:	add	x8, x8, #0xece
  40e224:	ldrb	w8, [x8, w0, uxtw]
  40e228:	b	40e23c <printf@plt+0xcaec>
  40e22c:	mov	w8, wzr
  40e230:	str	wzr, [x25, #1728]
  40e234:	b	40e23c <printf@plt+0xcaec>
  40e238:	mov	w8, #0x2                   	// #2
  40e23c:	add	w9, w8, w21
  40e240:	cmp	w9, #0x17b
  40e244:	b.hi	40e298 <printf@plt+0xcb48>  // b.pmore
  40e248:	adrp	x10, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e24c:	add	x10, x10, #0xa
  40e250:	ldrsh	w10, [x10, w9, uxtw #1]
  40e254:	cmp	w8, w10
  40e258:	b.ne	40e298 <printf@plt+0xcb48>  // b.any
  40e25c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e260:	add	x8, x8, #0x302
  40e264:	ldrb	w24, [x8, x9]
  40e268:	cbz	w24, 40e304 <printf@plt+0xcbb4>
  40e26c:	ldr	w10, [sp]
  40e270:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40e274:	ldr	x9, [x9, #1736]
  40e278:	sub	w8, w10, #0x1
  40e27c:	cmp	w10, #0x0
  40e280:	csel	w8, wzr, w8, eq  // eq = none
  40e284:	str	w8, [sp]
  40e288:	mov	w8, #0xfffffffe            	// #-2
  40e28c:	str	x9, [x26, #8]!
  40e290:	str	w8, [x25, #1728]
  40e294:	b	40e37c <printf@plt+0xcc2c>
  40e298:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e29c:	sxtw	x8, w24
  40e2a0:	add	x9, x9, #0x47e
  40e2a4:	ldrb	w24, [x9, x8]
  40e2a8:	cbz	x24, 40eab8 <printf@plt+0xd368>
  40e2ac:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e2b0:	add	x8, x8, #0x50c
  40e2b4:	ldrb	w22, [x8, x24]
  40e2b8:	mov	w8, #0x1                   	// #1
  40e2bc:	sub	x8, x8, x22
  40e2c0:	ldr	x21, [x26, x8, lsl #3]
  40e2c4:	sub	w8, w24, #0x3
  40e2c8:	cmp	w8, #0x48
  40e2cc:	b.hi	40e310 <printf@plt+0xcbc0>  // b.pmore
  40e2d0:	adrp	x11, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e2d4:	add	x11, x11, #0xd20
  40e2d8:	adr	x9, 40e2e8 <printf@plt+0xcb98>
  40e2dc:	ldrh	w10, [x11, x8, lsl #1]
  40e2e0:	add	x9, x9, x10, lsl #2
  40e2e4:	br	x9
  40e2e8:	ldr	x0, [x26]
  40e2ec:	bl	405d10 <printf@plt+0x45c0>
  40e2f0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40e2f4:	mov	w9, #0x1                   	// #1
  40e2f8:	str	w9, [x8, #3512]
  40e2fc:	mov	w24, #0x3                   	// #3
  40e300:	b	40e310 <printf@plt+0xcbc0>
  40e304:	ldr	x21, [x26, #8]
  40e308:	mov	x22, xzr
  40e30c:	mov	x24, xzr
  40e310:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e314:	add	x8, x8, #0x558
  40e318:	ldrb	w8, [x8, x24]
  40e31c:	sub	x26, x26, x22, lsl #3
  40e320:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e324:	sub	x27, x27, x22, lsl #1
  40e328:	str	x21, [x26, #8]!
  40e32c:	sub	x8, x8, #0x42
  40e330:	add	x9, x9, #0x5a4
  40e334:	ldrsb	w9, [x9, x8]
  40e338:	ldrsh	w10, [x27]
  40e33c:	add	w9, w10, w9
  40e340:	cmp	w9, #0x17b
  40e344:	b.hi	40e370 <printf@plt+0xcc20>  // b.pmore
  40e348:	adrp	x11, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e34c:	add	x11, x11, #0xa
  40e350:	ldrh	w11, [x11, w9, uxtw #1]
  40e354:	and	w10, w10, #0xffff
  40e358:	cmp	w11, w10
  40e35c:	b.ne	40e370 <printf@plt+0xcc20>  // b.any
  40e360:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e364:	add	x8, x8, #0x302
  40e368:	ldrb	w24, [x8, x9]
  40e36c:	b	40e37c <printf@plt+0xcc2c>
  40e370:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40e374:	add	x9, x9, #0x5b6
  40e378:	ldrsh	w24, [x9, x8, lsl #1]
  40e37c:	add	x27, x27, #0x2
  40e380:	b	40e12c <printf@plt+0xc9dc>
  40e384:	ldur	x0, [x26, #-16]
  40e388:	ldr	x2, [x26]
  40e38c:	mov	x1, xzr
  40e390:	bl	409914 <printf@plt+0x81c4>
  40e394:	mov	x21, x0
  40e398:	mov	w24, #0x13                  	// #19
  40e39c:	b	40e310 <printf@plt+0xcbc0>
  40e3a0:	ldur	x21, [x26, #-8]
  40e3a4:	mov	w24, #0x1e                  	// #30
  40e3a8:	b	40e310 <printf@plt+0xcbc0>
  40e3ac:	ldp	x0, x1, [x26, #-8]
  40e3b0:	mov	x2, xzr
  40e3b4:	bl	40c270 <printf@plt+0xab20>
  40e3b8:	mov	x21, x0
  40e3bc:	mov	w24, #0x25                  	// #37
  40e3c0:	b	40e310 <printf@plt+0xcbc0>
  40e3c4:	ldur	x0, [x26, #-8]
  40e3c8:	bl	40aacc <printf@plt+0x937c>
  40e3cc:	mov	x21, x0
  40e3d0:	mov	w24, #0x26                  	// #38
  40e3d4:	b	40e310 <printf@plt+0xcbc0>
  40e3d8:	ldur	x0, [x26, #-8]
  40e3dc:	bl	40b280 <printf@plt+0x9b30>
  40e3e0:	mov	x21, x0
  40e3e4:	mov	w24, #0x27                  	// #39
  40e3e8:	b	40e310 <printf@plt+0xcbc0>
  40e3ec:	ldur	x0, [x26, #-8]
  40e3f0:	bl	409608 <printf@plt+0x7eb8>
  40e3f4:	mov	x21, x0
  40e3f8:	mov	w24, #0x28                  	// #40
  40e3fc:	b	40e310 <printf@plt+0xcbc0>
  40e400:	mov	w0, #0x18                  	// #24
  40e404:	bl	4102ac <_Znwm@@Base>
  40e408:	ldr	x1, [x26]
  40e40c:	mov	x21, x0
  40e410:	bl	40ba7c <printf@plt+0xa32c>
  40e414:	mov	w24, #0x2e                  	// #46
  40e418:	b	40e310 <printf@plt+0xcbc0>
  40e41c:	mov	w0, #0x20                  	// #32
  40e420:	bl	4102ac <_Znwm@@Base>
  40e424:	ldp	x1, x2, [x26, #-8]
  40e428:	mov	x21, x0
  40e42c:	bl	40b7a0 <printf@plt+0xa050>
  40e430:	mov	w24, #0x2f                  	// #47
  40e434:	b	40e310 <printf@plt+0xcbc0>
  40e438:	mov	w0, #0x20                  	// #32
  40e43c:	bl	4102ac <_Znwm@@Base>
  40e440:	ldur	w8, [x26, #-8]
  40e444:	ldr	x2, [x26]
  40e448:	mov	x21, x0
  40e44c:	neg	w1, w8
  40e450:	bl	40be18 <printf@plt+0xa6c8>
  40e454:	mov	w24, #0x32                  	// #50
  40e458:	b	40e310 <printf@plt+0xcbc0>
  40e45c:	ldp	x1, x0, [x26, #-8]
  40e460:	bl	40895c <printf@plt+0x720c>
  40e464:	ldr	x21, [x26]
  40e468:	mov	w24, #0x35                  	// #53
  40e46c:	b	40e310 <printf@plt+0xcbc0>
  40e470:	ldr	x0, [x26]
  40e474:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  40e478:	add	x1, x1, #0x87c
  40e47c:	add	x2, sp, #0x4
  40e480:	bl	4015e0 <__isoc99_sscanf@plt>
  40e484:	ldr	w9, [sp, #4]
  40e488:	mov	w8, w0
  40e48c:	ldr	x0, [x26]
  40e490:	and	x10, x21, #0xffffffff00000000
  40e494:	orr	x9, x10, x9
  40e498:	cmp	w8, #0x1
  40e49c:	csel	x21, x9, x21, eq  // eq = none
  40e4a0:	cbz	x0, 40e4a8 <printf@plt+0xcd58>
  40e4a4:	bl	401620 <_ZdaPv@plt>
  40e4a8:	mov	w24, #0x38                  	// #56
  40e4ac:	b	40e310 <printf@plt+0xcbc0>
  40e4b0:	ldur	x21, [x26, #-8]
  40e4b4:	mov	w24, #0x3b                  	// #59
  40e4b8:	b	40e310 <printf@plt+0xcbc0>
  40e4bc:	ldr	x0, [x26]
  40e4c0:	mov	w1, #0x1                   	// #1
  40e4c4:	bl	40dd80 <printf@plt+0xc630>
  40e4c8:	ldr	x21, [x26]
  40e4cc:	mov	w24, #0x45                  	// #69
  40e4d0:	b	40e310 <printf@plt+0xcbc0>
  40e4d4:	ldr	x0, [x26]
  40e4d8:	mov	w1, #0x2                   	// #2
  40e4dc:	bl	40dd80 <printf@plt+0xc630>
  40e4e0:	ldr	x21, [x26]
  40e4e4:	mov	w24, #0x46                  	// #70
  40e4e8:	b	40e310 <printf@plt+0xcbc0>
  40e4ec:	ldr	x21, [x26]
  40e4f0:	mov	w24, #0x48                  	// #72
  40e4f4:	b	40e310 <printf@plt+0xcbc0>
  40e4f8:	ldr	x21, [x26]
  40e4fc:	mov	w24, #0x49                  	// #73
  40e500:	b	40e310 <printf@plt+0xcbc0>
  40e504:	adrp	x0, 417000 <_ZdlPvm@@Base+0x6ca4>
  40e508:	add	x0, x0, #0x514
  40e50c:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40e510:	mov	x21, x0
  40e514:	mov	w24, #0x4a                  	// #74
  40e518:	b	40e310 <printf@plt+0xcbc0>
  40e51c:	ldr	x21, [x26]
  40e520:	mov	w24, #0x4                   	// #4
  40e524:	b	40e310 <printf@plt+0xcbc0>
  40e528:	ldur	x0, [x26, #-8]
  40e52c:	ldr	x8, [x0]
  40e530:	ldr	x8, [x8, #56]
  40e534:	blr	x8
  40e538:	mov	x21, x0
  40e53c:	cbnz	x0, 40e554 <printf@plt+0xce04>
  40e540:	mov	w0, #0x38                  	// #56
  40e544:	bl	4102ac <_Znwm@@Base>
  40e548:	ldur	x1, [x26, #-8]
  40e54c:	mov	x21, x0
  40e550:	bl	40717c <printf@plt+0x5a2c>
  40e554:	ldr	x1, [x26]
  40e558:	mov	x0, x21
  40e55c:	bl	4070d8 <printf@plt+0x5988>
  40e560:	mov	w24, #0x5                   	// #5
  40e564:	b	40e310 <printf@plt+0xcbc0>
  40e568:	ldr	x21, [x26]
  40e56c:	mov	w24, #0x6                   	// #6
  40e570:	b	40e310 <printf@plt+0xcbc0>
  40e574:	ldr	x0, [x26]
  40e578:	bl	40a1e0 <printf@plt+0x8a90>
  40e57c:	mov	x21, x0
  40e580:	mov	w24, #0x7                   	// #7
  40e584:	b	40e310 <printf@plt+0xcbc0>
  40e588:	ldr	x0, [x26]
  40e58c:	bl	40a39c <printf@plt+0x8c4c>
  40e590:	mov	x21, x0
  40e594:	mov	w24, #0x8                   	// #8
  40e598:	b	40e310 <printf@plt+0xcbc0>
  40e59c:	ldr	x21, [x26]
  40e5a0:	mov	w24, #0x9                   	// #9
  40e5a4:	b	40e310 <printf@plt+0xcbc0>
  40e5a8:	ldur	x0, [x26, #-16]
  40e5ac:	ldr	x2, [x26]
  40e5b0:	mov	x1, xzr
  40e5b4:	bl	406858 <printf@plt+0x5108>
  40e5b8:	mov	x21, x0
  40e5bc:	mov	w24, #0xa                   	// #10
  40e5c0:	b	40e310 <printf@plt+0xcbc0>
  40e5c4:	ldur	x0, [x26, #-16]
  40e5c8:	ldr	x1, [x26]
  40e5cc:	mov	x2, xzr
  40e5d0:	bl	406858 <printf@plt+0x5108>
  40e5d4:	mov	x21, x0
  40e5d8:	mov	w24, #0xb                   	// #11
  40e5dc:	b	40e310 <printf@plt+0xcbc0>
  40e5e0:	ldur	x0, [x26, #-32]
  40e5e4:	ldur	x1, [x26, #-16]
  40e5e8:	ldr	x2, [x26]
  40e5ec:	bl	406858 <printf@plt+0x5108>
  40e5f0:	mov	x21, x0
  40e5f4:	mov	w24, #0xc                   	// #12
  40e5f8:	b	40e310 <printf@plt+0xcbc0>
  40e5fc:	ldur	x0, [x26, #-16]
  40e600:	ldr	x1, [x26]
  40e604:	ldur	x21, [x26, #-32]
  40e608:	mov	x2, xzr
  40e60c:	bl	406858 <printf@plt+0x5108>
  40e610:	mov	x1, x0
  40e614:	mov	x0, x21
  40e618:	mov	x2, xzr
  40e61c:	bl	406858 <printf@plt+0x5108>
  40e620:	mov	x21, x0
  40e624:	mov	w24, #0xd                   	// #13
  40e628:	b	40e310 <printf@plt+0xcbc0>
  40e62c:	ldr	x21, [x26]
  40e630:	mov	w24, #0xe                   	// #14
  40e634:	b	40e310 <printf@plt+0xcbc0>
  40e638:	ldr	x0, [x26]
  40e63c:	bl	40c9cc <printf@plt+0xb27c>
  40e640:	mov	x21, x0
  40e644:	mov	w24, #0xf                   	// #15
  40e648:	b	40e310 <printf@plt+0xcbc0>
  40e64c:	ldur	x0, [x26, #-16]
  40e650:	ldr	x1, [x26]
  40e654:	bl	407bcc <printf@plt+0x647c>
  40e658:	mov	x21, x0
  40e65c:	mov	w24, #0x10                  	// #16
  40e660:	b	40e310 <printf@plt+0xcbc0>
  40e664:	ldur	x0, [x26, #-16]
  40e668:	ldr	x1, [x26]
  40e66c:	bl	407c38 <printf@plt+0x64e8>
  40e670:	mov	x21, x0
  40e674:	mov	w24, #0x11                  	// #17
  40e678:	b	40e310 <printf@plt+0xcbc0>
  40e67c:	ldr	x21, [x26]
  40e680:	mov	w24, #0x12                  	// #18
  40e684:	b	40e310 <printf@plt+0xcbc0>
  40e688:	ldr	x21, [x26]
  40e68c:	mov	w24, #0x14                  	// #20
  40e690:	b	40e310 <printf@plt+0xcbc0>
  40e694:	ldur	x0, [x26, #-16]
  40e698:	ldr	x1, [x26]
  40e69c:	mov	x2, xzr
  40e6a0:	bl	409914 <printf@plt+0x81c4>
  40e6a4:	mov	x21, x0
  40e6a8:	mov	w24, #0x15                  	// #21
  40e6ac:	b	40e310 <printf@plt+0xcbc0>
  40e6b0:	ldur	x0, [x26, #-32]
  40e6b4:	ldur	x1, [x26, #-16]
  40e6b8:	ldr	x2, [x26]
  40e6bc:	bl	409914 <printf@plt+0x81c4>
  40e6c0:	mov	x21, x0
  40e6c4:	mov	w24, #0x16                  	// #22
  40e6c8:	b	40e310 <printf@plt+0xcbc0>
  40e6cc:	ldr	x0, [x26]
  40e6d0:	bl	409054 <printf@plt+0x7904>
  40e6d4:	mov	x21, x0
  40e6d8:	mov	w24, #0x17                  	// #23
  40e6dc:	b	40e310 <printf@plt+0xcbc0>
  40e6e0:	mov	w0, #0x18                  	// #24
  40e6e4:	mov	w24, #0x18                  	// #24
  40e6e8:	bl	4102ac <_Znwm@@Base>
  40e6ec:	ldr	x1, [x26]
  40e6f0:	mov	x21, x0
  40e6f4:	bl	406524 <printf@plt+0x4dd4>
  40e6f8:	b	40e310 <printf@plt+0xcbc0>
  40e6fc:	ldr	x0, [x26]
  40e700:	bl	409054 <printf@plt+0x7904>
  40e704:	mov	x21, x0
  40e708:	mov	w24, #0x19                  	// #25
  40e70c:	b	40e310 <printf@plt+0xcbc0>
  40e710:	mov	w0, #0x18                  	// #24
  40e714:	bl	4102ac <_Znwm@@Base>
  40e718:	ldr	x1, [x26]
  40e71c:	mov	x21, x0
  40e720:	bl	406524 <printf@plt+0x4dd4>
  40e724:	mov	w24, #0x1a                  	// #26
  40e728:	b	40e310 <printf@plt+0xcbc0>
  40e72c:	mov	w0, #0x10                  	// #16
  40e730:	bl	4102ac <_Znwm@@Base>
  40e734:	mov	x21, x0
  40e738:	bl	4066fc <printf@plt+0x4fac>
  40e73c:	mov	w24, #0x1b                  	// #27
  40e740:	b	40e310 <printf@plt+0xcbc0>
  40e744:	mov	w0, #0x10                  	// #16
  40e748:	bl	4102ac <_Znwm@@Base>
  40e74c:	mov	x21, x0
  40e750:	bl	40669c <printf@plt+0x4f4c>
  40e754:	mov	w24, #0x1c                  	// #28
  40e758:	b	40e310 <printf@plt+0xcbc0>
  40e75c:	mov	w0, #0x18                  	// #24
  40e760:	bl	4102ac <_Znwm@@Base>
  40e764:	mov	x21, x0
  40e768:	bl	406614 <printf@plt+0x4ec4>
  40e76c:	mov	w24, #0x1d                  	// #29
  40e770:	b	40e310 <printf@plt+0xcbc0>
  40e774:	ldr	x8, [x26]
  40e778:	mov	w1, #0x2                   	// #2
  40e77c:	add	x0, x8, #0x10
  40e780:	bl	40dd80 <printf@plt+0xc630>
  40e784:	ldr	x21, [x26]
  40e788:	mov	w24, #0x1f                  	// #31
  40e78c:	b	40e310 <printf@plt+0xcbc0>
  40e790:	ldr	x8, [x26]
  40e794:	mov	w1, wzr
  40e798:	add	x0, x8, #0x10
  40e79c:	bl	40dd80 <printf@plt+0xc630>
  40e7a0:	ldr	x21, [x26]
  40e7a4:	mov	w24, #0x20                  	// #32
  40e7a8:	b	40e310 <printf@plt+0xcbc0>
  40e7ac:	ldr	x8, [x26]
  40e7b0:	mov	w1, #0x1                   	// #1
  40e7b4:	add	x0, x8, #0x10
  40e7b8:	bl	40dd80 <printf@plt+0xc630>
  40e7bc:	ldr	x21, [x26]
  40e7c0:	mov	w24, #0x21                  	// #33
  40e7c4:	b	40e310 <printf@plt+0xcbc0>
  40e7c8:	ldr	x8, [x26]
  40e7cc:	mov	w1, #0x2                   	// #2
  40e7d0:	add	x0, x8, #0x10
  40e7d4:	bl	40dd80 <printf@plt+0xc630>
  40e7d8:	ldr	x21, [x26]
  40e7dc:	mov	w24, #0x22                  	// #34
  40e7e0:	b	40e310 <printf@plt+0xcbc0>
  40e7e4:	ldur	x21, [x26, #-8]
  40e7e8:	mov	w24, #0x23                  	// #35
  40e7ec:	b	40e310 <printf@plt+0xcbc0>
  40e7f0:	ldp	x0, x1, [x26, #-24]
  40e7f4:	ldr	x2, [x26]
  40e7f8:	bl	40c270 <printf@plt+0xab20>
  40e7fc:	mov	x21, x0
  40e800:	mov	w24, #0x24                  	// #36
  40e804:	b	40e310 <printf@plt+0xcbc0>
  40e808:	ldur	x0, [x26, #-16]
  40e80c:	ldr	x1, [x26]
  40e810:	bl	40a5a0 <printf@plt+0x8e50>
  40e814:	mov	x21, x0
  40e818:	mov	w24, #0x29                  	// #41
  40e81c:	b	40e310 <printf@plt+0xcbc0>
  40e820:	ldur	x0, [x26, #-16]
  40e824:	ldr	x1, [x26]
  40e828:	bl	40ad94 <printf@plt+0x9644>
  40e82c:	mov	x21, x0
  40e830:	mov	w24, #0x2a                  	// #42
  40e834:	b	40e310 <printf@plt+0xcbc0>
  40e838:	mov	w0, #0x20                  	// #32
  40e83c:	bl	4102ac <_Znwm@@Base>
  40e840:	mov	x21, x0
  40e844:	bl	405a88 <printf@plt+0x4338>
  40e848:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40e84c:	mov	x1, x0
  40e850:	ldr	x2, [x26]
  40e854:	mov	x0, x21
  40e858:	bl	40b7a0 <printf@plt+0xa050>
  40e85c:	mov	w24, #0x2b                  	// #43
  40e860:	b	40e310 <printf@plt+0xcbc0>
  40e864:	mov	w0, #0x20                  	// #32
  40e868:	bl	4102ac <_Znwm@@Base>
  40e86c:	mov	x21, x0
  40e870:	bl	405aa4 <printf@plt+0x4354>
  40e874:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40e878:	mov	x1, x0
  40e87c:	ldr	x2, [x26]
  40e880:	mov	x0, x21
  40e884:	bl	40b7a0 <printf@plt+0xa050>
  40e888:	mov	w24, #0x2c                  	// #44
  40e88c:	b	40e310 <printf@plt+0xcbc0>
  40e890:	mov	w0, #0x20                  	// #32
  40e894:	bl	4102ac <_Znwm@@Base>
  40e898:	mov	x21, x0
  40e89c:	bl	405a6c <printf@plt+0x431c>
  40e8a0:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40e8a4:	mov	x1, x0
  40e8a8:	ldr	x2, [x26]
  40e8ac:	mov	x0, x21
  40e8b0:	bl	40b7a0 <printf@plt+0xa050>
  40e8b4:	mov	w24, #0x2d                  	// #45
  40e8b8:	b	40e310 <printf@plt+0xcbc0>
  40e8bc:	mov	w0, #0x20                  	// #32
  40e8c0:	bl	4102ac <_Znwm@@Base>
  40e8c4:	ldp	x1, x2, [x26, #-8]
  40e8c8:	mov	x21, x0
  40e8cc:	bl	40b53c <printf@plt+0x9dec>
  40e8d0:	mov	w24, #0x30                  	// #48
  40e8d4:	b	40e310 <printf@plt+0xcbc0>
  40e8d8:	mov	w0, #0x20                  	// #32
  40e8dc:	bl	4102ac <_Znwm@@Base>
  40e8e0:	ldur	w1, [x26, #-8]
  40e8e4:	ldr	x2, [x26]
  40e8e8:	mov	x21, x0
  40e8ec:	bl	40be18 <printf@plt+0xa6c8>
  40e8f0:	mov	w24, #0x31                  	// #49
  40e8f4:	b	40e310 <printf@plt+0xcbc0>
  40e8f8:	mov	w0, #0x20                  	// #32
  40e8fc:	bl	4102ac <_Znwm@@Base>
  40e900:	ldur	w1, [x26, #-8]
  40e904:	ldr	x2, [x26]
  40e908:	mov	x21, x0
  40e90c:	bl	40bc38 <printf@plt+0xa4e8>
  40e910:	mov	w24, #0x33                  	// #51
  40e914:	b	40e310 <printf@plt+0xcbc0>
  40e918:	mov	w0, #0x20                  	// #32
  40e91c:	bl	4102ac <_Znwm@@Base>
  40e920:	ldur	w8, [x26, #-8]
  40e924:	ldr	x2, [x26]
  40e928:	mov	x21, x0
  40e92c:	neg	w1, w8
  40e930:	bl	40bc38 <printf@plt+0xa4e8>
  40e934:	mov	w24, #0x34                  	// #52
  40e938:	b	40e310 <printf@plt+0xcbc0>
  40e93c:	mov	w0, #0x18                  	// #24
  40e940:	bl	4102ac <_Znwm@@Base>
  40e944:	ldr	x1, [x26]
  40e948:	mov	x21, x0
  40e94c:	bl	40bfb8 <printf@plt+0xa868>
  40e950:	mov	w24, #0x36                  	// #54
  40e954:	b	40e310 <printf@plt+0xcbc0>
  40e958:	ldp	x0, x1, [x26, #-8]
  40e95c:	bl	40ddf8 <printf@plt+0xc6a8>
  40e960:	mov	x21, x0
  40e964:	mov	w24, #0x37                  	// #55
  40e968:	b	40e310 <printf@plt+0xcbc0>
  40e96c:	mov	w0, #0x30                  	// #48
  40e970:	bl	4102ac <_Znwm@@Base>
  40e974:	ldr	x1, [x26]
  40e978:	mov	x21, x0
  40e97c:	bl	40d26c <printf@plt+0xbb1c>
  40e980:	mov	w24, #0x39                  	// #57
  40e984:	b	40e310 <printf@plt+0xcbc0>
  40e988:	ldur	x8, [x26, #-16]
  40e98c:	ldr	x1, [x26]
  40e990:	add	x0, x8, #0x10
  40e994:	bl	4061bc <printf@plt+0x4a6c>
  40e998:	ldur	x21, [x26, #-16]
  40e99c:	mov	w24, #0x3a                  	// #58
  40e9a0:	b	40e310 <printf@plt+0xcbc0>
  40e9a4:	ldur	x8, [x26, #-8]
  40e9a8:	ldur	w1, [x26, #-24]
  40e9ac:	add	x0, x8, #0x10
  40e9b0:	bl	40dd88 <printf@plt+0xc638>
  40e9b4:	ldur	x21, [x26, #-8]
  40e9b8:	mov	w24, #0x3c                  	// #60
  40e9bc:	b	40e310 <printf@plt+0xcbc0>
  40e9c0:	mov	w0, #0x20                  	// #32
  40e9c4:	bl	4102ac <_Znwm@@Base>
  40e9c8:	ldr	x1, [x26]
  40e9cc:	mov	x21, x0
  40e9d0:	bl	40da9c <printf@plt+0xc34c>
  40e9d4:	mov	w24, #0x3d                  	// #61
  40e9d8:	b	40e310 <printf@plt+0xcbc0>
  40e9dc:	ldp	x0, x1, [x26, #-8]
  40e9e0:	bl	40dbbc <printf@plt+0xc46c>
  40e9e4:	ldur	x21, [x26, #-8]
  40e9e8:	mov	w24, #0x3e                  	// #62
  40e9ec:	b	40e310 <printf@plt+0xcbc0>
  40e9f0:	mov	w0, #0x20                  	// #32
  40e9f4:	bl	4102ac <_Znwm@@Base>
  40e9f8:	ldr	x1, [x26]
  40e9fc:	mov	x21, x0
  40ea00:	bl	40dd54 <printf@plt+0xc604>
  40ea04:	mov	w24, #0x3f                  	// #63
  40ea08:	b	40e310 <printf@plt+0xcbc0>
  40ea0c:	ldur	x0, [x26, #-16]
  40ea10:	ldr	x1, [x26]
  40ea14:	bl	4061bc <printf@plt+0x4a6c>
  40ea18:	ldur	x21, [x26, #-16]
  40ea1c:	mov	w24, #0x40                  	// #64
  40ea20:	b	40e310 <printf@plt+0xcbc0>
  40ea24:	ldur	x21, [x26, #-8]
  40ea28:	mov	w24, #0x41                  	// #65
  40ea2c:	b	40e310 <printf@plt+0xcbc0>
  40ea30:	ldur	x0, [x26, #-8]
  40ea34:	ldur	w1, [x26, #-24]
  40ea38:	bl	40dd88 <printf@plt+0xc638>
  40ea3c:	ldur	x21, [x26, #-8]
  40ea40:	mov	w24, #0x42                  	// #66
  40ea44:	b	40e310 <printf@plt+0xcbc0>
  40ea48:	ldr	x0, [x26]
  40ea4c:	mov	w1, #0x2                   	// #2
  40ea50:	bl	40dd80 <printf@plt+0xc630>
  40ea54:	ldr	x21, [x26]
  40ea58:	mov	w24, #0x43                  	// #67
  40ea5c:	b	40e310 <printf@plt+0xcbc0>
  40ea60:	ldr	x0, [x26]
  40ea64:	mov	w1, wzr
  40ea68:	bl	40dd80 <printf@plt+0xc630>
  40ea6c:	ldr	x21, [x26]
  40ea70:	mov	w24, #0x44                  	// #68
  40ea74:	b	40e310 <printf@plt+0xcbc0>
  40ea78:	ldr	x21, [x26]
  40ea7c:	mov	w24, #0x47                  	// #71
  40ea80:	b	40e310 <printf@plt+0xcbc0>
  40ea84:	adrp	x0, 413000 <_ZdlPvm@@Base+0x2ca4>
  40ea88:	add	x0, x0, #0x5a5
  40ea8c:	bl	411588 <_ZdlPvm@@Base+0x122c>
  40ea90:	mov	x21, x0
  40ea94:	mov	w24, #0x4b                  	// #75
  40ea98:	b	40e310 <printf@plt+0xcbc0>
  40ea9c:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40eaa0:	add	x0, x0, #0x5e7
  40eaa4:	bl	405824 <printf@plt+0x40d4>
  40eaa8:	mov	w20, #0x2                   	// #2
  40eaac:	b	40eb24 <printf@plt+0xd3d4>
  40eab0:	mov	w20, wzr
  40eab4:	b	40eb24 <printf@plt+0xd3d4>
  40eab8:	ldr	w8, [sp]
  40eabc:	cmp	w8, #0x3
  40eac0:	b.eq	40eaf4 <printf@plt+0xd3a4>  // b.none
  40eac4:	cbnz	w8, 40eb18 <printf@plt+0xd3c8>
  40eac8:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40eacc:	ldr	w8, [x9, #1744]
  40ead0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40ead4:	add	x0, x0, #0x5da
  40ead8:	add	w8, w8, #0x1
  40eadc:	str	w8, [x9, #1744]
  40eae0:	bl	405824 <printf@plt+0x40d4>
  40eae4:	b	40eb18 <printf@plt+0xd3c8>
  40eae8:	mov	w20, #0x1                   	// #1
  40eaec:	mov	x19, x21
  40eaf0:	b	40eb30 <printf@plt+0xd3e0>
  40eaf4:	ldr	w8, [x25, #1728]
  40eaf8:	cmp	w8, #0x0
  40eafc:	b.le	40eb0c <printf@plt+0xd3bc>
  40eb00:	mov	w8, #0xfffffffe            	// #-2
  40eb04:	str	w8, [x25, #1728]
  40eb08:	b	40eb18 <printf@plt+0xd3c8>
  40eb0c:	cbnz	w8, 40eb18 <printf@plt+0xd3c8>
  40eb10:	b	40eb20 <printf@plt+0xd3d0>
  40eb14:	sub	x27, x27, #0x2
  40eb18:	cmp	x19, x27
  40eb1c:	b.ne	40eb14 <printf@plt+0xd3c4>  // b.any
  40eb20:	mov	w20, #0x1                   	// #1
  40eb24:	add	x8, sp, #0x648
  40eb28:	cmp	x19, x8
  40eb2c:	b.eq	40eb38 <printf@plt+0xd3e8>  // b.none
  40eb30:	mov	x0, x19
  40eb34:	bl	4014d0 <free@plt>
  40eb38:	mov	w0, w20
  40eb3c:	add	sp, sp, #0x7e0
  40eb40:	ldp	x20, x19, [sp, #80]
  40eb44:	ldp	x22, x21, [sp, #64]
  40eb48:	ldp	x24, x23, [sp, #48]
  40eb4c:	ldp	x26, x25, [sp, #32]
  40eb50:	ldp	x28, x27, [sp, #16]
  40eb54:	ldp	x29, x30, [sp], #96
  40eb58:	ret
  40eb5c:	b	40eba8 <printf@plt+0xd458>
  40eb60:	b	40eba8 <printf@plt+0xd458>
  40eb64:	b	40eba8 <printf@plt+0xd458>
  40eb68:	b	40eba8 <printf@plt+0xd458>
  40eb6c:	b	40eba8 <printf@plt+0xd458>
  40eb70:	b	40eba8 <printf@plt+0xd458>
  40eb74:	b	40eba8 <printf@plt+0xd458>
  40eb78:	b	40eba8 <printf@plt+0xd458>
  40eb7c:	b	40eba8 <printf@plt+0xd458>
  40eb80:	b	40eba8 <printf@plt+0xd458>
  40eb84:	b	40eba8 <printf@plt+0xd458>
  40eb88:	b	40eba8 <printf@plt+0xd458>
  40eb8c:	b	40eba8 <printf@plt+0xd458>
  40eb90:	b	40eba8 <printf@plt+0xd458>
  40eb94:	b	40eba8 <printf@plt+0xd458>
  40eb98:	b	40eba8 <printf@plt+0xd458>
  40eb9c:	b	40eba8 <printf@plt+0xd458>
  40eba0:	b	40eba8 <printf@plt+0xd458>
  40eba4:	b	40eba8 <printf@plt+0xd458>
  40eba8:	mov	x19, x0
  40ebac:	mov	x0, x21
  40ebb0:	bl	410350 <_ZdlPv@@Base>
  40ebb4:	mov	x0, x19
  40ebb8:	bl	4016f0 <_Unwind_Resume@plt>
  40ebbc:	stp	x29, x30, [sp, #-48]!
  40ebc0:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40ebc4:	ldr	x2, [x8, #664]
  40ebc8:	str	x21, [sp, #16]
  40ebcc:	stp	x20, x19, [sp, #32]
  40ebd0:	mov	x19, x1
  40ebd4:	mov	w20, w0
  40ebd8:	adrp	x21, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ebdc:	mov	x29, sp
  40ebe0:	cbz	x2, 40ebf4 <printf@plt+0xd4a4>
  40ebe4:	ldr	x0, [x21, #3488]
  40ebe8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40ebec:	add	x1, x1, #0x5f8
  40ebf0:	bl	401460 <fprintf@plt>
  40ebf4:	ldr	x0, [x21, #3488]
  40ebf8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40ebfc:	add	x1, x1, #0x5fd
  40ec00:	mov	w2, w20
  40ec04:	mov	x3, x19
  40ec08:	bl	401460 <fprintf@plt>
  40ec0c:	ldr	x0, [x21, #3488]
  40ec10:	bl	401600 <fflush@plt>
  40ec14:	bl	4016a0 <abort@plt>
  40ec18:	stp	x29, x30, [sp, #-16]!
  40ec1c:	mov	w2, #0x100                 	// #256
  40ec20:	mov	w1, wzr
  40ec24:	mov	x29, sp
  40ec28:	bl	4014e0 <memset@plt>
  40ec2c:	ldp	x29, x30, [sp], #16
  40ec30:	ret
  40ec34:	mov	w2, #0x100                 	// #256
  40ec38:	mov	w1, wzr
  40ec3c:	b	4014e0 <memset@plt>
  40ec40:	stp	x29, x30, [sp, #-32]!
  40ec44:	stp	x20, x19, [sp, #16]
  40ec48:	mov	x20, x1
  40ec4c:	mov	w2, #0x100                 	// #256
  40ec50:	mov	w1, wzr
  40ec54:	mov	x29, sp
  40ec58:	mov	x19, x0
  40ec5c:	bl	4014e0 <memset@plt>
  40ec60:	ldrb	w8, [x20]
  40ec64:	cbz	w8, 40ec80 <printf@plt+0xd530>
  40ec68:	add	x9, x20, #0x1
  40ec6c:	mov	w10, #0x1                   	// #1
  40ec70:	and	x8, x8, #0xff
  40ec74:	strb	w10, [x19, x8]
  40ec78:	ldrb	w8, [x9], #1
  40ec7c:	cbnz	w8, 40ec70 <printf@plt+0xd520>
  40ec80:	ldp	x20, x19, [sp, #16]
  40ec84:	ldp	x29, x30, [sp], #32
  40ec88:	ret
  40ec8c:	stp	x29, x30, [sp, #-32]!
  40ec90:	stp	x20, x19, [sp, #16]
  40ec94:	mov	x20, x1
  40ec98:	mov	w2, #0x100                 	// #256
  40ec9c:	mov	w1, wzr
  40eca0:	mov	x29, sp
  40eca4:	mov	x19, x0
  40eca8:	bl	4014e0 <memset@plt>
  40ecac:	ldrb	w8, [x20]
  40ecb0:	cbz	w8, 40eccc <printf@plt+0xd57c>
  40ecb4:	add	x9, x20, #0x1
  40ecb8:	mov	w10, #0x1                   	// #1
  40ecbc:	and	x8, x8, #0xff
  40ecc0:	strb	w10, [x19, x8]
  40ecc4:	ldrb	w8, [x9], #1
  40ecc8:	cbnz	w8, 40ecbc <printf@plt+0xd56c>
  40eccc:	ldp	x20, x19, [sp, #16]
  40ecd0:	ldp	x29, x30, [sp], #32
  40ecd4:	ret
  40ecd8:	ret
  40ecdc:	mov	x8, xzr
  40ece0:	mov	w9, #0x1                   	// #1
  40ece4:	ldrb	w10, [x1, x8]
  40ece8:	cbz	w10, 40ecf0 <printf@plt+0xd5a0>
  40ecec:	strb	w9, [x0, x8]
  40ecf0:	add	x8, x8, #0x1
  40ecf4:	cmp	x8, #0x100
  40ecf8:	b.ne	40ece4 <printf@plt+0xd594>  // b.any
  40ecfc:	ret
  40ed00:	stp	x29, x30, [sp, #-96]!
  40ed04:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40ed08:	ldr	w9, [x8, #468]
  40ed0c:	stp	x28, x27, [sp, #16]
  40ed10:	stp	x26, x25, [sp, #32]
  40ed14:	stp	x24, x23, [sp, #48]
  40ed18:	stp	x22, x21, [sp, #64]
  40ed1c:	stp	x20, x19, [sp, #80]
  40ed20:	mov	x29, sp
  40ed24:	cbnz	w9, 40eeb8 <printf@plt+0xd768>
  40ed28:	adrp	x22, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed2c:	adrp	x23, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed30:	adrp	x24, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed34:	adrp	x25, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed38:	adrp	x26, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed3c:	adrp	x27, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed40:	adrp	x28, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed44:	adrp	x20, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed48:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x3260>
  40ed4c:	mov	x19, xzr
  40ed50:	mov	w9, #0x1                   	// #1
  40ed54:	add	x22, x22, #0x8d4
  40ed58:	add	x23, x23, #0x9d4
  40ed5c:	add	x24, x24, #0xad4
  40ed60:	add	x25, x25, #0xbd4
  40ed64:	add	x26, x26, #0xcd4
  40ed68:	add	x27, x27, #0xdd4
  40ed6c:	add	x28, x28, #0xed4
  40ed70:	add	x20, x20, #0xfd4
  40ed74:	add	x21, x21, #0xd4
  40ed78:	str	w9, [x8, #468]
  40ed7c:	tst	w19, #0x7fffff80
  40ed80:	b.eq	40edc4 <printf@plt+0xd674>  // b.none
  40ed84:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed88:	add	x9, x9, #0x6d4
  40ed8c:	strb	wzr, [x9, x19]
  40ed90:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40ed94:	mov	w8, wzr
  40ed98:	add	x9, x9, #0x7d4
  40ed9c:	strb	wzr, [x9, x19]
  40eda0:	strb	wzr, [x22, x19]
  40eda4:	strb	wzr, [x23, x19]
  40eda8:	strb	wzr, [x24, x19]
  40edac:	strb	wzr, [x25, x19]
  40edb0:	strb	wzr, [x26, x19]
  40edb4:	strb	wzr, [x27, x19]
  40edb8:	strb	wzr, [x28, x19]
  40edbc:	strb	wzr, [x20, x19]
  40edc0:	b	40eea8 <printf@plt+0xd758>
  40edc4:	mov	w0, w19
  40edc8:	bl	401610 <isalpha@plt>
  40edcc:	cmp	w0, #0x0
  40edd0:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40edd4:	cset	w8, ne  // ne = any
  40edd8:	add	x9, x9, #0x6d4
  40eddc:	mov	w0, w19
  40ede0:	strb	w8, [x9, x19]
  40ede4:	bl	4015c0 <isupper@plt>
  40ede8:	cmp	w0, #0x0
  40edec:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  40edf0:	cset	w8, ne  // ne = any
  40edf4:	add	x9, x9, #0x7d4
  40edf8:	mov	w0, w19
  40edfc:	strb	w8, [x9, x19]
  40ee00:	bl	401480 <islower@plt>
  40ee04:	cmp	w0, #0x0
  40ee08:	sub	w8, w19, #0x30
  40ee0c:	cset	w9, ne  // ne = any
  40ee10:	cmp	w8, #0xa
  40ee14:	cset	w8, cc  // cc = lo, ul, last
  40ee18:	mov	w0, w19
  40ee1c:	strb	w9, [x22, x19]
  40ee20:	strb	w8, [x23, x19]
  40ee24:	bl	401540 <isxdigit@plt>
  40ee28:	cmp	w0, #0x0
  40ee2c:	cset	w8, ne  // ne = any
  40ee30:	mov	w0, w19
  40ee34:	strb	w8, [x24, x19]
  40ee38:	bl	4014a0 <isspace@plt>
  40ee3c:	cmp	w0, #0x0
  40ee40:	cset	w8, ne  // ne = any
  40ee44:	mov	w0, w19
  40ee48:	strb	w8, [x25, x19]
  40ee4c:	bl	401680 <ispunct@plt>
  40ee50:	cmp	w0, #0x0
  40ee54:	cset	w8, ne  // ne = any
  40ee58:	mov	w0, w19
  40ee5c:	strb	w8, [x26, x19]
  40ee60:	bl	401440 <isalnum@plt>
  40ee64:	cmp	w0, #0x0
  40ee68:	cset	w8, ne  // ne = any
  40ee6c:	mov	w0, w19
  40ee70:	strb	w8, [x27, x19]
  40ee74:	bl	4015b0 <isprint@plt>
  40ee78:	cmp	w0, #0x0
  40ee7c:	cset	w8, ne  // ne = any
  40ee80:	mov	w0, w19
  40ee84:	strb	w8, [x28, x19]
  40ee88:	bl	401580 <isgraph@plt>
  40ee8c:	cmp	w0, #0x0
  40ee90:	cset	w8, ne  // ne = any
  40ee94:	mov	w0, w19
  40ee98:	strb	w8, [x20, x19]
  40ee9c:	bl	401690 <iscntrl@plt>
  40eea0:	cmp	w0, #0x0
  40eea4:	cset	w8, ne  // ne = any
  40eea8:	strb	w8, [x21, x19]
  40eeac:	add	x19, x19, #0x1
  40eeb0:	cmp	x19, #0x100
  40eeb4:	b.ne	40ed7c <printf@plt+0xd62c>  // b.any
  40eeb8:	ldp	x20, x19, [sp, #80]
  40eebc:	ldp	x22, x21, [sp, #64]
  40eec0:	ldp	x24, x23, [sp, #48]
  40eec4:	ldp	x26, x25, [sp, #32]
  40eec8:	ldp	x28, x27, [sp, #16]
  40eecc:	ldp	x29, x30, [sp], #96
  40eed0:	ret
  40eed4:	stp	x29, x30, [sp, #-16]!
  40eed8:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40eedc:	add	x0, x0, #0x626
  40eee0:	mov	x29, sp
  40eee4:	bl	4016b0 <getenv@plt>
  40eee8:	cbz	x0, 40eef4 <printf@plt+0xd7a4>
  40eeec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eef0:	str	x0, [x8, #3168]
  40eef4:	ldp	x29, x30, [sp], #16
  40eef8:	ret
  40eefc:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40ef00:	mov	w8, #0x1                   	// #1
  40ef04:	add	x9, x9, #0x63c
  40ef08:	cmp	x1, #0x0
  40ef0c:	str	w8, [x0]
  40ef10:	csel	x8, x9, x1, eq  // eq = none
  40ef14:	str	x8, [x0, #8]
  40ef18:	ret
  40ef1c:	str	wzr, [x0]
  40ef20:	ret
  40ef24:	mov	w8, #0x3                   	// #3
  40ef28:	str	w8, [x0]
  40ef2c:	str	w1, [x0, #8]
  40ef30:	ret
  40ef34:	mov	w8, #0x4                   	// #4
  40ef38:	str	w8, [x0]
  40ef3c:	str	w1, [x0, #8]
  40ef40:	ret
  40ef44:	mov	w8, #0x2                   	// #2
  40ef48:	str	w8, [x0]
  40ef4c:	strb	w1, [x0, #8]
  40ef50:	ret
  40ef54:	mov	w8, #0x2                   	// #2
  40ef58:	str	w8, [x0]
  40ef5c:	strb	w1, [x0, #8]
  40ef60:	ret
  40ef64:	mov	w8, #0x5                   	// #5
  40ef68:	str	w8, [x0]
  40ef6c:	str	d0, [x0, #8]
  40ef70:	ret
  40ef74:	ldr	w8, [x0]
  40ef78:	cmp	w8, #0x0
  40ef7c:	cset	w0, eq  // eq = none
  40ef80:	ret
  40ef84:	stp	x29, x30, [sp, #-16]!
  40ef88:	mov	x29, sp
  40ef8c:	ldr	w8, [x0]
  40ef90:	sub	w8, w8, #0x1
  40ef94:	cmp	w8, #0x4
  40ef98:	b.hi	40efc8 <printf@plt+0xd878>  // b.pmore
  40ef9c:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40efa0:	add	x9, x9, #0x637
  40efa4:	adr	x10, 40efb4 <printf@plt+0xd864>
  40efa8:	ldrb	w11, [x9, x8]
  40efac:	add	x10, x10, x11, lsl #2
  40efb0:	br	x10
  40efb4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40efb8:	ldrb	w0, [x0, #8]
  40efbc:	ldr	x1, [x8, #3488]
  40efc0:	ldp	x29, x30, [sp], #16
  40efc4:	b	401470 <putc@plt>
  40efc8:	ldp	x29, x30, [sp], #16
  40efcc:	ret
  40efd0:	ldr	x0, [x0, #8]
  40efd4:	b	40efec <printf@plt+0xd89c>
  40efd8:	ldr	w0, [x0, #8]
  40efdc:	bl	410044 <printf@plt+0xe8f4>
  40efe0:	b	40efec <printf@plt+0xd89c>
  40efe4:	ldr	w0, [x0, #8]
  40efe8:	bl	4100e0 <printf@plt+0xe990>
  40efec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40eff0:	ldr	x1, [x8, #3488]
  40eff4:	ldp	x29, x30, [sp], #16
  40eff8:	b	401410 <fputs@plt>
  40effc:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f000:	ldr	x8, [x8, #3488]
  40f004:	ldr	d0, [x0, #8]
  40f008:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f00c:	add	x1, x1, #0x643
  40f010:	mov	x0, x8
  40f014:	ldp	x29, x30, [sp], #16
  40f018:	b	401460 <fprintf@plt>
  40f01c:	stp	x29, x30, [sp, #-80]!
  40f020:	str	x25, [sp, #16]
  40f024:	stp	x24, x23, [sp, #32]
  40f028:	stp	x22, x21, [sp, #48]
  40f02c:	stp	x20, x19, [sp, #64]
  40f030:	mov	x29, sp
  40f034:	mov	x19, x3
  40f038:	mov	x20, x2
  40f03c:	mov	x21, x1
  40f040:	mov	x23, x0
  40f044:	cbnz	x0, 40f058 <printf@plt+0xd908>
  40f048:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f04c:	add	x1, x1, #0x646
  40f050:	mov	w0, #0x62                  	// #98
  40f054:	bl	40ebbc <printf@plt+0xd46c>
  40f058:	adrp	x22, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f05c:	add	x22, x22, #0x646
  40f060:	adrp	x24, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f064:	mov	x25, x23
  40f068:	ldrb	w0, [x25], #1
  40f06c:	cmp	w0, #0x25
  40f070:	b.eq	40f088 <printf@plt+0xd938>  // b.none
  40f074:	cbz	w0, 40f134 <printf@plt+0xd9e4>
  40f078:	ldr	x1, [x24, #3488]
  40f07c:	bl	401470 <putc@plt>
  40f080:	mov	x23, x25
  40f084:	b	40f064 <printf@plt+0xd914>
  40f088:	ldrb	w8, [x23, #1]
  40f08c:	add	x23, x23, #0x2
  40f090:	cmp	w8, #0x31
  40f094:	b.le	40f0c8 <printf@plt+0xd978>
  40f098:	cmp	w8, #0x32
  40f09c:	b.eq	40f0ec <printf@plt+0xd99c>  // b.none
  40f0a0:	cmp	w8, #0x33
  40f0a4:	b.ne	40f114 <printf@plt+0xd9c4>  // b.any
  40f0a8:	ldr	w8, [x19]
  40f0ac:	cbnz	w8, 40f0bc <printf@plt+0xd96c>
  40f0b0:	mov	w0, #0x74                  	// #116
  40f0b4:	mov	x1, x22
  40f0b8:	bl	40ebbc <printf@plt+0xd46c>
  40f0bc:	mov	x0, x19
  40f0c0:	bl	40ef84 <printf@plt+0xd834>
  40f0c4:	b	40f064 <printf@plt+0xd914>
  40f0c8:	b.ne	40f10c <printf@plt+0xd9bc>  // b.any
  40f0cc:	ldr	w8, [x21]
  40f0d0:	cbnz	w8, 40f0e0 <printf@plt+0xd990>
  40f0d4:	mov	w0, #0x6c                  	// #108
  40f0d8:	mov	x1, x22
  40f0dc:	bl	40ebbc <printf@plt+0xd46c>
  40f0e0:	mov	x0, x21
  40f0e4:	bl	40ef84 <printf@plt+0xd834>
  40f0e8:	b	40f064 <printf@plt+0xd914>
  40f0ec:	ldr	w8, [x20]
  40f0f0:	cbnz	w8, 40f100 <printf@plt+0xd9b0>
  40f0f4:	mov	w0, #0x70                  	// #112
  40f0f8:	mov	x1, x22
  40f0fc:	bl	40ebbc <printf@plt+0xd46c>
  40f100:	mov	x0, x20
  40f104:	bl	40ef84 <printf@plt+0xd834>
  40f108:	b	40f064 <printf@plt+0xd914>
  40f10c:	cmp	w8, #0x25
  40f110:	b.eq	40f124 <printf@plt+0xd9d4>  // b.none
  40f114:	mov	w0, #0x78                  	// #120
  40f118:	mov	x1, x22
  40f11c:	bl	40ebbc <printf@plt+0xd46c>
  40f120:	b	40f064 <printf@plt+0xd914>
  40f124:	ldr	x1, [x24, #3488]
  40f128:	mov	w0, #0x25                  	// #37
  40f12c:	bl	4015d0 <fputc@plt>
  40f130:	b	40f064 <printf@plt+0xd914>
  40f134:	ldp	x20, x19, [sp, #64]
  40f138:	ldp	x22, x21, [sp, #48]
  40f13c:	ldp	x24, x23, [sp, #32]
  40f140:	ldr	x25, [sp, #16]
  40f144:	ldp	x29, x30, [sp], #80
  40f148:	ret
  40f14c:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f150:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f154:	adrp	x10, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f158:	ldr	x8, [x8, #496]
  40f15c:	mov	x6, x2
  40f160:	mov	x5, x1
  40f164:	ldr	x1, [x9, #504]
  40f168:	ldr	w2, [x10, #612]
  40f16c:	mov	x7, x3
  40f170:	mov	w3, #0x1                   	// #1
  40f174:	mov	x4, x0
  40f178:	mov	x0, x8
  40f17c:	b	40f208 <printf@plt+0xdab8>
  40f180:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f184:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f188:	adrp	x10, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f18c:	ldr	x8, [x8, #496]
  40f190:	mov	x6, x2
  40f194:	mov	x5, x1
  40f198:	ldr	x1, [x9, #504]
  40f19c:	ldr	w2, [x10, #612]
  40f1a0:	mov	x7, x3
  40f1a4:	mov	x4, x0
  40f1a8:	mov	x0, x8
  40f1ac:	mov	w3, wzr
  40f1b0:	b	40f208 <printf@plt+0xdab8>
  40f1b4:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f1b8:	adrp	x9, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f1bc:	adrp	x10, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f1c0:	ldr	x8, [x8, #496]
  40f1c4:	mov	x6, x2
  40f1c8:	mov	x5, x1
  40f1cc:	ldr	x1, [x9, #504]
  40f1d0:	ldr	w2, [x10, #612]
  40f1d4:	mov	x7, x3
  40f1d8:	mov	w3, #0x2                   	// #2
  40f1dc:	mov	x4, x0
  40f1e0:	mov	x0, x8
  40f1e4:	b	40f208 <printf@plt+0xdab8>
  40f1e8:	mov	x7, x5
  40f1ec:	mov	x6, x4
  40f1f0:	mov	x5, x3
  40f1f4:	mov	x4, x2
  40f1f8:	mov	w2, w1
  40f1fc:	mov	w3, #0x1                   	// #1
  40f200:	mov	x1, xzr
  40f204:	b	40f208 <printf@plt+0xdab8>
  40f208:	stp	x29, x30, [sp, #-96]!
  40f20c:	str	x27, [sp, #16]
  40f210:	stp	x26, x25, [sp, #32]
  40f214:	stp	x24, x23, [sp, #48]
  40f218:	stp	x22, x21, [sp, #64]
  40f21c:	stp	x20, x19, [sp, #80]
  40f220:	mov	x29, sp
  40f224:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  40f228:	mov	w24, w2
  40f22c:	ldr	x2, [x8, #664]
  40f230:	mov	x20, x7
  40f234:	mov	x21, x6
  40f238:	mov	x22, x5
  40f23c:	mov	x23, x4
  40f240:	mov	w19, w3
  40f244:	mov	x25, x1
  40f248:	mov	x26, x0
  40f24c:	adrp	x27, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40f250:	cbnz	x2, 40f260 <printf@plt+0xdb10>
  40f254:	mov	w8, wzr
  40f258:	cbnz	x26, 40f278 <printf@plt+0xdb28>
  40f25c:	b	40f2bc <printf@plt+0xdb6c>
  40f260:	ldr	x0, [x27, #3488]
  40f264:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f268:	add	x1, x1, #0x663
  40f26c:	bl	401460 <fprintf@plt>
  40f270:	mov	w8, #0x1                   	// #1
  40f274:	cbz	x26, 40f2bc <printf@plt+0xdb6c>
  40f278:	tbnz	w24, #31, 40f2bc <printf@plt+0xdb6c>
  40f27c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  40f280:	add	x1, x1, #0x230
  40f284:	mov	x0, x26
  40f288:	bl	401650 <strcmp@plt>
  40f28c:	mov	w8, w0
  40f290:	ldr	x0, [x27, #3488]
  40f294:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f298:	add	x9, x9, #0x667
  40f29c:	cmp	w8, #0x0
  40f2a0:	csel	x2, x9, x26, eq  // eq = none
  40f2a4:	cbnz	x25, 40f2c4 <printf@plt+0xdb74>
  40f2a8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f2ac:	add	x1, x1, #0x684
  40f2b0:	mov	w3, w24
  40f2b4:	bl	401460 <fprintf@plt>
  40f2b8:	b	40f2d8 <printf@plt+0xdb88>
  40f2bc:	cbnz	w8, 40f2d8 <printf@plt+0xdb88>
  40f2c0:	b	40f2e4 <printf@plt+0xdb94>
  40f2c4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f2c8:	add	x1, x1, #0x678
  40f2cc:	mov	x3, x25
  40f2d0:	mov	w4, w24
  40f2d4:	bl	401460 <fprintf@plt>
  40f2d8:	ldr	x1, [x27, #3488]
  40f2dc:	mov	w0, #0x20                  	// #32
  40f2e0:	bl	4015d0 <fputc@plt>
  40f2e4:	cmp	w19, #0x2
  40f2e8:	b.eq	40f2fc <printf@plt+0xdbac>  // b.none
  40f2ec:	cbnz	w19, 40f318 <printf@plt+0xdbc8>
  40f2f0:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f2f4:	add	x0, x0, #0x698
  40f2f8:	b	40f304 <printf@plt+0xdbb4>
  40f2fc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f300:	add	x0, x0, #0x68b
  40f304:	ldr	x1, [x27, #3488]
  40f308:	bl	401410 <fputs@plt>
  40f30c:	ldr	x1, [x27, #3488]
  40f310:	mov	w0, #0x20                  	// #32
  40f314:	bl	4015d0 <fputc@plt>
  40f318:	mov	x0, x23
  40f31c:	mov	x1, x22
  40f320:	mov	x2, x21
  40f324:	mov	x3, x20
  40f328:	bl	40f01c <printf@plt+0xd8cc>
  40f32c:	ldr	x1, [x27, #3488]
  40f330:	mov	w0, #0xa                   	// #10
  40f334:	bl	4015d0 <fputc@plt>
  40f338:	ldr	x0, [x27, #3488]
  40f33c:	bl	401600 <fflush@plt>
  40f340:	cmp	w19, #0x2
  40f344:	b.ne	40f364 <printf@plt+0xdc14>  // b.any
  40f348:	ldp	x20, x19, [sp, #80]
  40f34c:	ldp	x22, x21, [sp, #64]
  40f350:	ldp	x24, x23, [sp, #48]
  40f354:	ldp	x26, x25, [sp, #32]
  40f358:	ldr	x27, [sp, #16]
  40f35c:	ldp	x29, x30, [sp], #96
  40f360:	b	40f3c0 <printf@plt+0xdc70>
  40f364:	ldp	x20, x19, [sp, #80]
  40f368:	ldp	x22, x21, [sp, #64]
  40f36c:	ldp	x24, x23, [sp, #48]
  40f370:	ldp	x26, x25, [sp, #32]
  40f374:	ldr	x27, [sp, #16]
  40f378:	ldp	x29, x30, [sp], #96
  40f37c:	ret
  40f380:	mov	x7, x5
  40f384:	mov	x6, x4
  40f388:	mov	x5, x3
  40f38c:	mov	x4, x2
  40f390:	mov	w2, w1
  40f394:	mov	x1, xzr
  40f398:	mov	w3, wzr
  40f39c:	b	40f208 <printf@plt+0xdab8>
  40f3a0:	mov	x7, x5
  40f3a4:	mov	x6, x4
  40f3a8:	mov	x5, x3
  40f3ac:	mov	x4, x2
  40f3b0:	mov	w2, w1
  40f3b4:	mov	w3, #0x2                   	// #2
  40f3b8:	mov	x1, xzr
  40f3bc:	b	40f208 <printf@plt+0xdab8>
  40f3c0:	stp	x29, x30, [sp, #-16]!
  40f3c4:	mov	w0, #0x3                   	// #3
  40f3c8:	mov	x29, sp
  40f3cc:	bl	4016d0 <exit@plt>
  40f3d0:	sub	sp, sp, #0xc0
  40f3d4:	stp	x29, x30, [sp, #96]
  40f3d8:	stp	x28, x27, [sp, #112]
  40f3dc:	stp	x26, x25, [sp, #128]
  40f3e0:	stp	x24, x23, [sp, #144]
  40f3e4:	stp	x22, x21, [sp, #160]
  40f3e8:	stp	x20, x19, [sp, #176]
  40f3ec:	ldrb	w8, [x2]
  40f3f0:	ldr	w9, [x7, #4]
  40f3f4:	add	x29, sp, #0x60
  40f3f8:	cmp	w8, #0x3a
  40f3fc:	csel	w28, wzr, w9, eq  // eq = none
  40f400:	cmp	w0, #0x1
  40f404:	b.lt	40f784 <printf@plt+0xe034>  // b.tstop
  40f408:	ldr	w22, [x7]
  40f40c:	mov	x19, x7
  40f410:	mov	x27, x4
  40f414:	mov	x20, x3
  40f418:	mov	x24, x2
  40f41c:	mov	w23, w0
  40f420:	mov	x25, x1
  40f424:	mov	w21, w5
  40f428:	str	xzr, [x7, #16]
  40f42c:	stur	w5, [x29, #-8]
  40f430:	cbz	w22, 40f4a0 <printf@plt+0xdd50>
  40f434:	ldr	w8, [x19, #24]
  40f438:	cbz	w8, 40f4a8 <printf@plt+0xdd58>
  40f43c:	mov	x26, x19
  40f440:	ldr	x21, [x26, #32]!
  40f444:	cbz	x21, 40f520 <printf@plt+0xddd0>
  40f448:	ldrb	w8, [x21]
  40f44c:	cbz	w8, 40f520 <printf@plt+0xddd0>
  40f450:	cbz	x20, 40f870 <printf@plt+0xe120>
  40f454:	ldr	x8, [x25, w22, sxtw #3]
  40f458:	ldrb	w9, [x8, #1]
  40f45c:	str	x8, [sp, #32]
  40f460:	cmp	w9, #0x2d
  40f464:	b.eq	40f47c <printf@plt+0xdd2c>  // b.none
  40f468:	ldur	w8, [x29, #-8]
  40f46c:	cbz	w8, 40f870 <printf@plt+0xe120>
  40f470:	ldr	x8, [sp, #32]
  40f474:	ldrb	w8, [x8, #2]
  40f478:	cbz	w8, 40f858 <printf@plt+0xe108>
  40f47c:	str	x26, [sp, #40]
  40f480:	sxtw	x10, w22
  40f484:	mov	x26, x21
  40f488:	ldrb	w8, [x26]
  40f48c:	cbz	w8, 40f678 <printf@plt+0xdf28>
  40f490:	cmp	w8, #0x3d
  40f494:	b.eq	40f678 <printf@plt+0xdf28>  // b.none
  40f498:	add	x26, x26, #0x1
  40f49c:	b	40f488 <printf@plt+0xdd38>
  40f4a0:	mov	w22, #0x1                   	// #1
  40f4a4:	str	w22, [x19]
  40f4a8:	stp	w22, w22, [x19, #48]
  40f4ac:	str	xzr, [x19, #32]
  40f4b0:	cbz	w6, 40f4bc <printf@plt+0xdd6c>
  40f4b4:	mov	w8, #0x1                   	// #1
  40f4b8:	b	40f4d0 <printf@plt+0xdd80>
  40f4bc:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f4c0:	add	x0, x0, #0x82c
  40f4c4:	bl	4016b0 <getenv@plt>
  40f4c8:	cmp	x0, #0x0
  40f4cc:	cset	w8, ne  // ne = any
  40f4d0:	str	w8, [x19, #44]
  40f4d4:	ldrb	w9, [x24]
  40f4d8:	cmp	w9, #0x2b
  40f4dc:	b.eq	40f4f4 <printf@plt+0xdda4>  // b.none
  40f4e0:	cmp	w9, #0x2d
  40f4e4:	b.ne	40f500 <printf@plt+0xddb0>  // b.any
  40f4e8:	mov	w8, #0x2                   	// #2
  40f4ec:	str	w8, [x19, #40]
  40f4f0:	b	40f4f8 <printf@plt+0xdda8>
  40f4f4:	str	wzr, [x19, #40]
  40f4f8:	add	x24, x24, #0x1
  40f4fc:	b	40f514 <printf@plt+0xddc4>
  40f500:	cbz	w8, 40f50c <printf@plt+0xddbc>
  40f504:	str	wzr, [x19, #40]
  40f508:	b	40f514 <printf@plt+0xddc4>
  40f50c:	mov	w8, #0x1                   	// #1
  40f510:	str	w8, [x19, #40]
  40f514:	mov	w8, #0x1                   	// #1
  40f518:	add	x26, x19, #0x20
  40f51c:	str	w8, [x19, #24]
  40f520:	ldr	w21, [x19, #52]
  40f524:	cmp	w21, w22
  40f528:	b.le	40f534 <printf@plt+0xdde4>
  40f52c:	mov	w21, w22
  40f530:	str	w22, [x19, #52]
  40f534:	ldr	w8, [x19, #48]
  40f538:	cmp	w8, w22
  40f53c:	b.le	40f548 <printf@plt+0xddf8>
  40f540:	mov	w8, w22
  40f544:	str	w22, [x19, #48]
  40f548:	ldr	w9, [x19, #40]
  40f54c:	cmp	w9, #0x1
  40f550:	b.ne	40f5c8 <printf@plt+0xde78>  // b.any
  40f554:	cmp	w8, w21
  40f558:	b.eq	40f578 <printf@plt+0xde28>  // b.none
  40f55c:	cmp	w21, w22
  40f560:	b.eq	40f578 <printf@plt+0xde28>  // b.none
  40f564:	mov	x0, x25
  40f568:	mov	x1, x19
  40f56c:	bl	40fdd0 <printf@plt+0xe680>
  40f570:	ldr	w22, [x19]
  40f574:	b	40f584 <printf@plt+0xde34>
  40f578:	cmp	w21, w22
  40f57c:	b.eq	40f584 <printf@plt+0xde34>  // b.none
  40f580:	str	w22, [x19, #48]
  40f584:	cmp	w22, w23
  40f588:	b.ge	40f5c0 <printf@plt+0xde70>  // b.tcont
  40f58c:	add	x8, x25, w22, sxtw #3
  40f590:	ldr	x9, [x8]
  40f594:	ldrb	w10, [x9]
  40f598:	cmp	w10, #0x2d
  40f59c:	b.ne	40f5a8 <printf@plt+0xde58>  // b.any
  40f5a0:	ldrb	w9, [x9, #1]
  40f5a4:	cbnz	w9, 40f5c0 <printf@plt+0xde70>
  40f5a8:	add	w22, w22, #0x1
  40f5ac:	cmp	w23, w22
  40f5b0:	add	x8, x8, #0x8
  40f5b4:	str	w22, [x19]
  40f5b8:	b.ne	40f590 <printf@plt+0xde40>  // b.any
  40f5bc:	mov	w22, w23
  40f5c0:	mov	w21, w22
  40f5c4:	str	w22, [x19, #52]
  40f5c8:	cmp	w22, w23
  40f5cc:	b.eq	40f774 <printf@plt+0xe024>  // b.none
  40f5d0:	ldr	x0, [x25, w22, sxtw #3]
  40f5d4:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40f5d8:	add	x1, x1, #0x6a1
  40f5dc:	bl	401650 <strcmp@plt>
  40f5e0:	cbz	w0, 40f630 <printf@plt+0xdee0>
  40f5e4:	cmp	w22, w23
  40f5e8:	b.eq	40f774 <printf@plt+0xe024>  // b.none
  40f5ec:	sxtw	x8, w22
  40f5f0:	ldr	x8, [x25, x8, lsl #3]
  40f5f4:	ldrb	w9, [x8]
  40f5f8:	cmp	w9, #0x2d
  40f5fc:	b.ne	40f65c <printf@plt+0xdf0c>  // b.any
  40f600:	mov	x9, x8
  40f604:	ldrb	w10, [x9, #1]!
  40f608:	cbz	w10, 40f65c <printf@plt+0xdf0c>
  40f60c:	cmp	x20, #0x0
  40f610:	cset	w8, ne  // ne = any
  40f614:	cmp	w10, #0x2d
  40f618:	cset	w10, eq  // eq = none
  40f61c:	and	w8, w8, w10
  40f620:	add	x21, x9, x8
  40f624:	str	x21, [x26]
  40f628:	cbnz	x20, 40f454 <printf@plt+0xdd04>
  40f62c:	b	40f870 <printf@plt+0xe120>
  40f630:	ldr	w9, [x19, #48]
  40f634:	add	w8, w22, #0x1
  40f638:	str	w8, [x19]
  40f63c:	cmp	w9, w21
  40f640:	b.eq	40f75c <printf@plt+0xe00c>  // b.none
  40f644:	cmp	w21, w8
  40f648:	b.eq	40f75c <printf@plt+0xe00c>  // b.none
  40f64c:	mov	x0, x25
  40f650:	mov	x1, x19
  40f654:	bl	40fdd0 <printf@plt+0xe680>
  40f658:	b	40f768 <printf@plt+0xe018>
  40f65c:	ldr	w9, [x19, #40]
  40f660:	cbz	w9, 40f784 <printf@plt+0xe034>
  40f664:	add	w9, w22, #0x1
  40f668:	str	x8, [x19, #16]
  40f66c:	str	w9, [x19]
  40f670:	mov	w27, #0x1                   	// #1
  40f674:	b	40f788 <printf@plt+0xe038>
  40f678:	stur	w28, [x29, #-44]
  40f67c:	ldr	x28, [x20]
  40f680:	cbz	x28, 40f804 <printf@plt+0xe0b4>
  40f684:	stur	x27, [x29, #-40]
  40f688:	stp	x24, x25, [sp, #8]
  40f68c:	mov	w25, wzr
  40f690:	sub	x27, x26, x21
  40f694:	mov	w8, #0xffffffff            	// #-1
  40f698:	mov	x24, x20
  40f69c:	str	x10, [sp]
  40f6a0:	str	w9, [sp, #28]
  40f6a4:	stur	xzr, [x29, #-16]
  40f6a8:	stp	w8, wzr, [x29, #-28]
  40f6ac:	mov	x0, x28
  40f6b0:	mov	x1, x21
  40f6b4:	mov	x2, x27
  40f6b8:	bl	4015a0 <strncmp@plt>
  40f6bc:	cbnz	w0, 40f724 <printf@plt+0xdfd4>
  40f6c0:	mov	x0, x28
  40f6c4:	bl	401450 <strlen@plt>
  40f6c8:	cmp	w27, w0
  40f6cc:	b.eq	40f7ac <printf@plt+0xe05c>  // b.none
  40f6d0:	ldur	x10, [x29, #-16]
  40f6d4:	cbz	x10, 40f71c <printf@plt+0xdfcc>
  40f6d8:	ldur	w8, [x29, #-8]
  40f6dc:	cbnz	w8, 40f710 <printf@plt+0xdfc0>
  40f6e0:	ldr	w8, [x10, #8]
  40f6e4:	ldr	w9, [x24, #8]
  40f6e8:	cmp	w8, w9
  40f6ec:	b.ne	40f710 <printf@plt+0xdfc0>  // b.any
  40f6f0:	ldr	x8, [x10, #16]
  40f6f4:	ldr	x9, [x24, #16]
  40f6f8:	cmp	x8, x9
  40f6fc:	b.ne	40f710 <printf@plt+0xdfc0>  // b.any
  40f700:	ldr	w8, [x10, #24]
  40f704:	ldr	w9, [x24, #24]
  40f708:	cmp	w8, w9
  40f70c:	b.eq	40f724 <printf@plt+0xdfd4>  // b.none
  40f710:	mov	w8, #0x1                   	// #1
  40f714:	stur	w8, [x29, #-24]
  40f718:	b	40f724 <printf@plt+0xdfd4>
  40f71c:	stur	x24, [x29, #-16]
  40f720:	stur	w25, [x29, #-28]
  40f724:	ldr	x28, [x24, #32]!
  40f728:	add	w25, w25, #0x1
  40f72c:	cbnz	x28, 40f6ac <printf@plt+0xdf5c>
  40f730:	ldr	x25, [sp, #16]
  40f734:	ldur	w8, [x29, #-24]
  40f738:	cbz	w8, 40f7c4 <printf@plt+0xe074>
  40f73c:	ldur	w8, [x29, #-44]
  40f740:	cbnz	w8, 40fc2c <printf@plt+0xe4dc>
  40f744:	mov	x0, x21
  40f748:	bl	401450 <strlen@plt>
  40f74c:	add	x8, x21, x0
  40f750:	add	w9, w22, #0x1
  40f754:	str	wzr, [x19, #8]
  40f758:	b	40faa4 <printf@plt+0xe354>
  40f75c:	cmp	w9, w21
  40f760:	b.ne	40f768 <printf@plt+0xe018>  // b.any
  40f764:	str	w8, [x19, #48]
  40f768:	str	w23, [x19, #52]
  40f76c:	str	w23, [x19]
  40f770:	mov	w21, w23
  40f774:	ldr	w8, [x19, #48]
  40f778:	cmp	w8, w21
  40f77c:	b.eq	40f784 <printf@plt+0xe034>  // b.none
  40f780:	str	w8, [x19]
  40f784:	mov	w27, #0xffffffff            	// #-1
  40f788:	mov	w0, w27
  40f78c:	ldp	x20, x19, [sp, #176]
  40f790:	ldp	x22, x21, [sp, #160]
  40f794:	ldp	x24, x23, [sp, #144]
  40f798:	ldp	x26, x25, [sp, #128]
  40f79c:	ldp	x28, x27, [sp, #112]
  40f7a0:	ldp	x29, x30, [sp, #96]
  40f7a4:	add	sp, sp, #0xc0
  40f7a8:	ret
  40f7ac:	mov	x28, x24
  40f7b0:	stur	w25, [x29, #-28]
  40f7b4:	ldp	x24, x25, [sp, #8]
  40f7b8:	ldur	x27, [x29, #-40]
  40f7bc:	ldr	x8, [sp]
  40f7c0:	b	40f7d8 <printf@plt+0xe088>
  40f7c4:	ldp	x8, x24, [sp]
  40f7c8:	ldur	x27, [x29, #-40]
  40f7cc:	ldur	x28, [x29, #-16]
  40f7d0:	ldr	w9, [sp, #28]
  40f7d4:	cbz	x28, 40f804 <printf@plt+0xe0b4>
  40f7d8:	add	x8, x8, #0x1
  40f7dc:	str	w8, [x19]
  40f7e0:	ldrb	w10, [x26]
  40f7e4:	ldr	w9, [x28, #8]
  40f7e8:	cbz	w10, 40f930 <printf@plt+0xe1e0>
  40f7ec:	ldur	w8, [x29, #-44]
  40f7f0:	cbz	w9, 40f99c <printf@plt+0xe24c>
  40f7f4:	ldr	x20, [sp, #40]
  40f7f8:	add	x8, x26, #0x1
  40f7fc:	str	x8, [x19, #16]
  40f800:	b	40f958 <printf@plt+0xe208>
  40f804:	ldr	x26, [sp, #40]
  40f808:	ldur	w28, [x29, #-44]
  40f80c:	ldur	w8, [x29, #-8]
  40f810:	cbz	w8, 40f834 <printf@plt+0xe0e4>
  40f814:	cmp	w9, #0x2d
  40f818:	b.eq	40f834 <printf@plt+0xe0e4>  // b.none
  40f81c:	ldrb	w1, [x21]
  40f820:	mov	x0, x24
  40f824:	str	w9, [sp, #28]
  40f828:	bl	4014f0 <strchr@plt>
  40f82c:	ldr	w9, [sp, #28]
  40f830:	cbnz	x0, 40f870 <printf@plt+0xe120>
  40f834:	cbnz	w28, 40fbec <printf@plt+0xe49c>
  40f838:	ldr	w8, [x19]
  40f83c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x1ca4>
  40f840:	add	x9, x9, #0x955
  40f844:	str	wzr, [x19, #8]
  40f848:	add	w8, w8, #0x1
  40f84c:	str	x9, [x19, #32]
  40f850:	str	w8, [x19]
  40f854:	b	40faac <printf@plt+0xe35c>
  40f858:	mov	x0, x24
  40f85c:	mov	w1, w9
  40f860:	str	w9, [sp, #28]
  40f864:	bl	4014f0 <strchr@plt>
  40f868:	ldr	w9, [sp, #28]
  40f86c:	cbz	x0, 40f47c <printf@plt+0xdd2c>
  40f870:	add	x8, x21, #0x1
  40f874:	str	x8, [x26]
  40f878:	stur	x27, [x29, #-40]
  40f87c:	ldrb	w27, [x21]
  40f880:	mov	x0, x24
  40f884:	stur	x8, [x29, #-8]
  40f888:	mov	w1, w27
  40f88c:	bl	4014f0 <strchr@plt>
  40f890:	ldrb	w8, [x21, #1]
  40f894:	cbnz	w8, 40f8a0 <printf@plt+0xe150>
  40f898:	add	w22, w22, #0x1
  40f89c:	str	w22, [x19]
  40f8a0:	cmp	w27, #0x3a
  40f8a4:	b.eq	40f8e8 <printf@plt+0xe198>  // b.none
  40f8a8:	cbz	x0, 40f8e8 <printf@plt+0xe198>
  40f8ac:	ldrb	w9, [x0]
  40f8b0:	ldrb	w8, [x0, #1]
  40f8b4:	cmp	w9, #0x57
  40f8b8:	b.ne	40f8f4 <printf@plt+0xe1a4>  // b.any
  40f8bc:	cmp	w8, #0x3b
  40f8c0:	b.ne	40f8f4 <printf@plt+0xe1a4>  // b.any
  40f8c4:	ldur	x9, [x29, #-8]
  40f8c8:	ldrb	w8, [x9]
  40f8cc:	cbz	w8, 40f91c <printf@plt+0xe1cc>
  40f8d0:	add	w8, w22, #0x1
  40f8d4:	str	x25, [sp, #16]
  40f8d8:	str	x9, [x19, #16]
  40f8dc:	stur	w8, [x29, #-28]
  40f8e0:	str	w8, [x19]
  40f8e4:	b	40f9dc <printf@plt+0xe28c>
  40f8e8:	cbnz	w28, 40fb08 <printf@plt+0xe3b8>
  40f8ec:	str	w27, [x19, #8]
  40f8f0:	b	40faac <printf@plt+0xe35c>
  40f8f4:	cmp	w8, #0x3a
  40f8f8:	b.ne	40f788 <printf@plt+0xe038>  // b.any
  40f8fc:	ldur	x10, [x29, #-8]
  40f900:	ldrb	w9, [x0, #2]
  40f904:	ldrb	w8, [x10]
  40f908:	cmp	w9, #0x3a
  40f90c:	b.ne	40f984 <printf@plt+0xe234>  // b.any
  40f910:	cbnz	w8, 40f988 <printf@plt+0xe238>
  40f914:	str	xzr, [x19, #16]
  40f918:	b	40f994 <printf@plt+0xe244>
  40f91c:	cmp	w22, w23
  40f920:	b.ne	40f9c4 <printf@plt+0xe274>  // b.any
  40f924:	cbnz	w28, 40fd00 <printf@plt+0xe5b0>
  40f928:	str	w27, [x19, #8]
  40f92c:	b	40fbd8 <printf@plt+0xe488>
  40f930:	cmp	w9, #0x1
  40f934:	ldr	x20, [sp, #40]
  40f938:	ldur	w9, [x29, #-44]
  40f93c:	b.ne	40f958 <printf@plt+0xe208>  // b.any
  40f940:	cmp	w8, w23
  40f944:	b.ge	40fbbc <printf@plt+0xe46c>  // b.tcont
  40f948:	add	w9, w22, #0x2
  40f94c:	str	w9, [x19]
  40f950:	ldr	x8, [x25, x8, lsl #3]
  40f954:	b	40f7fc <printf@plt+0xe0ac>
  40f958:	mov	x0, x21
  40f95c:	bl	401450 <strlen@plt>
  40f960:	add	x8, x21, x0
  40f964:	str	x8, [x20]
  40f968:	cbz	x27, 40f974 <printf@plt+0xe224>
  40f96c:	ldur	w8, [x29, #-28]
  40f970:	str	w8, [x27]
  40f974:	ldr	x8, [x28, #16]
  40f978:	ldr	w27, [x28, #24]
  40f97c:	cbnz	x8, 40fbb0 <printf@plt+0xe460>
  40f980:	b	40f788 <printf@plt+0xe038>
  40f984:	cbz	w8, 40fb3c <printf@plt+0xe3ec>
  40f988:	add	w8, w22, #0x1
  40f98c:	str	x10, [x19, #16]
  40f990:	str	w8, [x19]
  40f994:	str	xzr, [x26]
  40f998:	b	40f788 <printf@plt+0xe038>
  40f99c:	cbnz	w8, 40fcd0 <printf@plt+0xe580>
  40f9a0:	ldr	x20, [x19, #32]
  40f9a4:	mov	x0, x20
  40f9a8:	bl	401450 <strlen@plt>
  40f9ac:	add	x8, x20, x0
  40f9b0:	str	x8, [x19, #32]
  40f9b4:	ldr	w8, [x28, #24]
  40f9b8:	mov	w27, #0x3f                  	// #63
  40f9bc:	str	w8, [x19, #8]
  40f9c0:	b	40f788 <printf@plt+0xe038>
  40f9c4:	add	w8, w22, #0x1
  40f9c8:	str	w8, [x19]
  40f9cc:	ldr	x9, [x25, w22, sxtw #3]
  40f9d0:	stur	w8, [x29, #-28]
  40f9d4:	str	x25, [sp, #16]
  40f9d8:	str	x9, [x19, #16]
  40f9dc:	mov	x25, x9
  40f9e0:	str	x9, [x26]
  40f9e4:	ldrb	w21, [x25]
  40f9e8:	cbz	w21, 40f9fc <printf@plt+0xe2ac>
  40f9ec:	cmp	w21, #0x3d
  40f9f0:	b.eq	40f9fc <printf@plt+0xe2ac>  // b.none
  40f9f4:	add	x25, x25, #0x1
  40f9f8:	b	40f9e4 <printf@plt+0xe294>
  40f9fc:	ldr	x27, [x20]
  40fa00:	cbz	x27, 40fafc <printf@plt+0xe3ac>
  40fa04:	str	x26, [sp, #40]
  40fa08:	sub	x26, x25, x9
  40fa0c:	stur	w28, [x29, #-44]
  40fa10:	str	x24, [sp, #8]
  40fa14:	mov	w24, wzr
  40fa18:	mov	w28, wzr
  40fa1c:	mov	x22, x9
  40fa20:	and	x8, x26, #0xffffffff
  40fa24:	stur	wzr, [x29, #-16]
  40fa28:	stur	xzr, [x29, #-8]
  40fa2c:	stur	x8, [x29, #-24]
  40fa30:	mov	x0, x27
  40fa34:	mov	x1, x22
  40fa38:	mov	x2, x26
  40fa3c:	bl	4015a0 <strncmp@plt>
  40fa40:	cbnz	w0, 40fa78 <printf@plt+0xe328>
  40fa44:	mov	x0, x27
  40fa48:	bl	401450 <strlen@plt>
  40fa4c:	ldur	x8, [x29, #-24]
  40fa50:	cmp	x8, x0
  40fa54:	b.eq	40fab4 <printf@plt+0xe364>  // b.none
  40fa58:	ldur	x8, [x29, #-8]
  40fa5c:	cmp	x8, #0x0
  40fa60:	csel	x8, x20, x8, eq  // eq = none
  40fa64:	stur	x8, [x29, #-8]
  40fa68:	ldur	w8, [x29, #-16]
  40fa6c:	csinc	w28, w28, wzr, eq  // eq = none
  40fa70:	csel	w8, w24, w8, eq  // eq = none
  40fa74:	stur	w8, [x29, #-16]
  40fa78:	ldr	x27, [x20, #32]!
  40fa7c:	add	w24, w24, #0x1
  40fa80:	cbnz	x27, 40fa30 <printf@plt+0xe2e0>
  40fa84:	cbz	w28, 40fac8 <printf@plt+0xe378>
  40fa88:	ldur	w8, [x29, #-44]
  40fa8c:	cbnz	w8, 40fca0 <printf@plt+0xe550>
  40fa90:	ldur	w21, [x29, #-28]
  40fa94:	mov	x0, x22
  40fa98:	bl	401450 <strlen@plt>
  40fa9c:	add	x8, x22, x0
  40faa0:	add	w9, w21, #0x1
  40faa4:	str	x8, [x19, #32]
  40faa8:	str	w9, [x19]
  40faac:	mov	w27, #0x3f                  	// #63
  40fab0:	b	40f788 <printf@plt+0xe038>
  40fab4:	mov	x27, x20
  40fab8:	ldr	x20, [sp, #8]
  40fabc:	ldr	x26, [sp, #40]
  40fac0:	ldur	w9, [x29, #-44]
  40fac4:	b	40fae0 <printf@plt+0xe390>
  40fac8:	ldr	x20, [sp, #8]
  40facc:	ldr	x26, [sp, #40]
  40fad0:	ldur	w9, [x29, #-44]
  40fad4:	ldur	x27, [x29, #-8]
  40fad8:	ldur	w24, [x29, #-16]
  40fadc:	cbz	x27, 40fafc <printf@plt+0xe3ac>
  40fae0:	ldr	w8, [x27, #8]
  40fae4:	cbz	w21, 40fb60 <printf@plt+0xe410>
  40fae8:	ldur	x21, [x29, #-40]
  40faec:	cbz	w8, 40fc14 <printf@plt+0xe4c4>
  40faf0:	add	x8, x25, #0x1
  40faf4:	str	x8, [x19, #16]
  40faf8:	b	40fb8c <printf@plt+0xe43c>
  40fafc:	str	xzr, [x26]
  40fb00:	mov	w27, #0x57                  	// #87
  40fb04:	b	40f788 <printf@plt+0xe038>
  40fb08:	ldr	w8, [x19, #44]
  40fb0c:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fb10:	ldr	x0, [x9, #3488]
  40fb14:	ldr	x2, [x25]
  40fb18:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fb1c:	adrp	x10, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fb20:	add	x9, x9, #0x782
  40fb24:	add	x10, x10, #0x79c
  40fb28:	cmp	w8, #0x0
  40fb2c:	csel	x1, x10, x9, eq  // eq = none
  40fb30:	mov	w3, w27
  40fb34:	bl	401460 <fprintf@plt>
  40fb38:	b	40f8ec <printf@plt+0xe19c>
  40fb3c:	cmp	w22, w23
  40fb40:	b.ne	40fc54 <printf@plt+0xe504>  // b.any
  40fb44:	cbnz	w28, 40fd84 <printf@plt+0xe634>
  40fb48:	str	w27, [x19, #8]
  40fb4c:	ldrb	w8, [x24]
  40fb50:	mov	w9, #0x3f                  	// #63
  40fb54:	cmp	w8, #0x3a
  40fb58:	csel	w27, w8, w9, eq  // eq = none
  40fb5c:	b	40f994 <printf@plt+0xe244>
  40fb60:	ldur	x21, [x29, #-40]
  40fb64:	cmp	w8, #0x1
  40fb68:	b.ne	40fb8c <printf@plt+0xe43c>  // b.any
  40fb6c:	ldur	w10, [x29, #-28]
  40fb70:	cmp	w10, w23
  40fb74:	b.ge	40fc84 <printf@plt+0xe534>  // b.tcont
  40fb78:	add	w8, w10, #0x1
  40fb7c:	str	w8, [x19]
  40fb80:	ldr	x8, [sp, #16]
  40fb84:	ldr	x8, [x8, w10, sxtw #3]
  40fb88:	b	40faf4 <printf@plt+0xe3a4>
  40fb8c:	mov	x0, x22
  40fb90:	bl	401450 <strlen@plt>
  40fb94:	add	x8, x22, x0
  40fb98:	str	x8, [x26]
  40fb9c:	cbz	x21, 40fba4 <printf@plt+0xe454>
  40fba0:	str	w24, [x21]
  40fba4:	ldr	x8, [x27, #16]
  40fba8:	ldr	w27, [x27, #24]
  40fbac:	cbz	x8, 40f788 <printf@plt+0xe038>
  40fbb0:	str	w27, [x8]
  40fbb4:	mov	w27, wzr
  40fbb8:	b	40f788 <printf@plt+0xe038>
  40fbbc:	cbnz	w9, 40fd38 <printf@plt+0xe5e8>
  40fbc0:	mov	x0, x21
  40fbc4:	bl	401450 <strlen@plt>
  40fbc8:	add	x8, x21, x0
  40fbcc:	str	x8, [x19, #32]
  40fbd0:	ldr	w8, [x28, #24]
  40fbd4:	str	w8, [x19, #8]
  40fbd8:	ldrb	w8, [x24]
  40fbdc:	cmp	w8, #0x3a
  40fbe0:	mov	w9, #0x3f                  	// #63
  40fbe4:	csel	w27, w8, w9, eq  // eq = none
  40fbe8:	b	40f788 <printf@plt+0xe038>
  40fbec:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fbf0:	ldr	x0, [x8, #3488]
  40fbf4:	ldr	x2, [x25]
  40fbf8:	cmp	w9, #0x2d
  40fbfc:	b.ne	40fc68 <printf@plt+0xe518>  // b.any
  40fc00:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fc04:	add	x1, x1, #0x742
  40fc08:	mov	x3, x21
  40fc0c:	bl	401460 <fprintf@plt>
  40fc10:	b	40f838 <printf@plt+0xe0e8>
  40fc14:	cbnz	w9, 40fd5c <printf@plt+0xe60c>
  40fc18:	mov	x0, x22
  40fc1c:	bl	401450 <strlen@plt>
  40fc20:	add	x8, x22, x0
  40fc24:	str	x8, [x26]
  40fc28:	b	40faac <printf@plt+0xe35c>
  40fc2c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fc30:	ldr	x0, [x8, #3488]
  40fc34:	ldr	x2, [x25]
  40fc38:	ldr	x3, [sp, #32]
  40fc3c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fc40:	add	x1, x1, #0x6a4
  40fc44:	bl	401460 <fprintf@plt>
  40fc48:	ldr	x21, [x19, #32]
  40fc4c:	ldr	w22, [x19]
  40fc50:	b	40f744 <printf@plt+0xdff4>
  40fc54:	add	w8, w22, #0x1
  40fc58:	str	w8, [x19]
  40fc5c:	ldr	x8, [x25, w22, sxtw #3]
  40fc60:	str	x8, [x19, #16]
  40fc64:	b	40f994 <printf@plt+0xe244>
  40fc68:	ldr	x8, [sp, #32]
  40fc6c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fc70:	add	x1, x1, #0x762
  40fc74:	mov	x4, x21
  40fc78:	ldrb	w3, [x8]
  40fc7c:	bl	401460 <fprintf@plt>
  40fc80:	b	40f838 <printf@plt+0xe0e8>
  40fc84:	cbnz	w9, 40fda4 <printf@plt+0xe654>
  40fc88:	mov	x0, x22
  40fc8c:	bl	401450 <strlen@plt>
  40fc90:	add	x8, x22, x0
  40fc94:	str	x8, [x26]
  40fc98:	ldrb	w8, [x20]
  40fc9c:	b	40fbdc <printf@plt+0xe48c>
  40fca0:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fca4:	ldr	x9, [sp, #16]
  40fca8:	ldr	x0, [x8, #3488]
  40fcac:	ldur	w8, [x29, #-28]
  40fcb0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fcb4:	ldr	x2, [x9]
  40fcb8:	add	x1, x1, #0x7dd
  40fcbc:	ldr	x3, [x9, w8, sxtw #3]
  40fcc0:	bl	401460 <fprintf@plt>
  40fcc4:	ldr	x22, [x19, #32]
  40fcc8:	ldr	w21, [x19]
  40fccc:	b	40fa94 <printf@plt+0xe344>
  40fcd0:	ldr	x10, [sp, #32]
  40fcd4:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fcd8:	ldr	x0, [x9, #3488]
  40fcdc:	ldr	x2, [x25]
  40fce0:	ldrb	w8, [x10, #1]
  40fce4:	cmp	w8, #0x2d
  40fce8:	b.ne	40fd20 <printf@plt+0xe5d0>  // b.any
  40fcec:	ldr	x3, [x28]
  40fcf0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fcf4:	add	x1, x1, #0x6c2
  40fcf8:	bl	401460 <fprintf@plt>
  40fcfc:	b	40f9a0 <printf@plt+0xe250>
  40fd00:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd04:	ldr	x0, [x8, #3488]
  40fd08:	ldr	x2, [x25]
  40fd0c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fd10:	add	x1, x1, #0x7b6
  40fd14:	mov	w3, w27
  40fd18:	bl	401460 <fprintf@plt>
  40fd1c:	b	40f928 <printf@plt+0xe1d8>
  40fd20:	ldrb	w3, [x10]
  40fd24:	ldr	x4, [x28]
  40fd28:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fd2c:	add	x1, x1, #0x6ef
  40fd30:	bl	401460 <fprintf@plt>
  40fd34:	b	40f9a0 <printf@plt+0xe250>
  40fd38:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd3c:	ldr	x0, [x8, #3488]
  40fd40:	ldr	x2, [x25]
  40fd44:	ldr	x3, [sp, #32]
  40fd48:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fd4c:	add	x1, x1, #0x71c
  40fd50:	bl	401460 <fprintf@plt>
  40fd54:	ldr	x21, [x20]
  40fd58:	b	40fbc0 <printf@plt+0xe470>
  40fd5c:	ldr	x9, [sp, #16]
  40fd60:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd64:	ldr	x0, [x8, #3488]
  40fd68:	ldr	x3, [x27]
  40fd6c:	ldr	x2, [x9]
  40fd70:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fd74:	add	x1, x1, #0x7fe
  40fd78:	bl	401460 <fprintf@plt>
  40fd7c:	ldr	x22, [x26]
  40fd80:	b	40fc18 <printf@plt+0xe4c8>
  40fd84:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fd88:	ldr	x0, [x8, #3488]
  40fd8c:	ldr	x2, [x25]
  40fd90:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fd94:	add	x1, x1, #0x7b6
  40fd98:	mov	w3, w27
  40fd9c:	bl	401460 <fprintf@plt>
  40fda0:	b	40fb48 <printf@plt+0xe3f8>
  40fda4:	ldr	x9, [sp, #16]
  40fda8:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fdac:	ldr	x0, [x8, #3488]
  40fdb0:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fdb4:	ldr	x2, [x9]
  40fdb8:	add	x9, x9, w10, sxtw #3
  40fdbc:	ldur	x3, [x9, #-8]
  40fdc0:	add	x1, x1, #0x71c
  40fdc4:	bl	401460 <fprintf@plt>
  40fdc8:	ldr	x22, [x26]
  40fdcc:	b	40fc88 <printf@plt+0xe538>
  40fdd0:	ldp	w9, w11, [x1, #48]
  40fdd4:	ldr	w8, [x1]
  40fdd8:	sxtw	x10, w11
  40fddc:	cmp	w8, w11
  40fde0:	b.le	40fe7c <printf@plt+0xe72c>
  40fde4:	cmp	w9, w11
  40fde8:	b.ge	40fe7c <printf@plt+0xe72c>  // b.tcont
  40fdec:	add	x11, x0, x10, lsl #3
  40fdf0:	mov	w12, w9
  40fdf4:	mov	w13, w8
  40fdf8:	sub	w14, w13, w10
  40fdfc:	sub	w15, w10, w12
  40fe00:	cmp	w14, w15
  40fe04:	b.le	40fe3c <printf@plt+0xe6ec>
  40fe08:	cmp	w15, #0x1
  40fe0c:	sub	w13, w13, w15
  40fe10:	b.lt	40fe6c <printf@plt+0xe71c>  // b.tstop
  40fe14:	mov	w14, w15
  40fe18:	add	x15, x0, w13, sxtw #3
  40fe1c:	add	x16, x0, w12, sxtw #3
  40fe20:	ldr	x17, [x15]
  40fe24:	ldr	x18, [x16]
  40fe28:	subs	x14, x14, #0x1
  40fe2c:	str	x17, [x16], #8
  40fe30:	str	x18, [x15], #8
  40fe34:	b.ne	40fe20 <printf@plt+0xe6d0>  // b.any
  40fe38:	b	40fe6c <printf@plt+0xe71c>
  40fe3c:	cmp	w14, #0x1
  40fe40:	b.lt	40fe68 <printf@plt+0xe718>  // b.tstop
  40fe44:	sub	w15, w13, w10
  40fe48:	add	x16, x0, w12, sxtw #3
  40fe4c:	mov	x17, x11
  40fe50:	ldr	x18, [x17]
  40fe54:	ldr	x2, [x16]
  40fe58:	subs	x15, x15, #0x1
  40fe5c:	str	x18, [x16], #8
  40fe60:	str	x2, [x17], #8
  40fe64:	b.ne	40fe50 <printf@plt+0xe700>  // b.any
  40fe68:	add	w12, w12, w14
  40fe6c:	cmp	w13, w10
  40fe70:	b.le	40fe7c <printf@plt+0xe72c>
  40fe74:	cmp	w10, w12
  40fe78:	b.gt	40fdf8 <printf@plt+0xe6a8>
  40fe7c:	sub	w9, w9, w10
  40fe80:	add	w9, w9, w8
  40fe84:	stp	w9, w8, [x1, #48]
  40fe88:	ret
  40fe8c:	stp	x29, x30, [sp, #-32]!
  40fe90:	stp	x20, x19, [sp, #16]
  40fe94:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe98:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fe9c:	ldr	w9, [x20, #3176]
  40fea0:	ldr	w8, [x8, #3180]
  40fea4:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x3260>
  40fea8:	add	x19, x19, #0x200
  40feac:	mov	x7, x19
  40feb0:	mov	x29, sp
  40feb4:	stp	w9, w8, [x19]
  40feb8:	bl	40f3d0 <printf@plt+0xdc80>
  40febc:	ldr	w8, [x19]
  40fec0:	ldr	x9, [x19, #16]
  40fec4:	ldr	w11, [x19, #8]
  40fec8:	adrp	x10, 431000 <stderr@@GLIBC_2.17+0x3260>
  40fecc:	str	w8, [x20, #3176]
  40fed0:	ldp	x20, x19, [sp, #16]
  40fed4:	adrp	x12, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fed8:	str	x9, [x10, #688]
  40fedc:	str	w11, [x12, #3184]
  40fee0:	ldp	x29, x30, [sp], #32
  40fee4:	ret
  40fee8:	stp	x29, x30, [sp, #-32]!
  40feec:	stp	x20, x19, [sp, #16]
  40fef0:	adrp	x20, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fef4:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40fef8:	ldr	w9, [x20, #3176]
  40fefc:	ldr	w8, [x8, #3180]
  40ff00:	adrp	x19, 431000 <stderr@@GLIBC_2.17+0x3260>
  40ff04:	add	x19, x19, #0x200
  40ff08:	mov	w6, #0x1                   	// #1
  40ff0c:	mov	x3, xzr
  40ff10:	mov	x4, xzr
  40ff14:	mov	w5, wzr
  40ff18:	mov	x7, x19
  40ff1c:	mov	x29, sp
  40ff20:	stp	w9, w8, [x19]
  40ff24:	bl	40f3d0 <printf@plt+0xdc80>
  40ff28:	ldr	w8, [x19]
  40ff2c:	ldr	x9, [x19, #16]
  40ff30:	ldr	w11, [x19, #8]
  40ff34:	adrp	x10, 431000 <stderr@@GLIBC_2.17+0x3260>
  40ff38:	str	w8, [x20, #3176]
  40ff3c:	ldp	x20, x19, [sp, #16]
  40ff40:	adrp	x12, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ff44:	str	x9, [x10, #688]
  40ff48:	str	w11, [x12, #3184]
  40ff4c:	ldp	x29, x30, [sp], #32
  40ff50:	ret
  40ff54:	mov	w5, wzr
  40ff58:	mov	w6, wzr
  40ff5c:	b	40fe8c <printf@plt+0xe73c>
  40ff60:	mov	x7, x5
  40ff64:	mov	w5, wzr
  40ff68:	mov	w6, wzr
  40ff6c:	b	40f3d0 <printf@plt+0xdc80>
  40ff70:	mov	w5, #0x1                   	// #1
  40ff74:	mov	w6, wzr
  40ff78:	b	40fe8c <printf@plt+0xe73c>
  40ff7c:	mov	x7, x5
  40ff80:	mov	w5, #0x1                   	// #1
  40ff84:	mov	w6, wzr
  40ff88:	b	40f3d0 <printf@plt+0xdc80>
  40ff8c:	sub	sp, sp, #0x30
  40ff90:	stp	x29, x30, [sp, #16]
  40ff94:	str	x19, [sp, #32]
  40ff98:	add	x29, sp, #0x10
  40ff9c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40ffa0:	add	x1, x1, #0x83c
  40ffa4:	mov	x0, sp
  40ffa8:	bl	410b5c <_ZdlPvm@@Base+0x800>
  40ffac:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40ffb0:	ldr	x1, [x8, #3480]
  40ffb4:	mov	x0, sp
  40ffb8:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  40ffbc:	mov	x0, sp
  40ffc0:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  40ffc4:	ldr	x19, [sp, #32]
  40ffc8:	ldp	x29, x30, [sp, #16]
  40ffcc:	add	sp, sp, #0x30
  40ffd0:	ret
  40ffd4:	mov	x19, x0
  40ffd8:	mov	x0, sp
  40ffdc:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  40ffe0:	mov	x0, x19
  40ffe4:	bl	4016f0 <_Unwind_Resume@plt>
  40ffe8:	sub	sp, sp, #0x30
  40ffec:	stp	x29, x30, [sp, #16]
  40fff0:	str	x19, [sp, #32]
  40fff4:	add	x29, sp, #0x10
  40fff8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  40fffc:	add	x1, x1, #0x858
  410000:	mov	x0, sp
  410004:	bl	410b5c <_ZdlPvm@@Base+0x800>
  410008:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  41000c:	ldr	x1, [x8, #3480]
  410010:	mov	x0, sp
  410014:	bl	411500 <_ZdlPvm@@Base+0x11a4>
  410018:	mov	x0, sp
  41001c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  410020:	ldr	x19, [sp, #32]
  410024:	ldp	x29, x30, [sp, #16]
  410028:	add	sp, sp, #0x30
  41002c:	ret
  410030:	mov	x19, x0
  410034:	mov	x0, sp
  410038:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  41003c:	mov	x0, x19
  410040:	bl	4016f0 <_Unwind_Resume@plt>
  410044:	mov	w8, w0
  410048:	tbnz	w0, #31, 410090 <printf@plt+0xe940>
  41004c:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  410050:	mov	w9, #0x6667                	// #26215
  410054:	add	x0, x0, #0x24c
  410058:	movk	w9, #0x6666, lsl #16
  41005c:	mov	w10, #0xa                   	// #10
  410060:	smull	x11, w8, w9
  410064:	lsr	x13, x11, #63
  410068:	asr	x11, x11, #34
  41006c:	add	w11, w11, w13
  410070:	add	w12, w8, #0x9
  410074:	msub	w8, w11, w10, w8
  410078:	add	w8, w8, #0x30
  41007c:	cmp	w12, #0x12
  410080:	strb	w8, [x0, #-1]!
  410084:	mov	w8, w11
  410088:	b.hi	410060 <printf@plt+0xe910>  // b.pmore
  41008c:	ret
  410090:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  410094:	mov	w9, #0x6667                	// #26215
  410098:	add	x0, x0, #0x24b
  41009c:	movk	w9, #0x6666, lsl #16
  4100a0:	mov	w10, #0xa                   	// #10
  4100a4:	smull	x11, w8, w9
  4100a8:	lsr	x13, x11, #63
  4100ac:	asr	x11, x11, #34
  4100b0:	neg	w12, w8
  4100b4:	add	w11, w11, w13
  4100b8:	madd	w12, w11, w10, w12
  4100bc:	add	w8, w8, #0x9
  4100c0:	add	w12, w12, #0x30
  4100c4:	cmp	w8, #0x12
  4100c8:	strb	w12, [x0], #-1
  4100cc:	mov	w8, w11
  4100d0:	b.hi	4100a4 <printf@plt+0xe954>  // b.pmore
  4100d4:	mov	w8, #0x2d                  	// #45
  4100d8:	strb	w8, [x0]
  4100dc:	ret
  4100e0:	mov	w8, w0
  4100e4:	adrp	x0, 431000 <stderr@@GLIBC_2.17+0x3260>
  4100e8:	mov	w9, #0xcccd                	// #52429
  4100ec:	add	x0, x0, #0x261
  4100f0:	movk	w9, #0xcccc, lsl #16
  4100f4:	mov	w10, #0xa                   	// #10
  4100f8:	umull	x11, w8, w9
  4100fc:	lsr	x11, x11, #35
  410100:	msub	w12, w11, w10, w8
  410104:	orr	w12, w12, #0x30
  410108:	cmp	w8, #0x9
  41010c:	strb	w12, [x0, #-1]!
  410110:	mov	w8, w11
  410114:	b.hi	4100f8 <printf@plt+0xe9a8>  // b.pmore
  410118:	ret
  41011c:	sub	sp, sp, #0x30
  410120:	stp	x29, x30, [sp, #16]
  410124:	stp	x20, x19, [sp, #32]
  410128:	add	x29, sp, #0x10
  41012c:	sub	x1, x0, #0x1
  410130:	ldrb	w8, [x1, #1]!
  410134:	cmp	x8, #0x20
  410138:	b.eq	410130 <printf@plt+0xe9e0>  // b.none
  41013c:	adrp	x9, 430000 <stderr@@GLIBC_2.17+0x2260>
  410140:	add	x9, x9, #0x9d4
  410144:	ldrb	w10, [x9, x8]
  410148:	cbz	w10, 4101c4 <printf@plt+0xea74>
  41014c:	mov	w19, wzr
  410150:	mov	w10, #0xa                   	// #10
  410154:	ldrb	w11, [x1, #1]!
  410158:	mul	w13, w19, w10
  41015c:	add	w8, w13, w8, uxtb
  410160:	sub	w19, w8, #0x30
  410164:	ldrb	w12, [x9, x11]
  410168:	mov	w8, w11
  41016c:	cbnz	w12, 410154 <printf@plt+0xea04>
  410170:	cmp	w8, #0x20
  410174:	mov	w20, wzr
  410178:	b.hi	410280 <printf@plt+0xeb30>  // b.pmore
  41017c:	mov	w9, #0x1                   	// #1
  410180:	mov	x10, #0x401                 	// #1025
  410184:	lsl	x9, x9, x8
  410188:	movk	x10, #0x1, lsl #32
  41018c:	tst	x9, x10
  410190:	b.eq	410280 <printf@plt+0xeb30>  // b.none
  410194:	and	w9, w8, #0xff
  410198:	cmp	w9, #0x20
  41019c:	b.ne	4101a8 <printf@plt+0xea58>  // b.any
  4101a0:	ldrb	w8, [x1, #1]!
  4101a4:	b	410194 <printf@plt+0xea44>
  4101a8:	cbz	w9, 4101b4 <printf@plt+0xea64>
  4101ac:	cmp	w9, #0xa
  4101b0:	b.ne	4101cc <printf@plt+0xea7c>  // b.any
  4101b4:	mov	w0, w19
  4101b8:	bl	411600 <_ZdlPvm@@Base+0x12a4>
  4101bc:	mov	w20, #0x1                   	// #1
  4101c0:	b	410280 <printf@plt+0xeb30>
  4101c4:	mov	w20, wzr
  4101c8:	b	410280 <printf@plt+0xeb30>
  4101cc:	mov	x10, #0x401                 	// #1025
  4101d0:	mov	w9, #0x1                   	// #1
  4101d4:	movk	x10, #0x1, lsl #32
  4101d8:	mov	x20, x1
  4101dc:	and	w11, w8, #0xff
  4101e0:	cmp	w11, #0x20
  4101e4:	b.hi	4101f8 <printf@plt+0xeaa8>  // b.pmore
  4101e8:	and	x8, x8, #0xff
  4101ec:	lsl	x8, x9, x8
  4101f0:	tst	x8, x10
  4101f4:	b.ne	410208 <printf@plt+0xeab8>  // b.any
  4101f8:	cmp	w11, #0x5c
  4101fc:	b.eq	410208 <printf@plt+0xeab8>  // b.none
  410200:	ldrb	w8, [x20, #1]!
  410204:	b	4101dc <printf@plt+0xea8c>
  410208:	sub	w2, w20, w1
  41020c:	mov	x0, sp
  410210:	bl	410ae0 <_ZdlPvm@@Base+0x784>
  410214:	ldrb	w8, [x20]
  410218:	cmp	w8, #0x20
  41021c:	b.ne	410228 <printf@plt+0xead8>  // b.any
  410220:	add	x20, x20, #0x1
  410224:	b	410214 <printf@plt+0xeac4>
  410228:	cbz	w8, 410234 <printf@plt+0xeae4>
  41022c:	cmp	w8, #0xa
  410230:	b.ne	410274 <printf@plt+0xeb24>  // b.any
  410234:	ldp	w8, w9, [sp, #8]
  410238:	cmp	w8, w9
  41023c:	b.lt	41024c <printf@plt+0xeafc>  // b.tstop
  410240:	mov	x0, sp
  410244:	bl	410e48 <_ZdlPvm@@Base+0xaec>
  410248:	ldr	w8, [sp, #8]
  41024c:	ldr	x9, [sp]
  410250:	add	w10, w8, #0x1
  410254:	str	w10, [sp, #8]
  410258:	strb	wzr, [x9, w8, sxtw]
  41025c:	ldr	x0, [sp]
  410260:	bl	4115bc <_ZdlPvm@@Base+0x1260>
  410264:	mov	w0, w19
  410268:	bl	411600 <_ZdlPvm@@Base+0x12a4>
  41026c:	mov	w20, #0x1                   	// #1
  410270:	b	410278 <printf@plt+0xeb28>
  410274:	mov	w20, wzr
  410278:	mov	x0, sp
  41027c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  410280:	mov	w0, w20
  410284:	ldp	x20, x19, [sp, #32]
  410288:	ldp	x29, x30, [sp, #16]
  41028c:	add	sp, sp, #0x30
  410290:	ret
  410294:	mov	x19, x0
  410298:	mov	x0, sp
  41029c:	bl	410c78 <_ZdlPvm@@Base+0x91c>
  4102a0:	mov	x0, x19
  4102a4:	bl	4016f0 <_Unwind_Resume@plt>
  4102a8:	ret

00000000004102ac <_Znwm@@Base>:
  4102ac:	stp	x29, x30, [sp, #-32]!
  4102b0:	str	x19, [sp, #16]
  4102b4:	mov	x29, sp
  4102b8:	and	x8, x0, #0xffffffff
  4102bc:	cmp	x0, #0x0
  4102c0:	csinc	x0, x8, xzr, ne  // ne = any
  4102c4:	bl	401670 <malloc@plt>
  4102c8:	cbz	x0, 4102d8 <_Znwm@@Base+0x2c>
  4102cc:	ldr	x19, [sp, #16]
  4102d0:	ldp	x29, x30, [sp], #32
  4102d4:	ret
  4102d8:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  4102dc:	ldr	x19, [x8, #664]
  4102e0:	cbz	x19, 410310 <_Znwm@@Base+0x64>
  4102e4:	mov	x0, x19
  4102e8:	bl	401450 <strlen@plt>
  4102ec:	mov	x2, x0
  4102f0:	mov	w0, #0x2                   	// #2
  4102f4:	mov	x1, x19
  4102f8:	bl	401660 <write@plt>
  4102fc:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  410300:	add	x1, x1, #0x5fa
  410304:	mov	w0, #0x2                   	// #2
  410308:	mov	w2, #0x2                   	// #2
  41030c:	bl	401660 <write@plt>
  410310:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  410314:	add	x0, x0, #0x8d3
  410318:	bl	410324 <_Znwm@@Base+0x78>
  41031c:	mov	w0, #0xffffffff            	// #-1
  410320:	bl	401500 <_exit@plt>
  410324:	stp	x29, x30, [sp, #-32]!
  410328:	str	x19, [sp, #16]
  41032c:	mov	x29, sp
  410330:	mov	x19, x0
  410334:	bl	401450 <strlen@plt>
  410338:	mov	x1, x19
  41033c:	ldr	x19, [sp, #16]
  410340:	mov	x2, x0
  410344:	mov	w0, #0x2                   	// #2
  410348:	ldp	x29, x30, [sp], #32
  41034c:	b	401660 <write@plt>

0000000000410350 <_ZdlPv@@Base>:
  410350:	cbz	x0, 410358 <_ZdlPv@@Base+0x8>
  410354:	b	4014d0 <free@plt>
  410358:	ret

000000000041035c <_ZdlPvm@@Base>:
  41035c:	cbz	x0, 410364 <_ZdlPvm@@Base+0x8>
  410360:	b	4014d0 <free@plt>
  410364:	ret
  410368:	stp	x29, x30, [sp, #-32]!
  41036c:	str	x19, [sp, #16]
  410370:	mov	x29, sp
  410374:	mov	x19, x0
  410378:	cbnz	x0, 41038c <_ZdlPvm@@Base+0x30>
  41037c:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  410380:	add	x1, x1, #0x8e2
  410384:	mov	w0, #0x1b                  	// #27
  410388:	bl	40ebbc <printf@plt+0xd46c>
  41038c:	ldrb	w9, [x19]
  410390:	cbz	w9, 4103c4 <_ZdlPvm@@Base+0x68>
  410394:	mov	x0, xzr
  410398:	add	x8, x19, #0x1
  41039c:	lsl	x10, x0, #4
  4103a0:	add	x10, x10, w9, uxtb
  4103a4:	ldrb	w9, [x8], #1
  4103a8:	and	x11, x10, #0xf0000000
  4103ac:	and	x12, x10, #0xffffffff0fffffff
  4103b0:	eor	x11, x12, x11, lsr #24
  4103b4:	tst	x10, #0xf0000000
  4103b8:	csel	x0, x10, x11, eq  // eq = none
  4103bc:	cbnz	w9, 41039c <_ZdlPvm@@Base+0x40>
  4103c0:	b	4103c8 <_ZdlPvm@@Base+0x6c>
  4103c4:	mov	x0, xzr
  4103c8:	ldr	x19, [sp, #16]
  4103cc:	ldp	x29, x30, [sp], #32
  4103d0:	ret
  4103d4:	stp	x29, x30, [sp, #-48]!
  4103d8:	stp	x22, x21, [sp, #16]
  4103dc:	stp	x20, x19, [sp, #32]
  4103e0:	mov	x29, sp
  4103e4:	cmp	w0, #0x65
  4103e8:	b.cs	4103f4 <_ZdlPvm@@Base+0x98>  // b.hs, b.nlast
  4103ec:	mov	w0, #0x65                  	// #101
  4103f0:	b	410438 <_ZdlPvm@@Base+0xdc>
  4103f4:	adrp	x22, 418000 <_ZdlPvm@@Base+0x7ca4>
  4103f8:	adrp	x20, 418000 <_ZdlPvm@@Base+0x7ca4>
  4103fc:	adrp	x21, 431000 <stderr@@GLIBC_2.17+0x3260>
  410400:	mov	w19, w0
  410404:	mov	w0, #0x65                  	// #101
  410408:	add	x22, x22, #0x918
  41040c:	add	x20, x20, #0x8ff
  410410:	add	x21, x21, #0x1e0
  410414:	cbnz	w0, 41042c <_ZdlPvm@@Base+0xd0>
  410418:	mov	x0, x20
  41041c:	mov	x1, x21
  410420:	mov	x2, x21
  410424:	mov	x3, x21
  410428:	bl	40f1b4 <printf@plt+0xda64>
  41042c:	ldr	w0, [x22], #4
  410430:	cmp	w0, w19
  410434:	b.ls	410414 <_ZdlPvm@@Base+0xb8>  // b.plast
  410438:	ldp	x20, x19, [sp, #32]
  41043c:	ldp	x22, x21, [sp, #16]
  410440:	ldp	x29, x30, [sp], #48
  410444:	ret
  410448:	stp	x29, x30, [sp, #-80]!
  41044c:	stp	x26, x25, [sp, #16]
  410450:	stp	x24, x23, [sp, #32]
  410454:	stp	x22, x21, [sp, #48]
  410458:	stp	x20, x19, [sp, #64]
  41045c:	mov	x29, sp
  410460:	mov	w22, w4
  410464:	mov	x20, x2
  410468:	mov	x23, x1
  41046c:	mov	x19, x0
  410470:	cbz	w3, 41048c <_ZdlPvm@@Base+0x130>
  410474:	adrp	x0, 418000 <_ZdlPvm@@Base+0x7ca4>
  410478:	add	x0, x0, #0x96c
  41047c:	bl	4016b0 <getenv@plt>
  410480:	mov	x21, x0
  410484:	cbnz	x23, 410494 <_ZdlPvm@@Base+0x138>
  410488:	b	4104bc <_ZdlPvm@@Base+0x160>
  41048c:	mov	x21, xzr
  410490:	cbz	x23, 4104bc <_ZdlPvm@@Base+0x160>
  410494:	mov	x0, x23
  410498:	bl	4016b0 <getenv@plt>
  41049c:	mov	x23, x0
  4104a0:	cbz	x0, 4104bc <_ZdlPvm@@Base+0x160>
  4104a4:	ldrb	w8, [x23]
  4104a8:	cbz	w8, 4104cc <_ZdlPvm@@Base+0x170>
  4104ac:	mov	x0, x23
  4104b0:	bl	401450 <strlen@plt>
  4104b4:	add	x25, x0, #0x1
  4104b8:	b	4104d0 <_ZdlPvm@@Base+0x174>
  4104bc:	mov	w24, wzr
  4104c0:	mov	x25, xzr
  4104c4:	cbnz	x21, 4104d8 <_ZdlPvm@@Base+0x17c>
  4104c8:	b	4104f4 <_ZdlPvm@@Base+0x198>
  4104cc:	mov	x25, xzr
  4104d0:	mov	w24, #0x1                   	// #1
  4104d4:	cbz	x21, 4104f4 <_ZdlPvm@@Base+0x198>
  4104d8:	ldrb	w8, [x21]
  4104dc:	cbz	w8, 4104f4 <_ZdlPvm@@Base+0x198>
  4104e0:	mov	x0, x21
  4104e4:	bl	401450 <strlen@plt>
  4104e8:	add	x26, x0, #0x1
  4104ec:	cbnz	x20, 4104fc <_ZdlPvm@@Base+0x1a0>
  4104f0:	b	410510 <_ZdlPvm@@Base+0x1b4>
  4104f4:	mov	x26, xzr
  4104f8:	cbz	x20, 410510 <_ZdlPvm@@Base+0x1b4>
  4104fc:	ldrb	w8, [x20]
  410500:	cbz	w8, 410510 <_ZdlPvm@@Base+0x1b4>
  410504:	mov	x0, x20
  410508:	bl	401450 <strlen@plt>
  41050c:	b	410514 <_ZdlPvm@@Base+0x1b8>
  410510:	mov	x0, xzr
  410514:	cmp	w22, #0x0
  410518:	mov	w8, #0x3                   	// #3
  41051c:	csinc	x8, x8, xzr, ne  // ne = any
  410520:	add	x8, x8, x25
  410524:	add	x8, x8, x26
  410528:	add	x0, x8, x0
  41052c:	bl	401400 <_Znam@plt>
  410530:	str	x0, [x19]
  410534:	strb	wzr, [x0]
  410538:	cbz	w24, 410560 <_ZdlPvm@@Base+0x204>
  41053c:	ldrb	w8, [x23]
  410540:	cbz	w8, 410560 <_ZdlPvm@@Base+0x204>
  410544:	mov	x1, x23
  410548:	bl	401740 <strcat@plt>
  41054c:	ldr	x23, [x19]
  410550:	mov	x0, x23
  410554:	bl	401450 <strlen@plt>
  410558:	mov	w8, #0x3a                  	// #58
  41055c:	strh	w8, [x23, x0]
  410560:	cbz	w22, 41058c <_ZdlPvm@@Base+0x230>
  410564:	ldr	x22, [x19]
  410568:	mov	x0, x22
  41056c:	bl	401450 <strlen@plt>
  410570:	mov	w8, #0x2e                  	// #46
  410574:	strh	w8, [x22, x0]
  410578:	ldr	x22, [x19]
  41057c:	mov	x0, x22
  410580:	bl	401450 <strlen@plt>
  410584:	mov	w8, #0x3a                  	// #58
  410588:	strh	w8, [x22, x0]
  41058c:	cbz	x21, 4105b8 <_ZdlPvm@@Base+0x25c>
  410590:	ldrb	w8, [x21]
  410594:	cbz	w8, 4105b8 <_ZdlPvm@@Base+0x25c>
  410598:	ldr	x0, [x19]
  41059c:	mov	x1, x21
  4105a0:	bl	401740 <strcat@plt>
  4105a4:	ldr	x21, [x19]
  4105a8:	mov	x0, x21
  4105ac:	bl	401450 <strlen@plt>
  4105b0:	mov	w8, #0x3a                  	// #58
  4105b4:	strh	w8, [x21, x0]
  4105b8:	cbz	x20, 4105d0 <_ZdlPvm@@Base+0x274>
  4105bc:	ldrb	w8, [x20]
  4105c0:	cbz	w8, 4105d0 <_ZdlPvm@@Base+0x274>
  4105c4:	ldr	x0, [x19]
  4105c8:	mov	x1, x20
  4105cc:	bl	401740 <strcat@plt>
  4105d0:	ldr	x0, [x19]
  4105d4:	bl	401450 <strlen@plt>
  4105d8:	str	w0, [x19, #8]
  4105dc:	ldp	x20, x19, [sp, #64]
  4105e0:	ldp	x22, x21, [sp, #48]
  4105e4:	ldp	x24, x23, [sp, #32]
  4105e8:	ldp	x26, x25, [sp, #16]
  4105ec:	ldp	x29, x30, [sp], #80
  4105f0:	ret
  4105f4:	ldr	x0, [x0]
  4105f8:	cbz	x0, 410600 <_ZdlPvm@@Base+0x2a4>
  4105fc:	b	401620 <_ZdaPv@plt>
  410600:	ret
  410604:	stp	x29, x30, [sp, #-80]!
  410608:	str	x25, [sp, #16]
  41060c:	stp	x24, x23, [sp, #32]
  410610:	stp	x22, x21, [sp, #48]
  410614:	stp	x20, x19, [sp, #64]
  410618:	mov	x29, sp
  41061c:	ldr	x19, [x0]
  410620:	mov	x24, x0
  410624:	mov	x20, x1
  410628:	mov	x0, x19
  41062c:	bl	401450 <strlen@plt>
  410630:	mov	x22, x0
  410634:	mov	x0, x20
  410638:	bl	401450 <strlen@plt>
  41063c:	mov	x21, x0
  410640:	add	w8, w22, w21
  410644:	add	w0, w8, #0x2
  410648:	bl	401400 <_Znam@plt>
  41064c:	ldr	w23, [x24, #8]
  410650:	str	x0, [x24]
  410654:	mov	x1, x19
  410658:	mov	x25, x0
  41065c:	sub	w24, w22, w23
  410660:	mov	x2, x24
  410664:	bl	401420 <memcpy@plt>
  410668:	add	x24, x25, x24
  41066c:	cbz	w23, 4106a8 <_ZdlPvm@@Base+0x34c>
  410670:	and	x2, x21, #0xffffffff
  410674:	mov	x0, x24
  410678:	mov	x1, x20
  41067c:	bl	401420 <memcpy@plt>
  410680:	add	x20, x24, w21, uxtw
  410684:	mov	w8, #0x3a                  	// #58
  410688:	add	x9, x19, w22, uxtw
  41068c:	strb	w8, [x20], #1
  410690:	sub	x1, x9, x23
  410694:	mov	x0, x20
  410698:	mov	x2, x23
  41069c:	bl	401420 <memcpy@plt>
  4106a0:	add	x8, x20, x23
  4106a4:	b	4106c4 <_ZdlPvm@@Base+0x368>
  4106a8:	mov	w8, #0x3a                  	// #58
  4106ac:	strb	w8, [x24], #1
  4106b0:	and	x2, x21, #0xffffffff
  4106b4:	mov	x0, x24
  4106b8:	mov	x1, x20
  4106bc:	bl	401420 <memcpy@plt>
  4106c0:	add	x8, x24, w21, uxtw
  4106c4:	strb	wzr, [x8]
  4106c8:	cbz	x19, 4106e8 <_ZdlPvm@@Base+0x38c>
  4106cc:	mov	x0, x19
  4106d0:	ldp	x20, x19, [sp, #64]
  4106d4:	ldp	x22, x21, [sp, #48]
  4106d8:	ldp	x24, x23, [sp, #32]
  4106dc:	ldr	x25, [sp, #16]
  4106e0:	ldp	x29, x30, [sp], #80
  4106e4:	b	401620 <_ZdaPv@plt>
  4106e8:	ldp	x20, x19, [sp, #64]
  4106ec:	ldp	x22, x21, [sp, #48]
  4106f0:	ldp	x24, x23, [sp, #32]
  4106f4:	ldr	x25, [sp, #16]
  4106f8:	ldp	x29, x30, [sp], #80
  4106fc:	ret
  410700:	sub	sp, sp, #0x70
  410704:	stp	x29, x30, [sp, #16]
  410708:	stp	x28, x27, [sp, #32]
  41070c:	stp	x26, x25, [sp, #48]
  410710:	stp	x24, x23, [sp, #64]
  410714:	stp	x22, x21, [sp, #80]
  410718:	stp	x20, x19, [sp, #96]
  41071c:	add	x29, sp, #0x10
  410720:	mov	x19, x2
  410724:	mov	x20, x1
  410728:	mov	x21, x0
  41072c:	cbnz	x1, 410740 <_ZdlPvm@@Base+0x3e4>
  410730:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  410734:	add	x1, x1, #0x971
  410738:	mov	w0, #0x61                  	// #97
  41073c:	bl	40ebbc <printf@plt+0xd46c>
  410740:	ldrb	w8, [x20]
  410744:	cmp	w8, #0x2f
  410748:	b.eq	410844 <_ZdlPvm@@Base+0x4e8>  // b.none
  41074c:	ldr	x23, [x21]
  410750:	ldrb	w8, [x23]
  410754:	cbz	w8, 410844 <_ZdlPvm@@Base+0x4e8>
  410758:	mov	x0, x20
  41075c:	str	x19, [sp, #8]
  410760:	bl	401450 <strlen@plt>
  410764:	and	x8, x0, #0xffffffff
  410768:	mov	x27, #0x1                   	// #1
  41076c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x1ca4>
  410770:	movk	x27, #0x8000, lsl #32
  410774:	mov	w28, #0x2f                  	// #47
  410778:	add	x19, x8, #0x1
  41077c:	add	x21, x21, #0xec2
  410780:	mov	w1, #0x3a                  	// #58
  410784:	mov	x0, x23
  410788:	bl	4014f0 <strchr@plt>
  41078c:	mov	x22, x0
  410790:	cbnz	x0, 4107a0 <_ZdlPvm@@Base+0x444>
  410794:	mov	x0, x23
  410798:	bl	401450 <strlen@plt>
  41079c:	add	x22, x23, x0
  4107a0:	subs	x24, x22, x23
  4107a4:	b.ls	4107cc <_ZdlPvm@@Base+0x470>  // b.plast
  4107a8:	ldurb	w8, [x22, #-1]
  4107ac:	mov	w9, #0x1                   	// #1
  4107b0:	cmp	x8, #0x3f
  4107b4:	lsl	x8, x9, x8
  4107b8:	cset	w9, hi  // hi = pmore
  4107bc:	tst	x8, x27
  4107c0:	cset	w8, eq  // eq = none
  4107c4:	orr	w26, w9, w8
  4107c8:	b	4107d0 <_ZdlPvm@@Base+0x474>
  4107cc:	mov	w26, wzr
  4107d0:	add	x8, x19, x24
  4107d4:	add	x0, x8, x26
  4107d8:	bl	401400 <_Znam@plt>
  4107dc:	mov	x1, x23
  4107e0:	mov	x2, x24
  4107e4:	mov	x25, x0
  4107e8:	bl	401420 <memcpy@plt>
  4107ec:	cbz	w26, 4107f4 <_ZdlPvm@@Base+0x498>
  4107f0:	strb	w28, [x25, x24]
  4107f4:	add	x8, x25, x24
  4107f8:	add	x0, x8, x26
  4107fc:	mov	x1, x20
  410800:	bl	401520 <strcpy@plt>
  410804:	mov	x0, x25
  410808:	bl	411588 <_ZdlPvm@@Base+0x122c>
  41080c:	mov	x24, x0
  410810:	mov	x0, x25
  410814:	bl	401620 <_ZdaPv@plt>
  410818:	mov	x0, x24
  41081c:	mov	x1, x21
  410820:	bl	401640 <fopen@plt>
  410824:	cbnz	x0, 410870 <_ZdlPvm@@Base+0x514>
  410828:	mov	x0, x24
  41082c:	bl	4014d0 <free@plt>
  410830:	ldrb	w8, [x22], #1
  410834:	mov	x23, x22
  410838:	cbnz	w8, 410780 <_ZdlPvm@@Base+0x424>
  41083c:	mov	x23, xzr
  410840:	b	41088c <_ZdlPvm@@Base+0x530>
  410844:	adrp	x1, 412000 <_ZdlPvm@@Base+0x1ca4>
  410848:	add	x1, x1, #0xec2
  41084c:	mov	x0, x20
  410850:	bl	401640 <fopen@plt>
  410854:	mov	x23, x0
  410858:	cbz	x0, 41088c <_ZdlPvm@@Base+0x530>
  41085c:	cbz	x19, 41088c <_ZdlPvm@@Base+0x530>
  410860:	mov	x0, x20
  410864:	bl	411588 <_ZdlPvm@@Base+0x122c>
  410868:	str	x0, [x19]
  41086c:	b	41088c <_ZdlPvm@@Base+0x530>
  410870:	ldr	x8, [sp, #8]
  410874:	mov	x23, x0
  410878:	cbz	x8, 410884 <_ZdlPvm@@Base+0x528>
  41087c:	str	x24, [x8]
  410880:	b	41088c <_ZdlPvm@@Base+0x530>
  410884:	mov	x0, x24
  410888:	bl	4014d0 <free@plt>
  41088c:	mov	x0, x23
  410890:	ldp	x20, x19, [sp, #96]
  410894:	ldp	x22, x21, [sp, #80]
  410898:	ldp	x24, x23, [sp, #64]
  41089c:	ldp	x26, x25, [sp, #48]
  4108a0:	ldp	x28, x27, [sp, #32]
  4108a4:	ldp	x29, x30, [sp, #16]
  4108a8:	add	sp, sp, #0x70
  4108ac:	ret
  4108b0:	stp	x29, x30, [sp, #-96]!
  4108b4:	stp	x28, x27, [sp, #16]
  4108b8:	stp	x26, x25, [sp, #32]
  4108bc:	stp	x24, x23, [sp, #48]
  4108c0:	stp	x22, x21, [sp, #64]
  4108c4:	stp	x20, x19, [sp, #80]
  4108c8:	mov	x29, sp
  4108cc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x1ca4>
  4108d0:	add	x8, x8, #0xec2
  4108d4:	cmp	x3, #0x0
  4108d8:	csel	x21, x8, x3, eq  // eq = none
  4108dc:	mov	x20, x1
  4108e0:	mov	x22, x0
  4108e4:	mov	w1, #0x72                  	// #114
  4108e8:	mov	x0, x21
  4108ec:	mov	x19, x2
  4108f0:	bl	4014f0 <strchr@plt>
  4108f4:	mov	x23, x0
  4108f8:	cbz	x20, 410a28 <_ZdlPvm@@Base+0x6cc>
  4108fc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x2ca4>
  410900:	add	x1, x1, #0x230
  410904:	mov	x0, x20
  410908:	bl	401650 <strcmp@plt>
  41090c:	cbz	w0, 410a28 <_ZdlPvm@@Base+0x6cc>
  410910:	cbz	x23, 410a88 <_ZdlPvm@@Base+0x72c>
  410914:	ldrb	w8, [x20]
  410918:	cmp	w8, #0x2f
  41091c:	b.eq	410a88 <_ZdlPvm@@Base+0x72c>  // b.none
  410920:	ldr	x23, [x22]
  410924:	ldrb	w8, [x23]
  410928:	cbz	w8, 410a88 <_ZdlPvm@@Base+0x72c>
  41092c:	mov	x0, x20
  410930:	bl	401450 <strlen@plt>
  410934:	and	x8, x0, #0xffffffff
  410938:	add	x28, x8, #0x1
  41093c:	mov	w26, #0x2f                  	// #47
  410940:	mov	w1, #0x3a                  	// #58
  410944:	mov	x0, x23
  410948:	bl	4014f0 <strchr@plt>
  41094c:	mov	x22, x0
  410950:	cbnz	x0, 410960 <_ZdlPvm@@Base+0x604>
  410954:	mov	x0, x23
  410958:	bl	401450 <strlen@plt>
  41095c:	add	x22, x23, x0
  410960:	subs	x24, x22, x23
  410964:	b.ls	410994 <_ZdlPvm@@Base+0x638>  // b.plast
  410968:	ldurb	w8, [x22, #-1]
  41096c:	mov	w9, #0x1                   	// #1
  410970:	mov	x10, #0x1                   	// #1
  410974:	movk	x10, #0x8000, lsl #32
  410978:	cmp	x8, #0x3f
  41097c:	lsl	x8, x9, x8
  410980:	cset	w9, hi  // hi = pmore
  410984:	tst	x8, x10
  410988:	cset	w8, eq  // eq = none
  41098c:	orr	w27, w9, w8
  410990:	b	410998 <_ZdlPvm@@Base+0x63c>
  410994:	mov	w27, wzr
  410998:	add	x8, x28, x24
  41099c:	add	x0, x8, x27
  4109a0:	bl	401400 <_Znam@plt>
  4109a4:	mov	x1, x23
  4109a8:	mov	x2, x24
  4109ac:	mov	x25, x0
  4109b0:	bl	401420 <memcpy@plt>
  4109b4:	cbz	w27, 4109bc <_ZdlPvm@@Base+0x660>
  4109b8:	strb	w26, [x25, x24]
  4109bc:	add	x8, x25, x24
  4109c0:	add	x0, x8, x27
  4109c4:	mov	x1, x20
  4109c8:	bl	401520 <strcpy@plt>
  4109cc:	mov	x0, x25
  4109d0:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4109d4:	mov	x24, x0
  4109d8:	mov	x0, x25
  4109dc:	bl	401620 <_ZdaPv@plt>
  4109e0:	mov	x0, x24
  4109e4:	mov	x1, x21
  4109e8:	bl	401640 <fopen@plt>
  4109ec:	cbnz	x0, 410ab0 <_ZdlPvm@@Base+0x754>
  4109f0:	bl	401630 <__errno_location@plt>
  4109f4:	ldr	w27, [x0]
  4109f8:	mov	x25, x0
  4109fc:	mov	x0, x24
  410a00:	bl	4014d0 <free@plt>
  410a04:	cmp	w27, #0x2
  410a08:	b.ne	410ac0 <_ZdlPvm@@Base+0x764>  // b.any
  410a0c:	ldrb	w8, [x22], #1
  410a10:	mov	x23, x22
  410a14:	cbnz	w8, 410940 <_ZdlPvm@@Base+0x5e4>
  410a18:	mov	x23, xzr
  410a1c:	mov	w8, #0x2                   	// #2
  410a20:	str	w8, [x25]
  410a24:	b	410a68 <_ZdlPvm@@Base+0x70c>
  410a28:	cbz	x19, 410a4c <_ZdlPvm@@Base+0x6f0>
  410a2c:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  410a30:	adrp	x9, 418000 <_ZdlPvm@@Base+0x7ca4>
  410a34:	add	x8, x8, #0x998
  410a38:	add	x9, x9, #0x992
  410a3c:	cmp	x23, #0x0
  410a40:	csel	x0, x9, x8, ne  // ne = any
  410a44:	bl	411588 <_ZdlPvm@@Base+0x122c>
  410a48:	str	x0, [x19]
  410a4c:	adrp	x8, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a50:	adrp	x9, 42d000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  410a54:	add	x8, x8, #0xd90
  410a58:	add	x9, x9, #0xd98
  410a5c:	cmp	x23, #0x0
  410a60:	csel	x8, x8, x9, ne  // ne = any
  410a64:	ldr	x23, [x8]
  410a68:	mov	x0, x23
  410a6c:	ldp	x20, x19, [sp, #80]
  410a70:	ldp	x22, x21, [sp, #64]
  410a74:	ldp	x24, x23, [sp, #48]
  410a78:	ldp	x26, x25, [sp, #32]
  410a7c:	ldp	x28, x27, [sp, #16]
  410a80:	ldp	x29, x30, [sp], #96
  410a84:	ret
  410a88:	mov	x0, x20
  410a8c:	mov	x1, x21
  410a90:	bl	401640 <fopen@plt>
  410a94:	mov	x23, x0
  410a98:	cbz	x0, 410a68 <_ZdlPvm@@Base+0x70c>
  410a9c:	cbz	x19, 410a68 <_ZdlPvm@@Base+0x70c>
  410aa0:	mov	x0, x20
  410aa4:	bl	411588 <_ZdlPvm@@Base+0x122c>
  410aa8:	str	x0, [x19]
  410aac:	b	410a68 <_ZdlPvm@@Base+0x70c>
  410ab0:	mov	x23, x0
  410ab4:	cbz	x19, 410acc <_ZdlPvm@@Base+0x770>
  410ab8:	str	x24, [x19]
  410abc:	b	410a68 <_ZdlPvm@@Base+0x70c>
  410ac0:	mov	x23, xzr
  410ac4:	str	w27, [x25]
  410ac8:	b	410a68 <_ZdlPvm@@Base+0x70c>
  410acc:	mov	x0, x24
  410ad0:	bl	4014d0 <free@plt>
  410ad4:	b	410a68 <_ZdlPvm@@Base+0x70c>
  410ad8:	stp	xzr, xzr, [x0]
  410adc:	ret
  410ae0:	stp	x29, x30, [sp, #-48]!
  410ae4:	str	x21, [sp, #16]
  410ae8:	stp	x20, x19, [sp, #32]
  410aec:	mov	x29, sp
  410af0:	mov	w21, w2
  410af4:	mov	x20, x1
  410af8:	mov	x19, x0
  410afc:	str	w2, [x0, #8]
  410b00:	tbnz	w2, #31, 410b20 <_ZdlPvm@@Base+0x7c4>
  410b04:	cbnz	w21, 410b30 <_ZdlPvm@@Base+0x7d4>
  410b08:	str	wzr, [x19, #12]
  410b0c:	str	xzr, [x19]
  410b10:	ldp	x20, x19, [sp, #32]
  410b14:	ldr	x21, [sp, #16]
  410b18:	ldp	x29, x30, [sp], #48
  410b1c:	ret
  410b20:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  410b24:	add	x1, x1, #0x9a8
  410b28:	mov	w0, #0x57                  	// #87
  410b2c:	bl	40ebbc <printf@plt+0xd46c>
  410b30:	lsl	w8, w21, #1
  410b34:	sxtw	x0, w8
  410b38:	str	w8, [x19, #12]
  410b3c:	bl	401400 <_Znam@plt>
  410b40:	str	x0, [x19]
  410b44:	sxtw	x2, w21
  410b48:	mov	x1, x20
  410b4c:	ldp	x20, x19, [sp, #32]
  410b50:	ldr	x21, [sp, #16]
  410b54:	ldp	x29, x30, [sp], #48
  410b58:	b	401420 <memcpy@plt>
  410b5c:	stp	x29, x30, [sp, #-48]!
  410b60:	str	x21, [sp, #16]
  410b64:	stp	x20, x19, [sp, #32]
  410b68:	mov	x29, sp
  410b6c:	mov	x19, x0
  410b70:	cbz	x1, 410bb8 <_ZdlPvm@@Base+0x85c>
  410b74:	mov	x0, x1
  410b78:	mov	x20, x1
  410b7c:	bl	401450 <strlen@plt>
  410b80:	mov	x21, x0
  410b84:	str	w21, [x19, #8]
  410b88:	cbz	w21, 410bc0 <_ZdlPvm@@Base+0x864>
  410b8c:	lsl	w8, w21, #1
  410b90:	sxtw	x0, w8
  410b94:	str	w8, [x19, #12]
  410b98:	bl	401400 <_Znam@plt>
  410b9c:	str	x0, [x19]
  410ba0:	sxtw	x2, w21
  410ba4:	mov	x1, x20
  410ba8:	ldp	x20, x19, [sp, #32]
  410bac:	ldr	x21, [sp, #16]
  410bb0:	ldp	x29, x30, [sp], #48
  410bb4:	b	401420 <memcpy@plt>
  410bb8:	str	xzr, [x19, #8]
  410bbc:	b	410bc4 <_ZdlPvm@@Base+0x868>
  410bc0:	str	wzr, [x19, #12]
  410bc4:	str	xzr, [x19]
  410bc8:	ldp	x20, x19, [sp, #32]
  410bcc:	ldr	x21, [sp, #16]
  410bd0:	ldp	x29, x30, [sp], #48
  410bd4:	ret
  410bd8:	stp	x29, x30, [sp, #-32]!
  410bdc:	stp	x20, x19, [sp, #16]
  410be0:	mov	x29, sp
  410be4:	adrp	x8, 418000 <_ZdlPvm@@Base+0x7ca4>
  410be8:	ldr	d0, [x8, #2464]
  410bec:	mov	x20, x0
  410bf0:	mov	w19, w1
  410bf4:	str	d0, [x0, #8]
  410bf8:	mov	w0, #0x2                   	// #2
  410bfc:	bl	401400 <_Znam@plt>
  410c00:	str	x0, [x20]
  410c04:	strb	w19, [x0]
  410c08:	ldp	x20, x19, [sp, #16]
  410c0c:	ldp	x29, x30, [sp], #32
  410c10:	ret
  410c14:	stp	x29, x30, [sp, #-48]!
  410c18:	str	x21, [sp, #16]
  410c1c:	stp	x20, x19, [sp, #32]
  410c20:	mov	x29, sp
  410c24:	ldrsw	x19, [x1, #8]
  410c28:	mov	x20, x0
  410c2c:	str	w19, [x0, #8]
  410c30:	cbz	w19, 410c60 <_ZdlPvm@@Base+0x904>
  410c34:	lsl	x0, x19, #1
  410c38:	mov	x21, x1
  410c3c:	str	w0, [x20, #12]
  410c40:	bl	401400 <_Znam@plt>
  410c44:	str	x0, [x20]
  410c48:	ldr	x1, [x21]
  410c4c:	mov	x2, x19
  410c50:	ldp	x20, x19, [sp, #32]
  410c54:	ldr	x21, [sp, #16]
  410c58:	ldp	x29, x30, [sp], #48
  410c5c:	b	401420 <memcpy@plt>
  410c60:	str	wzr, [x20, #12]
  410c64:	str	xzr, [x20]
  410c68:	ldp	x20, x19, [sp, #32]
  410c6c:	ldr	x21, [sp, #16]
  410c70:	ldp	x29, x30, [sp], #48
  410c74:	ret
  410c78:	ldr	x0, [x0]
  410c7c:	cbz	x0, 410c84 <_ZdlPvm@@Base+0x928>
  410c80:	b	401620 <_ZdaPv@plt>
  410c84:	ret
  410c88:	stp	x29, x30, [sp, #-32]!
  410c8c:	stp	x20, x19, [sp, #16]
  410c90:	mov	x29, sp
  410c94:	mov	x19, x0
  410c98:	mov	x20, x1
  410c9c:	mov	x3, x19
  410ca0:	ldr	x0, [x0]
  410ca4:	ldr	w1, [x3, #12]!
  410ca8:	ldr	w2, [x20, #8]
  410cac:	bl	410cd8 <_ZdlPvm@@Base+0x97c>
  410cb0:	str	x0, [x19]
  410cb4:	ldrsw	x2, [x20, #8]
  410cb8:	str	w2, [x19, #8]
  410cbc:	cbz	w2, 410cc8 <_ZdlPvm@@Base+0x96c>
  410cc0:	ldr	x1, [x20]
  410cc4:	bl	401420 <memcpy@plt>
  410cc8:	mov	x0, x19
  410ccc:	ldp	x20, x19, [sp, #16]
  410cd0:	ldp	x29, x30, [sp], #32
  410cd4:	ret
  410cd8:	stp	x29, x30, [sp, #-32]!
  410cdc:	stp	x20, x19, [sp, #16]
  410ce0:	mov	x29, sp
  410ce4:	mov	x19, x3
  410ce8:	cmp	w1, w2
  410cec:	b.ge	410d18 <_ZdlPvm@@Base+0x9bc>  // b.tcont
  410cf0:	mov	w20, w2
  410cf4:	cbz	x0, 410cfc <_ZdlPvm@@Base+0x9a0>
  410cf8:	bl	401620 <_ZdaPv@plt>
  410cfc:	cbz	w20, 410d20 <_ZdlPvm@@Base+0x9c4>
  410d00:	lsl	w8, w20, #1
  410d04:	str	w8, [x19]
  410d08:	ldp	x20, x19, [sp, #16]
  410d0c:	sxtw	x0, w8
  410d10:	ldp	x29, x30, [sp], #32
  410d14:	b	401400 <_Znam@plt>
  410d18:	str	w1, [x19]
  410d1c:	b	410d28 <_ZdlPvm@@Base+0x9cc>
  410d20:	mov	x0, xzr
  410d24:	str	wzr, [x19]
  410d28:	ldp	x20, x19, [sp, #16]
  410d2c:	ldp	x29, x30, [sp], #32
  410d30:	ret
  410d34:	stp	x29, x30, [sp, #-48]!
  410d38:	str	x21, [sp, #16]
  410d3c:	stp	x20, x19, [sp, #32]
  410d40:	mov	x29, sp
  410d44:	mov	x19, x0
  410d48:	cbz	x1, 410d90 <_ZdlPvm@@Base+0xa34>
  410d4c:	mov	x0, x1
  410d50:	mov	x20, x1
  410d54:	bl	401450 <strlen@plt>
  410d58:	ldr	x8, [x19]
  410d5c:	mov	x3, x19
  410d60:	ldr	w1, [x3, #12]!
  410d64:	mov	x21, x0
  410d68:	mov	x0, x8
  410d6c:	mov	w2, w21
  410d70:	bl	410cd8 <_ZdlPvm@@Base+0x97c>
  410d74:	str	x0, [x19]
  410d78:	str	w21, [x19, #8]
  410d7c:	cbz	w21, 410da0 <_ZdlPvm@@Base+0xa44>
  410d80:	sxtw	x2, w21
  410d84:	mov	x1, x20
  410d88:	bl	401420 <memcpy@plt>
  410d8c:	b	410da0 <_ZdlPvm@@Base+0xa44>
  410d90:	ldr	x0, [x19]
  410d94:	cbz	x0, 410d9c <_ZdlPvm@@Base+0xa40>
  410d98:	bl	401620 <_ZdaPv@plt>
  410d9c:	stp	xzr, xzr, [x19]
  410da0:	mov	x0, x19
  410da4:	ldp	x20, x19, [sp, #32]
  410da8:	ldr	x21, [sp, #16]
  410dac:	ldp	x29, x30, [sp], #48
  410db0:	ret
  410db4:	stp	x29, x30, [sp, #-48]!
  410db8:	str	x21, [sp, #16]
  410dbc:	stp	x20, x19, [sp, #32]
  410dc0:	mov	x29, sp
  410dc4:	mov	x19, x0
  410dc8:	mov	x3, x19
  410dcc:	ldr	x0, [x0]
  410dd0:	ldr	w8, [x3, #12]!
  410dd4:	mov	w20, w1
  410dd8:	mov	w2, #0x1                   	// #1
  410ddc:	mov	w21, #0x1                   	// #1
  410de0:	mov	w1, w8
  410de4:	bl	410cd8 <_ZdlPvm@@Base+0x97c>
  410de8:	str	x0, [x19]
  410dec:	str	w21, [x19, #8]
  410df0:	strb	w20, [x0]
  410df4:	mov	x0, x19
  410df8:	ldp	x20, x19, [sp, #32]
  410dfc:	ldr	x21, [sp, #16]
  410e00:	ldp	x29, x30, [sp], #48
  410e04:	ret
  410e08:	stp	x29, x30, [sp, #-32]!
  410e0c:	stp	x20, x19, [sp, #16]
  410e10:	mov	x20, x0
  410e14:	ldr	x0, [x0]
  410e18:	mov	x19, x1
  410e1c:	mov	x29, sp
  410e20:	cbz	x0, 410e28 <_ZdlPvm@@Base+0xacc>
  410e24:	bl	401620 <_ZdaPv@plt>
  410e28:	ldr	x8, [x19]
  410e2c:	str	x8, [x20]
  410e30:	ldr	x8, [x19, #8]
  410e34:	str	x8, [x20, #8]
  410e38:	stp	xzr, xzr, [x19]
  410e3c:	ldp	x20, x19, [sp, #16]
  410e40:	ldp	x29, x30, [sp], #32
  410e44:	ret
  410e48:	stp	x29, x30, [sp, #-32]!
  410e4c:	str	x19, [sp, #16]
  410e50:	mov	x29, sp
  410e54:	mov	x19, x0
  410e58:	mov	x4, x19
  410e5c:	ldr	x0, [x0]
  410e60:	ldr	w1, [x4, #12]!
  410e64:	ldr	w2, [x19, #8]
  410e68:	add	w3, w2, #0x1
  410e6c:	bl	410e80 <_ZdlPvm@@Base+0xb24>
  410e70:	str	x0, [x19]
  410e74:	ldr	x19, [sp, #16]
  410e78:	ldp	x29, x30, [sp], #32
  410e7c:	ret
  410e80:	stp	x29, x30, [sp, #-48]!
  410e84:	stp	x22, x21, [sp, #16]
  410e88:	stp	x20, x19, [sp, #32]
  410e8c:	mov	x29, sp
  410e90:	mov	x21, x4
  410e94:	cmp	w1, w3
  410e98:	mov	x19, x0
  410e9c:	b.ge	410ef0 <_ZdlPvm@@Base+0xb94>  // b.tcont
  410ea0:	mov	w22, w3
  410ea4:	cbz	w3, 410ef8 <_ZdlPvm@@Base+0xb9c>
  410ea8:	lsl	w8, w22, #1
  410eac:	sxtw	x0, w8
  410eb0:	mov	w20, w2
  410eb4:	str	w8, [x21]
  410eb8:	bl	401400 <_Znam@plt>
  410ebc:	mov	x21, x0
  410ec0:	cbz	w20, 410edc <_ZdlPvm@@Base+0xb80>
  410ec4:	cmp	w20, w22
  410ec8:	b.ge	410edc <_ZdlPvm@@Base+0xb80>  // b.tcont
  410ecc:	sxtw	x2, w20
  410ed0:	mov	x0, x21
  410ed4:	mov	x1, x19
  410ed8:	bl	401420 <memcpy@plt>
  410edc:	cbz	x19, 410ee8 <_ZdlPvm@@Base+0xb8c>
  410ee0:	mov	x0, x19
  410ee4:	bl	401620 <_ZdaPv@plt>
  410ee8:	mov	x19, x21
  410eec:	b	410f0c <_ZdlPvm@@Base+0xbb0>
  410ef0:	str	w1, [x21]
  410ef4:	b	410f0c <_ZdlPvm@@Base+0xbb0>
  410ef8:	cbz	x19, 410f04 <_ZdlPvm@@Base+0xba8>
  410efc:	mov	x0, x19
  410f00:	bl	401620 <_ZdaPv@plt>
  410f04:	mov	x19, xzr
  410f08:	str	wzr, [x21]
  410f0c:	mov	x0, x19
  410f10:	ldp	x20, x19, [sp, #32]
  410f14:	ldp	x22, x21, [sp, #16]
  410f18:	ldp	x29, x30, [sp], #48
  410f1c:	ret
  410f20:	stp	x29, x30, [sp, #-48]!
  410f24:	stp	x22, x21, [sp, #16]
  410f28:	stp	x20, x19, [sp, #32]
  410f2c:	mov	x29, sp
  410f30:	mov	x19, x0
  410f34:	cbz	x1, 410f88 <_ZdlPvm@@Base+0xc2c>
  410f38:	mov	x0, x1
  410f3c:	mov	x20, x1
  410f40:	bl	401450 <strlen@plt>
  410f44:	ldr	w2, [x19, #8]
  410f48:	mov	x4, x19
  410f4c:	ldr	w1, [x4, #12]!
  410f50:	mov	x21, x0
  410f54:	ldr	x0, [x19]
  410f58:	add	w22, w2, w21
  410f5c:	cmp	w22, w1
  410f60:	b.le	410f74 <_ZdlPvm@@Base+0xc18>
  410f64:	mov	w3, w22
  410f68:	bl	410e80 <_ZdlPvm@@Base+0xb24>
  410f6c:	ldr	w2, [x19, #8]
  410f70:	str	x0, [x19]
  410f74:	add	x0, x0, w2, sxtw
  410f78:	sxtw	x2, w21
  410f7c:	mov	x1, x20
  410f80:	bl	401420 <memcpy@plt>
  410f84:	str	w22, [x19, #8]
  410f88:	mov	x0, x19
  410f8c:	ldp	x20, x19, [sp, #32]
  410f90:	ldp	x22, x21, [sp, #16]
  410f94:	ldp	x29, x30, [sp], #48
  410f98:	ret
  410f9c:	stp	x29, x30, [sp, #-48]!
  410fa0:	str	x21, [sp, #16]
  410fa4:	stp	x20, x19, [sp, #32]
  410fa8:	mov	x29, sp
  410fac:	ldr	w8, [x1, #8]
  410fb0:	mov	x19, x0
  410fb4:	cbz	w8, 411000 <_ZdlPvm@@Base+0xca4>
  410fb8:	ldr	w2, [x19, #8]
  410fbc:	mov	x4, x19
  410fc0:	mov	x20, x1
  410fc4:	ldr	w1, [x4, #12]!
  410fc8:	ldr	x0, [x19]
  410fcc:	add	w21, w2, w8
  410fd0:	cmp	w21, w1
  410fd4:	b.le	410fec <_ZdlPvm@@Base+0xc90>
  410fd8:	mov	w3, w21
  410fdc:	bl	410e80 <_ZdlPvm@@Base+0xb24>
  410fe0:	str	x0, [x19]
  410fe4:	ldr	w2, [x19, #8]
  410fe8:	ldr	w8, [x20, #8]
  410fec:	ldr	x1, [x20]
  410ff0:	add	x0, x0, w2, sxtw
  410ff4:	sxtw	x2, w8
  410ff8:	bl	401420 <memcpy@plt>
  410ffc:	str	w21, [x19, #8]
  411000:	mov	x0, x19
  411004:	ldp	x20, x19, [sp, #32]
  411008:	ldr	x21, [sp, #16]
  41100c:	ldp	x29, x30, [sp], #48
  411010:	ret
  411014:	cmp	w2, #0x1
  411018:	b.lt	411084 <_ZdlPvm@@Base+0xd28>  // b.tstop
  41101c:	stp	x29, x30, [sp, #-48]!
  411020:	stp	x22, x21, [sp, #16]
  411024:	stp	x20, x19, [sp, #32]
  411028:	mov	x29, sp
  41102c:	mov	w21, w2
  411030:	ldr	w2, [x0, #8]
  411034:	mov	x4, x0
  411038:	mov	x20, x1
  41103c:	ldr	w1, [x4, #12]!
  411040:	mov	x19, x0
  411044:	ldr	x0, [x0]
  411048:	add	w22, w2, w21
  41104c:	cmp	w22, w1
  411050:	b.le	411064 <_ZdlPvm@@Base+0xd08>
  411054:	mov	w3, w22
  411058:	bl	410e80 <_ZdlPvm@@Base+0xb24>
  41105c:	ldr	w2, [x19, #8]
  411060:	str	x0, [x19]
  411064:	add	x0, x0, w2, sxtw
  411068:	mov	w2, w21
  41106c:	mov	x1, x20
  411070:	bl	401420 <memcpy@plt>
  411074:	str	w22, [x19, #8]
  411078:	ldp	x20, x19, [sp, #32]
  41107c:	ldp	x22, x21, [sp, #16]
  411080:	ldp	x29, x30, [sp], #48
  411084:	ret
  411088:	stp	x29, x30, [sp, #-64]!
  41108c:	stp	x24, x23, [sp, #16]
  411090:	stp	x22, x21, [sp, #32]
  411094:	stp	x20, x19, [sp, #48]
  411098:	mov	x29, sp
  41109c:	mov	w20, w4
  4110a0:	mov	x19, x3
  4110a4:	mov	w22, w2
  4110a8:	mov	x21, x1
  4110ac:	orr	w8, w4, w2
  4110b0:	mov	x23, x0
  4110b4:	tbz	w8, #31, 4110c8 <_ZdlPvm@@Base+0xd6c>
  4110b8:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  4110bc:	add	x1, x1, #0x9a8
  4110c0:	mov	w0, #0xd7                  	// #215
  4110c4:	bl	40ebbc <printf@plt+0xd46c>
  4110c8:	adds	w8, w20, w22
  4110cc:	str	w8, [x23, #8]
  4110d0:	b.eq	411114 <_ZdlPvm@@Base+0xdb8>  // b.none
  4110d4:	lsl	w8, w8, #1
  4110d8:	sxtw	x0, w8
  4110dc:	str	w8, [x23, #12]
  4110e0:	bl	401400 <_Znam@plt>
  4110e4:	mov	x24, x0
  4110e8:	str	x0, [x23]
  4110ec:	cbz	w22, 411130 <_ZdlPvm@@Base+0xdd4>
  4110f0:	sxtw	x22, w22
  4110f4:	mov	x0, x24
  4110f8:	mov	x1, x21
  4110fc:	mov	x2, x22
  411100:	bl	401420 <memcpy@plt>
  411104:	cbz	w20, 41111c <_ZdlPvm@@Base+0xdc0>
  411108:	add	x0, x24, x22
  41110c:	sxtw	x2, w20
  411110:	b	411138 <_ZdlPvm@@Base+0xddc>
  411114:	str	wzr, [x23, #12]
  411118:	str	xzr, [x23]
  41111c:	ldp	x20, x19, [sp, #48]
  411120:	ldp	x22, x21, [sp, #32]
  411124:	ldp	x24, x23, [sp, #16]
  411128:	ldp	x29, x30, [sp], #64
  41112c:	ret
  411130:	sxtw	x2, w20
  411134:	mov	x0, x24
  411138:	mov	x1, x19
  41113c:	ldp	x20, x19, [sp, #48]
  411140:	ldp	x22, x21, [sp, #32]
  411144:	ldp	x24, x23, [sp, #16]
  411148:	ldp	x29, x30, [sp], #64
  41114c:	b	401420 <memcpy@plt>
  411150:	stp	x29, x30, [sp, #-16]!
  411154:	ldrsw	x2, [x0, #8]
  411158:	ldrsw	x8, [x1, #8]
  41115c:	mov	x29, sp
  411160:	cmp	w2, w8
  411164:	b.le	411184 <_ZdlPvm@@Base+0xe28>
  411168:	cbz	w8, 4111a0 <_ZdlPvm@@Base+0xe44>
  41116c:	ldr	x0, [x0]
  411170:	ldr	x1, [x1]
  411174:	mov	x2, x8
  411178:	bl	4014b0 <memcmp@plt>
  41117c:	lsr	w0, w0, #31
  411180:	b	4111ac <_ZdlPvm@@Base+0xe50>
  411184:	cbz	w2, 4111a8 <_ZdlPvm@@Base+0xe4c>
  411188:	ldr	x0, [x0]
  41118c:	ldr	x1, [x1]
  411190:	bl	4014b0 <memcmp@plt>
  411194:	cmp	w0, #0x1
  411198:	cset	w0, lt  // lt = tstop
  41119c:	b	4111ac <_ZdlPvm@@Base+0xe50>
  4111a0:	mov	w0, wzr
  4111a4:	b	4111ac <_ZdlPvm@@Base+0xe50>
  4111a8:	mov	w0, #0x1                   	// #1
  4111ac:	ldp	x29, x30, [sp], #16
  4111b0:	ret
  4111b4:	stp	x29, x30, [sp, #-16]!
  4111b8:	ldrsw	x2, [x0, #8]
  4111bc:	ldrsw	x8, [x1, #8]
  4111c0:	mov	x29, sp
  4111c4:	cmp	w2, w8
  4111c8:	b.ge	4111e8 <_ZdlPvm@@Base+0xe8c>  // b.tcont
  4111cc:	cbz	w2, 411204 <_ZdlPvm@@Base+0xea8>
  4111d0:	ldr	x0, [x0]
  4111d4:	ldr	x1, [x1]
  4111d8:	bl	4014b0 <memcmp@plt>
  4111dc:	cmp	w0, #0x1
  4111e0:	cset	w0, lt  // lt = tstop
  4111e4:	b	411210 <_ZdlPvm@@Base+0xeb4>
  4111e8:	cbz	w8, 41120c <_ZdlPvm@@Base+0xeb0>
  4111ec:	ldr	x0, [x0]
  4111f0:	ldr	x1, [x1]
  4111f4:	mov	x2, x8
  4111f8:	bl	4014b0 <memcmp@plt>
  4111fc:	lsr	w0, w0, #31
  411200:	b	411210 <_ZdlPvm@@Base+0xeb4>
  411204:	mov	w0, #0x1                   	// #1
  411208:	b	411210 <_ZdlPvm@@Base+0xeb4>
  41120c:	mov	w0, wzr
  411210:	ldp	x29, x30, [sp], #16
  411214:	ret
  411218:	stp	x29, x30, [sp, #-16]!
  41121c:	ldrsw	x2, [x0, #8]
  411220:	ldrsw	x8, [x1, #8]
  411224:	mov	x29, sp
  411228:	cmp	w2, w8
  41122c:	b.ge	41124c <_ZdlPvm@@Base+0xef0>  // b.tcont
  411230:	cbz	w2, 41126c <_ZdlPvm@@Base+0xf10>
  411234:	ldr	x0, [x0]
  411238:	ldr	x1, [x1]
  41123c:	bl	4014b0 <memcmp@plt>
  411240:	cmp	w0, #0x0
  411244:	cset	w0, gt
  411248:	b	411278 <_ZdlPvm@@Base+0xf1c>
  41124c:	cbz	w8, 411274 <_ZdlPvm@@Base+0xf18>
  411250:	ldr	x0, [x0]
  411254:	ldr	x1, [x1]
  411258:	mov	x2, x8
  41125c:	bl	4014b0 <memcmp@plt>
  411260:	mvn	w8, w0
  411264:	lsr	w0, w8, #31
  411268:	b	411278 <_ZdlPvm@@Base+0xf1c>
  41126c:	mov	w0, wzr
  411270:	b	411278 <_ZdlPvm@@Base+0xf1c>
  411274:	mov	w0, #0x1                   	// #1
  411278:	ldp	x29, x30, [sp], #16
  41127c:	ret
  411280:	stp	x29, x30, [sp, #-16]!
  411284:	ldrsw	x2, [x0, #8]
  411288:	ldrsw	x8, [x1, #8]
  41128c:	mov	x29, sp
  411290:	cmp	w2, w8
  411294:	b.le	4112b8 <_ZdlPvm@@Base+0xf5c>
  411298:	cbz	w8, 4112d4 <_ZdlPvm@@Base+0xf78>
  41129c:	ldr	x0, [x0]
  4112a0:	ldr	x1, [x1]
  4112a4:	mov	x2, x8
  4112a8:	bl	4014b0 <memcmp@plt>
  4112ac:	mvn	w8, w0
  4112b0:	lsr	w0, w8, #31
  4112b4:	b	4112e0 <_ZdlPvm@@Base+0xf84>
  4112b8:	cbz	w2, 4112dc <_ZdlPvm@@Base+0xf80>
  4112bc:	ldr	x0, [x0]
  4112c0:	ldr	x1, [x1]
  4112c4:	bl	4014b0 <memcmp@plt>
  4112c8:	cmp	w0, #0x0
  4112cc:	cset	w0, gt
  4112d0:	b	4112e0 <_ZdlPvm@@Base+0xf84>
  4112d4:	mov	w0, #0x1                   	// #1
  4112d8:	b	4112e0 <_ZdlPvm@@Base+0xf84>
  4112dc:	mov	w0, wzr
  4112e0:	ldp	x29, x30, [sp], #16
  4112e4:	ret
  4112e8:	stp	x29, x30, [sp, #-32]!
  4112ec:	stp	x20, x19, [sp, #16]
  4112f0:	mov	x29, sp
  4112f4:	mov	w19, w1
  4112f8:	mov	x20, x0
  4112fc:	tbz	w1, #31, 411310 <_ZdlPvm@@Base+0xfb4>
  411300:	adrp	x1, 418000 <_ZdlPvm@@Base+0x7ca4>
  411304:	add	x1, x1, #0x9a8
  411308:	mov	w0, #0x107                 	// #263
  41130c:	bl	40ebbc <printf@plt+0xd46c>
  411310:	mov	x4, x20
  411314:	ldr	w1, [x4, #12]!
  411318:	cmp	w1, w19
  41131c:	b.ge	411334 <_ZdlPvm@@Base+0xfd8>  // b.tcont
  411320:	ldr	x0, [x20]
  411324:	ldr	w2, [x20, #8]
  411328:	mov	w3, w19
  41132c:	bl	410e80 <_ZdlPvm@@Base+0xb24>
  411330:	str	x0, [x20]
  411334:	str	w19, [x20, #8]
  411338:	ldp	x20, x19, [sp, #16]
  41133c:	ldp	x29, x30, [sp], #32
  411340:	ret
  411344:	str	wzr, [x0, #8]
  411348:	ret
  41134c:	stp	x29, x30, [sp, #-32]!
  411350:	str	x19, [sp, #16]
  411354:	ldr	x19, [x0]
  411358:	mov	x29, sp
  41135c:	cbz	x19, 41137c <_ZdlPvm@@Base+0x1020>
  411360:	ldrsw	x2, [x0, #8]
  411364:	and	w1, w1, #0xff
  411368:	mov	x0, x19
  41136c:	bl	401570 <memchr@plt>
  411370:	cbz	x0, 41137c <_ZdlPvm@@Base+0x1020>
  411374:	sub	w0, w0, w19
  411378:	b	411380 <_ZdlPvm@@Base+0x1024>
  41137c:	mov	w0, #0xffffffff            	// #-1
  411380:	ldr	x19, [sp, #16]
  411384:	ldp	x29, x30, [sp], #32
  411388:	ret
  41138c:	stp	x29, x30, [sp, #-32]!
  411390:	stp	x20, x19, [sp, #16]
  411394:	ldr	w19, [x0, #8]
  411398:	ldr	x20, [x0]
  41139c:	mov	x29, sp
  4113a0:	cmp	w19, #0x1
  4113a4:	b.lt	4113cc <_ZdlPvm@@Base+0x1070>  // b.tstop
  4113a8:	mov	w8, wzr
  4113ac:	mov	x9, x19
  4113b0:	mov	x10, x20
  4113b4:	ldrb	w11, [x10], #1
  4113b8:	cmp	w11, #0x0
  4113bc:	cinc	w8, w8, eq  // eq = none
  4113c0:	subs	x9, x9, #0x1
  4113c4:	b.ne	4113b4 <_ZdlPvm@@Base+0x1058>  // b.any
  4113c8:	b	4113d0 <_ZdlPvm@@Base+0x1074>
  4113cc:	mov	w8, wzr
  4113d0:	sub	w8, w19, w8
  4113d4:	add	w8, w8, #0x1
  4113d8:	sxtw	x0, w8
  4113dc:	bl	401670 <malloc@plt>
  4113e0:	cmp	w19, #0x1
  4113e4:	mov	x8, x0
  4113e8:	b.lt	411408 <_ZdlPvm@@Base+0x10ac>  // b.tstop
  4113ec:	mov	x8, x0
  4113f0:	ldrb	w9, [x20]
  4113f4:	cbz	w9, 4113fc <_ZdlPvm@@Base+0x10a0>
  4113f8:	strb	w9, [x8], #1
  4113fc:	subs	x19, x19, #0x1
  411400:	add	x20, x20, #0x1
  411404:	b.ne	4113f0 <_ZdlPvm@@Base+0x1094>  // b.any
  411408:	ldp	x20, x19, [sp, #16]
  41140c:	strb	wzr, [x8]
  411410:	ldp	x29, x30, [sp], #32
  411414:	ret
  411418:	stp	x29, x30, [sp, #-64]!
  41141c:	str	x23, [sp, #16]
  411420:	stp	x22, x21, [sp, #32]
  411424:	stp	x20, x19, [sp, #48]
  411428:	mov	x29, sp
  41142c:	ldrsw	x9, [x0, #8]
  411430:	ldr	x20, [x0]
  411434:	mov	x19, x0
  411438:	mov	x10, x9
  41143c:	subs	x8, x10, #0x1
  411440:	b.lt	411488 <_ZdlPvm@@Base+0x112c>  // b.tstop
  411444:	add	x10, x20, x10
  411448:	ldurb	w10, [x10, #-1]
  41144c:	cmp	w10, #0x20
  411450:	mov	x10, x8
  411454:	b.eq	41143c <_ZdlPvm@@Base+0x10e0>  // b.none
  411458:	add	w10, w8, #0x1
  41145c:	cmp	w10, #0x2
  411460:	b.lt	41148c <_ZdlPvm@@Base+0x1130>  // b.tstop
  411464:	ldrb	w10, [x20]
  411468:	cmp	w10, #0x20
  41146c:	b.ne	41148c <_ZdlPvm@@Base+0x1130>  // b.any
  411470:	mov	x21, x20
  411474:	ldrb	w10, [x21, #1]!
  411478:	sub	w8, w8, #0x1
  41147c:	cmp	w10, #0x20
  411480:	b.eq	411474 <_ZdlPvm@@Base+0x1118>  // b.none
  411484:	b	411490 <_ZdlPvm@@Base+0x1134>
  411488:	sub	w8, w10, #0x1
  41148c:	mov	x21, x20
  411490:	sub	w9, w9, #0x1
  411494:	cmp	w9, w8
  411498:	b.eq	4114ec <_ZdlPvm@@Base+0x1190>  // b.none
  41149c:	tbnz	w8, #31, 4114d4 <_ZdlPvm@@Base+0x1178>
  4114a0:	ldrsw	x0, [x19, #12]
  4114a4:	add	w23, w8, #0x1
  4114a8:	str	w23, [x19, #8]
  4114ac:	bl	401400 <_Znam@plt>
  4114b0:	sxtw	x2, w23
  4114b4:	mov	x1, x21
  4114b8:	mov	x22, x0
  4114bc:	bl	401420 <memcpy@plt>
  4114c0:	cbz	x20, 4114cc <_ZdlPvm@@Base+0x1170>
  4114c4:	mov	x0, x20
  4114c8:	bl	401620 <_ZdaPv@plt>
  4114cc:	str	x22, [x19]
  4114d0:	b	4114ec <_ZdlPvm@@Base+0x1190>
  4114d4:	str	wzr, [x19, #8]
  4114d8:	cbz	x20, 4114ec <_ZdlPvm@@Base+0x1190>
  4114dc:	mov	x0, x20
  4114e0:	bl	401620 <_ZdaPv@plt>
  4114e4:	str	xzr, [x19]
  4114e8:	str	wzr, [x19, #12]
  4114ec:	ldp	x20, x19, [sp, #48]
  4114f0:	ldp	x22, x21, [sp, #32]
  4114f4:	ldr	x23, [sp, #16]
  4114f8:	ldp	x29, x30, [sp], #64
  4114fc:	ret
  411500:	stp	x29, x30, [sp, #-48]!
  411504:	stp	x20, x19, [sp, #32]
  411508:	ldr	w20, [x0, #8]
  41150c:	str	x21, [sp, #16]
  411510:	mov	x29, sp
  411514:	cmp	w20, #0x1
  411518:	b.lt	411538 <_ZdlPvm@@Base+0x11dc>  // b.tstop
  41151c:	ldr	x21, [x0]
  411520:	mov	x19, x1
  411524:	ldrb	w0, [x21], #1
  411528:	mov	x1, x19
  41152c:	bl	401470 <putc@plt>
  411530:	subs	x20, x20, #0x1
  411534:	b.ne	411524 <_ZdlPvm@@Base+0x11c8>  // b.any
  411538:	ldp	x20, x19, [sp, #32]
  41153c:	ldr	x21, [sp, #16]
  411540:	ldp	x29, x30, [sp], #48
  411544:	ret
  411548:	stp	x29, x30, [sp, #-32]!
  41154c:	stp	x20, x19, [sp, #16]
  411550:	mov	x29, sp
  411554:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x3260>
  411558:	add	x20, x20, #0x2a0
  41155c:	adrp	x1, 411000 <_ZdlPvm@@Base+0xca4>
  411560:	mov	w2, w0
  411564:	add	x1, x1, #0x87c
  411568:	mov	x0, x20
  41156c:	mov	x19, x8
  411570:	bl	401530 <sprintf@plt>
  411574:	mov	x0, x19
  411578:	mov	x1, x20
  41157c:	ldp	x20, x19, [sp, #16]
  411580:	ldp	x29, x30, [sp], #32
  411584:	b	410b5c <_ZdlPvm@@Base+0x800>
  411588:	cbz	x0, 4115b8 <_ZdlPvm@@Base+0x125c>
  41158c:	stp	x29, x30, [sp, #-32]!
  411590:	str	x19, [sp, #16]
  411594:	mov	x29, sp
  411598:	mov	x19, x0
  41159c:	bl	401450 <strlen@plt>
  4115a0:	add	x0, x0, #0x1
  4115a4:	bl	401670 <malloc@plt>
  4115a8:	mov	x1, x19
  4115ac:	bl	401520 <strcpy@plt>
  4115b0:	ldr	x19, [sp, #16]
  4115b4:	ldp	x29, x30, [sp], #32
  4115b8:	ret
  4115bc:	stp	x29, x30, [sp, #-32]!
  4115c0:	stp	x20, x19, [sp, #16]
  4115c4:	mov	x29, sp
  4115c8:	adrp	x20, 431000 <stderr@@GLIBC_2.17+0x3260>
  4115cc:	ldr	x8, [x20, #496]
  4115d0:	mov	x19, x0
  4115d4:	cbz	x8, 4115e8 <_ZdlPvm@@Base+0x128c>
  4115d8:	mov	x0, x8
  4115dc:	mov	x1, x19
  4115e0:	bl	401650 <strcmp@plt>
  4115e4:	cbz	w0, 4115f4 <_ZdlPvm@@Base+0x1298>
  4115e8:	mov	x0, x19
  4115ec:	bl	411588 <_ZdlPvm@@Base+0x122c>
  4115f0:	str	x0, [x20, #496]
  4115f4:	ldp	x20, x19, [sp, #16]
  4115f8:	ldp	x29, x30, [sp], #32
  4115fc:	ret
  411600:	adrp	x8, 431000 <stderr@@GLIBC_2.17+0x3260>
  411604:	str	w0, [x8, #612]
  411608:	ret
  41160c:	nop
  411610:	stp	x29, x30, [sp, #-64]!
  411614:	mov	x29, sp
  411618:	stp	x19, x20, [sp, #16]
  41161c:	adrp	x20, 42b000 <_ZdlPvm@@Base+0x1aca4>
  411620:	add	x20, x20, #0xd10
  411624:	stp	x21, x22, [sp, #32]
  411628:	adrp	x21, 42b000 <_ZdlPvm@@Base+0x1aca4>
  41162c:	add	x21, x21, #0xc78
  411630:	sub	x20, x20, x21
  411634:	mov	w22, w0
  411638:	stp	x23, x24, [sp, #48]
  41163c:	mov	x23, x1
  411640:	mov	x24, x2
  411644:	bl	4013c8 <_Znam@plt-0x38>
  411648:	cmp	xzr, x20, asr #3
  41164c:	b.eq	411678 <_ZdlPvm@@Base+0x131c>  // b.none
  411650:	asr	x20, x20, #3
  411654:	mov	x19, #0x0                   	// #0
  411658:	ldr	x3, [x21, x19, lsl #3]
  41165c:	mov	x2, x24
  411660:	add	x19, x19, #0x1
  411664:	mov	x1, x23
  411668:	mov	w0, w22
  41166c:	blr	x3
  411670:	cmp	x20, x19
  411674:	b.ne	411658 <_ZdlPvm@@Base+0x12fc>  // b.any
  411678:	ldp	x19, x20, [sp, #16]
  41167c:	ldp	x21, x22, [sp, #32]
  411680:	ldp	x23, x24, [sp, #48]
  411684:	ldp	x29, x30, [sp], #64
  411688:	ret
  41168c:	nop
  411690:	ret

Disassembly of section .fini:

0000000000411694 <.fini>:
  411694:	stp	x29, x30, [sp, #-16]!
  411698:	mov	x29, sp
  41169c:	ldp	x29, x30, [sp], #16
  4116a0:	ret
