[View]
Entity=clink_tb
Architecture=clink_tb
TopLevelType=1
[file:.\..\..\Hdl\axi_lane_adj.vhd]
Enabled=1
[file:.\..\..\Hdl\build_clink_intf.do]
Enabled=1
[file:.\..\..\Hdl\CLINK_define.vhd]
Enabled=1
[file:.\..\..\Hdl\Clink_intf.bak]
Enabled=1
[file:.\..\..\Hdl\Clink_intf.bde]
Enabled=1
[file:.\..\..\Hdl\Clink_Phy.vhd]
Enabled=1
[file:.\src\axis_lane_stim.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\src\clink_tb.bde]
Enabled=1
[file:.\compile\clink_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\run_sim.do]
Enabled=1
[file:.\src\waveform.do]
Enabled=1
[file:.\..\..\Hdl\axis_lane_adj.vhd]
Enabled=1
[file:.\..\..\Hdl\clink_ctrl.vhd]
Enabled=1
[file:.\..\..\..\Line_Buffer\Hdl\build_lineBuffer.do]
Enabled=1
[file:.\..\..\..\Line_Buffer\Hdl\LineBuffer.bde]
Enabled=1
[file:.\..\..\..\Line_Buffer\Hdl\LineBuffer_ctrl.vhd]
Enabled=1
[file:.\..\..\..\Line_Buffer\Hdl\LineFraming.vhd]
Enabled=1
[file:.\..\..\Hdl\CL_LineBuffer.bde]
Enabled=1
[file:.\compile\CL_LineBuffer.vhd]
Generated=TRUE
Enabled=1
[file:.\src\clink_stim.vhd]
Enabled=1
[file:.\src\clink_portmap.vhd]
Enabled=1
[file:.\..\..\Hdl\clink_portmap.vhd]
Enabled=1
[file:.\compile\Clink_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\clink_receiv.bde]
Enabled=1
[file:.\compile\clink_receiv.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\Hdl\clink_portmap_receiv.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\hdr_extractor\hder_extractor.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\axis64_lines_cnt.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\axis64_pixel_cnt.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\axis32_pixel_cnt.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\AXI4\axis_32_to_64.vhd]
Enabled=1
[file:.\..\..\..\..\IP\t_axi4_stream64_sfifo_d1024_packet\t_axi4_stream64_sfifo_d1024_packet_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\IP\axis_clock_converter_div2\axis_clock_converter_div2_funcsim.vhdl]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream64_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axis64_synch_clk_div2.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream32_fifo.vhd]
Enabled=1
[file:.\src\waveform2.do]
Enabled=1
[file:.\..\..\Hdl\Clink_output_pix_count.vhd]
Enabled=1
[file:.\..\..\Hdl\LineFraming.vhd]
Enabled=1
[file:.\src\Clink_intf_noserdes.bde]
Enabled=1
[file:.\compile\Clink_intf_noserdes.vhd]
Generated=TRUE
Enabled=1
