//##########################################################################
//######					G0B1T HDL EXAMPLES											####
//######	Fredy Enrique Segura-Quijano fsegura@uniandes.edu.co				####   
//######																						####   
//######				MODIFICADO: Agosto de 2016 - FES								####   
//##########################################################################
//# G0B1T
//# Copyright (C) 2014 Bogot√°, Colombia
//# 
//# This program is free software: you can redistribute it and/or modify
//# it under the terms of the GNU General Public License as published by
//# the Free Software Foundation, version 3 of the License.
//#
//# This program is distributed in the hope that it will be useful,
//# but WITHOUT ANY WARRANTY; without even the implied warranty of
//# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
//# GNU General Public License for more details.
//#
//# You should have received a copy of the GNU General Public License
//# along with this program.  If not, see <http://www.gnu.org/licenses/>.
//#/
//###########################################################################

//=======================================================
//  MODULE Definition
//=======================================================
module Decoder #(parameter DATAWIDTH_DECODER_SELECTION=3, parameter DATAWIDTH_DECODER_OUT=4)(
	//////////// INPUTS //////////
	Decoder_Selection_In,
	//////////// OUTPUTS //////////
	Decoder_DataDecoder_Out
);
//=======================================================
//  PARAMETER declarations
//=======================================================

//=======================================================
//  PORT declarations
//=======================================================
	input			[DATAWIDTH_DECODER_SELECTION-1:0] Decoder_Selection_In;
	output reg	[DATAWIDTH_DECODER_OUT-1:0] Decoder_DataDecoder_Out;
//=======================================================
//  REG/WIRE declarations
//=======================================================

//=======================================================
//  Structural coding
//=======================================================
//INPUT LOGIC: COMBINATIONAL
	always@(*)
	begin
	case (Decoder_Selection_In)	
		3'b000: Decoder_DataDecoder_Out = 4'b1110;
		3'b001: Decoder_DataDecoder_Out = 4'b1101;
		3'b010: Decoder_DataDecoder_Out = 4'b1011;
		3'b011: Decoder_DataDecoder_Out = 4'b0111;
		3'b111: Decoder_DataDecoder_Out = 4'b1111;
		default : Decoder_DataDecoder_Out = 4'b1111; 
		endcase
	end
//=======================================================
//  Outputs
//=======================================================
// OUTPUT LOGIC : COMBINATIONAL

endmodule
