<reference anchor="IEEE.P1149-10/D-94.2016-12" target="https://ieeexplore.ieee.org/document/7795138">
  <front>
    <title>IEEE Draft High Speed Test Access Port and On-chip Distribution Architecture</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>Piscataway</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2016" month="December" day="22"/>
    <keyword>IEEE Standards</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>System level design</keyword>
    <keyword>Procedural Description Language</keyword>
    <keyword>Computer languages</keyword>
    <keyword>Distribution programming</keyword>
    <keyword>System-on-Chip</keyword>
    <keyword>SERDES</keyword>
    <keyword>SPI</keyword>
    <keyword>I2C</keyword>
    <keyword>High Speed JTAG</keyword>
    <keyword>Boundary-Scan Description Language</keyword>
    <keyword>BSDL</keyword>
    <keyword>PDL</keyword>
    <keyword>IEEE 1149.10</keyword>
    <keyword>IEEE 1149.1</keyword>
    <keyword>JTAG</keyword>
    <keyword>wafer</keyword>
    <keyword>integrated circuit</keyword>
    <keyword>system level test</keyword>
    <keyword>3D-IC</keyword>
    <keyword>Procedural Description Language</keyword>
    <keyword>debug</keyword>
    <abstract>Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards, assembled multi-die packages and the test of die internal circuits is defined. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std. 1149.1 in order to describe and operate the on-chip circuits.</abstract>
  </front>
</reference>