<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;slaves/SYSCLK&quot; MAXSKEW = 0.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.094</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>0.106</twSlack><twNet>SYSCLK</twNet><twSkew>0.094</twSkew><twTimeConst>0.200</twTimeConst><twAbsSlack>0.106</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>RAMB16_X2Y12.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.218</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X30Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X30Y71.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X31Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X31Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.084</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.085</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X34Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X34Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X34Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X34Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X35Y53.CLK</twDest><twNetDelInfo twAcc="twRouted">1.245</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X35Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X38Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X39Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X48Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X49Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.082</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X37Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X37Y33.CLK</twDest><twNetDelInfo twAcc="twRouted">1.225</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X37Y43.CLK</twDest><twNetDelInfo twAcc="twRouted">1.221</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y38.CLK</twDest><twNetDelInfo twAcc="twRouted">1.215</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y39.CLK</twDest><twNetDelInfo twAcc="twRouted">1.213</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y40.CLK</twDest><twNetDelInfo twAcc="twRouted">1.213</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y41.CLK</twDest><twNetDelInfo twAcc="twRouted">1.216</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y42.CLK</twDest><twNetDelInfo twAcc="twRouted">1.218</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y43.CLK</twDest><twNetDelInfo twAcc="twRouted">1.221</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y44.CLK</twDest><twNetDelInfo twAcc="twRouted">1.223</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X36Y45.CLK</twDest><twNetDelInfo twAcc="twRouted">1.224</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X32Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.093</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.093</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X33Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X34Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X35Y50.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.094</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X35Y51.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y1.O</twSrc><twDest>SLICE_X35Y52.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0.08 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.152</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.072</twSlack><twNet>hit</twNet><twSkew>0.152</twSkew><twNotMet></twNotMet><twTimeConst>0.080</twTimeConst><twAbsSlack>0.072</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X30Y71.AI</twDest><twNetDelInfo twAcc="twRouted">1.344</twNetDelInfo><twSkew>0.152</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X46Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X2Y2.O</twSrc><twDest>SLICE_X47Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>446</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>131</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_25 (SLICE_X58Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.195</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_25</twDest><twTotPathDel>2.894</twTotPathDel><twClkSkew dest = "0.254" src = "1.130">0.876</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_25</twBEL></twPathDel><twLogDel>1.562</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_24 (SLICE_X58Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.206</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_24</twDest><twTotPathDel>2.883</twTotPathDel><twClkSkew dest = "0.254" src = "1.130">0.876</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_24</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_24</twBEL></twPathDel><twLogDel>1.551</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/cnt_26 (SLICE_X58Y54.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.229</twSlack><twSrc BELType="FF">clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType="FF">clocks/clkdiv/cnt_26</twDest><twTotPathDel>2.860</twTotPathDel><twClkSkew dest = "0.254" src = "1.130">0.876</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocks/clkdiv/reset_gen/SRL16E</twSrc><twDest BELType='FF'>clocks/clkdiv/cnt_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X56Y50.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.060</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp><twBEL>clocks/clkdiv/reset_gen/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>clocks/clkdiv/rst_b</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/rst_b_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y54.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>clocks/clkdiv/rst_b_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y54.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_26</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>1.332</twRouteDel><twTotDel>2.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/d17_d (SLICE_X53Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.213</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/d17_d</twDest><twTotPathDel>0.932</twTotPathDel><twClkSkew dest = "1.133" src = "0.414">-0.719</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/d17_d</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X57Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.675</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>0.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d17 (SLICE_X57Y50.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_16</twSrc><twDest BELType="FF">clocks/clkdiv/d17</twDest><twTotPathDel>0.588</twTotPathDel><twClkSkew dest = "0.438" src = "0.099">-0.339</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/cnt_16</twSrc><twDest BELType='FF'>clocks/clkdiv/d17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X58Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clocks/clkdiv/cnt&lt;19&gt;</twComp><twBEL>clocks/clkdiv/cnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>clocks/clkdiv/cnt&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/clkdiv/d28 (SLICE_X59Y50.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">clocks/clkdiv/cnt_27</twSrc><twDest BELType="FF">clocks/clkdiv/d28</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "0.467" src = "0.099">-0.368</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/cnt_27</twSrc><twDest BELType='FF'>clocks/clkdiv/d28</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twSrcClk><twPathDel><twSite>SLICE_X58Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp><twBEL>clocks/clkdiv/cnt_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y50.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>clocks/clkdiv/cnt&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>leds_0_OBUF</twComp><twBEL>clocks/clkdiv/d28</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ckref_tdc</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="21"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="22" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.626" period="3.125" constraintValue="3.125" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="1.668" period="4.167" constraintValue="4.167" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT4" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT4" locationPin="PLL_ADV_X0Y1.CLKOUT4" clockNet="slaves/TDCchannels/PLLgen/clkout4"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="25" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>55</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X11Y28.AX), 31 paths
</twPathRptBanner><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.440</twTotDel><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>6.900</twDel><twSUTime>0.063</twSUTime><twTotPathDel>6.963</twTotPathDel><twClkSkew dest = "2.222" src = "2.388">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2_BRB5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.221</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/we_125</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.287</twLogDel><twRouteDel>5.676</twRouteDel><twTotDel>6.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.310</twTotDel><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>6.784</twDel><twSUTime>0.063</twSUTime><twTotPathDel>6.847</twTotPathDel><twClkSkew dest = "2.222" src = "2.374">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X35Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X35Y20.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.221</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/we_125</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>5.287</twRouteDel><twTotDel>6.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.260</twTotDel><twSrc BELType="FF">slaves/slave0/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>6.734</twDel><twSUTime>0.063</twSUTime><twTotPathDel>6.797</twTotPathDel><twClkSkew dest = "2.222" src = "2.374">0.152</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave0/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y20.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>slaves/ipbr[0]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y21.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">2.221</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/we_125</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>5.237</twRouteDel><twTotDel>6.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X54Y31.AX), 12 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstPath anchorID="33" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.649</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>5.038</twDel><twSUTime>0.136</twSUTime><twTotPathDel>5.174</twTotPathDel><twClkSkew dest = "2.203" src = "2.367">0.164</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y24.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB2</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>4.185</twRouteDel><twTotDel>5.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="34"><twUnconstPath anchorID="35" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.458</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.839</twDel><twSUTime>0.136</twSUTime><twTotPathDel>4.975</twTotPathDel><twClkSkew dest = "2.203" src = "2.375">0.172</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.986</twRouteDel><twTotDel>4.975</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="36"><twUnconstPath anchorID="37" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.455</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.844</twDel><twSUTime>0.136</twSUTime><twTotPathDel>4.980</twTotPathDel><twClkSkew dest = "2.203" src = "2.367">0.164</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X33Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB2</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y25.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>77</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/pkt_tx</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.998</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>ipbus/stretch_tx/d_edge</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>4.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_rx/d_sync (SLICE_X47Y24.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.561</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.988</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.051</twTotPathDel><twClkSkew dest = "2.191" src = "2.390">0.199</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.160</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_rx</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.880</twLogDel><twRouteDel>3.171</twRouteDel><twTotDel>4.051</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.388</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.815</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.878</twTotPathDel><twClkSkew dest = "2.191" src = "2.390">0.199</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_rx</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.863</twLogDel><twRouteDel>3.015</twRouteDel><twTotDel>3.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.081</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.505</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.568</twTotPathDel><twClkSkew dest = "2.191" src = "2.393">0.202</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y26.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/pkt_rx</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.863</twLogDel><twRouteDel>2.705</twRouteDel><twTotDel>3.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X32Y31.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMinDelay" ><twTotDel>0.197</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.450</twDel><twSUTime>-0.121</twSUTime><twTotPathDel>0.571</twTotPathDel><twClkSkew dest = "1.200" src = "1.137">-0.063</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X21Y29.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>0.237</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.459</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.614</twTotPathDel><twClkSkew dest = "1.220" src = "1.154">-0.066</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X44Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.754</twTotDel><twSrc BELType="FF">ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twDel>1.079</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>1.120</twTotPathDel><twClkSkew dest = "1.191" src = "1.136">-0.055</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X39Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/vec_out_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y36.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rarp_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.881</twRouteDel><twTotDel>1.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="50" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAMB16_X0Y20.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.512</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_23</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twDest><twDel>6.753</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.053</twTotPathDel><twClkSkew dest = "2.213" src = "2.361">0.148</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_23</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;23&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.733</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;23&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;23&gt;&lt;23&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;29&gt;</twComp><twBEL>ipbus/trans/sm/mux10151</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y30.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.946</twDelInfo><twComp>ipbus/trans/tx_data&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;7&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata161</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.133</twDelInfo><twComp>ipbus/trans_out_wdata&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>7.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram13 (RAMB16_X0Y6.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.482</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_25</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twDel>6.761</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.061</twTotPathDel><twClkSkew dest = "2.252" src = "2.362">0.110</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_25</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X46Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X46Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;27&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y33.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.368</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;25&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;25&gt;&lt;25&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y31.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;27&gt;</twComp><twBEL>ipbus/trans/sm/mux10171</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>ipbus/trans/tx_data&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;9&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata181</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y6.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.924</twDelInfo><twComp>ipbus/trans_out_wdata&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram13</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>5.630</twRouteDel><twTotDel>7.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram12 (RAMB16_X0Y20.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.468</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_22</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twDest><twDel>6.709</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.009</twTotPathDel><twClkSkew dest = "2.213" src = "2.361">0.148</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_22</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;23&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y33.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.476</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y33.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;25&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;22&gt;&lt;22&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/tx_data&lt;28&gt;</twComp><twBEL>ipbus/trans/sm/mux10141</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>ipbus/trans/tx_data&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;6&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata151</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.354</twDelInfo><twComp>ipbus/trans_out_wdata&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram12</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>5.599</twRouteDel><twTotDel>7.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X51Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMinDelay" ><twTotDel>0.084</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twDel>0.404</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "1.193" src = "1.125">-0.068</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X51Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X51Y27.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.099</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twDel>0.419</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.478</twTotPathDel><twClkSkew dest = "1.193" src = "1.125">-0.068</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X51Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.AX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X43Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.153</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twDel>0.473</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.532</twTotPathDel><twClkSkew dest = "1.200" src = "1.132">-0.068</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X45Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.148</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X45Y92.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.852</twSlack><twSrc BELType="FF">eth/rxd_r_3</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew dest = "2.032" src = "2.134">0.102</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/rxd_r_3</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y115.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twSrcClk><twPathDel><twSite>ILOGIC_X27Y115.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>eth/rxd_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1&lt;3&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GMII_MII_RX_GEN/RXD_REG1_3</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>2.956</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28 (SLICE_X2Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.105</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twDest><twTotPathDel>3.820</twTotPathDel><twClkSkew dest = "0.469" src = "0.509">0.040</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;19&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twBEL></twPathDel><twLogDel>1.036</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.670</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twDest><twTotPathDel>3.258</twTotPathDel><twClkSkew dest = "0.469" src = "0.506">0.037</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;19&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_28</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>3.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19 (SLICE_X2Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.108</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twDest><twTotPathDel>3.817</twTotPathDel><twClkSkew dest = "0.469" src = "0.509">0.040</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X19Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/EXT_FIELD</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/PREAMBLE</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;19&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twBEL></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.673</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twDest><twTotPathDel>3.255</twTotPathDel><twClkSkew dest = "0.469" src = "0.506">0.037</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/SFD_FLAG</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/DATA_NO_FCS</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.691</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RECLOCK_RX_CONFIG</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y96.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;19&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_19</twBEL></twPathDel><twLogDel>1.050</twLogDel><twRouteDel>2.205</twRouteDel><twTotDel>3.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED (SLICE_X27Y91.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew dest = "0.075" src = "0.070">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y91.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y91.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/VALIDATE_REQUIRED</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.201</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP (SLICE_X48Y76.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y77.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP (SLICE_X48Y76.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType="RAM">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twDest><twTotPathDel>0.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twSrc><twDest BELType='RAM'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y77.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y76.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;6&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP</twBEL></twPathDel><twLogDel>0.116</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X44Y76.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X44Y76.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_Hit_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1.3         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="85" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_CLK_0_to_Hit = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit&quot; 1.3 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.172</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>0.128</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.172</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.300</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.591</twLogDel><twRouteDel>0.581</twRouteDel><twTotDel>1.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1 (SLICE_X47Y66.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathFromToDelay"><twSlack>0.298</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twTotPathDel>1.002</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.300</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.548</twRouteDel><twTotDel>1.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathFromToDelay"><twSlack>0.352</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.300</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.404</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit&quot; 1.3 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y66.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="92"><twSlack>0.449</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y67.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y66.BX), 1 path
</twPathRptBanner><twRacePath anchorID="93"><twSlack>0.457</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.209</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y66.AX), 1 path
</twPathRptBanner><twRacePath anchorID="94"><twSlack>0.464</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.216</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="95" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_hitDivider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4.5         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.330</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/Mshreg_hit_syn (SLICE_X30Y71.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>0.170</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_enable</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/Mshreg_hit_syn</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_enable</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/Mshreg_hit_syn</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y64.CLK</twSrcSite><twSrcClk twEdge ="twFalling">hit1</twSrcClk><twPathDel><twSite>SLICE_X30Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_enable</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_enable</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_ub1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.680</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_ub</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/buffer</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/buffer</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.AI</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.038</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mshreg_hit_syn</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>3.377</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y65.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>3.152</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.421">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.871</twRouteDel><twTotDel>1.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.333">slaves/SYSCLK</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2 (SLICE_X48Y65.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>3.286</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twTotPathDel>1.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_2</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.652</twRouteDel><twTotDel>1.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hitDivider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4.5
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y65.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="102"><twSlack>0.461</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.222</twRouteDel><twTotDel>0.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y65.CX), 1 path
</twPathRptBanner><twRacePath anchorID="103"><twSlack>0.463</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.640">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.224</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y66.AX), 1 path
</twPathRptBanner><twRacePath anchorID="104"><twSlack>0.525</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.031">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="105" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>33</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>33</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.918</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_26 (SLICE_X37Y37.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>0.082</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_26</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_26</twDest><twTotPathDel>1.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_26</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="95.833">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>slaves/hitcount1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux1811</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_26</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>1.188</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_28 (SLICE_X37Y37.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>0.087</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_28</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_28</twDest><twTotPathDel>1.913</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_28</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="95.833">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>slaves/hitcount1&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux2011</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_28</twBEL></twPathDel><twLogDel>0.730</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>1.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_25 (SLICE_X37Y37.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathFromToDelay"><twSlack>0.121</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_25</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_25</twDest><twTotPathDel>1.879</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_25</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="95.833">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;27&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.244</twDelInfo><twComp>slaves/hitcount1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux1711</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_25</twBEL></twPathDel><twLogDel>0.635</twLogDel><twRouteDel>1.244</twRouteDel><twTotDel>1.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_9 (SLICE_X39Y39.C4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="112"><twSlack>0.606</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_9</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_9</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y39.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>slaves/hitcount1&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/slave2/mux31111</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_9</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_6 (SLICE_X39Y38.D5), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>0.611</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_6</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_6</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y38.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>slaves/hitcount1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave2/mux2811</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_6</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_8 (SLICE_X37Y37.C5), 1 path
</twPathRptBanner><twRacePath anchorID="114"><twSlack>0.642</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_8</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_8</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X36Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y37.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>slaves/hitcount1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y37.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux3011</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_8</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.287</twRouteDel><twTotDel>0.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="96.000">ipb_clk</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.946</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X37Y43.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>0.054</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_0</twDest><twTotPathDel>1.946</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="704.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>finehit_0_OBUF</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.177</twDelInfo><twComp>finehit_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_next&lt;0&gt;2</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_0</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>1.177</twRouteDel><twTotDel>1.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="704.166">slaves/SYSCLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X37Y43.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>0.102</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_1</twDest><twTotPathDel>1.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="704.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>finehit_0_OBUF</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.129</twDelInfo><twComp>finehit_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_next&lt;1&gt;1</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_1</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>1.129</twRouteDel><twTotDel>1.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="704.166">slaves/SYSCLK</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_0 (SLICE_X37Y43.B4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>1.072</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="704.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>finehit_0_OBUF</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>finehit_0_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_next&lt;0&gt;2</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_0</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.623</twRouteDel><twTotDel>1.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="700.000">slaves/SYSCLK</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_1 (SLICE_X37Y43.C3), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>1.092</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="704.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>finehit_0_OBUF</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y43.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>finehit_0_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_next&lt;1&gt;1</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_1</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.643</twRouteDel><twTotDel>1.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="700.000">slaves/SYSCLK</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>49427</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14985</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.879</twMinPer></twConstHead><twPathRptBanner iPaths="217" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_8 (SLICE_X58Y46.CIN), 217 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.121</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twTotPathDel>7.679</twTotPathDel><twClkSkew dest = "0.553" src = "0.602">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">5.266</twDelInfo><twComp>mac_rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>1.606</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>7.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.110</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twTotPathDel>6.690</twTotPathDel><twClkSkew dest = "0.553" src = "0.602">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">3.976</twDelInfo><twComp>mac_rx_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00696_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00696</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;5&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>1.640</twLogDel><twRouteDel>5.050</twRouteDel><twTotDel>6.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.134</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twTotPathDel>6.666</twTotPathDel><twClkSkew dest = "0.553" src = "0.602">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_8</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y75.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y41.C3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">3.952</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y41.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;6&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00698_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y41.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;6&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00698</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y46.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;8&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor&lt;8&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_8</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>5.257</twRouteDel><twTotDel>6.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_7 (SLICE_X58Y45.A5), 11 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twTotPathDel>7.654</twTotPathDel><twClkSkew dest = "0.552" src = "0.602">0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">5.266</twDelInfo><twComp>mac_rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_7</twBEL></twPathDel><twLogDel>1.584</twLogDel><twRouteDel>6.070</twRouteDel><twTotDel>7.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.097</twSlack><twSrc BELType="FF">ipbus/udp_if/ping/do_cksum.do_sum_int</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twTotPathDel>4.703</twTotPathDel><twClkSkew dest = "0.460" src = "0.509">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/ping/do_cksum.do_sum_int</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/udp_if/do_sum_ping</twComp><twBEL>ipbus/udp_if/ping/do_cksum.do_sum_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>ipbus/udp_if/do_sum_ping</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_do_sum</twComp><twBEL>ipbus/udp_if/rx_do_sum1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ipbus/udp_if/rx_do_sum</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_7</twBEL></twPathDel><twLogDel>1.528</twLogDel><twRouteDel>3.175</twRouteDel><twTotDel>4.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.173</twSlack><twSrc BELType="FF">ipbus/udp_if/ping/int_valid_ping</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew dest = "0.460" src = "0.502">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/ping/int_valid_ping</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/udp_if/int_valid_ping</twComp><twBEL>ipbus/udp_if/ping/int_valid_ping</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ipbus/udp_if/int_valid_ping</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_int_valid</twComp><twBEL>ipbus/udp_if/rx_int_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>ipbus/udp_if/rx_int_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_7</twBEL></twPathDel><twLogDel>1.584</twLogDel><twRouteDel>3.050</twRouteDel><twTotDel>4.634</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/rx_byte_sum/lo_byte_6 (SLICE_X58Y45.A5), 11 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twTotPathDel>7.637</twTotPathDel><twClkSkew dest = "0.552" src = "0.602">0.050</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_data&lt;7&gt;</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.C3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">5.266</twDelInfo><twComp>mac_rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/N8</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_6</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>6.070</twRouteDel><twTotDel>7.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.114</twSlack><twSrc BELType="FF">ipbus/udp_if/ping/do_cksum.do_sum_int</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twTotPathDel>4.686</twTotPathDel><twClkSkew dest = "0.460" src = "0.509">0.049</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/ping/do_cksum.do_sum_int</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X53Y62.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/udp_if/do_sum_ping</twComp><twBEL>ipbus/udp_if/ping/do_cksum.do_sum_int</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>ipbus/udp_if/do_sum_ping</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_do_sum</twComp><twBEL>ipbus/udp_if/rx_do_sum1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>ipbus/udp_if/rx_do_sum</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_6</twBEL></twPathDel><twLogDel>1.511</twLogDel><twRouteDel>3.175</twRouteDel><twTotDel>4.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.190</twSlack><twSrc BELType="FF">ipbus/udp_if/ping/int_valid_ping</twSrc><twDest BELType="FF">ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twTotPathDel>4.617</twTotPathDel><twClkSkew dest = "0.460" src = "0.502">0.042</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/ping/int_valid_ping</twSrc><twDest BELType='FF'>ipbus/udp_if/rx_byte_sum/lo_byte_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/udp_if/int_valid_ping</twComp><twBEL>ipbus/udp_if/ping/int_valid_ping</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>ipbus/udp_if/int_valid_ping</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_int_valid</twComp><twBEL>ipbus/udp_if/rx_int_valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y42.B1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.495</twDelInfo><twComp>ipbus/udp_if/rx_int_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y42.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int&lt;4&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Mmux_n00695</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/n0069&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>ipbus/udp_if/rx_byte_sum/lo_byte&lt;7&gt;</twComp><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut&lt;4&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy&lt;7&gt;</twBEL><twBEL>ipbus/udp_if/rx_byte_sum/lo_byte_6</twBEL></twPathDel><twLogDel>1.567</twLogDel><twRouteDel>3.050</twRouteDel><twTotDel>4.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X2Y30.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_4</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram1</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_4</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ipbus/udp_if/addra&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X2Y30.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_5</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram1</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_5</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ipbus/udp_if/addra&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X2Y30.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_6</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram1</twDest><twTotPathDel>0.263</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_6</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X41Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/addra&lt;9&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ipbus/udp_if/addra&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="147"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="148" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="clk125"/><twPinLimit anchorID="149" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X0Y14.CLKB" clockNet="clk125"/><twPinLimit anchorID="150" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X0Y20.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="151" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>24188</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2772</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.189</twMinPer></twConstHead><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram11 (RAMB16_X0Y14.DIA0), 37 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.811</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>10.159</twTotPathDel><twClkSkew dest = "0.482" src = "0.477">-0.005</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">4.084</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;20&gt;&lt;20&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y32.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;4&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.485</twLogDel><twRouteDel>8.674</twRouteDel><twTotDel>10.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.832</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>9.128</twTotPathDel><twClkSkew dest = "0.242" src = "0.247">0.005</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2_BRB5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/state_tx_hdr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;4&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.727</twLogDel><twRouteDel>7.401</twRouteDel><twTotDel>9.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.019</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2_BRB0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twTotPathDel>8.928</twTotPathDel><twClkSkew dest = "0.242" src = "0.260">0.018</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2_BRB0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X29Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.949</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/state_tx_hdr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp><twBEL>ipbus/trans/sm/mux10121</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>ipbus/trans/tx_data&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;4&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata131</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.939</twDelInfo><twComp>ipbus/trans_out_wdata&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram11</twBEL></twPathDel><twLogDel>1.671</twLogDel><twRouteDel>7.257</twRouteDel><twTotDel>8.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram5 (RAMB16_X1Y6.DIA0), 37 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.195</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>9.802</twTotPathDel><twClkSkew dest = "0.509" src = "0.477">-0.032</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">4.237</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;6&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;8&gt;&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/mux101201</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>ipbus/trans/tx_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;8&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata311</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>8.370</twRouteDel><twTotDel>9.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.518</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_1</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>7.479</twTotPathDel><twClkSkew dest = "0.509" src = "0.477">-0.032</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_1</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.914</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;6&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;8&gt;&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/mux101201</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>ipbus/trans/tx_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;8&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata311</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>1.432</twLogDel><twRouteDel>6.047</twRouteDel><twTotDel>7.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.116</twSlack><twSrc BELType="RAM">slaves/RAM0/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twTotPathDel>6.880</twTotPathDel><twClkSkew dest = "0.509" src = "0.478">-0.031</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM0/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y12.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y12.DOB8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>slaves/RAM0/Mram_ram</twComp><twBEL>slaves/RAM0/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y27.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>slaves/ipbr[3]_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;18&gt;</twComp><twBEL>slaves/fabric/Mmux_sel[2]_X_48_o_wide_mux_151_OUT311</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/mux101201</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>ipbus/trans/tx_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;8&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata311</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y6.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.647</twDelInfo><twComp>ipbus/trans_out_wdata&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y6.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram5</twBEL></twPathDel><twLogDel>2.816</twLogDel><twRouteDel>4.064</twRouteDel><twTotDel>6.880</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X1Y14.DIA0), 37 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.606</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>9.363</twTotPathDel><twClkSkew dest = "0.481" src = "0.477">-0.004</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X42Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;3&gt;</twComp><twBEL>ipbus/trans/sm/addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twRising">4.084</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y39.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;4&gt;&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.443</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/rmw_result_27_BRB5</twComp><twBEL>ipbus/trans/sm/mux101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>ipbus/trans/tx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata271</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>ipbus/trans_out_wdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.485</twLogDel><twRouteDel>7.878</twRouteDel><twTotDel>9.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.122</twSlack><twSrc BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram13</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>7.840</twTotPathDel><twClkSkew dest = "0.481" src = "0.484">0.003</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram13</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X3Y14.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X3Y14.DOB0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram13</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram13</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.353</twDelInfo><twComp>ipbus/trans_in_udp_rdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_rxd271</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.B4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>ipbus/trans/rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata271</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>ipbus/trans_out_wdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>2.722</twLogDel><twRouteDel>5.118</twRouteDel><twTotDel>7.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.789</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twTotPathDel>7.170</twTotPathDel><twClkSkew dest = "0.241" src = "0.247">0.006</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2_BRB5</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2_BRB5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y25.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>ipbus/trans/sm/rmw_coeff&lt;15&gt;</twComp><twBEL>ipbus/trans/sm/state_tx_hdr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.D6</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/rmw_result_27_BRB5</twComp><twBEL>ipbus/trans/sm/mux101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y26.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>ipbus/trans/tx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y26.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata271</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y14.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.458</twDelInfo><twComp>ipbus/trans_out_wdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y14.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.673</twLogDel><twRouteDel>5.497</twRouteDel><twTotDel>7.170</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_2 (SLICE_X43Y30.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_2</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y30.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buffer_2 (SLICE_X51Y27.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.404</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X51Y27.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y27.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buffer_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM0/ack (SLICE_X32Y20.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.412</twSlack><twSrc BELType="FF">slaves/RAM0/ack</twSrc><twDest BELType="FF">slaves/RAM0/ack</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/RAM0/ack</twSrc><twDest BELType='FF'>slaves/RAM0/ack</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp><twBEL>slaves/RAM0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y20.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>slaves/ipbr[3]_ipb_ack</twComp><twBEL>slaves/RAM0/ipb_in_ipb_strobe_ack_AND_370_o_norst1_INV_0</twBEL><twBEL>slaves/RAM0/ack</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="176"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="ipb_clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="180" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="181"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="182" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y64.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="184" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="185"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="186" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y7.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="187" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y65.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="188" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.814</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1 (SLICE_X47Y67.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twTotPathDel>1.303</twTotPathDel><twClkSkew dest = "0.152" src = "0.161">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.832</twRouteDel><twTotDel>1.303</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X47Y67.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.193</twTotPathDel><twClkSkew dest = "0.152" src = "0.161">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.518</twLogDel><twRouteDel>0.675</twRouteDel><twTotDel>1.193</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0 (SLICE_X47Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.503</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twDest><twTotPathDel>0.955</twTotPathDel><twClkSkew dest = "0.152" src = "0.161">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.484</twRouteDel><twTotDel>0.955</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X46Y67.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X46Y67.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>92.0</twPctLog><twPctRoute>8.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1 (SLICE_X46Y67.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y67.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.084</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y67.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;1&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.084</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="202" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X3Y6.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="203" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0/CK" locationPin="SLICE_X46Y67.CLK" clockNet="slaves/TDCchannels/CLK_0"/><twPinLimit anchorID="204" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2/CK" locationPin="SLICE_X46Y67.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="205" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 2.4 HIGH 50%;</twConstName><twItemCnt>1618</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>634</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.014</twMinPer></twConstHead><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X32Y52.AX), 30 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>3.903</twTotPathDel><twClkSkew dest = "0.240" src = "0.252">0.012</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>2.653</twRouteDel><twTotDel>3.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>3.835</twTotPathDel><twClkSkew dest = "0.240" src = "0.248">0.008</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y55.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp02</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>2.568</twRouteDel><twTotDel>3.835</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew dest = "0.150" src = "0.152">0.002</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;5&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y54.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp01</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp03</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/hit1_4 (SLICE_X34Y51.CE), 19 paths
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hit0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/hit1_4</twDest><twTotPathDel>3.893</twTotPathDel><twClkSkew dest = "0.152" src = "0.163">0.011</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hit0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/hit1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y50.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.961</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slaves/TDCchannels/dc1/hit1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/Mmux__n0116121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/Mmux__n011612</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/hit1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit1_4</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>2.396</twRouteDel><twTotDel>3.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hit0_4</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/hit1_4</twDest><twTotPathDel>3.889</twTotPathDel><twClkSkew dest = "0.152" src = "0.163">0.011</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hit0_4</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/hit1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/Mmux__n0116121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/Mmux__n011612</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/hit1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit1_4</twBEL></twPathDel><twLogDel>1.553</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>3.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.489</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hit0_6</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/hit1_4</twDest><twTotPathDel>3.567</twTotPathDel><twClkSkew dest = "0.152" src = "0.163">0.011</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hit0_6</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/hit1_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X35Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y50.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;6&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>slaves/TDCchannels/dc1/hit0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>slaves/TDCchannels/dc1/hit1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCfifo_dout[7]_hit0[7]_equal_11_o</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/Mmux__n0116121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y51.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>slaves/TDCchannels/dc1/Mmux__n011612</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y51.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/TDCchannels/dc1/hit1&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hit1_4</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>2.070</twRouteDel><twTotDel>3.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (SLICE_X34Y50.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.164</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>3.893</twTotPathDel><twClkSkew dest = "0.244" src = "0.254">0.010</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X32Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/fifo_data_available1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>slaves/TDCchannels/dc1/fifo_data_available</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/ramData&lt;14&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>3.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.800</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>3.257</twTotPathDel><twClkSkew dest = "0.244" src = "0.254">0.010</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/FSMstate_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X33Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/dumpMem</twComp><twBEL>slaves/TDCchannels/dc1/FSMstate_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y51.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>slaves/TDCchannels/dc1/FSMstate&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/write_buffer</twComp><twBEL>slaves/TDCchannels/dc1/read_fifo1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>slaves/TDCchannels/dc1/read_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/ramData&lt;14&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>1.310</twLogDel><twRouteDel>1.947</twRouteDel><twTotDel>3.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.823</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twTotPathDel>2.234</twTotPathDel><twClkSkew dest = "0.244" src = "0.254">0.010</twClkSkew><twDelConst>4.166</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.184" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.099</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/fifo_empty</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb2</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>slaves/ramData&lt;14&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7</twBEL></twPathDel><twLogDel>0.998</twLogDel><twRouteDel>1.236</twRouteDel><twTotDel>2.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">slaves/SYSCLK</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 2.4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X31Y63.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X31Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.145</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.145</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (SLICE_X32Y57.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.426</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twDest><twTotPathDel>0.426</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/wr_pntr&lt;0&gt;_inv1_INV_0</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.036</twRouteDel><twTotDel>0.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twDestClk><twPctLog>91.5</twPctLog><twPctRoute>8.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X34Y53.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType="RAM">slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew dest = "0.072" src = "0.064">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twSrc><twDest BELType='RAM'>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X32Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.533</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>slaves/ramData&lt;13&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>-0.095</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twDestClk><twPctLog>-21.7</twPctLog><twPctRoute>121.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="230"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 2.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="231" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="1.042" period="4.166" constraintValue="4.166" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM0/Mram_ram/CLKA" logResource="slaves/RAM0/Mram_ram/CLKA" locationPin="RAMB16_X2Y12.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="232" type="MINPERIOD" name="Tbcper_I" slack="2.436" period="4.166" constraintValue="4.166" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/><twPinLimit anchorID="233" type="MINPERIOD" name="Tcp" slack="3.128" period="4.166" constraintValue="4.166" deviceLimit="1.038" freqLimit="963.391" physResource="slaves/ramData&lt;14&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM32/DP/CLK" locationPin="SLICE_X34Y50.CLK" clockNet="slaves/SYSCLK"/></twPinLimitRpt></twConst><twConst anchorID="234" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="235"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="236" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="237" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y64.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="238" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.059</twMinPer></twConstHead><twPinLimitRpt anchorID="239"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="240" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="242" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="243" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>17.383</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twUnconstOffOut anchorID="245" twDataPathType="twDataPathMaxDelay"><twOff>17.383</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.181</twRouteDel><twTotDel>12.050</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X43Y75.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.580</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>2.462</twLogDel><twRouteDel>2.580</twRouteDel><twTotDel>5.042</twTotDel><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twUnconstOffOut anchorID="247" twDataPathType="twDataPathMaxDelay"><twOff>17.356</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">1.245</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.181</twRouteDel><twTotDel>12.050</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X43Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.623</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>2.392</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>5.015</twTotDel><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;4&gt; (J13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="248"><twUnconstOffOut anchorID="249" twDataPathType="twDataPathMaxDelay"><twOff>17.082</twOff><twSrc BELType="FF">eth/gmii_txd_4</twSrc><twDest BELType="PAD">gmii_txd&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">7.995</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y76.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>10.183</twRouteDel><twTotDel>12.052</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_4</twSrc><twDest BELType='PAD'>gmii_txd&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>gmii_txd_4_OBUF</twComp><twBEL>eth/gmii_txd_4</twBEL></twPathDel><twPathDel><twSite>J13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.330</twDelInfo><twComp>gmii_txd_4_OBUF</twComp></twPathDel><twPathDel><twSite>J13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.001</twDelInfo><twComp>gmii_txd&lt;4&gt;</twComp><twBEL>gmii_txd_4_OBUF</twBEL><twBEL>gmii_txd&lt;4&gt;</twBEL></twPathDel><twLogDel>2.409</twLogDel><twRouteDel>2.330</twRouteDel><twTotDel>4.739</twTotDel><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="250"><twUnconstOffOut anchorID="251" twDataPathType="twDataPathMinDelay"><twOff>9.279</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.999</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.064</twRouteDel><twTotDel>7.216</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X55Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.118</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;6&gt; (H12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="252"><twUnconstOffOut anchorID="253" twDataPathType="twDataPathMinDelay"><twOff>9.304</twOff><twSrc BELType="FF">eth/gmii_txd_6</twSrc><twDest BELType="PAD">gmii_txd&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.999</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.062</twRouteDel><twTotDel>7.214</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_6</twSrc><twDest BELType='PAD'>gmii_txd&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X55Y85.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_6_OBUF</twComp><twBEL>eth/gmii_txd_6</twBEL></twPathDel><twPathDel><twSite>H12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>gmii_txd_6_OBUF</twComp></twPathDel><twPathDel><twSite>H12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_txd&lt;6&gt;</twComp><twBEL>gmii_txd_6_OBUF</twBEL><twBEL>gmii_txd&lt;6&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>2.381</twTotDel><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;3&gt; (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="254"><twUnconstOffOut anchorID="255" twDataPathType="twDataPathMinDelay"><twOff>9.308</twOff><twSrc BELType="FF">eth/gmii_txd_3</twSrc><twDest BELType="PAD">gmii_txd&lt;3&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp664.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.999</twDelInfo><twComp>ckref_tdc</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>973</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>6.066</twRouteDel><twTotDel>7.218</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_3</twSrc><twDest BELType='PAD'>gmii_txd&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X55Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_3_OBUF</twComp><twBEL>eth/gmii_txd_3</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>gmii_txd_3_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>gmii_txd&lt;3&gt;</twComp><twBEL>gmii_txd_3_OBUF</twBEL><twBEL>gmii_txd&lt;3&gt;</twBEL></twPathDel><twLogDel>1.236</twLogDel><twRouteDel>1.145</twRouteDel><twTotDel>2.381</twTotDel><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="256" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.609</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstOffIn anchorID="258" twDataPathType="twDataPathMaxDelay"><twSlack>0.891</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.177</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp664.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>3.662</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.4</twPctLog><twPctRoute>2.6</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.177</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstOffIn anchorID="260" twDataPathType="twDataPathMaxDelay"><twSlack>0.893</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.179</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp664.IMUX.1</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>3.662</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.4</twPctLog><twPctRoute>2.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.179</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twConstOffIn anchorID="262" twDataPathType="twDataPathMaxDelay"><twSlack>0.893</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.179</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.500</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp664.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>3.662</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>3.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.4</twPctLog><twPctRoute>2.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.179</twTotDel><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="263"><twConstOffIn anchorID="264" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp664.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="265"><twConstOffIn anchorID="266" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp664.IMUX.6</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="267"><twConstOffIn anchorID="268" twDataPathType="twDataPathMinDelay"><twSlack>0.189</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.196</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>0.500</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp664.IMUX.15</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp669.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>89.6</twPctLog><twPctRoute>10.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp664.IMUX.9</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.196</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="3" anchorID="269"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.849" errors="0" errorRollup="0" items="446" itemsRollup="75242"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.879" actualRollup="N/A" errors="0" errorRollup="0" items="49427" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="10.189" actualRollup="N/A" errors="0" errorRollup="0" items="24188" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.814" actualRollup="N/A" errors="0" errorRollup="0" items="9" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 2.4 HIGH 50%;" type="child" depth="1" requirement="4.167" prefType="period" actual="4.014" actualRollup="N/A" errors="0" errorRollup="0" items="1618" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="6" anchorID="270"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.148" actualRollup="1.059" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.059" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="271">1</twUnmetConstCnt><twDataSheet anchorID="272" twNameLen="15"><twSUH2ClkList anchorID="273" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="274" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "9.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.383" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "9.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.356" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "9.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.833" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "9.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.862" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "9.531" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.823" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "9.308" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.468" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "9.686" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "17.082" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "9.406" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.663" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "9.304" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.464" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "9.279" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.418" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="275" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>4.148</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="276" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>10.189</twRiseRise><twRiseFall>1.407</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="277" twDestWidth="11" twWorstWindow="1.920" twWorstSetup="1.609" twWorstHold="0.311" twWorstSetupSlack="0.891" twWorstHoldSlack="0.189" ><twConstName>OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.898" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.898" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.893" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.893" twHoldSlack = "0.194" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.306</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.898" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.891" twHoldSlack = "0.196" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.609</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.304</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.896" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.898" twHoldSlack = "0.189" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.311</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.896" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.896" twHoldSlack = "0.191" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.309</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="278" twDestWidth="11" twMinSlack="-17.383" twMaxSlack="-16.418" twRelSkew="0.965" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "17.383" twMaxDelayCrnr="f" twMinDelay = "9.907" twMinDelayCrnr="t" twRelSkew = "0.965" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "17.356" twMaxDelayCrnr="f" twMinDelay = "9.909" twMinDelayCrnr="t" twRelSkew = "0.938" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "16.833" twMaxDelayCrnr="f" twMinDelay = "9.567" twMinDelayCrnr="t" twRelSkew = "0.415" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "16.862" twMaxDelayCrnr="f" twMinDelay = "9.596" twMinDelayCrnr="t" twRelSkew = "0.444" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "16.823" twMaxDelayCrnr="f" twMinDelay = "9.531" twMinDelayCrnr="t" twRelSkew = "0.405" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "16.468" twMaxDelayCrnr="f" twMinDelay = "9.308" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "17.082" twMaxDelayCrnr="f" twMinDelay = "9.686" twMinDelayCrnr="t" twRelSkew = "0.664" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "16.663" twMaxDelayCrnr="f" twMinDelay = "9.406" twMinDelayCrnr="t" twRelSkew = "0.245" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "16.464" twMaxDelayCrnr="f" twMinDelay = "9.304" twMinDelayCrnr="t" twRelSkew = "0.046" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "16.418" twMaxDelayCrnr="f" twMinDelay = "9.279" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="279">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="280"><twErrCnt>1</twErrCnt><twScore>72</twScore><twSetupScore>72</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>77655</twPathCnt><twNetCnt>2</twNetCnt><twConnCnt>20698</twConnCnt></twConstCov><twStats anchorID="281"><twMinPer>10.189</twMinPer><twFootnote number="1" /><twMaxFreq>98.145</twMaxFreq><twMaxFromToDel>4.330</twMaxFromToDel><twMaxNetSkew>0.152</twMaxNetSkew><twMinInBeforeClk>1.609</twMinInBeforeClk><twMaxOutBeforeClk>17.383</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec  4 12:58:20 2015 </twTimestamp></twFoot><twClientInfo anchorID="282"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 541 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
