# AXI4-Master-Slave-Design-
This repository contains a Verilog implementation of an AXI4 Master-Slave system, capable of burst read/write operations.
