$date
  Tue Jan 17 15:10:23 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mpx4zu1_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % y $end
$var reg 2 & sel[1:0] $end
$scope module mpx4zu1_0 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 2 + sel[1:0] $end
$var reg 1 , y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
b00 &
0'
0(
0)
0*
b00 +
0,
#1
1!
1%
1'
1,
#2
0!
1"
0%
0'
1(
0,
#3
1!
1%
1'
1,
#4
0!
0"
1#
0%
0'
0(
1)
0,
#5
1!
1%
1'
1,
#6
0!
1"
0%
0'
1(
0,
#7
1!
1%
1'
1,
#8
0!
0"
0#
1$
0%
0'
0(
0)
1*
0,
#9
1!
1%
1'
1,
#10
0!
1"
0%
0'
1(
0,
#11
1!
1%
1'
1,
#12
0!
0"
1#
0%
0'
0(
1)
0,
#13
1!
1%
1'
1,
#14
0!
1"
0%
0'
1(
0,
#15
1!
1%
1'
1,
#16
0!
0"
0#
0$
0%
b01 &
0'
0(
0)
0*
b01 +
0,
#17
1!
1'
#18
0!
1"
1%
0'
1(
1,
#19
1!
1'
#20
0!
0"
1#
0%
0'
0(
1)
0,
#21
1!
1'
#22
0!
1"
1%
0'
1(
1,
#23
1!
1'
#24
0!
0"
0#
1$
0%
0'
0(
0)
1*
0,
#25
1!
1'
#26
0!
1"
1%
0'
1(
1,
#27
1!
1'
#28
0!
0"
1#
0%
0'
0(
1)
0,
#29
1!
1'
#30
0!
1"
1%
0'
1(
1,
#31
1!
1'
#32
0!
0"
0#
0$
0%
b10 &
0'
0(
0)
0*
b10 +
0,
#33
1!
1'
#34
0!
1"
0'
1(
#35
1!
1'
#36
0!
0"
1#
1%
0'
0(
1)
1,
#37
1!
1'
#38
0!
1"
0'
1(
#39
1!
1'
#40
0!
0"
0#
1$
0%
0'
0(
0)
1*
0,
#41
1!
1'
#42
0!
1"
0'
1(
#43
1!
1'
#44
0!
0"
1#
1%
0'
0(
1)
1,
#45
1!
1'
#46
0!
1"
0'
1(
#47
1!
1'
#48
0!
0"
0#
0$
0%
b11 &
0'
0(
0)
0*
b11 +
0,
#49
1!
1'
#50
0!
1"
0'
1(
#51
1!
1'
#52
0!
0"
1#
0'
0(
1)
#53
1!
1'
#54
0!
1"
0'
1(
#55
1!
1'
#56
0!
0"
0#
1$
1%
0'
0(
0)
1*
1,
#57
1!
1'
#58
0!
1"
0'
1(
#59
1!
1'
#60
0!
0"
1#
0'
0(
1)
#61
1!
1'
#62
0!
1"
0'
1(
#63
1!
1'
#64
