git clone --depth 1 --no-tags https://github.com/lxfei7310/nontrivial-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/305648281
git clone --depth 1 --no-tags https://github.com/rajeevsaxena563/SVA-based-verification-of-AHB-Lite-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289001167
git clone --depth 1 --no-tags https://github.com/MahdiTorab/lincsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297815221
git clone --depth 1 --no-tags https://github.com/astalstain/improV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299656245
git clone --depth 1 --no-tags https://github.com/klokaj/DataSniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292625172
git clone --depth 1 --no-tags https://github.com/GorgeousWalrus/panda_common.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291674056
git clone --depth 1 --no-tags https://github.com/yuc016/LamboProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291191513
git clone --depth 1 --no-tags https://github.com/Dom324/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304084806
git clone --depth 1 --no-tags https://github.com/jaytlang/networkedlasers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312675390
git clone --depth 1 --no-tags https://github.com/gzyIDE/perceptron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307590453
git clone --depth 1 --no-tags https://github.com/unicornt/mips-OoO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277261681
git clone --depth 1 --no-tags https://github.com/levonkh/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277172449
git clone --depth 1 --no-tags https://github.com/ivan-1989/labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288354136
git clone --depth 1 --no-tags https://github.com/814322112/EEB_Elevator_Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290586753
git clone --depth 1 --no-tags https://github.com/isamumu/dbg_guv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285480177
git clone --depth 1 --no-tags https://github.com/Keerthivasan005/32-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285552647
git clone --depth 1 --no-tags https://github.com/selvaruban-johnson/BLOCK_LEVEL_TESTBENCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280905934
git clone --depth 1 --no-tags https://github.com/xmralla/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276827165
git clone --depth 1 --no-tags https://github.com/bellwood420/pong-arcade-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301041768
git clone --depth 1 --no-tags https://github.com/ClSlaid/Naive_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309090822
git clone --depth 1 --no-tags https://github.com/soleiyu/nexysa7prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293228456
git clone --depth 1 --no-tags https://github.com/merledu/bolt-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297318290
git clone --depth 1 --no-tags https://github.com/vinodsake/learn-verilog-sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303057399
git clone --depth 1 --no-tags https://github.com/xintong731/NOC_perm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303307307
git clone --depth 1 --no-tags https://github.com/cwmetrics/test_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300084860
git clone --depth 1 --no-tags https://github.com/wmkusters/fgbitw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311395714
git clone --depth 1 --no-tags https://github.com/yahya-alhinai/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279173636
git clone --depth 1 --no-tags https://github.com/Zihaokong/SHA256andBitcoin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279357523
git clone --depth 1 --no-tags https://github.com/mfkiwl/Systolic_Matrix_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284214656
git clone --depth 1 --no-tags https://github.com/antonyaslan/Cellular-Automata-Map-Evacuation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284781170
git clone --depth 1 --no-tags https://github.com/Kiran760043/UART-Receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286606525
git clone --depth 1 --no-tags https://github.com/jamenaso/test_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284507491
git clone --depth 1 --no-tags https://github.com/AzmuthSzym/UEC_Projekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288003221
git clone --depth 1 --no-tags https://github.com/thata/verilog_building_blocks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289447166
git clone --depth 1 --no-tags https://github.com/theignorantzen/learnSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280656060
git clone --depth 1 --no-tags https://github.com/coreturn/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280848805
git clone --depth 1 --no-tags https://github.com/Artem1199/ECE582-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277912462
git clone --depth 1 --no-tags https://github.com/visali85/uart_uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283181812
git clone --depth 1 --no-tags https://github.com/smanda25/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280002779
git clone --depth 1 --no-tags https://github.com/Galatis-Giuliano/Lab3EarlyDebouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295531712
git clone --depth 1 --no-tags https://github.com/SovanKundu/aibot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290851170
git clone --depth 1 --no-tags https://github.com/jetvova/myarch32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277442182
git clone --depth 1 --no-tags https://github.com/e60369/Verilog_Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/277145658
git clone --depth 1 --no-tags https://github.com/SaichethanDevaruppula/stopwatch.fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286677253
git clone --depth 1 --no-tags https://github.com/Atif-786/Full-adder-using-gate-level.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/307475688
git clone --depth 1 --no-tags https://github.com/cpe-adventurer/ramchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306640724
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/SHA-256-System-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296694700
git clone --depth 1 --no-tags https://github.com/OmarNaffaa/Lab-5---FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299765825
git clone --depth 1 --no-tags https://github.com/llfl/uvm_abc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303345142
git clone --depth 1 --no-tags https://github.com/JeterHwang/DClab-team04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298175588
git clone --depth 1 --no-tags https://github.com/karthmnz/FPGA_1756.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300949961
git clone --depth 1 --no-tags https://github.com/melt-umn/Abella-AG-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/310894710
git clone --depth 1 --no-tags https://github.com/MatusPilnan/asicde-collab-visualization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311156087
git clone --depth 1 --no-tags https://github.com/tylergithub/SHA-3-Permutation-Engine_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311155805
git clone --depth 1 --no-tags https://github.com/devinmur29/kaboom_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311874128
git clone --depth 1 --no-tags https://github.com/rintcius/precog-testdata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309374144
git clone --depth 1 --no-tags https://github.com/YJ-Guan/pulpino_fpga_chip_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/309286726
git clone --depth 1 --no-tags https://github.com/techie97/watchdog_services.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/311472169
git clone --depth 1 --no-tags https://github.com/Tauhoo/neural-burning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312518361
git clone --depth 1 --no-tags https://github.com/maluwastaken/Infra_de_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278640157
git clone --depth 1 --no-tags https://github.com/tallenintegsys/computer_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/276240434
git clone --depth 1 --no-tags https://github.com/kushika-s30/Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291734968
git clone --depth 1 --no-tags https://github.com/Kiran760043/UART-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293890579
git clone --depth 1 --no-tags https://github.com/HaoboChen1887/CpuPrototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289304216
git clone --depth 1 --no-tags https://github.com/Dimonij/A6-task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/289977188
git clone --depth 1 --no-tags https://github.com/rosethepose/CPSC351-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297799104
git clone --depth 1 --no-tags https://github.com/Berk-T/CelularAutomaton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297068822
git clone --depth 1 --no-tags https://github.com/admiralento/logicboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297420188
git clone --depth 1 --no-tags https://github.com/Teggoon/9-bit-ISA-Processor-and-Assembler-Class-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285771785
git clone --depth 1 --no-tags https://github.com/johnw08/CNN_de0-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301050793
git clone --depth 1 --no-tags https://github.com/asfandyark/projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299130047
git clone --depth 1 --no-tags https://github.com/fq97/remote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/279402572
git clone --depth 1 --no-tags https://github.com/NirLalum/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/278169031
git clone --depth 1 --no-tags https://github.com/melmae/logic-analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283349060
git clone --depth 1 --no-tags https://github.com/elektrotechniker-aufgabenDotDE/bcdCounterSynchron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282214508
git clone --depth 1 --no-tags https://github.com/mukuljava/Hardware-generator-for-deep-convolutional-neural-networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283640257
git clone --depth 1 --no-tags https://github.com/Fernsicles/FPGA-calc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/283640784
git clone --depth 1 --no-tags https://github.com/Jensenwww/apb_uart_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282170720
git clone --depth 1 --no-tags https://github.com/shimo8810/fpga-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303255325
git clone --depth 1 --no-tags https://github.com/StephenBartel/UofCProjectHermes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/306471298
git clone --depth 1 --no-tags https://github.com/salvarez97/tarea_1_Verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/303836906
git clone --depth 1 --no-tags https://github.com/joao-fragoso/serial_file_echo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302618769
git clone --depth 1 --no-tags https://github.com/Radiophantom/LIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288134012
git clone --depth 1 --no-tags https://github.com/irwinfrimpong/MIPS-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280764190
git clone --depth 1 --no-tags https://github.com/parker44/memory-manipulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282291547
git clone --depth 1 --no-tags https://github.com/JesusA824/Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288629180
git clone --depth 1 --no-tags https://github.com/WenguoZhang-cd/work_and_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290398002
git clone --depth 1 --no-tags https://github.com/SergioJJ/systemverilog-babysteps.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288831540
git clone --depth 1 --no-tags https://github.com/jimfred/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290657906
git clone --depth 1 --no-tags https://github.com/danielgaio/state_machine_exercise_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302976641
git clone --depth 1 --no-tags https://github.com/Louisredstone/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301333588
git clone --depth 1 --no-tags https://github.com/RadwanAtme/Simple-Arithmetic-Logic-Unit--UniversityHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/304296628
git clone --depth 1 --no-tags https://github.com/ralfgad/Multiplicador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301957866
git clone --depth 1 --no-tags https://github.com/suyash-20/SystemVerilog_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287644107
git clone --depth 1 --no-tags https://github.com/Jutenbezbuten/uec2_alt_version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294246568
git clone --depth 1 --no-tags https://github.com/qqn2/sv_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296399084
git clone --depth 1 --no-tags https://github.com/PulseRain/FRV2100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/282542887
git clone --depth 1 --no-tags https://github.com/kosmar2011/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286675886
git clone --depth 1 --no-tags https://github.com/Radiophantom/serializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285820183
git clone --depth 1 --no-tags https://github.com/saipra99/Dual_port_Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/280089534
