
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.58

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.83 source latency CPU_result_a4[0]$_DFF_P_/CLK ^
  -0.80 target latency CPU_Dmem_value_a5[15][27]$_SDFFE_PP0P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.52 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.36 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29    0.64 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.13    0.00    0.64 ^ clkbuf_leaf_121_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.04    0.06    0.17    0.81 ^ clkbuf_leaf_121_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_121_clk (net)
                  0.06    0.00    0.81 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    44    0.25    0.30    0.56    1.38 v CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_reset_a3 (net)
                  0.30    0.00    1.38 v _09858_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.17    1.55 ^ _09858_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00953_ (net)
                  0.07    0.00    1.55 ^ CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.36 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.29    0.64 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.13    0.00    0.64 ^ clkbuf_leaf_1_clk/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.82 ^ clkbuf_leaf_1_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_1_clk (net)
                  0.06    0.00    0.82 ^ CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.76    1.58   clock uncertainty
                          0.00    1.58   clock reconvergence pessimism
                         -0.03    1.55   library hold time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.36 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.30    0.66 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.00    0.66 ^ clkbuf_leaf_109_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.18    0.83 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_109_clk (net)
                  0.06    0.00    0.83 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.72    0.83    1.66 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.72    0.01    1.67 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.17    0.41    2.08 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.17    0.00    2.08 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.36    2.45 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.45 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.10    0.46    2.91 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.10    0.00    2.91 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.03 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.01    0.19    0.21    3.25 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.19    0.00    3.25 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.15    3.40 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.14    0.00    3.40 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.20    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.60 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.06    0.14    0.51    4.11 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.14    0.00    4.11 v _09844_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.40    0.39    4.50 ^ _09844_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _04048_ (net)
                  0.40    0.00    4.50 ^ _09846_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.12    0.12    4.62 v _09846_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00949_ (net)
                  0.12    0.00    4.62 v hold1396/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    5.20 v hold1396/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1509 (net)
                  0.05    0.00    5.20 v CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.20   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.08    0.00    0.00    9.55 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.55 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    9.90 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    9.91 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.30   10.20 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.14    0.00   10.20 ^ clkbuf_leaf_43_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.37 ^ clkbuf_leaf_43_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_43_clk (net)
                  0.06    0.00   10.37 ^ CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -0.11    9.78   library setup time
                                  9.78   data required time
-----------------------------------------------------------------------------
                                  9.78   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    0.36 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.30    0.66 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_2_0_clk (net)
                  0.14    0.00    0.66 ^ clkbuf_leaf_109_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.18    0.83 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_109_clk (net)
                  0.06    0.00    0.83 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
    51    0.26    0.72    0.83    1.66 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
                                         CPU_imm_a3[10] (net)
                  0.72    0.01    1.67 ^ _11541_/A (sky130_fd_sc_hd__ha_2)
     8    0.03    0.17    0.41    2.08 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
                                         _05599_ (net)
                  0.17    0.00    2.08 ^ _08327_/C_N (sky130_fd_sc_hd__or3b_1)
     1    0.00    0.07    0.36    2.45 v _08327_/X (sky130_fd_sc_hd__or3b_1)
                                         _02926_ (net)
                  0.07    0.00    2.45 v _08328_/A3 (sky130_fd_sc_hd__a311o_2)
     3    0.02    0.10    0.46    2.91 v _08328_/X (sky130_fd_sc_hd__a311o_2)
                                         _02927_ (net)
                  0.10    0.00    2.91 v _08330_/D (sky130_fd_sc_hd__nand4_1)
     1    0.01    0.10    0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
                                         _02929_ (net)
                  0.10    0.00    3.03 ^ _08331_/A2_N (sky130_fd_sc_hd__a2bb2oi_2)
     2    0.01    0.19    0.21    3.25 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
                                         _02930_ (net)
                  0.19    0.00    3.25 ^ _08332_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.14    0.15    3.40 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
                                         _02931_ (net)
                  0.14    0.00    3.40 v _08543_/A2 (sky130_fd_sc_hd__o2111ai_1)
     1    0.00    0.15    0.20    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
                                         _03134_ (net)
                  0.15    0.00    3.60 ^ _08544_/C_N (sky130_fd_sc_hd__or3b_4)
    16    0.06    0.14    0.51    4.11 v _08544_/X (sky130_fd_sc_hd__or3b_4)
                                         _03135_ (net)
                  0.14    0.00    4.11 v _09844_/C1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.40    0.39    4.50 ^ _09844_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _04048_ (net)
                  0.40    0.00    4.50 ^ _09846_/B1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.12    0.12    4.62 v _09846_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _00949_ (net)
                  0.12    0.00    4.62 v hold1396/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.58    5.20 v hold1396/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1509 (net)
                  0.05    0.00    5.20 v CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.20   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.08    0.00    0.00    9.55 ^ clk (in)
                                         clk (net)
                  0.00    0.00    9.55 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.37    0.37    0.35    9.90 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.37    0.00    9.91 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.30   10.20 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_6_0_clk (net)
                  0.14    0.00   10.20 ^ clkbuf_leaf_43_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.37 ^ clkbuf_leaf_43_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_43_clk (net)
                  0.06    0.00   10.37 ^ CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.90   clock uncertainty
                          0.00    9.90   clock reconvergence pessimism
                         -0.11    9.78   library setup time
                                  9.78   data required time
-----------------------------------------------------------------------------
                                  9.78   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                  4.58   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.23499968647956848

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1567

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.01766076497733593

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8383

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_imm_a3[30]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.66 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.83 ^ clkbuf_leaf_109_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.83 ^ CPU_imm_a3[30]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.83    1.66 ^ CPU_imm_a3[30]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.42    2.08 ^ _11541_/SUM (sky130_fd_sc_hd__ha_2)
   0.36    2.45 v _08327_/X (sky130_fd_sc_hd__or3b_1)
   0.46    2.91 v _08328_/X (sky130_fd_sc_hd__a311o_2)
   0.13    3.03 ^ _08330_/Y (sky130_fd_sc_hd__nand4_1)
   0.21    3.25 ^ _08331_/Y (sky130_fd_sc_hd__a2bb2oi_2)
   0.15    3.40 v _08332_/Y (sky130_fd_sc_hd__nand2_1)
   0.20    3.60 ^ _08543_/Y (sky130_fd_sc_hd__o2111ai_1)
   0.51    4.11 v _08544_/X (sky130_fd_sc_hd__or3b_4)
   0.39    4.50 ^ _09844_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.12    4.62 v _09846_/Y (sky130_fd_sc_hd__a2111oi_0)
   0.58    5.20 v hold1396/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.20 v CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.20   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock source latency
   0.00    9.55 ^ clk (in)
   0.35    9.90 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30   10.20 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   10.37 ^ clkbuf_leaf_43_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.37 ^ CPU_Xreg_value_a4[7][29]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.90   clock uncertainty
   0.00    9.90   clock reconvergence pessimism
  -0.11    9.78   library setup time
           9.78   data required time
---------------------------------------------------------
           9.78   data required time
          -5.20   data arrival time
---------------------------------------------------------
           4.58   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.64 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.81 ^ clkbuf_leaf_121_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.81 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.56    1.38 v CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.17    1.55 ^ _09858_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    1.55 ^ CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.55   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.64 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.82 ^ clkbuf_leaf_1_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.82 ^ CPU_Xreg_value_a4[7][3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.76    1.58   clock uncertainty
   0.00    1.58   clock reconvergence pessimism
  -0.03    1.55   library hold time
           1.55   data required time
---------------------------------------------------------
           1.55   data required time
          -1.55   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.2021

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.5818

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
88.075969

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.80e-03   7.16e-04   1.04e-08   6.52e-03  36.0%
Combinational          1.96e-03   3.79e-03   2.26e-08   5.75e-03  31.8%
Clock                  3.47e-03   2.34e-03   2.42e-09   5.81e-03  32.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-02   6.85e-03   3.54e-08   1.81e-02 100.0%
                          62.1%      37.9%       0.0%
