INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:58:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 buffer27/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer38/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.735ns  (logic 2.368ns (30.614%)  route 5.367ns (69.386%))
  Logic Levels:           23  (CARRY4=7 LUT3=4 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1284, unset)         0.508     0.508    buffer27/control/clk
                         FDRE                                         r  buffer27/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer27/control/fullReg_reg/Q
                         net (fo=99, unplaced)        0.487     1.221    addi7/fullReg
                         LUT5 (Prop_lut5_I2_O)        0.119     1.340 r  addi7/dataReg[8]_i_27/O
                         net (fo=1, unplaced)         0.000     1.340    addi7/dataReg[8]_i_27_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.586 r  addi7/dataReg_reg[8]_i_12/CO[3]
                         net (fo=1, unplaced)         0.007     1.593    addi7/dataReg_reg[8]_i_12_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.643 r  addi7/dataReg_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     1.643    addi7/dataReg_reg[8]_i_11_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.797 r  addi7/Memory_reg[2][0]_i_141/O[3]
                         net (fo=1, unplaced)         0.456     2.253    addi2/Memory_reg[2][0]_i_13_0[11]
                         LUT6 (Prop_lut6_I5_O)        0.120     2.373 r  addi2/Memory[2][0]_i_121/O
                         net (fo=1, unplaced)         0.000     2.373    addi2/Memory[2][0]_i_121_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.619 r  addi2/Memory_reg[2][0]_i_71/CO[3]
                         net (fo=1, unplaced)         0.000     2.619    addi2/Memory_reg[2][0]_i_71_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.773 r  addi2/Memory_reg[2][0]_i_64/O[3]
                         net (fo=4, unplaced)         0.480     3.253    init18/control/transmitValue_i_6[19]
                         LUT6 (Prop_lut6_I5_O)        0.120     3.373 r  init18/control/Memory[2][0]_i_27__0/O
                         net (fo=1, unplaced)         0.377     3.750    cmpi2/Memory_reg[2][0]_i_4_9
                         LUT3 (Prop_lut3_I0_O)        0.043     3.793 r  cmpi2/Memory[2][0]_i_9/O
                         net (fo=1, unplaced)         0.000     3.793    cmpi2/Memory[2][0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.966 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.966    cmpi2/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.088 f  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     4.373    buffer95/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     4.495 f  buffer95/fifo/Head[1]_i_3/O
                         net (fo=5, unplaced)         0.272     4.767    buffer95/fifo/buffer95_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.810 r  buffer95/fifo/transmitValue_i_5__14/O
                         net (fo=1, unplaced)         0.244     5.054    init18/control/transmitValue_i_3__56_0
                         LUT6 (Prop_lut6_I4_O)        0.043     5.097 f  init18/control/transmitValue_i_4__25/O
                         net (fo=2, unplaced)         0.255     5.352    init18/control/transmitValue_i_4__25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.395 r  init18/control/transmitValue_i_5__32/O
                         net (fo=4, unplaced)         0.268     5.663    init18/control/transmitValue_i_5__32_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.706 f  init18/control/transmitValue_i_4__51/O
                         net (fo=2, unplaced)         0.255     5.961    init18/control/transmitValue_reg_34
                         LUT5 (Prop_lut5_I4_O)        0.043     6.004 f  init18/control/transmitValue_i_3__47/O
                         net (fo=4, unplaced)         0.268     6.272    init18/control/transmitValue_reg_29
                         LUT6 (Prop_lut6_I2_O)        0.043     6.315 r  init18/control/Memory[0][31]_i_5/O
                         net (fo=2, unplaced)         0.255     6.570    fork45/control/generateBlocks[9].regblock/branch_ready__2_24
                         LUT3 (Prop_lut3_I1_O)        0.043     6.613 f  fork45/control/generateBlocks[9].regblock/transmitValue_i_2__75/O
                         net (fo=2, unplaced)         0.255     6.868    fork45/control/generateBlocks[13].regblock/transmitValue_i_6__8_2
                         LUT6 (Prop_lut6_I5_O)        0.043     6.911 f  fork45/control/generateBlocks[13].regblock/fullReg_i_7__0/O
                         net (fo=3, unplaced)         0.395     7.306    fork45/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     7.349 f  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__68/O
                         net (fo=2, unplaced)         0.255     7.604    fork44/control/generateBlocks[1].regblock/anyBlockStop_36
                         LUT4 (Prop_lut4_I1_O)        0.043     7.647 r  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=5, unplaced)         0.272     7.919    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.962 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     8.243    buffer38/outs_reg[5]_1[0]
                         FDRE                                         r  buffer38/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=1284, unset)         0.483     9.183    buffer38/clk
                         FDRE                                         r  buffer38/outs_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer38/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  0.712    




