0.6
2019.1
May 24 2019
15:06:07
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1647765308,verilog,,D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sim_1/new/testbench.v,,alu;fls;fsm;get_edge;glbl,,,,,,,,
D:/Users/Documents/GitHub/COD_lab/lab1/FLS/FLS.srcs/sim_1/new/testbench.v,1647492313,verilog,,,,tb,,,,,,,,
