/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [13:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_2z[5] ? celloutsig_1_3z : celloutsig_1_2z[2];
  assign celloutsig_1_13z = celloutsig_1_4z[2] ? celloutsig_1_2z[2] : celloutsig_1_3z;
  assign celloutsig_1_10z = ~(celloutsig_1_4z[1] & celloutsig_1_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z & celloutsig_0_3z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z[0] & celloutsig_0_8z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & in_data[44]);
  assign celloutsig_0_32z = ~(_00_ | celloutsig_0_30z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | in_data[21]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z | celloutsig_0_1z);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_2z[1]);
  assign celloutsig_0_15z = _01_ | ~(celloutsig_0_7z[2]);
  assign celloutsig_0_29z = celloutsig_0_7z[2] ^ celloutsig_0_16z[3];
  assign celloutsig_0_30z = celloutsig_0_7z[0] ^ celloutsig_0_20z;
  assign celloutsig_1_19z = ~(celloutsig_1_13z ^ celloutsig_1_10z);
  assign celloutsig_1_4z = celloutsig_1_2z[3:0] + in_data[133:130];
  reg [4:0] _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 5'h00;
    else _19_ <= { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z };
  assign { _02_[4:3], _01_, _02_[1], _00_ } = _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[151:144] >= in_data[186:179];
  assign celloutsig_1_3z = { in_data[113:100], celloutsig_1_1z } >= { celloutsig_1_2z[5], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_8z[3:1] >= { in_data[182], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = ! { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_2z[7:5], celloutsig_0_1z } % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_0_9z = { celloutsig_0_2z[14:5], celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[12:3], celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_2z[6], celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_2z = in_data[15:0] % { 1'h1, in_data[84:73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_0z = & in_data[60:51];
  assign celloutsig_0_3z = & in_data[82:77];
  assign celloutsig_1_5z = ^ { in_data[164], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_7z[2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_10z } >> { in_data[81:79], celloutsig_0_13z };
  assign celloutsig_0_6z = celloutsig_0_2z[3:0] <<< { in_data[30], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[163:159], celloutsig_1_0z } ^ { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_2z[4:3], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z } ^ { celloutsig_1_4z[3], celloutsig_1_4z };
  assign celloutsig_0_31z = ~((celloutsig_0_1z & celloutsig_0_2z[13]) | (celloutsig_0_20z & celloutsig_0_29z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[188]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_0_20z = ~((_03_[12] & celloutsig_0_3z) | (celloutsig_0_7z[1] & celloutsig_0_17z[0]));
  assign { _02_[2], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
