Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jun 18 14:48:13 2024
| Host         : mortega-Precision-M4800 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xc7z010clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+----------+------------------+----------------------------------------------------+------------+
| Rule     | Severity         | Description                                        | Violations |
+----------+------------------+----------------------------------------------------+------------+
| TIMING-2 | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4 | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6 | Critical Warning | No common primary clock between related clocks     | 1          |
| TIMING-7 | Critical Warning | No common node between related clocks              | 1          |
| LUTAR-1  | Warning          | LUT drives async reset alert                       | 6          |
+----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock i_system/clk_wiz_0/inst/clk_in1 is created on an inappropriate pin i_system/clk_wiz_0/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock i_system/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_out2_MarsZX2_clk_wiz_1_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks dac_sclko and clk_out1_MarsZX2_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_sclko] -to [get_clocks clk_out1_MarsZX2_clk_wiz_1_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks dac_sclko and clk_out1_MarsZX2_clk_wiz_1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks dac_sclko] -to [get_clocks clk_out1_MarsZX2_clk_wiz_1_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_push_block_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, i_system/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/cos_signal/s_step_count[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/FSM_sequential_s_sadm_last_state_reg[0]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/FSM_sequential_s_sadm_last_state_reg[1]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/FSM_sequential_s_sadm_last_state_reg[2]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/sin_signal/FSM_sequential_s_input_state_reg[0]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/sin_signal/FSM_sequential_s_input_state_reg[1]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/sin_signal/pulse_wr_reg[0]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/sin_signal/pulse_wr_reg[2]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/cos_signal/FSM_sequential_s_input_state_reg[0]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/cos_signal/FSM_sequential_s_input_state_reg[1]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/cos_signal/pulse_wr_reg[0]/CLR, i_system/csm_sim_0/U0/csm_sim_v1_0_S00_AXI_inst/cos_signal/pulse_wr_reg[2]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/FAN_PWM_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/FAN_PWM_reg/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[0]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[10]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[11]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[12]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[1]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[2]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[3]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[4]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[5]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[6]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[7]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[8]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/div_count_reg[9]/CLR, i_system/fan_pwm_0/U0/fan_pwm_v1_0_S00_AXI_inst/pwm_count_reg[0]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/axi_awready_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/s_flag_start_reg/CLR, i_system/lld_load_0/U0/lld_load_v1_0_S00_AXI_inst/s_pulse_wr_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/adc_cnv_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[2]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[3]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/valid_reg/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[0]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[1]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[4]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[5]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[6]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[7]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/cnt_reg[8]/PRE, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/FSM_sequential_adc_stage_reg[0]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/FSM_sequential_adc_stage_reg[1]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/FSM_sequential_adc_stage_reg[2]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/accum_reg[0][0]/CLR, i_system/ltc2358_0/U0/ltc2358_v1_0_S00_AXI_inst/U1_ltc2358clx/accum_reg[0][10]/CLR (the first 15 of 472 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


