// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sha_stream_local_memset (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        n,
        e,
        sha_info_data_address0,
        sha_info_data_ce0,
        sha_info_data_we0,
        sha_info_data_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] n;
input  [3:0] e;
output  [3:0] sha_info_data_address0;
output   sha_info_data_ce0;
output   sha_info_data_we0;
output  [31:0] sha_info_data_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [30:0] m_fu_101_p3;
reg   [30:0] m_reg_115;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_idle;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_ready;
wire   [3:0] grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_address0;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_ce0;
wire    grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_we0;
wire   [31:0] grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_d0;
reg    grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [6:0] sub_ln58_fu_53_p2;
wire   [4:0] trunc_ln58_1_fu_59_p4;
wire  signed [29:0] sext_ln58_fu_69_p1;
wire   [30:0] zext_ln58_fu_73_p1;
wire   [4:0] trunc_ln58_2_fu_83_p4;
wire  signed [29:0] sext_ln58_1_fu_93_p1;
wire   [0:0] tmp_fu_45_p3;
wire   [30:0] sub_ln58_1_fu_77_p2;
wire   [30:0] zext_ln58_1_fu_97_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg = 1'b0;
end

sha_stream_local_memset_Pipeline_local_memset_label1 grp_local_memset_Pipeline_local_memset_label1_fu_36(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start),
    .ap_done(grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done),
    .ap_idle(grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_idle),
    .ap_ready(grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_ready),
    .m(m_reg_115),
    .empty(e),
    .sha_info_data_address0(grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_address0),
    .sha_info_data_ce0(grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_ce0),
    .sha_info_data_we0(grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_we0),
    .sha_info_data_d0(grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg <= 1'b1;
        end else if ((grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_ready == 1'b1)) begin
            grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        m_reg_115 <= m_fu_101_p3;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start = grp_local_memset_Pipeline_local_memset_label1_fu_36_ap_start_reg;

assign m_fu_101_p3 = ((tmp_fu_45_p3[0:0] == 1'b1) ? sub_ln58_1_fu_77_p2 : zext_ln58_1_fu_97_p1);

assign sext_ln58_1_fu_93_p1 = $signed(trunc_ln58_2_fu_83_p4);

assign sext_ln58_fu_69_p1 = $signed(trunc_ln58_1_fu_59_p4);

assign sha_info_data_address0 = grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_address0;

assign sha_info_data_ce0 = grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_ce0;

assign sha_info_data_d0 = grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_d0;

assign sha_info_data_we0 = grp_local_memset_Pipeline_local_memset_label1_fu_36_sha_info_data_we0;

assign sub_ln58_1_fu_77_p2 = (31'd0 - zext_ln58_fu_73_p1);

assign sub_ln58_fu_53_p2 = (7'd0 - n);

assign tmp_fu_45_p3 = n[32'd6];

assign trunc_ln58_1_fu_59_p4 = {{sub_ln58_fu_53_p2[6:2]}};

assign trunc_ln58_2_fu_83_p4 = {{n[6:2]}};

assign zext_ln58_1_fu_97_p1 = $unsigned(sext_ln58_1_fu_93_p1);

assign zext_ln58_fu_73_p1 = $unsigned(sext_ln58_fu_69_p1);

endmodule //sha_stream_local_memset
