# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VGA-Image-Testing.ip_user_files/ipstatic" \
"../../../../VGA-Image-Testing.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../VGA-Image-Testing.srcs/sim_1/new/tb_blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
