# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Dec 26 2025 19:43:41

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: iCE40UL1K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.530329 : 0.859651 : 1.21735 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 100
Core Voltage(V): 1.176
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Top|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Top|clk:R vs. Top|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led_io
			6.2.2::Path details for port: led_rx
			6.2.3::Path details for port: led_tx
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led_io
			6.5.2::Path details for port: led_rx
			6.5.3::Path details for port: led_tx
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: Top|clk  | Frequency: 87.86 MHz  | Target: 131.93 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Top|clk       Top|clk        7580             -3802       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led_io     clk         138582        Top|clk:R              
led_rx     clk         138582        Top|clk:R              
led_tx     clk         138582        Top|clk:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led_io     clk         101709                Top|clk:R              
led_rx     clk         101709                Top|clk:R              
led_tx     clk         101709                Top|clk:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Top|clk
*************************************
Clock: Top|clk
Frequency: 87.86 MHz | Target: 131.93 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_23_LC_2_10_7/in3
Capture Clock    : count_23_LC_2_10_7/clk
Setup Constraint : 7580p
Path slack       : -3802p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          9435
---------------------------------------   ----- 
End-of-path arrival time (ps)             17480
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
count_20_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_1000      0             16104  -3802  RISE       1
count_20_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_1000    256             16360  -3802  RISE       2
count_21_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_1000      0             16360  -3802  RISE       1
count_21_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_1000    256             16616  -3802  RISE       2
count_22_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_1000      0             16616  -3802  RISE       1
count_22_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_1000    256             16871  -3802  RISE       1
I__154/I                         InMux                          0             16871  -3802  RISE       1
I__154/O                         InMux                        609             17480  -3802  RISE       1
count_23_LC_2_10_7/in3           LogicCell40_SEQ_MODE_1000      0             17480  -3802  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Top|clk:R vs. Top|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_23_LC_2_10_7/in3
Capture Clock    : count_23_LC_2_10_7/clk
Setup Constraint : 7580p
Path slack       : -3802p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          9435
---------------------------------------   ----- 
End-of-path arrival time (ps)             17480
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
count_20_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_1000      0             16104  -3802  RISE       1
count_20_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_1000    256             16360  -3802  RISE       2
count_21_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_1000      0             16360  -3802  RISE       1
count_21_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_1000    256             16616  -3802  RISE       2
count_22_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_1000      0             16616  -3802  RISE       1
count_22_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_1000    256             16871  -3802  RISE       1
I__154/I                         InMux                          0             16871  -3802  RISE       1
I__154/O                         InMux                        609             17480  -3802  RISE       1
count_23_LC_2_10_7/in3           LogicCell40_SEQ_MODE_1000      0             17480  -3802  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

    6.2.1::Path details for port: led_io
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_io
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 138582


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay            130537
---------------------------- ------
Clock To Out Delay           138582

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000  1278    8045               RISE  2       
I__166/I                  Odrv4                      0       8045               RISE  1       
I__166/O                  Odrv4                      548     8593               RISE  1       
I__168/I                  Span4Mux_v                 0       8593               RISE  1       
I__168/O                  Span4Mux_v                 548     9141               RISE  1       
I__170/I                  LocalMux                   0       9141               RISE  1       
I__170/O                  LocalMux                   1010    10151              RISE  1       
I__171/I                  InMux                      0       10151              RISE  1       
I__171/O                  InMux                      609     10760              RISE  1       
I__172/I                  DummyBuf                   0       10760              RISE  1       
I__172/O                  DummyBuf                   0       10760              RISE  1       
led_driver_inst/RGB2PWM   SB_RGBA_DRV                0       10760              RISE  1       
led_driver_inst/RGB2      SB_RGBA_DRV                127822  138582             FALL  0       
led_io                    Top                        0       138582             FALL  1       

6.2.2::Path details for port: led_rx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_rx
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 138582


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay            130537
---------------------------- ------
Clock To Out Delay           138582

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000  1278    8045               RISE  2       
I__148/I                  Odrv4                      0       8045               RISE  1       
I__148/O                  Odrv4                      548     8593               RISE  1       
I__150/I                  Span4Mux_v                 0       8593               RISE  1       
I__150/O                  Span4Mux_v                 548     9141               RISE  1       
I__151/I                  LocalMux                   0       9141               RISE  1       
I__151/O                  LocalMux                   1010    10151              RISE  1       
I__152/I                  InMux                      0       10151              RISE  1       
I__152/O                  InMux                      609     10760              RISE  1       
I__153/I                  DummyBuf                   0       10760              RISE  1       
I__153/O                  DummyBuf                   0       10760              RISE  1       
led_driver_inst/RGB1PWM   SB_RGBA_DRV                0       10760              RISE  1       
led_driver_inst/RGB1      SB_RGBA_DRV                127822  138582             FALL  0       
led_rx                    Top                        0       138582             FALL  1       

6.2.3::Path details for port: led_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_tx
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 138582


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay            130537
---------------------------- ------
Clock To Out Delay           138582

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay   cummulative delay  edge  Fanout  
------------------------  -------------------------  ------  -----------------  ----  ------  
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000  1278    8045               RISE  2       
I__157/I                  Odrv4                      0       8045               RISE  1       
I__157/O                  Odrv4                      548     8593               RISE  1       
I__159/I                  Span4Mux_v                 0       8593               RISE  1       
I__159/O                  Span4Mux_v                 548     9141               RISE  1       
I__161/I                  LocalMux                   0       9141               RISE  1       
I__161/O                  LocalMux                   1010    10151              RISE  1       
I__162/I                  InMux                      0       10151              RISE  1       
I__162/O                  InMux                      609     10760              RISE  1       
I__163/I                  DummyBuf                   0       10760              RISE  1       
I__163/O                  DummyBuf                   0       10760              RISE  1       
led_driver_inst/RGB0PWM   SB_RGBA_DRV                0       10760              RISE  1       
led_driver_inst/RGB0      SB_RGBA_DRV                127822  138582             FALL  0       
led_tx                    Top                        0       138582             FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led_io    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_io
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 101709


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay             93664
---------------------------- ------
Clock To Out Delay           101709

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000  1278   8045               FALL  2       
I__166/I                  Odrv4                      0      8045               FALL  1       
I__166/O                  Odrv4                      597    8642               FALL  1       
I__168/I                  Span4Mux_v                 0      8642               FALL  1       
I__168/O                  Span4Mux_v                 597    9238               FALL  1       
I__170/I                  LocalMux                   0      9238               FALL  1       
I__170/O                  LocalMux                   706    9944               FALL  1       
I__171/I                  InMux                      0      9944               FALL  1       
I__171/O                  InMux                      463    10407              FALL  1       
I__172/I                  DummyBuf                   0      10407              FALL  1       
I__172/O                  DummyBuf                   0      10407              FALL  1       
led_driver_inst/RGB2PWM   SB_RGBA_DRV                0      10407              FALL  1       
led_driver_inst/RGB2      SB_RGBA_DRV                91302  101709             RISE  0       
led_io                    Top                        0      101709             RISE  1       

6.5.2::Path details for port: led_rx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_rx
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 101709


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay             93664
---------------------------- ------
Clock To Out Delay           101709

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000  1278   8045               FALL  2       
I__148/I                  Odrv4                      0      8045               FALL  1       
I__148/O                  Odrv4                      597    8642               FALL  1       
I__150/I                  Span4Mux_v                 0      8642               FALL  1       
I__150/O                  Span4Mux_v                 597    9238               FALL  1       
I__151/I                  LocalMux                   0      9238               FALL  1       
I__151/O                  LocalMux                   706    9944               FALL  1       
I__152/I                  InMux                      0      9944               FALL  1       
I__152/O                  InMux                      463    10407              FALL  1       
I__153/I                  DummyBuf                   0      10407              FALL  1       
I__153/O                  DummyBuf                   0      10407              FALL  1       
led_driver_inst/RGB1PWM   SB_RGBA_DRV                0      10407              FALL  1       
led_driver_inst/RGB1      SB_RGBA_DRV                91302  101709             RISE  0       
led_rx                    Top                        0      101709             RISE  1       

6.5.3::Path details for port: led_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led_tx
Clock Port         : clk
Clock Reference    : Top|clk:R
Clock to Out Delay : 101709


Launch Clock Path Delay        6767
+ Clock To Q Delay             1278
+ Data Path Delay             93664
---------------------------- ------
Clock To Out Delay           101709

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                               Top                        0      0                  RISE  1       
i_clk_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
i_clk_iopad/DOUT                  IO_PAD                     510    510                RISE  1       
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001     450    960                RISE  1       
I__50/I                           Odrv12                     0      960                RISE  1       
I__50/O                           Odrv12                     986    1946               RISE  1       
I__51/I                           Sp12to4                    0      1946               RISE  1       
I__51/O                           Sp12to4                    548    2494               RISE  1       
I__52/I                           Span4Mux_s0_v              0      2494               RISE  1       
I__52/O                           Span4Mux_s0_v              317    2811               RISE  1       
I__53/I                           IoSpan4Mux                 0      2811               RISE  1       
I__53/O                           IoSpan4Mux                 572    3383               RISE  1       
I__54/I                           LocalMux                   0      3383               RISE  1       
I__54/O                           LocalMux                   1010   4393               RISE  1       
I__55/I                           IoInMux                    0      4393               RISE  1       
I__55/O                           IoInMux                    609    5002               RISE  1       
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5002               RISE  1       
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                     219    5221               RISE  24      
I__142/I                          gio2CtrlBuf                0      5221               RISE  1       
I__142/O                          gio2CtrlBuf                0      5221               RISE  1       
I__143/I                          GlobalMux                  0      5221               RISE  1       
I__143/O                          GlobalMux                  730    5952               RISE  1       
I__146/I                          ClkMux                     0      5952               RISE  1       
I__146/O                          ClkMux                     816    6767               RISE  1       
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000  0      6767               RISE  1       

Data Path
pin name                  model name                 delay  cummulative delay  edge  Fanout  
------------------------  -------------------------  -----  -----------------  ----  ------  
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000  1278   8045               FALL  2       
I__157/I                  Odrv4                      0      8045               FALL  1       
I__157/O                  Odrv4                      597    8642               FALL  1       
I__159/I                  Span4Mux_v                 0      8642               FALL  1       
I__159/O                  Span4Mux_v                 597    9238               FALL  1       
I__161/I                  LocalMux                   0      9238               FALL  1       
I__161/O                  LocalMux                   706    9944               FALL  1       
I__162/I                  InMux                      0      9944               FALL  1       
I__162/O                  InMux                      463    10407              FALL  1       
I__163/I                  DummyBuf                   0      10407              FALL  1       
I__163/O                  DummyBuf                   0      10407              FALL  1       
led_driver_inst/RGB0PWM   SB_RGBA_DRV                0      10407              FALL  1       
led_driver_inst/RGB0      SB_RGBA_DRV                91302  101709             RISE  0       
led_tx                    Top                        0      101709             RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_23_LC_2_10_7/in3
Capture Clock    : count_23_LC_2_10_7/clk
Setup Constraint : 7580p
Path slack       : -3802p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          9435
---------------------------------------   ----- 
End-of-path arrival time (ps)             17480
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
count_20_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_1000      0             16104  -3802  RISE       1
count_20_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_1000    256             16360  -3802  RISE       2
count_21_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_1000      0             16360  -3802  RISE       1
count_21_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_1000    256             16616  -3802  RISE       2
count_22_LC_2_10_6/carryin       LogicCell40_SEQ_MODE_1000      0             16616  -3802  RISE       1
count_22_LC_2_10_6/carryout      LogicCell40_SEQ_MODE_1000    256             16871  -3802  RISE       1
I__154/I                         InMux                          0             16871  -3802  RISE       1
I__154/O                         InMux                        609             17480  -3802  RISE       1
count_23_LC_2_10_7/in3           LogicCell40_SEQ_MODE_1000      0             17480  -3802  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_22_LC_2_10_6/in3
Capture Clock    : count_22_LC_2_10_6/clk
Setup Constraint : 7580p
Path slack       : -3546p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          9179
---------------------------------------   ----- 
End-of-path arrival time (ps)             17224
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
count_20_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_1000      0             16104  -3802  RISE       1
count_20_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_1000    256             16360  -3802  RISE       2
count_21_LC_2_10_5/carryin       LogicCell40_SEQ_MODE_1000      0             16360  -3802  RISE       1
count_21_LC_2_10_5/carryout      LogicCell40_SEQ_MODE_1000    256             16616  -3802  RISE       2
I__155/I                         InMux                          0             16616  -3547  RISE       1
I__155/O                         InMux                        609             17224  -3547  RISE       1
count_22_LC_2_10_6/in3           LogicCell40_SEQ_MODE_1000      0             17224  -3547  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_21_LC_2_10_5/in3
Capture Clock    : count_21_LC_2_10_5/clk
Setup Constraint : 7580p
Path slack       : -3291p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          8924
---------------------------------------   ----- 
End-of-path arrival time (ps)             16969
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
count_20_LC_2_10_4/carryin       LogicCell40_SEQ_MODE_1000      0             16104  -3802  RISE       1
count_20_LC_2_10_4/carryout      LogicCell40_SEQ_MODE_1000    256             16360  -3802  RISE       2
I__164/I                         InMux                          0             16360  -3291  RISE       1
I__164/O                         InMux                        609             16969  -3291  RISE       1
count_21_LC_2_10_5/in3           LogicCell40_SEQ_MODE_1000      0             16969  -3291  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_20_LC_2_10_4/in3
Capture Clock    : count_20_LC_2_10_4/clk
Setup Constraint : 7580p
Path slack       : -3035p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          8668
---------------------------------------   ----- 
End-of-path arrival time (ps)             16713
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
count_19_LC_2_10_3/carryin       LogicCell40_SEQ_MODE_1000      0             15849  -3802  RISE       1
count_19_LC_2_10_3/carryout      LogicCell40_SEQ_MODE_1000    256             16104  -3802  RISE       2
I__173/I                         InMux                          0             16104  -3035  RISE       1
I__173/O                         InMux                        609             16713  -3035  RISE       1
count_20_LC_2_10_4/in3           LogicCell40_SEQ_MODE_1000      0             16713  -3035  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_19_LC_2_10_3/in3
Capture Clock    : count_19_LC_2_10_3/clk
Setup Constraint : 7580p
Path slack       : -2779p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          8412
---------------------------------------   ----- 
End-of-path arrival time (ps)             16457
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
count_18_LC_2_10_2/carryin       LogicCell40_SEQ_MODE_1000      0             15593  -3802  RISE       1
count_18_LC_2_10_2/carryout      LogicCell40_SEQ_MODE_1000    256             15849  -3802  RISE       2
I__177/I                         InMux                          0             15849  -2780  RISE       1
I__177/O                         InMux                        609             16457  -2780  RISE       1
count_19_LC_2_10_3/in3           LogicCell40_SEQ_MODE_1000      0             16457  -2780  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_18_LC_2_10_2/in3
Capture Clock    : count_18_LC_2_10_2/clk
Setup Constraint : 7580p
Path slack       : -2524p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          8157
---------------------------------------   ----- 
End-of-path arrival time (ps)             16202
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
count_17_LC_2_10_1/carryin       LogicCell40_SEQ_MODE_1000      0             15337  -3802  RISE       1
count_17_LC_2_10_1/carryout      LogicCell40_SEQ_MODE_1000    256             15593  -3802  RISE       2
I__181/I                         InMux                          0             15593  -2524  RISE       1
I__181/O                         InMux                        609             16202  -2524  RISE       1
count_18_LC_2_10_2/in3           LogicCell40_SEQ_MODE_1000      0             16202  -2524  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_17_LC_2_10_1/in3
Capture Clock    : count_17_LC_2_10_1/clk
Setup Constraint : 7580p
Path slack       : -2268p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          7901
---------------------------------------   ----- 
End-of-path arrival time (ps)             15946
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
count_16_LC_2_10_0/carryin       LogicCell40_SEQ_MODE_1000      0             15082  -3802  RISE       1
count_16_LC_2_10_0/carryout      LogicCell40_SEQ_MODE_1000    256             15337  -3802  RISE       2
I__88/I                          InMux                          0             15337  -2268  RISE       1
I__88/O                          InMux                        609             15946  -2268  RISE       1
count_17_LC_2_10_1/in3           LogicCell40_SEQ_MODE_1000      0             15946  -2268  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_16_LC_2_10_0/in3
Capture Clock    : count_16_LC_2_10_0/clk
Setup Constraint : 7580p
Path slack       : -2012p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          7645
---------------------------------------   ----- 
End-of-path arrival time (ps)             15690
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout           LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                          LocalMux                       0              8045  -3802  RISE       1
I__47/O                          LocalMux                    1010              9056  -3802  RISE       1
I__48/I                          InMux                          0              9056  -3802  RISE       1
I__48/O                          InMux                        609              9664  -3802  RISE       1
I__49/I                          CascadeMux                     0              9664  -3802  RISE       1
I__49/O                          CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2             LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout        LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin         LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout        LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin         LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout        LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin         LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout        LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin         LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout        LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin         LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout        LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin         LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout        LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin         LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout        LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin    ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout   ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin         LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout        LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin         LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout        LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin        LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout       LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin        LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout       LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin        LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout       LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin        LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout       LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin        LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout       LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
count_15_LC_2_9_7/carryin        LogicCell40_SEQ_MODE_1000      0             14315  -3802  RISE       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    256             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0             14570  -3802  RISE       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             511             15082  -3802  RISE       2
I__92/I                          InMux                          0             15082  -2013  RISE       1
I__92/O                          InMux                        609             15690  -2013  RISE       1
count_16_LC_2_10_0/in3           LogicCell40_SEQ_MODE_1000      0             15690  -2013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_15_LC_2_9_7/in3
Capture Clock    : count_15_LC_2_9_7/clk
Setup Constraint : 7580p
Path slack       : -1245p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          6878
---------------------------------------   ----- 
End-of-path arrival time (ps)             14923
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin       LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout      LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin       LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout      LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin       LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout      LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin       LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout      LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
count_14_LC_2_9_6/carryin       LogicCell40_SEQ_MODE_1000      0             14059  -3802  RISE       1
count_14_LC_2_9_6/carryout      LogicCell40_SEQ_MODE_1000    256             14315  -3802  RISE       2
I__96/I                         InMux                          0             14315  -1246  RISE       1
I__96/O                         InMux                        609             14923  -1246  RISE       1
count_15_LC_2_9_7/in3           LogicCell40_SEQ_MODE_1000      0             14923  -1246  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_14_LC_2_9_6/in3
Capture Clock    : count_14_LC_2_9_6/clk
Setup Constraint : 7580p
Path slack       : -990p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          6623
---------------------------------------   ----- 
End-of-path arrival time (ps)             14668
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin       LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout      LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin       LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout      LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin       LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout      LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
count_13_LC_2_9_5/carryin       LogicCell40_SEQ_MODE_1000      0             13804  -3802  RISE       1
count_13_LC_2_9_5/carryout      LogicCell40_SEQ_MODE_1000    256             14059  -3802  RISE       2
I__100/I                        InMux                          0             14059   -990  RISE       1
I__100/O                        InMux                        609             14668   -990  RISE       1
count_14_LC_2_9_6/in3           LogicCell40_SEQ_MODE_1000      0             14668   -990  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_13_LC_2_9_5/in3
Capture Clock    : count_13_LC_2_9_5/clk
Setup Constraint : 7580p
Path slack       : -734p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          6367
---------------------------------------   ----- 
End-of-path arrival time (ps)             14412
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin       LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout      LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin       LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout      LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
count_12_LC_2_9_4/carryin       LogicCell40_SEQ_MODE_1000      0             13548  -3802  RISE       1
count_12_LC_2_9_4/carryout      LogicCell40_SEQ_MODE_1000    256             13804  -3802  RISE       2
I__104/I                        InMux                          0             13804   -735  RISE       1
I__104/O                        InMux                        609             14412   -735  RISE       1
count_13_LC_2_9_5/in3           LogicCell40_SEQ_MODE_1000      0             14412   -735  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_12_LC_2_9_4/in3
Capture Clock    : count_12_LC_2_9_4/clk
Setup Constraint : 7580p
Path slack       : -479p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          6112
---------------------------------------   ----- 
End-of-path arrival time (ps)             14157
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin       LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout      LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
count_11_LC_2_9_3/carryin       LogicCell40_SEQ_MODE_1000      0             13292  -3802  RISE       1
count_11_LC_2_9_3/carryout      LogicCell40_SEQ_MODE_1000    256             13548  -3802  RISE       2
I__108/I                        InMux                          0             13548   -479  RISE       1
I__108/O                        InMux                        609             14157   -479  RISE       1
count_12_LC_2_9_4/in3           LogicCell40_SEQ_MODE_1000      0             14157   -479  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_11_LC_2_9_3/in3
Capture Clock    : count_11_LC_2_9_3/clk
Setup Constraint : 7580p
Path slack       : -223p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          5856
---------------------------------------   ----- 
End-of-path arrival time (ps)             13901
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
count_10_LC_2_9_2/carryin       LogicCell40_SEQ_MODE_1000      0             13037  -3802  RISE       1
count_10_LC_2_9_2/carryout      LogicCell40_SEQ_MODE_1000    256             13292  -3802  RISE       2
I__112/I                        InMux                          0             13292   -223  RISE       1
I__112/O                        InMux                        609             13901   -223  RISE       1
count_11_LC_2_9_3/in3           LogicCell40_SEQ_MODE_1000      0             13901   -223  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_10_LC_2_9_2/in3
Capture Clock    : count_10_LC_2_9_2/clk
Setup Constraint : 7580p
Path slack       : 33p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          5600
---------------------------------------   ----- 
End-of-path arrival time (ps)             13645
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
count_9_LC_2_9_1/carryin        LogicCell40_SEQ_MODE_1000      0             12781  -3802  RISE       1
count_9_LC_2_9_1/carryout       LogicCell40_SEQ_MODE_1000    256             13037  -3802  RISE       2
I__116/I                        InMux                          0             13037     32  RISE       1
I__116/O                        InMux                        609             13645     32  RISE       1
count_10_LC_2_9_2/in3           LogicCell40_SEQ_MODE_1000      0             13645     32  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_9_LC_2_9_1/in3
Capture Clock    : count_9_LC_2_9_1/clk
Setup Constraint : 7580p
Path slack       : 288p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          5345
---------------------------------------   ----- 
End-of-path arrival time (ps)             13390
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
count_8_LC_2_9_0/carryin        LogicCell40_SEQ_MODE_1000      0             12525  -3802  RISE       1
count_8_LC_2_9_0/carryout       LogicCell40_SEQ_MODE_1000    256             12781  -3802  RISE       2
I__56/I                         InMux                          0             12781    288  RISE       1
I__56/O                         InMux                        609             13390    288  RISE       1
count_9_LC_2_9_1/in3            LogicCell40_SEQ_MODE_1000      0             13390    288  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_8_LC_2_9_0/in3
Capture Clock    : count_8_LC_2_9_0/clk
Setup Constraint : 7580p
Path slack       : 544p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          5089
---------------------------------------   ----- 
End-of-path arrival time (ps)             13134
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout          LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                         LocalMux                       0              8045  -3802  RISE       1
I__47/O                         LocalMux                    1010              9056  -3802  RISE       1
I__48/I                         InMux                          0              9056  -3802  RISE       1
I__48/O                         InMux                        609              9664  -3802  RISE       1
I__49/I                         CascadeMux                     0              9664  -3802  RISE       1
I__49/O                         CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2            LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout       LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin        LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout       LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin        LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout       LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin        LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout       LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin        LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout       LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin        LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout       LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin        LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout       LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
count_7_LC_2_8_7/carryin        LogicCell40_SEQ_MODE_1000      0             11758  -3802  RISE       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    256             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0             12014  -3802  RISE       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             511             12525  -3802  RISE       2
I__60/I                         InMux                          0             12525    544  RISE       1
I__60/O                         InMux                        609             13134    544  RISE       1
count_8_LC_2_9_0/in3            LogicCell40_SEQ_MODE_1000      0             13134    544  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_7_LC_2_8_7/in3
Capture Clock    : count_7_LC_2_8_7/clk
Setup Constraint : 7580p
Path slack       : 1311p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          4322
---------------------------------------   ----- 
End-of-path arrival time (ps)             12367
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
count_6_LC_2_8_6/carryin   LogicCell40_SEQ_MODE_1000      0             11503  -3802  RISE       1
count_6_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_1000    256             11758  -3802  RISE       2
I__64/I                    InMux                          0             11758   1311  RISE       1
I__64/O                    InMux                        609             12367   1311  RISE       1
count_7_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0             12367   1311  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_6_LC_2_8_6/in3
Capture Clock    : count_6_LC_2_8_6/clk
Setup Constraint : 7580p
Path slack       : 1567p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          4066
---------------------------------------   ----- 
End-of-path arrival time (ps)             12111
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
count_5_LC_2_8_5/carryin   LogicCell40_SEQ_MODE_1000      0             11247  -3802  RISE       1
count_5_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    256             11503  -3802  RISE       2
I__68/I                    InMux                          0             11503   1566  RISE       1
I__68/O                    InMux                        609             12111   1566  RISE       1
count_6_LC_2_8_6/in3       LogicCell40_SEQ_MODE_1000      0             12111   1566  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_5_LC_2_8_5/in3
Capture Clock    : count_5_LC_2_8_5/clk
Setup Constraint : 7580p
Path slack       : 1822p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          3811
---------------------------------------   ----- 
End-of-path arrival time (ps)             11856
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
count_4_LC_2_8_4/carryin   LogicCell40_SEQ_MODE_1000      0             10991  -3802  RISE       1
count_4_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    256             11247  -3802  RISE       2
I__72/I                    InMux                          0             11247   1822  RISE       1
I__72/O                    InMux                        609             11856   1822  RISE       1
count_5_LC_2_8_5/in3       LogicCell40_SEQ_MODE_1000      0             11856   1822  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_4_LC_2_8_4/in3
Capture Clock    : count_4_LC_2_8_4/clk
Setup Constraint : 7580p
Path slack       : 2078p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          3555
---------------------------------------   ----- 
End-of-path arrival time (ps)             11600
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
count_3_LC_2_8_3/carryin   LogicCell40_SEQ_MODE_1000      0             10736  -3802  RISE       1
count_3_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    256             10991  -3802  RISE       2
I__76/I                    InMux                          0             10991   2078  RISE       1
I__76/O                    InMux                        609             11600   2078  RISE       1
count_4_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0             11600   2078  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_3_LC_2_8_3/in3
Capture Clock    : count_3_LC_2_8_3/clk
Setup Constraint : 7580p
Path slack       : 2334p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          3299
---------------------------------------   ----- 
End-of-path arrival time (ps)             11344
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
count_2_LC_2_8_2/carryin   LogicCell40_SEQ_MODE_1000      0             10480  -3802  RISE       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    256             10736  -3802  RISE       2
I__80/I                    InMux                          0             10736   2333  RISE       1
I__80/O                    InMux                        609             11344   2333  RISE       1
count_3_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0             11344   2333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_2_LC_2_8_2/in3
Capture Clock    : count_2_LC_2_8_2/clk
Setup Constraint : 7580p
Path slack       : 2589p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          3044
---------------------------------------   ----- 
End-of-path arrival time (ps)             11089
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
count_1_LC_2_8_1/carryin   LogicCell40_SEQ_MODE_1000      0             10224  -3802  RISE       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    256             10480  -3802  RISE       2
I__84/I                    InMux                          0             10480   2589  RISE       1
I__84/O                    InMux                        609             11089   2589  RISE       1
count_2_LC_2_8_2/in3       LogicCell40_SEQ_MODE_1000      0             11089   2589  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_1_LC_2_8_1/in3
Capture Clock    : count_1_LC_2_8_1/clk
Setup Constraint : 7580p
Path slack       : 2845p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -670
----------------------------------------   ----- 
End-of-path required time (ps)             13678

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          2788
---------------------------------------   ----- 
End-of-path arrival time (ps)             10833
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                    LocalMux                       0              8045  -3802  RISE       1
I__47/O                    LocalMux                    1010              9056  -3802  RISE       1
I__48/I                    InMux                          0              9056  -3802  RISE       1
I__48/O                    InMux                        609              9664  -3802  RISE       1
I__49/I                    CascadeMux                     0              9664  -3802  RISE       1
I__49/O                    CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9664  -3802  RISE       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    560             10224  -3802  RISE       2
I__42/I                    InMux                          0             10224   2844  RISE       1
I__42/O                    InMux                        609             10833   2844  RISE       1
count_1_LC_2_8_1/in3       LogicCell40_SEQ_MODE_1000      0             10833   2844  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_10_7/lcout
Path End         : count_23_LC_2_10_7/in1
Capture Clock    : count_23_LC_2_10_7/clk
Setup Constraint : 7580p
Path slack       : 3709p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -974
----------------------------------------   ----- 
End-of-path required time (ps)             13373

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   3709  RISE       2
I__147/I                  LocalMux                       0              8045   3709  RISE       1
I__147/O                  LocalMux                    1010              9056   3709  RISE       1
I__149/I                  InMux                          0              9056   3709  RISE       1
I__149/O                  InMux                        609              9664   3709  RISE       1
count_23_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              9664   3709  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_0_LC_2_8_0/in2
Capture Clock    : count_0_LC_2_8_0/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -3802  RISE       1
I__47/I                 LocalMux                       0              8045  -3802  RISE       1
I__47/O                 LocalMux                    1010              9056  -3802  RISE       1
I__48/I                 InMux                          0              9056  -3802  RISE       1
I__48/O                 InMux                        609              9664  -3802  RISE       1
I__49/I                 CascadeMux                     0              9664  -3802  RISE       1
I__49/O                 CascadeMux                     0              9664  -3802  RISE       1
count_0_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_10_6/lcout
Path End         : count_22_LC_2_10_6/in2
Capture Clock    : count_22_LC_2_10_6/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2844  RISE       2
I__156/I                  LocalMux                       0              8045   2844  RISE       1
I__156/O                  LocalMux                    1010              9056   2844  RISE       1
I__158/I                  InMux                          0              9056   2844  RISE       1
I__158/O                  InMux                        609              9664   2844  RISE       1
I__160/I                  CascadeMux                     0              9664   2844  RISE       1
I__160/O                  CascadeMux                     0              9664   2844  RISE       1
count_22_LC_2_10_6/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_10_5/lcout
Path End         : count_21_LC_2_10_5/in2
Capture Clock    : count_21_LC_2_10_5/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2589  RISE       2
I__165/I                  LocalMux                       0              8045   2589  RISE       1
I__165/O                  LocalMux                    1010              9056   2589  RISE       1
I__167/I                  InMux                          0              9056   2589  RISE       1
I__167/O                  InMux                        609              9664   2589  RISE       1
I__169/I                  CascadeMux                     0              9664   2589  RISE       1
I__169/O                  CascadeMux                     0              9664   2589  RISE       1
count_21_LC_2_10_5/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_10_4/lcout
Path End         : count_20_LC_2_10_4/in2
Capture Clock    : count_20_LC_2_10_4/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2333  RISE       1
I__174/I                  LocalMux                       0              8045   2333  RISE       1
I__174/O                  LocalMux                    1010              9056   2333  RISE       1
I__175/I                  InMux                          0              9056   2333  RISE       1
I__175/O                  InMux                        609              9664   2333  RISE       1
I__176/I                  CascadeMux                     0              9664   2333  RISE       1
I__176/O                  CascadeMux                     0              9664   2333  RISE       1
count_20_LC_2_10_4/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_10_3/lcout
Path End         : count_19_LC_2_10_3/in2
Capture Clock    : count_19_LC_2_10_3/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2078  RISE       1
I__178/I                  LocalMux                       0              8045   2078  RISE       1
I__178/O                  LocalMux                    1010              9056   2078  RISE       1
I__179/I                  InMux                          0              9056   2078  RISE       1
I__179/O                  InMux                        609              9664   2078  RISE       1
I__180/I                  CascadeMux                     0              9664   2078  RISE       1
I__180/O                  CascadeMux                     0              9664   2078  RISE       1
count_19_LC_2_10_3/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_10_2/lcout
Path End         : count_18_LC_2_10_2/in2
Capture Clock    : count_18_LC_2_10_2/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   1822  RISE       1
I__182/I                  LocalMux                       0              8045   1822  RISE       1
I__182/O                  LocalMux                    1010              9056   1822  RISE       1
I__183/I                  InMux                          0              9056   1822  RISE       1
I__183/O                  InMux                        609              9664   1822  RISE       1
I__184/I                  CascadeMux                     0              9664   1822  RISE       1
I__184/O                  CascadeMux                     0              9664   1822  RISE       1
count_18_LC_2_10_2/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_10_1/lcout
Path End         : count_17_LC_2_10_1/in2
Capture Clock    : count_17_LC_2_10_1/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   1566  RISE       1
I__89/I                   LocalMux                       0              8045   1566  RISE       1
I__89/O                   LocalMux                    1010              9056   1566  RISE       1
I__90/I                   InMux                          0              9056   1566  RISE       1
I__90/O                   InMux                        609              9664   1566  RISE       1
I__91/I                   CascadeMux                     0              9664   1566  RISE       1
I__91/O                   CascadeMux                     0              9664   1566  RISE       1
count_17_LC_2_10_1/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_10_0/lcout
Path End         : count_16_LC_2_10_0/in2
Capture Clock    : count_16_LC_2_10_0/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   1311  RISE       1
I__93/I                   LocalMux                       0              8045   1311  RISE       1
I__93/O                   LocalMux                    1010              9056   1311  RISE       1
I__94/I                   InMux                          0              9056   1311  RISE       1
I__94/O                   InMux                        609              9664   1311  RISE       1
I__95/I                   CascadeMux                     0              9664   1311  RISE       1
I__95/O                   CascadeMux                     0              9664   1311  RISE       1
count_16_LC_2_10_0/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_9_7/lcout
Path End         : count_15_LC_2_9_7/in2
Capture Clock    : count_15_LC_2_9_7/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045    544  RISE       1
I__97/I                  LocalMux                       0              8045    544  RISE       1
I__97/O                  LocalMux                    1010              9056    544  RISE       1
I__98/I                  InMux                          0              9056    544  RISE       1
I__98/O                  InMux                        609              9664    544  RISE       1
I__99/I                  CascadeMux                     0              9664    544  RISE       1
I__99/O                  CascadeMux                     0              9664    544  RISE       1
count_15_LC_2_9_7/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_9_6/lcout
Path End         : count_14_LC_2_9_6/in2
Capture Clock    : count_14_LC_2_9_6/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045    288  RISE       1
I__101/I                 LocalMux                       0              8045    288  RISE       1
I__101/O                 LocalMux                    1010              9056    288  RISE       1
I__102/I                 InMux                          0              9056    288  RISE       1
I__102/O                 InMux                        609              9664    288  RISE       1
I__103/I                 CascadeMux                     0              9664    288  RISE       1
I__103/O                 CascadeMux                     0              9664    288  RISE       1
count_14_LC_2_9_6/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_9_5/lcout
Path End         : count_13_LC_2_9_5/in2
Capture Clock    : count_13_LC_2_9_5/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045     32  RISE       1
I__105/I                 LocalMux                       0              8045     32  RISE       1
I__105/O                 LocalMux                    1010              9056     32  RISE       1
I__106/I                 InMux                          0              9056     32  RISE       1
I__106/O                 InMux                        609              9664     32  RISE       1
I__107/I                 CascadeMux                     0              9664     32  RISE       1
I__107/O                 CascadeMux                     0              9664     32  RISE       1
count_13_LC_2_9_5/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_9_4/lcout
Path End         : count_12_LC_2_9_4/in2
Capture Clock    : count_12_LC_2_9_4/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   -223  RISE       1
I__109/I                 LocalMux                       0              8045   -223  RISE       1
I__109/O                 LocalMux                    1010              9056   -223  RISE       1
I__110/I                 InMux                          0              9056   -223  RISE       1
I__110/O                 InMux                        609              9664   -223  RISE       1
I__111/I                 CascadeMux                     0              9664   -223  RISE       1
I__111/O                 CascadeMux                     0              9664   -223  RISE       1
count_12_LC_2_9_4/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_9_3/lcout
Path End         : count_11_LC_2_9_3/in2
Capture Clock    : count_11_LC_2_9_3/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   -479  RISE       1
I__113/I                 LocalMux                       0              8045   -479  RISE       1
I__113/O                 LocalMux                    1010              9056   -479  RISE       1
I__114/I                 InMux                          0              9056   -479  RISE       1
I__114/O                 InMux                        609              9664   -479  RISE       1
I__115/I                 CascadeMux                     0              9664   -479  RISE       1
I__115/O                 CascadeMux                     0              9664   -479  RISE       1
count_11_LC_2_9_3/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_9_2/lcout
Path End         : count_10_LC_2_9_2/in2
Capture Clock    : count_10_LC_2_9_2/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   -735  RISE       1
I__117/I                 LocalMux                       0              8045   -735  RISE       1
I__117/O                 LocalMux                    1010              9056   -735  RISE       1
I__118/I                 InMux                          0              9056   -735  RISE       1
I__118/O                 InMux                        609              9664   -735  RISE       1
I__119/I                 CascadeMux                     0              9664   -735  RISE       1
I__119/O                 CascadeMux                     0              9664   -735  RISE       1
count_10_LC_2_9_2/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_9_1/lcout
Path End         : count_9_LC_2_9_1/in2
Capture Clock    : count_9_LC_2_9_1/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   -990  RISE       1
I__57/I                 LocalMux                       0              8045   -990  RISE       1
I__57/O                 LocalMux                    1010              9056   -990  RISE       1
I__58/I                 InMux                          0              9056   -990  RISE       1
I__58/O                 InMux                        609              9664   -990  RISE       1
I__59/I                 CascadeMux                     0              9664   -990  RISE       1
I__59/O                 CascadeMux                     0              9664   -990  RISE       1
count_9_LC_2_9_1/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_9_0/lcout
Path End         : count_8_LC_2_9_0/in2
Capture Clock    : count_8_LC_2_9_0/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -1246  RISE       1
I__61/I                 LocalMux                       0              8045  -1246  RISE       1
I__61/O                 LocalMux                    1010              9056  -1246  RISE       1
I__62/I                 InMux                          0              9056  -1246  RISE       1
I__62/O                 InMux                        609              9664  -1246  RISE       1
I__63/I                 CascadeMux                     0              9664  -1246  RISE       1
I__63/O                 CascadeMux                     0              9664  -1246  RISE       1
count_8_LC_2_9_0/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_8_7/lcout
Path End         : count_7_LC_2_8_7/in2
Capture Clock    : count_7_LC_2_8_7/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -2013  RISE       1
I__65/I                 LocalMux                       0              8045  -2013  RISE       1
I__65/O                 LocalMux                    1010              9056  -2013  RISE       1
I__66/I                 InMux                          0              9056  -2013  RISE       1
I__66/O                 InMux                        609              9664  -2013  RISE       1
I__67/I                 CascadeMux                     0              9664  -2013  RISE       1
I__67/O                 CascadeMux                     0              9664  -2013  RISE       1
count_7_LC_2_8_7/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_8_6/lcout
Path End         : count_6_LC_2_8_6/in2
Capture Clock    : count_6_LC_2_8_6/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -2268  RISE       1
I__69/I                 LocalMux                       0              8045  -2268  RISE       1
I__69/O                 LocalMux                    1010              9056  -2268  RISE       1
I__70/I                 InMux                          0              9056  -2268  RISE       1
I__70/O                 InMux                        609              9664  -2268  RISE       1
I__71/I                 CascadeMux                     0              9664  -2268  RISE       1
I__71/O                 CascadeMux                     0              9664  -2268  RISE       1
count_6_LC_2_8_6/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_8_5/lcout
Path End         : count_5_LC_2_8_5/in2
Capture Clock    : count_5_LC_2_8_5/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -2524  RISE       1
I__73/I                 LocalMux                       0              8045  -2524  RISE       1
I__73/O                 LocalMux                    1010              9056  -2524  RISE       1
I__74/I                 InMux                          0              9056  -2524  RISE       1
I__74/O                 InMux                        609              9664  -2524  RISE       1
I__75/I                 CascadeMux                     0              9664  -2524  RISE       1
I__75/O                 CascadeMux                     0              9664  -2524  RISE       1
count_5_LC_2_8_5/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_8_4/lcout
Path End         : count_4_LC_2_8_4/in2
Capture Clock    : count_4_LC_2_8_4/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -2780  RISE       1
I__77/I                 LocalMux                       0              8045  -2780  RISE       1
I__77/O                 LocalMux                    1010              9056  -2780  RISE       1
I__78/I                 InMux                          0              9056  -2780  RISE       1
I__78/O                 InMux                        609              9664  -2780  RISE       1
I__79/I                 CascadeMux                     0              9664  -2780  RISE       1
I__79/O                 CascadeMux                     0              9664  -2780  RISE       1
count_4_LC_2_8_4/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_8_3/lcout
Path End         : count_3_LC_2_8_3/in2
Capture Clock    : count_3_LC_2_8_3/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -3035  RISE       1
I__81/I                 LocalMux                       0              8045  -3035  RISE       1
I__81/O                 LocalMux                    1010              9056  -3035  RISE       1
I__82/I                 InMux                          0              9056  -3035  RISE       1
I__82/O                 InMux                        609              9664  -3035  RISE       1
I__83/I                 CascadeMux                     0              9664  -3035  RISE       1
I__83/O                 CascadeMux                     0              9664  -3035  RISE       1
count_3_LC_2_8_3/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_8_2/lcout
Path End         : count_2_LC_2_8_2/in2
Capture Clock    : count_2_LC_2_8_2/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -3291  RISE       1
I__85/I                 LocalMux                       0              8045  -3291  RISE       1
I__85/O                 LocalMux                    1010              9056  -3291  RISE       1
I__86/I                 InMux                          0              9056  -3291  RISE       1
I__86/O                 InMux                        609              9664  -3291  RISE       1
I__87/I                 CascadeMux                     0              9664  -3291  RISE       1
I__87/O                 CascadeMux                     0              9664  -3291  RISE       1
count_2_LC_2_8_2/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_8_1/lcout
Path End         : count_1_LC_2_8_1/in2
Capture Clock    : count_1_LC_2_8_1/clk
Setup Constraint : 7580p
Path slack       : 3782p

Capture Clock Arrival Time (Top|clk:R#2)    7580
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6767
- Setup Time                                -901
----------------------------------------   ----- 
End-of-path required time (ps)             13446

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1619
---------------------------------------   ---- 
End-of-path arrival time (ps)             9664
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045  -3547  RISE       1
I__43/I                 LocalMux                       0              8045  -3547  RISE       1
I__43/O                 LocalMux                    1010              9056  -3547  RISE       1
I__44/I                 InMux                          0              9056  -3547  RISE       1
I__44/O                 InMux                        609              9664  -3547  RISE       1
I__45/I                 CascadeMux                     0              9664  -3547  RISE       1
I__45/O                 CascadeMux                     0              9664  -3547  RISE       1
count_1_LC_2_8_1/in2    LogicCell40_SEQ_MODE_1000      0              9664   3782  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_10_7/lcout
Path End         : led_rx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__148/I                  Odrv4                           0              8045   +INF  RISE       1
I__148/O                  Odrv4                         548              8593   +INF  RISE       1
I__150/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__150/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__151/I                  LocalMux                        0              9141   +INF  RISE       1
I__151/O                  LocalMux                     1010             10151   +INF  RISE       1
I__152/I                  InMux                           0             10151   +INF  RISE       1
I__152/O                  InMux                         609             10760   +INF  RISE       1
I__153/I                  DummyBuf                        0             10760   +INF  RISE       1
I__153/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB1PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB1      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_rx                    Top                             0            138582   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_10_6/lcout
Path End         : led_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__157/I                  Odrv4                           0              8045   +INF  RISE       1
I__157/O                  Odrv4                         548              8593   +INF  RISE       1
I__159/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__159/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__161/I                  LocalMux                        0              9141   +INF  RISE       1
I__161/O                  LocalMux                     1010             10151   +INF  RISE       1
I__162/I                  InMux                           0             10151   +INF  RISE       1
I__162/O                  InMux                         609             10760   +INF  RISE       1
I__163/I                  DummyBuf                        0             10760   +INF  RISE       1
I__163/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB0PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB0      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_tx                    Top                             0            138582   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_10_5/lcout
Path End         : led_io
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__166/I                  Odrv4                           0              8045   +INF  RISE       1
I__166/O                  Odrv4                         548              8593   +INF  RISE       1
I__168/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__168/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__170/I                  LocalMux                        0              9141   +INF  RISE       1
I__170/O                  LocalMux                     1010             10151   +INF  RISE       1
I__171/I                  InMux                           0             10151   +INF  RISE       1
I__171/O                  InMux                         609             10760   +INF  RISE       1
I__172/I                  DummyBuf                        0             10760   +INF  RISE       1
I__172/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB2PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB2      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_io                    Top                             0            138582   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_10_7/lcout
Path End         : count_23_LC_2_10_7/in1
Capture Clock    : count_23_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       2
I__147/I                  LocalMux                       0              8045   2447  FALL       1
I__147/O                  LocalMux                     706              8751   2447  FALL       1
I__149/I                  InMux                          0              8751   2447  FALL       1
I__149/O                  InMux                        463              9214   2447  FALL       1
count_23_LC_2_10_7/in1    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_10_6/lcout
Path End         : count_22_LC_2_10_6/in2
Capture Clock    : count_22_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       2
I__156/I                  LocalMux                       0              8045   2447  FALL       1
I__156/O                  LocalMux                     706              8751   2447  FALL       1
I__158/I                  InMux                          0              8751   2447  FALL       1
I__158/O                  InMux                        463              9214   2447  FALL       1
I__160/I                  CascadeMux                     0              9214   2447  FALL       1
I__160/O                  CascadeMux                     0              9214   2447  FALL       1
count_22_LC_2_10_6/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_10_5/lcout
Path End         : count_21_LC_2_10_5/in2
Capture Clock    : count_21_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       2
I__165/I                  LocalMux                       0              8045   2447  FALL       1
I__165/O                  LocalMux                     706              8751   2447  FALL       1
I__167/I                  InMux                          0              8751   2447  FALL       1
I__167/O                  InMux                        463              9214   2447  FALL       1
I__169/I                  CascadeMux                     0              9214   2447  FALL       1
I__169/O                  CascadeMux                     0              9214   2447  FALL       1
count_21_LC_2_10_5/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_10_4/lcout
Path End         : count_20_LC_2_10_4/in2
Capture Clock    : count_20_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_10_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__174/I                  LocalMux                       0              8045   2447  FALL       1
I__174/O                  LocalMux                     706              8751   2447  FALL       1
I__175/I                  InMux                          0              8751   2447  FALL       1
I__175/O                  InMux                        463              9214   2447  FALL       1
I__176/I                  CascadeMux                     0              9214   2447  FALL       1
I__176/O                  CascadeMux                     0              9214   2447  FALL       1
count_20_LC_2_10_4/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_10_3/lcout
Path End         : count_19_LC_2_10_3/in2
Capture Clock    : count_19_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_10_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__178/I                  LocalMux                       0              8045   2447  FALL       1
I__178/O                  LocalMux                     706              8751   2447  FALL       1
I__179/I                  InMux                          0              8751   2447  FALL       1
I__179/O                  InMux                        463              9214   2447  FALL       1
I__180/I                  CascadeMux                     0              9214   2447  FALL       1
I__180/O                  CascadeMux                     0              9214   2447  FALL       1
count_19_LC_2_10_3/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_10_2/lcout
Path End         : count_18_LC_2_10_2/in2
Capture Clock    : count_18_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_10_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__182/I                  LocalMux                       0              8045   2447  FALL       1
I__182/O                  LocalMux                     706              8751   2447  FALL       1
I__183/I                  InMux                          0              8751   2447  FALL       1
I__183/O                  InMux                        463              9214   2447  FALL       1
I__184/I                  CascadeMux                     0              9214   2447  FALL       1
I__184/O                  CascadeMux                     0              9214   2447  FALL       1
count_18_LC_2_10_2/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_10_1/lcout
Path End         : count_17_LC_2_10_1/in2
Capture Clock    : count_17_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__89/I                   LocalMux                       0              8045   2447  FALL       1
I__89/O                   LocalMux                     706              8751   2447  FALL       1
I__90/I                   InMux                          0              8751   2447  FALL       1
I__90/O                   InMux                        463              9214   2447  FALL       1
I__91/I                   CascadeMux                     0              9214   2447  FALL       1
I__91/O                   CascadeMux                     0              9214   2447  FALL       1
count_17_LC_2_10_1/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_10_0/lcout
Path End         : count_16_LC_2_10_0/in2
Capture Clock    : count_16_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__93/I                   LocalMux                       0              8045   2447  FALL       1
I__93/O                   LocalMux                     706              8751   2447  FALL       1
I__94/I                   InMux                          0              8751   2447  FALL       1
I__94/O                   InMux                        463              9214   2447  FALL       1
I__95/I                   CascadeMux                     0              9214   2447  FALL       1
I__95/O                   CascadeMux                     0              9214   2447  FALL       1
count_16_LC_2_10_0/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_9_7/lcout
Path End         : count_15_LC_2_9_7/in2
Capture Clock    : count_15_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_9_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__97/I                  LocalMux                       0              8045   2447  FALL       1
I__97/O                  LocalMux                     706              8751   2447  FALL       1
I__98/I                  InMux                          0              8751   2447  FALL       1
I__98/O                  InMux                        463              9214   2447  FALL       1
I__99/I                  CascadeMux                     0              9214   2447  FALL       1
I__99/O                  CascadeMux                     0              9214   2447  FALL       1
count_15_LC_2_9_7/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_9_6/lcout
Path End         : count_14_LC_2_9_6/in2
Capture Clock    : count_14_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__101/I                 LocalMux                       0              8045   2447  FALL       1
I__101/O                 LocalMux                     706              8751   2447  FALL       1
I__102/I                 InMux                          0              8751   2447  FALL       1
I__102/O                 InMux                        463              9214   2447  FALL       1
I__103/I                 CascadeMux                     0              9214   2447  FALL       1
I__103/O                 CascadeMux                     0              9214   2447  FALL       1
count_14_LC_2_9_6/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_9_5/lcout
Path End         : count_13_LC_2_9_5/in2
Capture Clock    : count_13_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_9_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__105/I                 LocalMux                       0              8045   2447  FALL       1
I__105/O                 LocalMux                     706              8751   2447  FALL       1
I__106/I                 InMux                          0              8751   2447  FALL       1
I__106/O                 InMux                        463              9214   2447  FALL       1
I__107/I                 CascadeMux                     0              9214   2447  FALL       1
I__107/O                 CascadeMux                     0              9214   2447  FALL       1
count_13_LC_2_9_5/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_9_4/lcout
Path End         : count_12_LC_2_9_4/in2
Capture Clock    : count_12_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_9_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__109/I                 LocalMux                       0              8045   2447  FALL       1
I__109/O                 LocalMux                     706              8751   2447  FALL       1
I__110/I                 InMux                          0              8751   2447  FALL       1
I__110/O                 InMux                        463              9214   2447  FALL       1
I__111/I                 CascadeMux                     0              9214   2447  FALL       1
I__111/O                 CascadeMux                     0              9214   2447  FALL       1
count_12_LC_2_9_4/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_9_3/lcout
Path End         : count_11_LC_2_9_3/in2
Capture Clock    : count_11_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_9_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__113/I                 LocalMux                       0              8045   2447  FALL       1
I__113/O                 LocalMux                     706              8751   2447  FALL       1
I__114/I                 InMux                          0              8751   2447  FALL       1
I__114/O                 InMux                        463              9214   2447  FALL       1
I__115/I                 CascadeMux                     0              9214   2447  FALL       1
I__115/O                 CascadeMux                     0              9214   2447  FALL       1
count_11_LC_2_9_3/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_9_2/lcout
Path End         : count_10_LC_2_9_2/in2
Capture Clock    : count_10_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_9_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__117/I                 LocalMux                       0              8045   2447  FALL       1
I__117/O                 LocalMux                     706              8751   2447  FALL       1
I__118/I                 InMux                          0              8751   2447  FALL       1
I__118/O                 InMux                        463              9214   2447  FALL       1
I__119/I                 CascadeMux                     0              9214   2447  FALL       1
I__119/O                 CascadeMux                     0              9214   2447  FALL       1
count_10_LC_2_9_2/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_9_1/lcout
Path End         : count_9_LC_2_9_1/in2
Capture Clock    : count_9_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_9_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__57/I                 LocalMux                       0              8045   2447  FALL       1
I__57/O                 LocalMux                     706              8751   2447  FALL       1
I__58/I                 InMux                          0              8751   2447  FALL       1
I__58/O                 InMux                        463              9214   2447  FALL       1
I__59/I                 CascadeMux                     0              9214   2447  FALL       1
I__59/O                 CascadeMux                     0              9214   2447  FALL       1
count_9_LC_2_9_1/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_9_0/lcout
Path End         : count_8_LC_2_9_0/in2
Capture Clock    : count_8_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_9_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__61/I                 LocalMux                       0              8045   2447  FALL       1
I__61/O                 LocalMux                     706              8751   2447  FALL       1
I__62/I                 InMux                          0              8751   2447  FALL       1
I__62/O                 InMux                        463              9214   2447  FALL       1
I__63/I                 CascadeMux                     0              9214   2447  FALL       1
I__63/O                 CascadeMux                     0              9214   2447  FALL       1
count_8_LC_2_9_0/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_8_7/lcout
Path End         : count_7_LC_2_8_7/in2
Capture Clock    : count_7_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__65/I                 LocalMux                       0              8045   2447  FALL       1
I__65/O                 LocalMux                     706              8751   2447  FALL       1
I__66/I                 InMux                          0              8751   2447  FALL       1
I__66/O                 InMux                        463              9214   2447  FALL       1
I__67/I                 CascadeMux                     0              9214   2447  FALL       1
I__67/O                 CascadeMux                     0              9214   2447  FALL       1
count_7_LC_2_8_7/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_8_6/lcout
Path End         : count_6_LC_2_8_6/in2
Capture Clock    : count_6_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__69/I                 LocalMux                       0              8045   2447  FALL       1
I__69/O                 LocalMux                     706              8751   2447  FALL       1
I__70/I                 InMux                          0              8751   2447  FALL       1
I__70/O                 InMux                        463              9214   2447  FALL       1
I__71/I                 CascadeMux                     0              9214   2447  FALL       1
I__71/O                 CascadeMux                     0              9214   2447  FALL       1
count_6_LC_2_8_6/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_8_5/lcout
Path End         : count_5_LC_2_8_5/in2
Capture Clock    : count_5_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_8_5/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__73/I                 LocalMux                       0              8045   2447  FALL       1
I__73/O                 LocalMux                     706              8751   2447  FALL       1
I__74/I                 InMux                          0              8751   2447  FALL       1
I__74/O                 InMux                        463              9214   2447  FALL       1
I__75/I                 CascadeMux                     0              9214   2447  FALL       1
I__75/O                 CascadeMux                     0              9214   2447  FALL       1
count_5_LC_2_8_5/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_8_4/lcout
Path End         : count_4_LC_2_8_4/in2
Capture Clock    : count_4_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__77/I                 LocalMux                       0              8045   2447  FALL       1
I__77/O                 LocalMux                     706              8751   2447  FALL       1
I__78/I                 InMux                          0              8751   2447  FALL       1
I__78/O                 InMux                        463              9214   2447  FALL       1
I__79/I                 CascadeMux                     0              9214   2447  FALL       1
I__79/O                 CascadeMux                     0              9214   2447  FALL       1
count_4_LC_2_8_4/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_8_3/lcout
Path End         : count_3_LC_2_8_3/in2
Capture Clock    : count_3_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_8_3/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__81/I                 LocalMux                       0              8045   2447  FALL       1
I__81/O                 LocalMux                     706              8751   2447  FALL       1
I__82/I                 InMux                          0              8751   2447  FALL       1
I__82/O                 InMux                        463              9214   2447  FALL       1
I__83/I                 CascadeMux                     0              9214   2447  FALL       1
I__83/O                 CascadeMux                     0              9214   2447  FALL       1
count_3_LC_2_8_3/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_8_2/lcout
Path End         : count_2_LC_2_8_2/in2
Capture Clock    : count_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_8_2/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__85/I                 LocalMux                       0              8045   2447  FALL       1
I__85/O                 LocalMux                     706              8751   2447  FALL       1
I__86/I                 InMux                          0              8751   2447  FALL       1
I__86/O                 InMux                        463              9214   2447  FALL       1
I__87/I                 CascadeMux                     0              9214   2447  FALL       1
I__87/O                 CascadeMux                     0              9214   2447  FALL       1
count_2_LC_2_8_2/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_8_1/lcout
Path End         : count_1_LC_2_8_1/in2
Capture Clock    : count_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_8_1/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__43/I                 LocalMux                       0              8045   2447  FALL       1
I__43/O                 LocalMux                     706              8751   2447  FALL       1
I__44/I                 InMux                          0              8751   2447  FALL       1
I__44/O                 InMux                        463              9214   2447  FALL       1
I__45/I                 CascadeMux                     0              9214   2447  FALL       1
I__45/O                 CascadeMux                     0              9214   2447  FALL       1
count_1_LC_2_8_1/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_0_LC_2_8_0/in2
Capture Clock    : count_0_LC_2_8_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 6767
+ Clock To Q                              1278
+ Data Path Delay                         1169
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout  LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__47/I                 LocalMux                       0              8045   2447  FALL       1
I__47/O                 LocalMux                     706              8751   2447  FALL       1
I__48/I                 InMux                          0              8751   2447  FALL       1
I__48/O                 InMux                        463              9214   2447  FALL       1
I__49/I                 CascadeMux                     0              9214   2447  FALL       1
I__49/O                 CascadeMux                     0              9214   2447  FALL       1
count_0_LC_2_8_0/in2    LogicCell40_SEQ_MODE_1000      0              9214   2447  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_10_6/lcout
Path End         : count_23_LC_2_10_7/in3
Capture Clock    : count_23_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_22_LC_2_10_6/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       2
I__156/I                     LocalMux                       0              8045   2447  FALL       1
I__156/O                     LocalMux                     706              8751   2447  FALL       1
I__158/I                     InMux                          0              8751   2447  FALL       1
I__158/O                     InMux                        463              9214   2447  FALL       1
I__160/I                     CascadeMux                     0              9214   2447  FALL       1
I__160/O                     CascadeMux                     0              9214   2447  FALL       1
count_22_LC_2_10_6/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_22_LC_2_10_6/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       1
I__154/I                     InMux                          0              9543   3238  FALL       1
I__154/O                     InMux                        463             10005   3238  FALL       1
count_23_LC_2_10_7/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_10_5/lcout
Path End         : count_22_LC_2_10_6/in3
Capture Clock    : count_22_LC_2_10_6/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_21_LC_2_10_5/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       2
I__165/I                     LocalMux                       0              8045   2447  FALL       1
I__165/O                     LocalMux                     706              8751   2447  FALL       1
I__167/I                     InMux                          0              8751   2447  FALL       1
I__167/O                     InMux                        463              9214   2447  FALL       1
I__169/I                     CascadeMux                     0              9214   2447  FALL       1
I__169/O                     CascadeMux                     0              9214   2447  FALL       1
count_21_LC_2_10_5/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_21_LC_2_10_5/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__155/I                     InMux                          0              9543   3238  FALL       1
I__155/O                     InMux                        463             10005   3238  FALL       1
count_22_LC_2_10_6/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_20_LC_2_10_4/lcout
Path End         : count_21_LC_2_10_5/in3
Capture Clock    : count_21_LC_2_10_5/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_20_LC_2_10_4/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__174/I                     LocalMux                       0              8045   2447  FALL       1
I__174/O                     LocalMux                     706              8751   2447  FALL       1
I__175/I                     InMux                          0              8751   2447  FALL       1
I__175/O                     InMux                        463              9214   2447  FALL       1
I__176/I                     CascadeMux                     0              9214   2447  FALL       1
I__176/O                     CascadeMux                     0              9214   2447  FALL       1
count_20_LC_2_10_4/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_20_LC_2_10_4/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__164/I                     InMux                          0              9543   3238  FALL       1
I__164/O                     InMux                        463             10005   3238  FALL       1
count_21_LC_2_10_5/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_19_LC_2_10_3/lcout
Path End         : count_20_LC_2_10_4/in3
Capture Clock    : count_20_LC_2_10_4/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_19_LC_2_10_3/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__178/I                     LocalMux                       0              8045   2447  FALL       1
I__178/O                     LocalMux                     706              8751   2447  FALL       1
I__179/I                     InMux                          0              8751   2447  FALL       1
I__179/O                     InMux                        463              9214   2447  FALL       1
I__180/I                     CascadeMux                     0              9214   2447  FALL       1
I__180/O                     CascadeMux                     0              9214   2447  FALL       1
count_19_LC_2_10_3/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_19_LC_2_10_3/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__173/I                     InMux                          0              9543   3238  FALL       1
I__173/O                     InMux                        463             10005   3238  FALL       1
count_20_LC_2_10_4/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_20_LC_2_10_4/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_18_LC_2_10_2/lcout
Path End         : count_19_LC_2_10_3/in3
Capture Clock    : count_19_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_18_LC_2_10_2/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__182/I                     LocalMux                       0              8045   2447  FALL       1
I__182/O                     LocalMux                     706              8751   2447  FALL       1
I__183/I                     InMux                          0              8751   2447  FALL       1
I__183/O                     InMux                        463              9214   2447  FALL       1
I__184/I                     CascadeMux                     0              9214   2447  FALL       1
I__184/O                     CascadeMux                     0              9214   2447  FALL       1
count_18_LC_2_10_2/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_18_LC_2_10_2/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__177/I                     InMux                          0              9543   3238  FALL       1
I__177/O                     InMux                        463             10005   3238  FALL       1
count_19_LC_2_10_3/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_19_LC_2_10_3/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_17_LC_2_10_1/lcout
Path End         : count_18_LC_2_10_2/in3
Capture Clock    : count_18_LC_2_10_2/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_17_LC_2_10_1/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__89/I                      LocalMux                       0              8045   2447  FALL       1
I__89/O                      LocalMux                     706              8751   2447  FALL       1
I__90/I                      InMux                          0              8751   2447  FALL       1
I__90/O                      InMux                        463              9214   2447  FALL       1
I__91/I                      CascadeMux                     0              9214   2447  FALL       1
I__91/O                      CascadeMux                     0              9214   2447  FALL       1
count_17_LC_2_10_1/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_17_LC_2_10_1/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__181/I                     InMux                          0              9543   3238  FALL       1
I__181/O                     InMux                        463             10005   3238  FALL       1
count_18_LC_2_10_2/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_18_LC_2_10_2/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_16_LC_2_10_0/lcout
Path End         : count_17_LC_2_10_1/in3
Capture Clock    : count_17_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_16_LC_2_10_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__93/I                      LocalMux                       0              8045   2447  FALL       1
I__93/O                      LocalMux                     706              8751   2447  FALL       1
I__94/I                      InMux                          0              8751   2447  FALL       1
I__94/O                      InMux                        463              9214   2447  FALL       1
I__95/I                      CascadeMux                     0              9214   2447  FALL       1
I__95/O                      CascadeMux                     0              9214   2447  FALL       1
count_16_LC_2_10_0/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_16_LC_2_10_0/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__88/I                      InMux                          0              9543   3238  FALL       1
I__88/O                      InMux                        463             10005   3238  FALL       1
count_17_LC_2_10_1/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_17_LC_2_10_1/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_14_LC_2_9_6/lcout
Path End         : count_15_LC_2_9_7/in3
Capture Clock    : count_15_LC_2_9_7/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_14_LC_2_9_6/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__101/I                    LocalMux                       0              8045   2447  FALL       1
I__101/O                    LocalMux                     706              8751   2447  FALL       1
I__102/I                    InMux                          0              8751   2447  FALL       1
I__102/O                    InMux                        463              9214   2447  FALL       1
I__103/I                    CascadeMux                     0              9214   2447  FALL       1
I__103/O                    CascadeMux                     0              9214   2447  FALL       1
count_14_LC_2_9_6/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_14_LC_2_9_6/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__96/I                     InMux                          0              9543   3238  FALL       1
I__96/O                     InMux                        463             10005   3238  FALL       1
count_15_LC_2_9_7/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_13_LC_2_9_5/lcout
Path End         : count_14_LC_2_9_6/in3
Capture Clock    : count_14_LC_2_9_6/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_13_LC_2_9_5/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__105/I                    LocalMux                       0              8045   2447  FALL       1
I__105/O                    LocalMux                     706              8751   2447  FALL       1
I__106/I                    InMux                          0              8751   2447  FALL       1
I__106/O                    InMux                        463              9214   2447  FALL       1
I__107/I                    CascadeMux                     0              9214   2447  FALL       1
I__107/O                    CascadeMux                     0              9214   2447  FALL       1
count_13_LC_2_9_5/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_13_LC_2_9_5/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__100/I                    InMux                          0              9543   3238  FALL       1
I__100/O                    InMux                        463             10005   3238  FALL       1
count_14_LC_2_9_6/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_14_LC_2_9_6/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_12_LC_2_9_4/lcout
Path End         : count_13_LC_2_9_5/in3
Capture Clock    : count_13_LC_2_9_5/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_12_LC_2_9_4/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__109/I                    LocalMux                       0              8045   2447  FALL       1
I__109/O                    LocalMux                     706              8751   2447  FALL       1
I__110/I                    InMux                          0              8751   2447  FALL       1
I__110/O                    InMux                        463              9214   2447  FALL       1
I__111/I                    CascadeMux                     0              9214   2447  FALL       1
I__111/O                    CascadeMux                     0              9214   2447  FALL       1
count_12_LC_2_9_4/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_12_LC_2_9_4/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__104/I                    InMux                          0              9543   3238  FALL       1
I__104/O                    InMux                        463             10005   3238  FALL       1
count_13_LC_2_9_5/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_13_LC_2_9_5/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_11_LC_2_9_3/lcout
Path End         : count_12_LC_2_9_4/in3
Capture Clock    : count_12_LC_2_9_4/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_11_LC_2_9_3/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__113/I                    LocalMux                       0              8045   2447  FALL       1
I__113/O                    LocalMux                     706              8751   2447  FALL       1
I__114/I                    InMux                          0              8751   2447  FALL       1
I__114/O                    InMux                        463              9214   2447  FALL       1
I__115/I                    CascadeMux                     0              9214   2447  FALL       1
I__115/O                    CascadeMux                     0              9214   2447  FALL       1
count_11_LC_2_9_3/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_11_LC_2_9_3/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__108/I                    InMux                          0              9543   3238  FALL       1
I__108/O                    InMux                        463             10005   3238  FALL       1
count_12_LC_2_9_4/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_12_LC_2_9_4/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_10_LC_2_9_2/lcout
Path End         : count_11_LC_2_9_3/in3
Capture Clock    : count_11_LC_2_9_3/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_10_LC_2_9_2/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__117/I                    LocalMux                       0              8045   2447  FALL       1
I__117/O                    LocalMux                     706              8751   2447  FALL       1
I__118/I                    InMux                          0              8751   2447  FALL       1
I__118/O                    InMux                        463              9214   2447  FALL       1
I__119/I                    CascadeMux                     0              9214   2447  FALL       1
I__119/O                    CascadeMux                     0              9214   2447  FALL       1
count_10_LC_2_9_2/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_10_LC_2_9_2/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__112/I                    InMux                          0              9543   3238  FALL       1
I__112/O                    InMux                        463             10005   3238  FALL       1
count_11_LC_2_9_3/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_11_LC_2_9_3/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_9_LC_2_9_1/lcout
Path End         : count_10_LC_2_9_2/in3
Capture Clock    : count_10_LC_2_9_2/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_9_LC_2_9_1/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__57/I                    LocalMux                       0              8045   2447  FALL       1
I__57/O                    LocalMux                     706              8751   2447  FALL       1
I__58/I                    InMux                          0              8751   2447  FALL       1
I__58/O                    InMux                        463              9214   2447  FALL       1
I__59/I                    CascadeMux                     0              9214   2447  FALL       1
I__59/O                    CascadeMux                     0              9214   2447  FALL       1
count_9_LC_2_9_1/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_9_LC_2_9_1/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__116/I                   InMux                          0              9543   3238  FALL       1
I__116/O                   InMux                        463             10005   3238  FALL       1
count_10_LC_2_9_2/in3      LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_10_LC_2_9_2/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_8_LC_2_9_0/lcout
Path End         : count_9_LC_2_9_1/in3
Capture Clock    : count_9_LC_2_9_1/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_8_LC_2_9_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__61/I                    LocalMux                       0              8045   2447  FALL       1
I__61/O                    LocalMux                     706              8751   2447  FALL       1
I__62/I                    InMux                          0              8751   2447  FALL       1
I__62/O                    InMux                        463              9214   2447  FALL       1
I__63/I                    CascadeMux                     0              9214   2447  FALL       1
I__63/O                    CascadeMux                     0              9214   2447  FALL       1
count_8_LC_2_9_0/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_8_LC_2_9_0/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__56/I                    InMux                          0              9543   3238  FALL       1
I__56/O                    InMux                        463             10005   3238  FALL       1
count_9_LC_2_9_1/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_9_LC_2_9_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_6_LC_2_8_6/lcout
Path End         : count_7_LC_2_8_7/in3
Capture Clock    : count_7_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_6_LC_2_8_6/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__69/I                    LocalMux                       0              8045   2447  FALL       1
I__69/O                    LocalMux                     706              8751   2447  FALL       1
I__70/I                    InMux                          0              8751   2447  FALL       1
I__70/O                    InMux                        463              9214   2447  FALL       1
I__71/I                    CascadeMux                     0              9214   2447  FALL       1
I__71/O                    CascadeMux                     0              9214   2447  FALL       1
count_6_LC_2_8_6/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_6_LC_2_8_6/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__64/I                    InMux                          0              9543   3238  FALL       1
I__64/O                    InMux                        463             10005   3238  FALL       1
count_7_LC_2_8_7/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_5_LC_2_8_5/lcout
Path End         : count_6_LC_2_8_6/in3
Capture Clock    : count_6_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_5_LC_2_8_5/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__73/I                    LocalMux                       0              8045   2447  FALL       1
I__73/O                    LocalMux                     706              8751   2447  FALL       1
I__74/I                    InMux                          0              8751   2447  FALL       1
I__74/O                    InMux                        463              9214   2447  FALL       1
I__75/I                    CascadeMux                     0              9214   2447  FALL       1
I__75/O                    CascadeMux                     0              9214   2447  FALL       1
count_5_LC_2_8_5/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_5_LC_2_8_5/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__68/I                    InMux                          0              9543   3238  FALL       1
I__68/O                    InMux                        463             10005   3238  FALL       1
count_6_LC_2_8_6/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_6_LC_2_8_6/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_4_LC_2_8_4/lcout
Path End         : count_5_LC_2_8_5/in3
Capture Clock    : count_5_LC_2_8_5/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_4_LC_2_8_4/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__77/I                    LocalMux                       0              8045   2447  FALL       1
I__77/O                    LocalMux                     706              8751   2447  FALL       1
I__78/I                    InMux                          0              8751   2447  FALL       1
I__78/O                    InMux                        463              9214   2447  FALL       1
I__79/I                    CascadeMux                     0              9214   2447  FALL       1
I__79/O                    CascadeMux                     0              9214   2447  FALL       1
count_4_LC_2_8_4/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_4_LC_2_8_4/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__72/I                    InMux                          0              9543   3238  FALL       1
I__72/O                    InMux                        463             10005   3238  FALL       1
count_5_LC_2_8_5/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_5_LC_2_8_5/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_3_LC_2_8_3/lcout
Path End         : count_4_LC_2_8_4/in3
Capture Clock    : count_4_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_3_LC_2_8_3/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__81/I                    LocalMux                       0              8045   2447  FALL       1
I__81/O                    LocalMux                     706              8751   2447  FALL       1
I__82/I                    InMux                          0              8751   2447  FALL       1
I__82/O                    InMux                        463              9214   2447  FALL       1
I__83/I                    CascadeMux                     0              9214   2447  FALL       1
I__83/O                    CascadeMux                     0              9214   2447  FALL       1
count_3_LC_2_8_3/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_3_LC_2_8_3/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__76/I                    InMux                          0              9543   3238  FALL       1
I__76/O                    InMux                        463             10005   3238  FALL       1
count_4_LC_2_8_4/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_4_LC_2_8_4/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_2_LC_2_8_2/lcout
Path End         : count_3_LC_2_8_3/in3
Capture Clock    : count_3_LC_2_8_3/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_2_LC_2_8_2/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__85/I                    LocalMux                       0              8045   2447  FALL       1
I__85/O                    LocalMux                     706              8751   2447  FALL       1
I__86/I                    InMux                          0              8751   2447  FALL       1
I__86/O                    InMux                        463              9214   2447  FALL       1
I__87/I                    CascadeMux                     0              9214   2447  FALL       1
I__87/O                    CascadeMux                     0              9214   2447  FALL       1
count_2_LC_2_8_2/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_2_LC_2_8_2/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__80/I                    InMux                          0              9543   3238  FALL       1
I__80/O                    InMux                        463             10005   3238  FALL       1
count_3_LC_2_8_3/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_3_LC_2_8_3/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_1_LC_2_8_1/lcout
Path End         : count_2_LC_2_8_2/in3
Capture Clock    : count_2_LC_2_8_2/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_1_LC_2_8_1/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__43/I                    LocalMux                       0              8045   2447  FALL       1
I__43/O                    LocalMux                     706              8751   2447  FALL       1
I__44/I                    InMux                          0              8751   2447  FALL       1
I__44/O                    InMux                        463              9214   2447  FALL       1
I__45/I                    CascadeMux                     0              9214   2447  FALL       1
I__45/O                    CascadeMux                     0              9214   2447  FALL       1
count_1_LC_2_8_1/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_1_LC_2_8_1/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__84/I                    InMux                          0              9543   3238  FALL       1
I__84/O                    InMux                        463             10005   3238  FALL       1
count_2_LC_2_8_2/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_2_LC_2_8_2/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_0_LC_2_8_0/lcout
Path End         : count_1_LC_2_8_1/in3
Capture Clock    : count_1_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 3238p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          1960
---------------------------------------   ----- 
End-of-path arrival time (ps)             10005
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_0_LC_2_8_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_0_LC_2_8_0/lcout     LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__47/I                    LocalMux                       0              8045   2447  FALL       1
I__47/O                    LocalMux                     706              8751   2447  FALL       1
I__48/I                    InMux                          0              8751   2447  FALL       1
I__48/O                    InMux                        463              9214   2447  FALL       1
I__49/I                    CascadeMux                     0              9214   2447  FALL       1
I__49/O                    CascadeMux                     0              9214   2447  FALL       1
count_0_LC_2_8_0/in2       LogicCell40_SEQ_MODE_1000      0              9214   3238  FALL       1
count_0_LC_2_8_0/carryout  LogicCell40_SEQ_MODE_1000    329              9543   3238  FALL       2
I__42/I                    InMux                          0              9543   3238  FALL       1
I__42/O                    InMux                        463             10005   3238  FALL       1
count_1_LC_2_8_1/in3       LogicCell40_SEQ_MODE_1000      0             10005   3238  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_1_LC_2_8_1/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_15_LC_2_9_7/lcout
Path End         : count_16_LC_2_10_0/in3
Capture Clock    : count_16_LC_2_10_0/clk
Hold Constraint  : 0p
Path slack       : 3652p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          2374
---------------------------------------   ----- 
End-of-path arrival time (ps)             10419
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_15_LC_2_9_7/clk             LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_15_LC_2_9_7/lcout          LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__97/I                          LocalMux                       0              8045   2447  FALL       1
I__97/O                          LocalMux                     706              8751   2447  FALL       1
I__98/I                          InMux                          0              8751   2447  FALL       1
I__98/O                          InMux                        463              9214   2447  FALL       1
I__99/I                          CascadeMux                     0              9214   2447  FALL       1
I__99/O                          CascadeMux                     0              9214   2447  FALL       1
count_15_LC_2_9_7/in2            LogicCell40_SEQ_MODE_1000      0              9214   3652  FALL       1
count_15_LC_2_9_7/carryout       LogicCell40_SEQ_MODE_1000    329              9543   3652  FALL       1
IN_MUX_bfv_2_10_0_/carryinitin   ICE_CARRY_IN_MUX               0              9543   3652  FALL       1
IN_MUX_bfv_2_10_0_/carryinitout  ICE_CARRY_IN_MUX             414              9957   3652  FALL       2
I__92/I                          InMux                          0              9957   3652  FALL       1
I__92/O                          InMux                        463             10419   3652  FALL       1
count_16_LC_2_10_0/in3           LogicCell40_SEQ_MODE_1000      0             10419   3652  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_16_LC_2_10_0/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_7_LC_2_8_7/lcout
Path End         : count_8_LC_2_9_0/in3
Capture Clock    : count_8_LC_2_9_0/clk
Hold Constraint  : 0p
Path slack       : 3652p

Capture Clock Arrival Time (Top|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 6767
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             6767

Launch Clock Arrival Time (Top|clk:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6767
+ Clock To Q                               1278
+ Data Path Delay                          2374
---------------------------------------   ----- 
End-of-path arrival time (ps)             10419
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__144/I                          ClkMux                         0              5952  RISE       1
I__144/O                          ClkMux                       816              6767  RISE       1
count_7_LC_2_8_7/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
count_7_LC_2_8_7/lcout          LogicCell40_SEQ_MODE_1000   1278              8045   2447  FALL       1
I__65/I                         LocalMux                       0              8045   2447  FALL       1
I__65/O                         LocalMux                     706              8751   2447  FALL       1
I__66/I                         InMux                          0              8751   2447  FALL       1
I__66/O                         InMux                        463              9214   2447  FALL       1
I__67/I                         CascadeMux                     0              9214   2447  FALL       1
I__67/O                         CascadeMux                     0              9214   2447  FALL       1
count_7_LC_2_8_7/in2            LogicCell40_SEQ_MODE_1000      0              9214   3652  FALL       1
count_7_LC_2_8_7/carryout       LogicCell40_SEQ_MODE_1000    329              9543   3652  FALL       1
IN_MUX_bfv_2_9_0_/carryinitin   ICE_CARRY_IN_MUX               0              9543   3652  FALL       1
IN_MUX_bfv_2_9_0_/carryinitout  ICE_CARRY_IN_MUX             414              9957   3652  FALL       2
I__60/I                         InMux                          0              9957   3652  FALL       1
I__60/O                         InMux                        463             10419   3652  FALL       1
count_8_LC_2_9_0/in3            LogicCell40_SEQ_MODE_1000      0             10419   3652  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__145/I                          ClkMux                         0              5952  RISE       1
I__145/O                          ClkMux                       816              6767  RISE       1
count_8_LC_2_9_0/clk              LogicCell40_SEQ_MODE_1000      0              6767  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_23_LC_2_10_7/lcout
Path End         : led_rx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_23_LC_2_10_7/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_23_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__148/I                  Odrv4                           0              8045   +INF  RISE       1
I__148/O                  Odrv4                         548              8593   +INF  RISE       1
I__150/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__150/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__151/I                  LocalMux                        0              9141   +INF  RISE       1
I__151/O                  LocalMux                     1010             10151   +INF  RISE       1
I__152/I                  InMux                           0             10151   +INF  RISE       1
I__152/O                  InMux                         609             10760   +INF  RISE       1
I__153/I                  DummyBuf                        0             10760   +INF  RISE       1
I__153/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB1PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB1      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_rx                    Top                             0            138582   +INF  FALL       1


++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_22_LC_2_10_6/lcout
Path End         : led_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_22_LC_2_10_6/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_22_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__157/I                  Odrv4                           0              8045   +INF  RISE       1
I__157/O                  Odrv4                         548              8593   +INF  RISE       1
I__159/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__159/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__161/I                  LocalMux                        0              9141   +INF  RISE       1
I__161/O                  LocalMux                     1010             10151   +INF  RISE       1
I__162/I                  InMux                           0             10151   +INF  RISE       1
I__162/O                  InMux                         609             10760   +INF  RISE       1
I__163/I                  DummyBuf                        0             10760   +INF  RISE       1
I__163/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB0PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB0      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_tx                    Top                             0            138582   +INF  FALL       1


++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : count_21_LC_2_10_5/lcout
Path End         : led_io
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Top|clk:R#1)        0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   6767
+ Clock To Q                                1278
+ Data Path Delay                         130537
---------------------------------------   ------ 
End-of-path arrival time (ps)             138582
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
clk                               Top                            0                 0  RISE       1
i_clk_iopad/PACKAGEPIN:in         IO_PAD                         0                 0  RISE       1
i_clk_iopad/DOUT                  IO_PAD                       510               510  RISE       1
i_clk_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               510  RISE       1
i_clk_preio/DIN0                  PRE_IO_PIN_TYPE_000001       450               960  RISE       1
I__50/I                           Odrv12                         0               960  RISE       1
I__50/O                           Odrv12                       986              1946  RISE       1
I__51/I                           Sp12to4                        0              1946  RISE       1
I__51/O                           Sp12to4                      548              2494  RISE       1
I__52/I                           Span4Mux_s0_v                  0              2494  RISE       1
I__52/O                           Span4Mux_s0_v                317              2811  RISE       1
I__53/I                           IoSpan4Mux                     0              2811  RISE       1
I__53/O                           IoSpan4Mux                   572              3383  RISE       1
I__54/I                           LocalMux                       0              3383  RISE       1
I__54/O                           LocalMux                    1010              4393  RISE       1
I__55/I                           IoInMux                        0              4393  RISE       1
I__55/O                           IoInMux                      609              5002  RISE       1
clk_buf/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5002  RISE       1
clk_buf/GLOBALBUFFEROUTPUT        ICE_GB                       219              5221  RISE      24
I__142/I                          gio2CtrlBuf                    0              5221  RISE       1
I__142/O                          gio2CtrlBuf                    0              5221  RISE       1
I__143/I                          GlobalMux                      0              5221  RISE       1
I__143/O                          GlobalMux                    730              5952  RISE       1
I__146/I                          ClkMux                         0              5952  RISE       1
I__146/O                          ClkMux                       816              6767  RISE       1
count_21_LC_2_10_5/clk            LogicCell40_SEQ_MODE_1000      0              6767  RISE       1

Data path
pin name                  model name                  delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  ------  ----------------  -----  ----  ------
count_21_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_1000    1278              8045   +INF  RISE       2
I__166/I                  Odrv4                           0              8045   +INF  RISE       1
I__166/O                  Odrv4                         548              8593   +INF  RISE       1
I__168/I                  Span4Mux_v                      0              8593   +INF  RISE       1
I__168/O                  Span4Mux_v                    548              9141   +INF  RISE       1
I__170/I                  LocalMux                        0              9141   +INF  RISE       1
I__170/O                  LocalMux                     1010             10151   +INF  RISE       1
I__171/I                  InMux                           0             10151   +INF  RISE       1
I__171/O                  InMux                         609             10760   +INF  RISE       1
I__172/I                  DummyBuf                        0             10760   +INF  RISE       1
I__172/O                  DummyBuf                        0             10760   +INF  RISE       1
led_driver_inst/RGB2PWM   SB_RGBA_DRV                     0             10760   +INF  RISE       1
led_driver_inst/RGB2      SB_RGBA_DRV                127822            138582   +INF  FALL       0
led_io                    Top                             0            138582   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

