
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Running command `read_verilog -sv hardware/synthesis_trap/reasoning_core.v hardware/synthesis_trap/thiele_graph_solver.v; synth -top thiele_graph_solver; stat; write_json /workspace/The-Thiele-Machine/hardware/synthesis_trap/thiele_graph_solver.json' --

1. Executing Verilog-2005 frontend: hardware/synthesis_trap/reasoning_core.v
Parsing SystemVerilog input from `hardware/synthesis_trap/reasoning_core.v' to AST representation.
Generating RTLIL representation for module `\reasoning_core'.
Warning: Replacing memory \removed with list of registers. See hardware/synthesis_trap/reasoning_core.v:96, hardware/synthesis_trap/reasoning_core.v:68
Warning: Replacing memory \candidates with list of registers. See hardware/synthesis_trap/reasoning_core.v:90, hardware/synthesis_trap/reasoning_core.v:67
Warning: Replacing memory \masks with list of registers. See hardware/synthesis_trap/reasoning_core.v:83, hardware/synthesis_trap/reasoning_core.v:66
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: hardware/synthesis_trap/thiele_graph_solver.v
Parsing SystemVerilog input from `hardware/synthesis_trap/thiele_graph_solver.v' to AST representation.
Generating RTLIL representation for module `\thiele_graph_solver'.
Warning: Replacing memory \pending_masks with list of registers. See hardware/synthesis_trap/thiele_graph_solver.v:179
Warning: Replacing memory \node_masks with list of registers. See hardware/synthesis_trap/thiele_graph_solver.v:178
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \thiele_graph_solver
Used module:     \reasoning_core
Parameter \NODES = 9
Parameter \MU_PRECISION = 16

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\reasoning_core'.
Parameter \NODES = 9
Parameter \MU_PRECISION = 16
Generating RTLIL representation for module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Warning: Replacing memory \removed with list of registers. See hardware/synthesis_trap/reasoning_core.v:96, hardware/synthesis_trap/reasoning_core.v:68
Warning: Replacing memory \candidates with list of registers. See hardware/synthesis_trap/reasoning_core.v:90, hardware/synthesis_trap/reasoning_core.v:67
Warning: Replacing memory \masks with list of registers. See hardware/synthesis_trap/reasoning_core.v:83, hardware/synthesis_trap/reasoning_core.v:66

3.1.3. Analyzing design hierarchy..
Top module:  \thiele_graph_solver
Used module:     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core

3.1.4. Analyzing design hierarchy..
Top module:  \thiele_graph_solver
Used module:     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core
Removing unused module `\reasoning_core'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
Cleaned up 2 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 33 switch rules as full_case in process $proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240 in module thiele_graph_solver.
Marked 288 switch rules as full_case in process $proc$hardware/synthesis_trap/reasoning_core.v:64$1601 in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 388 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~330 debug messages>

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
     1/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result[1:0]$1457
     2/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result[1:0]$1456
     3/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result[1:0]$1455
     4/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result[1:0]$1454
     5/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result[1:0]$1453
     6/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result[1:0]$1452
     7/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result[1:0]$1451
     8/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result[1:0]$1450
     9/204: $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result[1:0]$1449
    10/204: $12\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1448
    11/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.$result[0:0]$1446
    12/204: $11\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1445
    13/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.$result[0:0]$1443
    14/204: $10\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1442
    15/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.$result[0:0]$1440
    16/204: $9\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1439
    17/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.$result[0:0]$1437
    18/204: $8\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1436
    19/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.$result[0:0]$1434
    20/204: $7\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1433
    21/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.$result[0:0]$1431
    22/204: $6\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1430
    23/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.$result[0:0]$1428
    24/204: $5\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1427
    25/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.$result[0:0]$1425
    26/204: $4\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1424
    27/204: $4\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.$result[0:0]$1422
    28/204: $4\i[31:0]
    29/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result[1:0]$1420
    30/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.mask[2:0]$1421
    31/204: $0\colouring[17:0] [17:16]
    32/204: $0\colouring[17:0] [15:14]
    33/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.mask[2:0]$1419
    34/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result[1:0]$1418
    35/204: $0\colouring[17:0] [13:12]
    36/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.mask[2:0]$1417
    37/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result[1:0]$1416
    38/204: $0\colouring[17:0] [11:10]
    39/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.mask[2:0]$1415
    40/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result[1:0]$1414
    41/204: $0\colouring[17:0] [9:8]
    42/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.mask[2:0]$1413
    43/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result[1:0]$1412
    44/204: $0\colouring[17:0] [7:6]
    45/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.mask[2:0]$1411
    46/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result[1:0]$1410
    47/204: $0\colouring[17:0] [5:4]
    48/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.mask[2:0]$1409
    49/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result[1:0]$1408
    50/204: $0\colouring[17:0] [3:2]
    51/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.mask[2:0]$1407
    52/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result[1:0]$1406
    53/204: $0\colouring[17:0] [1:0]
    54/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.mask[2:0]$1405
    55/204: $3\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.idx[31:0]$1385
    56/204: $3\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1383
    57/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.$result[0:0]$1402
    58/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.mask[2:0]$1403
    59/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.$result[0:0]$1400
    60/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.mask[2:0]$1401
    61/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.$result[0:0]$1398
    62/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.mask[2:0]$1399
    63/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.$result[0:0]$1396
    64/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.mask[2:0]$1397
    65/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.$result[0:0]$1394
    66/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.mask[2:0]$1395
    67/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.$result[0:0]$1392
    68/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.mask[2:0]$1393
    69/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.$result[0:0]$1390
    70/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.mask[2:0]$1391
    71/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.$result[0:0]$1388
    72/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.mask[2:0]$1389
    73/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.$result[0:0]$1386
    74/204: $3\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.mask[2:0]$1387
    75/204: $3\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.masks[26:0]$1384
    76/204: $3$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_ADDR[3:0]$1380
    77/204: $3$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_DATA[2:0]$1381
    78/204: $3$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_ADDR[3:0]$1377
    79/204: $3$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_DATA[2:0]$1378
    80/204: $3\i[31:0]
    81/204: $2\i[31:0]
    82/204: $2$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_DATA[2:0]$1375
    83/204: $2$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_ADDR[3:0]$1374
    84/204: $2$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_DATA[2:0]$1373
    85/204: $2$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_ADDR[3:0]$1372
    86/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.mask[2:0]$1371
    87/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result[1:0]$1370
    88/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.mask[2:0]$1369
    89/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result[1:0]$1368
    90/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.mask[2:0]$1367
    91/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result[1:0]$1366
    92/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.mask[2:0]$1365
    93/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result[1:0]$1364
    94/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.mask[2:0]$1363
    95/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result[1:0]$1362
    96/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.mask[2:0]$1361
    97/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result[1:0]$1360
    98/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.mask[2:0]$1359
    99/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result[1:0]$1358
   100/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.mask[2:0]$1357
   101/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result[1:0]$1356
   102/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.mask[2:0]$1355
   103/204: $2\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result[1:0]$1354
   104/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.mask[2:0]$1353
   105/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.$result[0:0]$1352
   106/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.mask[2:0]$1351
   107/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.$result[0:0]$1350
   108/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.mask[2:0]$1349
   109/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.$result[0:0]$1348
   110/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.mask[2:0]$1347
   111/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.$result[0:0]$1346
   112/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.mask[2:0]$1345
   113/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.$result[0:0]$1344
   114/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.mask[2:0]$1343
   115/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.$result[0:0]$1342
   116/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.mask[2:0]$1341
   117/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.$result[0:0]$1340
   118/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.mask[2:0]$1339
   119/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.$result[0:0]$1338
   120/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.mask[2:0]$1337
   121/204: $2\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.$result[0:0]$1336
   122/204: $2\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.idx[31:0]$1335
   123/204: $2\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.masks[26:0]$1334
   124/204: $2\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1333
   125/204: $2$for_loop$1207[1].$unnamed_block$1208.anchor_node[31:0]$1332
   126/204: $2$for_loop$1207[0].$unnamed_block$1208.anchor_node[31:0]$1331
   127/204: $2\a[31:0]
   128/204: $1$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_DATA[2:0]$1330
   129/204: $1$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_ADDR[3:0]$1329
   130/204: $1$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_DATA[2:0]$1328
   131/204: $1$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_ADDR[3:0]$1327
   132/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.mask[2:0]$1326
   133/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result[1:0]$1325
   134/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.mask[2:0]$1324
   135/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result[1:0]$1323
   136/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.mask[2:0]$1322
   137/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result[1:0]$1321
   138/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.mask[2:0]$1320
   139/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result[1:0]$1319
   140/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.mask[2:0]$1318
   141/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result[1:0]$1317
   142/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.mask[2:0]$1316
   143/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result[1:0]$1315
   144/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.mask[2:0]$1314
   145/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result[1:0]$1313
   146/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.mask[2:0]$1312
   147/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result[1:0]$1311
   148/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.mask[2:0]$1310
   149/204: $1\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result[1:0]$1309
   150/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.mask[2:0]$1308
   151/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.$result[0:0]$1307
   152/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.mask[2:0]$1306
   153/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.$result[0:0]$1305
   154/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.mask[2:0]$1304
   155/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.$result[0:0]$1303
   156/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.mask[2:0]$1302
   157/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.$result[0:0]$1301
   158/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.mask[2:0]$1300
   159/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.$result[0:0]$1299
   160/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.mask[2:0]$1298
   161/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.$result[0:0]$1297
   162/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.mask[2:0]$1296
   163/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.$result[0:0]$1295
   164/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.mask[2:0]$1294
   165/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.$result[0:0]$1293
   166/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.mask[2:0]$1292
   167/204: $1\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.$result[0:0]$1291
   168/204: $1\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.idx[31:0]$1290
   169/204: $1\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.masks[26:0]$1289
   170/204: $1\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result[0:0]$1288
   171/204: $1$for_loop$1207[1].$unnamed_block$1208.anchor_node[31:0]$1287
   172/204: $1$for_loop$1207[0].$unnamed_block$1208.anchor_node[31:0]$1286
   173/204: $1\a[31:0]
   174/204: $1\i[31:0]
   175/204: $0\pending_masks[8][2:0]
   176/204: $0\pending_masks[7][2:0]
   177/204: $0\pending_masks[6][2:0]
   178/204: $0\pending_masks[5][2:0]
   179/204: $0\pending_masks[4][2:0]
   180/204: $0\pending_masks[3][2:0]
   181/204: $0\pending_masks[2][2:0]
   182/204: $0\pending_masks[1][2:0]
   183/204: $0\pending_masks[0][2:0]
   184/204: $0\node_masks[8][2:0]
   185/204: $0\node_masks[7][2:0]
   186/204: $0\node_masks[6][2:0]
   187/204: $0\node_masks[5][2:0]
   188/204: $0\node_masks[4][2:0]
   189/204: $0\node_masks[3][2:0]
   190/204: $0\node_masks[2][2:0]
   191/204: $0\node_masks[1][2:0]
   192/204: $0\node_masks[0][2:0]
   193/204: $0\state[2:0]
   194/204: $0\pending_information_q16[31:0]
   195/204: $0\pending_question_bits[31:0]
   196/204: $0\pending_activity[5:0]
   197/204: $0\pending_force_valid[8:0]
   198/204: $0\mu_activity_legacy[5:0]
   199/204: $0\mu_total_q16[31:0]
   200/204: $0\mu_information_q16[31:0]
   201/204: $0\mu_question_bits[31:0]
   202/204: $3\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result[1:0]$1404
   203/204: $0\success[0:0]
   204/204: $0\done[0:0]
Creating decoders for process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
     1/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662
     2/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661
     3/567: $9\info_tmp[31:0]
     4/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2646
     5/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.after_count[31:0]$2648
     6/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.before_count[31:0]$2647
     7/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1599.$result[31:0]$2644
     8/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1599.mask[2:0]$2645
     9/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1598.$result[31:0]$2642
    10/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1598.mask[2:0]$2643
    11/567: $9\question_tmp[31:0]
    12/567: $9\activity_tmp[31:0]
    13/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1597.$result[31:0]$2640
    14/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1597.mask[2:0]$2641
    15/567: $1\removed[8][2:0]
    16/567: $9\force_valid[8:8]
    17/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1596.$result[0:0]$2635
    18/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1595.$result[0:0]$2634
    19/567: $18$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2630
    20/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1594.$result[0:0]$2629
    21/567: $17$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2626
    22/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1594.$result[0:0]$2627
    23/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1594.mask[2:0]$2628
    24/567: $16$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2624
    25/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1593.$result[0:0]$2623
    26/567: $15$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2620
    27/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1593.$result[0:0]$2621
    28/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1593.mask[2:0]$2622
    29/567: $14$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2618
    30/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1592.$result[0:0]$2617
    31/567: $13$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2614
    32/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1592.$result[0:0]$2615
    33/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1592.mask[2:0]$2616
    34/567: $12$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2612
    35/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1591.$result[0:0]$2611
    36/567: $11$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2608
    37/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1591.$result[0:0]$2609
    38/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1591.mask[2:0]$2610
    39/567: $10$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2606
    40/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1590.$result[0:0]$2605
    41/567: $9$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2602
    42/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1590.$result[0:0]$2603
    43/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1590.mask[2:0]$2604
    44/567: $8$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2600
    45/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1589.$result[0:0]$2599
    46/567: $7$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2596
    47/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1589.$result[0:0]$2597
    48/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1589.mask[2:0]$2598
    49/567: $6$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2594
    50/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1588.$result[0:0]$2593
    51/567: $5$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2590
    52/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1588.$result[0:0]$2591
    53/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1588.mask[2:0]$2592
    54/567: $4$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2588
    55/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1587.$result[0:0]$2587
    56/567: $3$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2584
    57/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1587.$result[0:0]$2585
    58/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1587.mask[2:0]$2586
    59/567: $2$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2582
    60/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1586.$result[0:0]$2581
    61/567: $1$for_loop$2[8].$unnamed_block$4.forbid[2:0]$2578
    62/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1586.$result[0:0]$2579
    63/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1586.mask[2:0]$2580
    64/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576
    65/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575
    66/567: $8\info_tmp[31:0]
    67/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2560
    68/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.after_count[31:0]$2562
    69/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.before_count[31:0]$2561
    70/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1584.$result[31:0]$2558
    71/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1584.mask[2:0]$2559
    72/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1583.$result[31:0]$2556
    73/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1583.mask[2:0]$2557
    74/567: $8\question_tmp[31:0]
    75/567: $8\activity_tmp[31:0]
    76/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1582.$result[31:0]$2554
    77/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1582.mask[2:0]$2555
    78/567: $1\removed[7][2:0]
    79/567: $8\force_valid[7:7]
    80/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1581.$result[0:0]$2549
    81/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1580.$result[0:0]$2548
    82/567: $18$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2544
    83/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1579.$result[0:0]$2543
    84/567: $17$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2540
    85/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1579.$result[0:0]$2541
    86/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1579.mask[2:0]$2542
    87/567: $16$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2538
    88/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1578.$result[0:0]$2537
    89/567: $15$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2534
    90/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1578.$result[0:0]$2535
    91/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1578.mask[2:0]$2536
    92/567: $14$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2532
    93/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1577.$result[0:0]$2531
    94/567: $13$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2528
    95/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1577.$result[0:0]$2529
    96/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1577.mask[2:0]$2530
    97/567: $12$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2526
    98/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1576.$result[0:0]$2525
    99/567: $11$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2522
   100/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1576.$result[0:0]$2523
   101/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1576.mask[2:0]$2524
   102/567: $10$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2520
   103/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1575.$result[0:0]$2519
   104/567: $9$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2516
   105/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1575.$result[0:0]$2517
   106/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1575.mask[2:0]$2518
   107/567: $8$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2514
   108/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1574.$result[0:0]$2513
   109/567: $7$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2510
   110/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1574.$result[0:0]$2511
   111/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1574.mask[2:0]$2512
   112/567: $6$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2508
   113/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1573.$result[0:0]$2507
   114/567: $5$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2504
   115/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1573.$result[0:0]$2505
   116/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1573.mask[2:0]$2506
   117/567: $4$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2502
   118/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1572.$result[0:0]$2501
   119/567: $3$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2498
   120/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1572.$result[0:0]$2499
   121/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1572.mask[2:0]$2500
   122/567: $2$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2496
   123/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1571.$result[0:0]$2495
   124/567: $1$for_loop$2[7].$unnamed_block$4.forbid[2:0]$2492
   125/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1571.$result[0:0]$2493
   126/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1571.mask[2:0]$2494
   127/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490
   128/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489
   129/567: $7\info_tmp[31:0]
   130/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2474
   131/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.after_count[31:0]$2476
   132/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.before_count[31:0]$2475
   133/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1569.$result[31:0]$2472
   134/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1569.mask[2:0]$2473
   135/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1568.$result[31:0]$2470
   136/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1568.mask[2:0]$2471
   137/567: $7\question_tmp[31:0]
   138/567: $7\activity_tmp[31:0]
   139/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1567.$result[31:0]$2468
   140/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1567.mask[2:0]$2469
   141/567: $1\removed[6][2:0]
   142/567: $7\force_valid[6:6]
   143/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1566.$result[0:0]$2463
   144/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1565.$result[0:0]$2462
   145/567: $18$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2458
   146/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1564.$result[0:0]$2457
   147/567: $17$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2454
   148/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1564.$result[0:0]$2455
   149/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1564.mask[2:0]$2456
   150/567: $16$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2452
   151/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1563.$result[0:0]$2451
   152/567: $15$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2448
   153/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1563.$result[0:0]$2449
   154/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1563.mask[2:0]$2450
   155/567: $14$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2446
   156/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1562.$result[0:0]$2445
   157/567: $13$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2442
   158/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1562.$result[0:0]$2443
   159/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1562.mask[2:0]$2444
   160/567: $12$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2440
   161/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1561.$result[0:0]$2439
   162/567: $11$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2436
   163/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1561.$result[0:0]$2437
   164/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1561.mask[2:0]$2438
   165/567: $10$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2434
   166/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1560.$result[0:0]$2433
   167/567: $9$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2430
   168/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1560.$result[0:0]$2431
   169/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1560.mask[2:0]$2432
   170/567: $8$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2428
   171/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1559.$result[0:0]$2427
   172/567: $7$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2424
   173/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1559.$result[0:0]$2425
   174/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1559.mask[2:0]$2426
   175/567: $6$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2422
   176/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1558.$result[0:0]$2421
   177/567: $5$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2418
   178/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1558.$result[0:0]$2419
   179/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1558.mask[2:0]$2420
   180/567: $4$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2416
   181/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1557.$result[0:0]$2415
   182/567: $3$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2412
   183/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1557.$result[0:0]$2413
   184/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1557.mask[2:0]$2414
   185/567: $2$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2410
   186/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1556.$result[0:0]$2409
   187/567: $1$for_loop$2[6].$unnamed_block$4.forbid[2:0]$2406
   188/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1556.$result[0:0]$2407
   189/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1556.mask[2:0]$2408
   190/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404
   191/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403
   192/567: $6\info_tmp[31:0]
   193/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2388
   194/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.after_count[31:0]$2390
   195/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.before_count[31:0]$2389
   196/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1554.$result[31:0]$2386
   197/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1554.mask[2:0]$2387
   198/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1553.$result[31:0]$2384
   199/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1553.mask[2:0]$2385
   200/567: $6\question_tmp[31:0]
   201/567: $6\activity_tmp[31:0]
   202/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1552.$result[31:0]$2382
   203/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1552.mask[2:0]$2383
   204/567: $1\removed[5][2:0]
   205/567: $6\force_valid[5:5]
   206/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1551.$result[0:0]$2377
   207/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1550.$result[0:0]$2376
   208/567: $18$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2372
   209/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1549.$result[0:0]$2371
   210/567: $17$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2368
   211/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1549.$result[0:0]$2369
   212/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1549.mask[2:0]$2370
   213/567: $16$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2366
   214/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1548.$result[0:0]$2365
   215/567: $15$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2362
   216/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1548.$result[0:0]$2363
   217/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1548.mask[2:0]$2364
   218/567: $14$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2360
   219/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1547.$result[0:0]$2359
   220/567: $13$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2356
   221/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1547.$result[0:0]$2357
   222/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1547.mask[2:0]$2358
   223/567: $12$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2354
   224/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1546.$result[0:0]$2353
   225/567: $11$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2350
   226/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1546.$result[0:0]$2351
   227/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1546.mask[2:0]$2352
   228/567: $10$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2348
   229/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1545.$result[0:0]$2347
   230/567: $9$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2344
   231/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1545.$result[0:0]$2345
   232/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1545.mask[2:0]$2346
   233/567: $8$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2342
   234/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1544.$result[0:0]$2341
   235/567: $7$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2338
   236/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1544.$result[0:0]$2339
   237/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1544.mask[2:0]$2340
   238/567: $6$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2336
   239/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1543.$result[0:0]$2335
   240/567: $5$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2332
   241/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1543.$result[0:0]$2333
   242/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1543.mask[2:0]$2334
   243/567: $4$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2330
   244/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1542.$result[0:0]$2329
   245/567: $3$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2326
   246/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1542.$result[0:0]$2327
   247/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1542.mask[2:0]$2328
   248/567: $2$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2324
   249/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1541.$result[0:0]$2323
   250/567: $1$for_loop$2[5].$unnamed_block$4.forbid[2:0]$2320
   251/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1541.$result[0:0]$2321
   252/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1541.mask[2:0]$2322
   253/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318
   254/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317
   255/567: $5\info_tmp[31:0]
   256/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2302
   257/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.after_count[31:0]$2304
   258/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.before_count[31:0]$2303
   259/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1539.$result[31:0]$2300
   260/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1539.mask[2:0]$2301
   261/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1538.$result[31:0]$2298
   262/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1538.mask[2:0]$2299
   263/567: $5\question_tmp[31:0]
   264/567: $5\activity_tmp[31:0]
   265/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1537.$result[31:0]$2296
   266/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1537.mask[2:0]$2297
   267/567: $1\removed[4][2:0]
   268/567: $5\force_valid[4:4]
   269/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1536.$result[0:0]$2291
   270/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1535.$result[0:0]$2290
   271/567: $18$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2286
   272/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1534.$result[0:0]$2285
   273/567: $17$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2282
   274/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1534.$result[0:0]$2283
   275/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1534.mask[2:0]$2284
   276/567: $16$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2280
   277/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1533.$result[0:0]$2279
   278/567: $15$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2276
   279/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1533.$result[0:0]$2277
   280/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1533.mask[2:0]$2278
   281/567: $14$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2274
   282/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1532.$result[0:0]$2273
   283/567: $13$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2270
   284/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1532.$result[0:0]$2271
   285/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1532.mask[2:0]$2272
   286/567: $12$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2268
   287/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1531.$result[0:0]$2267
   288/567: $11$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2264
   289/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1531.$result[0:0]$2265
   290/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1531.mask[2:0]$2266
   291/567: $10$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2262
   292/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1530.$result[0:0]$2261
   293/567: $9$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2258
   294/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1530.$result[0:0]$2259
   295/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1530.mask[2:0]$2260
   296/567: $8$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2256
   297/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1529.$result[0:0]$2255
   298/567: $7$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2252
   299/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1529.$result[0:0]$2253
   300/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1529.mask[2:0]$2254
   301/567: $6$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2250
   302/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1528.$result[0:0]$2249
   303/567: $5$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2246
   304/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1528.$result[0:0]$2247
   305/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1528.mask[2:0]$2248
   306/567: $4$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2244
   307/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1527.$result[0:0]$2243
   308/567: $3$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2240
   309/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1527.$result[0:0]$2241
   310/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1527.mask[2:0]$2242
   311/567: $2$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2238
   312/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1526.$result[0:0]$2237
   313/567: $1$for_loop$2[4].$unnamed_block$4.forbid[2:0]$2234
   314/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1526.$result[0:0]$2235
   315/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1526.mask[2:0]$2236
   316/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232
   317/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231
   318/567: $4\info_tmp[31:0]
   319/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2216
   320/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.after_count[31:0]$2218
   321/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.before_count[31:0]$2217
   322/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1524.$result[31:0]$2214
   323/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1524.mask[2:0]$2215
   324/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1523.$result[31:0]$2212
   325/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1523.mask[2:0]$2213
   326/567: $4\question_tmp[31:0]
   327/567: $4\activity_tmp[31:0]
   328/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1522.$result[31:0]$2210
   329/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1522.mask[2:0]$2211
   330/567: $1\removed[3][2:0]
   331/567: $4\force_valid[3:3]
   332/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1521.$result[0:0]$2205
   333/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1520.$result[0:0]$2204
   334/567: $18$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2200
   335/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1519.$result[0:0]$2199
   336/567: $17$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2196
   337/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1519.$result[0:0]$2197
   338/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1519.mask[2:0]$2198
   339/567: $16$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2194
   340/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1518.$result[0:0]$2193
   341/567: $15$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2190
   342/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1518.$result[0:0]$2191
   343/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1518.mask[2:0]$2192
   344/567: $14$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2188
   345/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1517.$result[0:0]$2187
   346/567: $13$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2184
   347/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1517.$result[0:0]$2185
   348/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1517.mask[2:0]$2186
   349/567: $12$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2182
   350/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1516.$result[0:0]$2181
   351/567: $11$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2178
   352/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1516.$result[0:0]$2179
   353/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1516.mask[2:0]$2180
   354/567: $10$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2176
   355/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1515.$result[0:0]$2175
   356/567: $9$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2172
   357/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1515.$result[0:0]$2173
   358/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1515.mask[2:0]$2174
   359/567: $8$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2170
   360/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1514.$result[0:0]$2169
   361/567: $7$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2166
   362/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1514.$result[0:0]$2167
   363/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1514.mask[2:0]$2168
   364/567: $6$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2164
   365/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1513.$result[0:0]$2163
   366/567: $5$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2160
   367/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1513.$result[0:0]$2161
   368/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1513.mask[2:0]$2162
   369/567: $4$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2158
   370/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1512.$result[0:0]$2157
   371/567: $3$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2154
   372/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1512.$result[0:0]$2155
   373/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1512.mask[2:0]$2156
   374/567: $2$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2152
   375/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1511.$result[0:0]$2151
   376/567: $1$for_loop$2[3].$unnamed_block$4.forbid[2:0]$2148
   377/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1511.$result[0:0]$2149
   378/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1511.mask[2:0]$2150
   379/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146
   380/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145
   381/567: $3\info_tmp[31:0]
   382/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2130
   383/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.after_count[31:0]$2132
   384/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.before_count[31:0]$2131
   385/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1509.$result[31:0]$2128
   386/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1509.mask[2:0]$2129
   387/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1508.$result[31:0]$2126
   388/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1508.mask[2:0]$2127
   389/567: $3\question_tmp[31:0]
   390/567: $3\activity_tmp[31:0]
   391/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1507.$result[31:0]$2124
   392/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1507.mask[2:0]$2125
   393/567: $1\removed[2][2:0]
   394/567: $3\force_valid[2:2]
   395/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1506.$result[0:0]$2119
   396/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1505.$result[0:0]$2118
   397/567: $18$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2114
   398/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1504.$result[0:0]$2113
   399/567: $17$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2110
   400/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1504.$result[0:0]$2111
   401/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1504.mask[2:0]$2112
   402/567: $16$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2108
   403/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1503.$result[0:0]$2107
   404/567: $15$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2104
   405/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1503.$result[0:0]$2105
   406/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1503.mask[2:0]$2106
   407/567: $14$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2102
   408/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1502.$result[0:0]$2101
   409/567: $13$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2098
   410/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1502.$result[0:0]$2099
   411/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1502.mask[2:0]$2100
   412/567: $12$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2096
   413/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1501.$result[0:0]$2095
   414/567: $11$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2092
   415/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1501.$result[0:0]$2093
   416/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1501.mask[2:0]$2094
   417/567: $10$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2090
   418/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1500.$result[0:0]$2089
   419/567: $9$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2086
   420/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1500.$result[0:0]$2087
   421/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1500.mask[2:0]$2088
   422/567: $8$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2084
   423/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1499.$result[0:0]$2083
   424/567: $7$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2080
   425/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1499.$result[0:0]$2081
   426/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1499.mask[2:0]$2082
   427/567: $6$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2078
   428/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1498.$result[0:0]$2077
   429/567: $5$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2074
   430/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1498.$result[0:0]$2075
   431/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1498.mask[2:0]$2076
   432/567: $4$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2072
   433/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1497.$result[0:0]$2071
   434/567: $3$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2068
   435/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1497.$result[0:0]$2069
   436/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1497.mask[2:0]$2070
   437/567: $2$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2066
   438/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1496.$result[0:0]$2065
   439/567: $1$for_loop$2[2].$unnamed_block$4.forbid[2:0]$2062
   440/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1496.$result[0:0]$2063
   441/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1496.mask[2:0]$2064
   442/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060
   443/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059
   444/567: $2\info_tmp[31:0]
   445/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2044
   446/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.after_count[31:0]$2046
   447/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.before_count[31:0]$2045
   448/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1494.$result[31:0]$2042
   449/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1494.mask[2:0]$2043
   450/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1493.$result[31:0]$2040
   451/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1493.mask[2:0]$2041
   452/567: $2\question_tmp[31:0]
   453/567: $2\activity_tmp[31:0]
   454/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1492.$result[31:0]$2038
   455/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1492.mask[2:0]$2039
   456/567: $1\removed[1][2:0]
   457/567: $2\force_valid[1:1]
   458/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1491.$result[0:0]$2033
   459/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1490.$result[0:0]$2032
   460/567: $18$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2028
   461/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1489.$result[0:0]$2027
   462/567: $17$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2024
   463/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1489.$result[0:0]$2025
   464/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1489.mask[2:0]$2026
   465/567: $16$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2022
   466/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1488.$result[0:0]$2021
   467/567: $15$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2018
   468/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1488.$result[0:0]$2019
   469/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1488.mask[2:0]$2020
   470/567: $14$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2016
   471/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1487.$result[0:0]$2015
   472/567: $13$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2012
   473/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1487.$result[0:0]$2013
   474/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1487.mask[2:0]$2014
   475/567: $12$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2010
   476/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1486.$result[0:0]$2009
   477/567: $11$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2006
   478/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1486.$result[0:0]$2007
   479/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1486.mask[2:0]$2008
   480/567: $10$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2004
   481/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1485.$result[0:0]$2003
   482/567: $9$for_loop$2[1].$unnamed_block$4.forbid[2:0]$2000
   483/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1485.$result[0:0]$2001
   484/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1485.mask[2:0]$2002
   485/567: $8$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1998
   486/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1484.$result[0:0]$1997
   487/567: $7$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1994
   488/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1484.$result[0:0]$1995
   489/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1484.mask[2:0]$1996
   490/567: $6$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1992
   491/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1483.$result[0:0]$1991
   492/567: $5$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1988
   493/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1483.$result[0:0]$1989
   494/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1483.mask[2:0]$1990
   495/567: $4$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1986
   496/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1482.$result[0:0]$1985
   497/567: $3$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1982
   498/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1482.$result[0:0]$1983
   499/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1482.mask[2:0]$1984
   500/567: $2$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1980
   501/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1481.$result[0:0]$1979
   502/567: $1$for_loop$2[1].$unnamed_block$4.forbid[2:0]$1976
   503/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1481.$result[0:0]$1977
   504/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1481.mask[2:0]$1978
   505/567: $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974
   506/567: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973
   507/567: $1\info_tmp[31:0]
   508/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1958
   509/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.after_count[31:0]$1960
   510/567: $1\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.before_count[31:0]$1959
   511/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1479.$result[31:0]$1956
   512/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1479.mask[2:0]$1957
   513/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1478.$result[31:0]$1954
   514/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1478.mask[2:0]$1955
   515/567: $1\question_tmp[31:0]
   516/567: $1\activity_tmp[31:0]
   517/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1477.$result[31:0]$1952
   518/567: $1\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1477.mask[2:0]$1953
   519/567: $1\removed[0][2:0]
   520/567: $1\force_valid[0:0]
   521/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1476.$result[0:0]$1947
   522/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1475.$result[0:0]$1946
   523/567: $18$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1942
   524/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1474.$result[0:0]$1941
   525/567: $17$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1938
   526/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1474.$result[0:0]$1939
   527/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1474.mask[2:0]$1940
   528/567: $16$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1936
   529/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1473.$result[0:0]$1935
   530/567: $15$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1932
   531/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1473.$result[0:0]$1933
   532/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1473.mask[2:0]$1934
   533/567: $14$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1930
   534/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1472.$result[0:0]$1929
   535/567: $13$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1926
   536/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1472.$result[0:0]$1927
   537/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1472.mask[2:0]$1928
   538/567: $12$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1924
   539/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1471.$result[0:0]$1923
   540/567: $11$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1920
   541/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1471.$result[0:0]$1921
   542/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1471.mask[2:0]$1922
   543/567: $10$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1918
   544/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1470.$result[0:0]$1917
   545/567: $9$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1914
   546/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1470.$result[0:0]$1915
   547/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1470.mask[2:0]$1916
   548/567: $8$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1912
   549/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1469.$result[0:0]$1911
   550/567: $7$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1908
   551/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1469.$result[0:0]$1909
   552/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1469.mask[2:0]$1910
   553/567: $6$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1906
   554/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1468.$result[0:0]$1905
   555/567: $5$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1902
   556/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1468.$result[0:0]$1903
   557/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1468.mask[2:0]$1904
   558/567: $4$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1900
   559/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1467.$result[0:0]$1899
   560/567: $3$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1896
   561/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1467.$result[0:0]$1897
   562/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1467.mask[2:0]$1898
   563/567: $2$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1894
   564/567: $2\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1466.$result[0:0]$1893
   565/567: $1$for_loop$2[0].$unnamed_block$4.forbid[2:0]$1890
   566/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1466.$result[0:0]$1891
   567/567: $1\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1466.mask[2:0]$1892

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\forced_masks' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\force_valid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\activity_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\question_bits' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\information_gain_q16' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\i' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\j' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\activity_tmp' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\question_tmp' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\info_tmp' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[0].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[1].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[2].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[3].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[4].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[5].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[6].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[7].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$for_loop$2[8].$unnamed_block$4.forbid' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[0]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[1]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[2]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[3]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[4]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[5]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[6]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[7]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\masks[8]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[0]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[1]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[2]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[3]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[4]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[5]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[6]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[7]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\candidates[8]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[0]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[1]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[2]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[3]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[4]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[5]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[6]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[7]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\removed[8]' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1466.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1466.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1467.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1467.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1468.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1468.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1469.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1469.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1470.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1470.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1471.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1471.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1472.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1472.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1473.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1473.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1474.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1474.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1475.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1475.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1476.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1476.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1477.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1477.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1478.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1478.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1479.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1479.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1481.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1481.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1482.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1482.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1483.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1483.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1484.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1484.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1485.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1485.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1486.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1486.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1487.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1487.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1488.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1488.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1489.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1489.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1490.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1490.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1491.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1491.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1492.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1492.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1493.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1493.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1494.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1494.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1496.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1496.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1497.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1497.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1498.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1498.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1499.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1499.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1500.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1500.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1501.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1501.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1502.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1502.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1503.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1503.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1504.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1504.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1505.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1505.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1506.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1506.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1507.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1507.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1508.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1508.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1509.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1509.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1511.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1511.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1512.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1512.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1513.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1513.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1514.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1514.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1515.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1515.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1516.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1516.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1517.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1517.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1518.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1518.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1519.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1519.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1520.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1520.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1521.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1521.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1522.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1522.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1523.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1523.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1524.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1524.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1526.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1526.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1527.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1527.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1528.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1528.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1529.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1529.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1530.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1530.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1531.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1531.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1532.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1532.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1533.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1533.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1534.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1534.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1535.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1535.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1536.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1536.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1537.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1537.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1538.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1538.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1539.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1539.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1541.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1541.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1542.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1542.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1543.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1543.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1544.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1544.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1545.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1545.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1546.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1546.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1547.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1547.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1548.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1548.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1549.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1549.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1550.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1550.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1551.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1551.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1552.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1552.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1553.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1553.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1554.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1554.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1556.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1556.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1557.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1557.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1558.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1558.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1559.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1559.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1560.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1560.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1561.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1561.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1562.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1562.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1563.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1563.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1564.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1564.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1565.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1565.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1566.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1566.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1567.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1567.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1568.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1568.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1569.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1569.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1571.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1571.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1572.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1572.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1573.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1573.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1574.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1574.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1575.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1575.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1576.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1576.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1577.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1577.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1578.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1578.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1579.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1579.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1580.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1580.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1581.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1581.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1582.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1582.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1583.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1583.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1584.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1584.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1586.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1586.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1587.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1587.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1588.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1588.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1589.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1589.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1590.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1590.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1591.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1591.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1592.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1592.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1593.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1593.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1594.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:83$1594.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1595.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1595.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1596.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\is_single$func$hardware/synthesis_trap/reasoning_core.v:92$1596.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1597.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:96$1597.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1598.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1598.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1599.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\popcount3$func$hardware/synthesis_trap/reasoning_core.v:98$1599.mask' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.before_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
No latch inferred for signal `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.after_count' from process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\thiele_graph_solver.\i' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6168' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\done' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6169' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\success' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6170' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\colouring' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6171' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mu_question_bits' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6172' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mu_information_q16' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6173' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mu_total_q16' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6174' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mu_activity_legacy' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6175' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_force_valid' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6176' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_activity' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6177' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_question_bits' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6178' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_information_q16' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6179' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\state' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6180' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\a' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $dff cell `$procdff$6183' with positive edge clock.
Creating register for signal `\thiele_graph_solver.$for_loop$1207[0].$unnamed_block$1208.anchor_node' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $dff cell `$procdff$6186' with positive edge clock.
Creating register for signal `\thiele_graph_solver.$for_loop$1207[1].$unnamed_block$1208.anchor_node' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $dff cell `$procdff$6189' with positive edge clock.
Creating register for signal `\thiele_graph_solver.\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6190' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.masks' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6191' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\all_single$func$hardware/synthesis_trap/thiele_graph_solver.v:224$1219.idx' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6192' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6193' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1220.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6194' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6195' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1221.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6196' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6197' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1222.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6198' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6199' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1223.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6200' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6201' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1224.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6202' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6203' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1225.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6204' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6205' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1226.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6206' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6207' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1227.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6208' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6209' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\is_single$func$hardware/synthesis_trap/thiele_graph_solver.v:116$1228.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6210' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6211' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6212' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6213' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6214' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6215' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6216' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6217' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6218' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6219' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6220' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6221' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6222' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6223' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6224' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6225' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6226' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6227' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.mask' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6228' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[0]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6229' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[1]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6230' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[2]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6231' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[3]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6232' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[4]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6233' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[5]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6234' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[6]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6235' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[7]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6236' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\node_masks[8]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6237' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[0]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6238' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[1]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6239' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[2]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6240' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[3]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6241' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[4]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6242' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[5]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6243' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[6]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6244' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[7]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6245' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.\pending_masks[8]' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6246' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_ADDR' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6247' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1238_DATA' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6248' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_ADDR' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6249' with positive edge clock and positive level reset.
Creating register for signal `\thiele_graph_solver.$mem2reg_wr$\node_masks$hardware/synthesis_trap/thiele_graph_solver.v:203$1239_DATA' using process `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
  created $adff cell `$procdff$6250' with positive edge clock and positive level reset.

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 42 empty switches in `\thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
Removing empty process `thiele_graph_solver.$proc$hardware/synthesis_trap/thiele_graph_solver.v:163$1240'.
Found and cleaned up 288 empty switches in `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
Removing empty process `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$proc$hardware/synthesis_trap/reasoning_core.v:64$1601'.
Cleaned up 330 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_graph_solver.
<suppressed ~38 debug messages>
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~18 debug messages>

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module thiele_graph_solver.
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~3 debug messages>

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \thiele_graph_solver..
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Removed 538 unused cells and 2642 unused wires.
<suppressed ~574 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core...
Checking module thiele_graph_solver...
Found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~972 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
<suppressed ~315 debug messages>
Removed a total of 429 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4098.
    dead port 2/2 on $mux $procmux$4119.
    dead port 1/2 on $mux $procmux$4143.
    dead port 2/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$3889.
    dead port 2/2 on $mux $procmux$4205.
    dead port 2/2 on $mux $procmux$3891.
    dead port 2/2 on $mux $procmux$4226.
    dead port 2/2 on $mux $procmux$4247.
    dead port 2/2 on $mux $procmux$4268.
    dead port 2/2 on $mux $procmux$4289.
    dead port 2/2 on $mux $procmux$4310.
    dead port 2/2 on $mux $procmux$4331.
    dead port 2/2 on $mux $procmux$4352.
    dead port 2/2 on $mux $procmux$4373.
    dead port 1/2 on $mux $procmux$4397.
    dead port 2/2 on $mux $procmux$4399.
    dead port 2/2 on $mux $procmux$4459.
    dead port 2/2 on $mux $procmux$4480.
    dead port 2/2 on $mux $procmux$4501.
    dead port 2/2 on $mux $procmux$4522.
    dead port 2/2 on $mux $procmux$4543.
    dead port 2/2 on $mux $procmux$4564.
    dead port 2/2 on $mux $procmux$4585.
    dead port 2/2 on $mux $procmux$4606.
    dead port 2/2 on $mux $procmux$4627.
    dead port 2/2 on $mux $procmux$3951.
    dead port 1/2 on $mux $procmux$4651.
    dead port 2/2 on $mux $procmux$4653.
    dead port 2/2 on $mux $procmux$4713.
    dead port 2/2 on $mux $procmux$4734.
    dead port 2/2 on $mux $procmux$4755.
    dead port 2/2 on $mux $procmux$4776.
    dead port 2/2 on $mux $procmux$4797.
    dead port 2/2 on $mux $procmux$4818.
    dead port 2/2 on $mux $procmux$4839.
    dead port 2/2 on $mux $procmux$4860.
    dead port 2/2 on $mux $procmux$3972.
    dead port 2/2 on $mux $procmux$4881.
    dead port 1/2 on $mux $procmux$4905.
    dead port 2/2 on $mux $procmux$4907.
    dead port 2/2 on $mux $procmux$4967.
    dead port 2/2 on $mux $procmux$4988.
    dead port 2/2 on $mux $procmux$5009.
    dead port 2/2 on $mux $procmux$5030.
    dead port 2/2 on $mux $procmux$5051.
    dead port 2/2 on $mux $procmux$5072.
    dead port 2/2 on $mux $procmux$5093.
    dead port 2/2 on $mux $procmux$3993.
    dead port 2/2 on $mux $procmux$5114.
    dead port 2/2 on $mux $procmux$5135.
    dead port 1/2 on $mux $procmux$5159.
    dead port 2/2 on $mux $procmux$5161.
    dead port 2/2 on $mux $procmux$5221.
    dead port 2/2 on $mux $procmux$5242.
    dead port 2/2 on $mux $procmux$5263.
    dead port 2/2 on $mux $procmux$5284.
    dead port 2/2 on $mux $procmux$5305.
    dead port 2/2 on $mux $procmux$5326.
    dead port 2/2 on $mux $procmux$4014.
    dead port 2/2 on $mux $procmux$5347.
    dead port 2/2 on $mux $procmux$5368.
    dead port 2/2 on $mux $procmux$5389.
    dead port 1/2 on $mux $procmux$5413.
    dead port 2/2 on $mux $procmux$5415.
    dead port 2/2 on $mux $procmux$5475.
    dead port 2/2 on $mux $procmux$5496.
    dead port 2/2 on $mux $procmux$5517.
    dead port 2/2 on $mux $procmux$5538.
    dead port 2/2 on $mux $procmux$5559.
    dead port 2/2 on $mux $procmux$4035.
    dead port 2/2 on $mux $procmux$5580.
    dead port 2/2 on $mux $procmux$5601.
    dead port 2/2 on $mux $procmux$5622.
    dead port 2/2 on $mux $procmux$5643.
    dead port 1/2 on $mux $procmux$5667.
    dead port 2/2 on $mux $procmux$5669.
    dead port 2/2 on $mux $procmux$5729.
    dead port 2/2 on $mux $procmux$5750.
    dead port 2/2 on $mux $procmux$5771.
    dead port 2/2 on $mux $procmux$5792.
    dead port 2/2 on $mux $procmux$4056.
    dead port 2/2 on $mux $procmux$5813.
    dead port 2/2 on $mux $procmux$5834.
    dead port 2/2 on $mux $procmux$5855.
    dead port 2/2 on $mux $procmux$5876.
    dead port 2/2 on $mux $procmux$5897.
    dead port 1/2 on $mux $procmux$5921.
    dead port 2/2 on $mux $procmux$5923.
    dead port 2/2 on $mux $procmux$5929.
    dead port 2/2 on $mux $procmux$5983.
    dead port 2/2 on $mux $procmux$6004.
    dead port 2/2 on $mux $procmux$6025.
    dead port 2/2 on $mux $procmux$4077.
    dead port 2/2 on $mux $procmux$6046.
    dead port 2/2 on $mux $procmux$6067.
    dead port 2/2 on $mux $procmux$6088.
    dead port 2/2 on $mux $procmux$6109.
    dead port 2/2 on $mux $procmux$6130.
    dead port 2/2 on $mux $procmux$6151.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2803.
    dead port 2/2 on $mux $procmux$2823.
    dead port 2/2 on $mux $procmux$2825.
    dead port 2/2 on $mux $procmux$2845.
    dead port 2/2 on $mux $procmux$2847.
    dead port 2/2 on $mux $procmux$2867.
    dead port 2/2 on $mux $procmux$2869.
    dead port 2/2 on $mux $procmux$2889.
    dead port 2/2 on $mux $procmux$2891.
    dead port 2/2 on $mux $procmux$2911.
    dead port 2/2 on $mux $procmux$2913.
    dead port 2/2 on $mux $procmux$2933.
    dead port 2/2 on $mux $procmux$2935.
    dead port 2/2 on $mux $procmux$2672.
    dead port 2/2 on $mux $procmux$2674.
    dead port 2/2 on $mux $procmux$2955.
    dead port 2/2 on $mux $procmux$2957.
    dead port 2/2 on $mux $procmux$2684.
    dead port 2/2 on $mux $procmux$2686.
    dead port 2/2 on $mux $procmux$2696.
    dead port 2/2 on $mux $procmux$2698.
    dead port 2/2 on $mux $procmux$2708.
    dead port 2/2 on $mux $procmux$2710.
    dead port 2/2 on $mux $procmux$2720.
    dead port 2/2 on $mux $procmux$2722.
    dead port 2/2 on $mux $procmux$2732.
    dead port 2/2 on $mux $procmux$2734.
    dead port 2/2 on $mux $procmux$2744.
    dead port 2/2 on $mux $procmux$2746.
    dead port 2/2 on $mux $procmux$2756.
    dead port 2/2 on $mux $procmux$2758.
    dead port 2/2 on $mux $procmux$2768.
    dead port 2/2 on $mux $procmux$2770.
    dead port 2/2 on $mux $procmux$2779.
    dead port 2/2 on $mux $procmux$2781.
    dead port 2/2 on $mux $procmux$2801.
Removed 136 multiplexer ports.
<suppressed ~271 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
    New ctrl vector for $pmux cell $procmux$3788: { $procmux$3696_CMP $procmux$2675_CMP $auto$opt_reduce.cc:134:opt_pmux$6252 $procmux$3789_CMP }
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~243 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 81 cells.

3.6.6. Executing OPT_DFF pass (perform DFF optimizations).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 466 unused wires.
<suppressed ~2 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~271 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.6.13. Executing OPT_DFF pass (perform DFF optimizations).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing FSM pass (extract and optimize FSM).

3.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking thiele_graph_solver.state as FSM state register:
    Circuit seems to be self-resetting.

3.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~271 debug messages>

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6246 ($adff) from module thiele_graph_solver (D = \forced_bus [26:24], Q = \pending_masks[8]).
Adding EN signal on $procdff$6245 ($adff) from module thiele_graph_solver (D = \forced_bus [23:21], Q = \pending_masks[7]).
Adding EN signal on $procdff$6244 ($adff) from module thiele_graph_solver (D = \forced_bus [20:18], Q = \pending_masks[6]).
Adding EN signal on $procdff$6243 ($adff) from module thiele_graph_solver (D = \forced_bus [17:15], Q = \pending_masks[5]).
Adding EN signal on $procdff$6242 ($adff) from module thiele_graph_solver (D = \forced_bus [14:12], Q = \pending_masks[4]).
Adding EN signal on $procdff$6241 ($adff) from module thiele_graph_solver (D = \forced_bus [11:9], Q = \pending_masks[3]).
Adding EN signal on $procdff$6240 ($adff) from module thiele_graph_solver (D = \forced_bus [8:6], Q = \pending_masks[2]).
Adding EN signal on $procdff$6239 ($adff) from module thiele_graph_solver (D = \forced_bus [5:3], Q = \pending_masks[1]).
Adding EN signal on $procdff$6238 ($adff) from module thiele_graph_solver (D = \forced_bus [2:0], Q = \pending_masks[0]).
Adding EN signal on $procdff$6237 ($adff) from module thiele_graph_solver (D = $0\node_masks[8][2:0], Q = \node_masks[8]).
Adding EN signal on $procdff$6236 ($adff) from module thiele_graph_solver (D = $0\node_masks[7][2:0], Q = \node_masks[7]).
Adding EN signal on $procdff$6235 ($adff) from module thiele_graph_solver (D = $0\node_masks[6][2:0], Q = \node_masks[6]).
Adding EN signal on $procdff$6234 ($adff) from module thiele_graph_solver (D = $0\node_masks[5][2:0], Q = \node_masks[5]).
Adding EN signal on $procdff$6233 ($adff) from module thiele_graph_solver (D = $0\node_masks[4][2:0], Q = \node_masks[4]).
Adding EN signal on $procdff$6232 ($adff) from module thiele_graph_solver (D = $0\node_masks[3][2:0], Q = \node_masks[3]).
Adding EN signal on $procdff$6231 ($adff) from module thiele_graph_solver (D = $0\node_masks[2][2:0], Q = \node_masks[2]).
Adding EN signal on $procdff$6230 ($adff) from module thiele_graph_solver (D = $0\node_masks[1][2:0], Q = \node_masks[1]).
Adding EN signal on $procdff$6229 ($adff) from module thiele_graph_solver (D = $0\node_masks[0][2:0], Q = \node_masks[0]).
Adding EN signal on $procdff$6180 ($adff) from module thiele_graph_solver (D = $0\state[2:0], Q = \state).
Adding EN signal on $procdff$6179 ($adff) from module thiele_graph_solver (D = \information_q16_bus, Q = \pending_information_q16).
Adding EN signal on $procdff$6178 ($adff) from module thiele_graph_solver (D = \question_bits_bus, Q = \pending_question_bits).
Adding EN signal on $procdff$6177 ($adff) from module thiele_graph_solver (D = \activity_bus, Q = \pending_activity).
Adding EN signal on $procdff$6176 ($adff) from module thiele_graph_solver (D = \force_valid_bus, Q = \pending_force_valid).
Adding EN signal on $procdff$6175 ($adff) from module thiele_graph_solver (D = $0\mu_activity_legacy[5:0], Q = \mu_activity_legacy).
Adding EN signal on $procdff$6174 ($adff) from module thiele_graph_solver (D = $0\mu_total_q16[31:0], Q = \mu_total_q16).
Adding EN signal on $procdff$6173 ($adff) from module thiele_graph_solver (D = $0\mu_information_q16[31:0], Q = \mu_information_q16).
Adding EN signal on $procdff$6172 ($adff) from module thiele_graph_solver (D = $0\mu_question_bits[31:0], Q = \mu_question_bits).
Adding EN signal on $procdff$6171 ($adff) from module thiele_graph_solver (D = { $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1237.$result[1:0]$1457 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1236.$result[1:0]$1456 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1235.$result[1:0]$1455 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1234.$result[1:0]$1454 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1233.$result[1:0]$1453 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1232.$result[1:0]$1452 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1231.$result[1:0]$1451 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1230.$result[1:0]$1450 $4\mask_to_colour$func$hardware/synthesis_trap/thiele_graph_solver.v:226$1229.$result[1:0]$1449 }, Q = \colouring).
Adding EN signal on $procdff$6170 ($adff) from module thiele_graph_solver (D = $0\success[0:0], Q = \success).
Adding EN signal on $procdff$6169 ($adff) from module thiele_graph_solver (D = $0\done[0:0], Q = \done).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 31 unused cells and 23 unused wires.
<suppressed ~32 debug messages>

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.
<suppressed ~15 debug messages>

3.8.9. Rerunning OPT passes. (Maybe there is more to do..)

3.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~258 debug messages>

3.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

3.8.13. Executing OPT_DFF pass (perform DFF optimizations).

3.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

3.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.8.16. Rerunning OPT passes. (Maybe there is more to do..)

3.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

3.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.8.20. Executing OPT_DFF pass (perform DFF optimizations).

3.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.8.23. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4019_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4019_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3998_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3998_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3977_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3977_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3946_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3946_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3943_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3943_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3927 ($mux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$3884 ($pmux).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4200_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4200_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4138 ($pmux).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4124_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4124_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4103_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4103_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4082_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4082_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4061_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4061_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4040_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4040_CMP0 ($eq).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1963 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1964 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1964 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add) from signed to unsigned.
Removed top 27 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Removed top 1 bits (of 2) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Removed top 1 bits (of 5) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1968 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1969 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1969 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1970 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1971 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1971 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2049 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2050 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2050 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2052 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2054 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2055 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2055 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2056 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2057 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2057 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2135 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2136 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2136 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2137 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2138 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2140 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2141 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2141 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2142 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2143 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2143 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2221 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2222 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2222 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2223 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2224 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2226 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2227 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2227 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2228 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2229 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2229 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2307 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2308 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2308 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2309 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2310 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2312 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2313 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2313 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2314 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2315 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2315 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2393 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2394 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2394 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2395 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2396 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2398 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2399 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2399 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2400 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2401 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2401 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2479 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2480 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2480 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2481 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2482 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2484 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2485 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2485 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2486 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2487 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2487 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2565 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2566 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2566 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2567 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2568 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2570 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2571 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2571 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2572 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2573 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2573 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2651 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2652 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2652 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2653 ($add).
Removed top 30 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2654 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2654 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2654 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2656 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2657 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2657 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2658 ($add).
Removed top 30 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2659 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2659 ($add).
Removed top 28 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le).
Removed top 28 bits (of 32) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4392 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4403 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4454_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4454_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4646 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4657 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4708_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4708_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4900 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4911 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4962_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4962_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5154 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5165 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5216_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5216_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5408 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5419 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5470_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5470_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5662 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5673 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5724_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5724_CMP1 ($eq).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5916 ($pmux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5927 ($mux).
Removed top 15 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5932 ($mux).
Removed top 28 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5959 ($mux).
Removed top 2 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5978_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5978_CMP1 ($eq).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2653 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2653 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4181 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2568 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2568 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2567 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2567 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4435 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2482 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2482 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2481 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2481 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4689 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2396 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2396 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2395 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2395 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4943 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2310 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2310 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2309 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2309 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5197 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2224 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2224 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2223 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2223 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5451 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2138 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2138 ($add).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2137 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2137 ($add).
Removed top 26 bits (of 32) from mux cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5705 ($mux).
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2052 ($add).
Removed top 26 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2052 ($add).
Removed top 27 bits (of 32) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Converting cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add) from signed to unsigned.
Removed top 26 bits (of 32) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Removed top 1 bits (of 5) from port A of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Removed top 1 bits (of 4) from port B of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Removed top 1 bits (of 6) from port Y of cell $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
Removed top 28 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$1\activity_tmp[31:0].
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$1\info_tmp[31:0].
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\activity_tmp[31:0].
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$4\activity_tmp[31:0].
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$5\activity_tmp[31:0].
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$6\activity_tmp[31:0].
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$7\activity_tmp[31:0].
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$8\activity_tmp[31:0].
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1963_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1964_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1968_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1969_Y.
Removed top 31 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$1970_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2049_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2050_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2054_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2055_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2056_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2057_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2135_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2136_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2140_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2141_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2142_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2143_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2221_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2222_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2226_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2227_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2228_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2229_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2307_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2308_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2312_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2313_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2314_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2315_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2393_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2394_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2398_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2399_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2400_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2401_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2479_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2480_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2484_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2485_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2486_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2487_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2565_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2566_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2570_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2571_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2572_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2573_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2651_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2652_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2656_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2657_Y.
Removed top 30 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2658_Y.
Removed top 29 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:39$2659_Y.
Removed top 31 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$1966_Y.
Removed top 27 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2051_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2052_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2137_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2138_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2223_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2224_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2309_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2310_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2395_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2396_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2481_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2482_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2567_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2568_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2653_Y.
Removed top 26 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:96$2654_Y.
Removed top 3 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:97$2225_Y.
Removed top 1 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:97$2311_Y.
Removed top 3 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:97$2397_Y.
Removed top 3 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:97$2569_Y.
Removed top 1 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$add$hardware/synthesis_trap/reasoning_core.v:97$2655_Y.
Removed top 2 bits (of 3) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$and$hardware/synthesis_trap/reasoning_core.v:94$1962_Y.
Removed top 2 bits (of 3) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4082_CMP.
Removed top 2 bits (of 3) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4103_CMP.
Removed top 2 bits (of 3) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4124_CMP.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4403_Y.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4657_Y.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$4911_Y.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5165_Y.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5419_Y.
Removed top 15 bits (of 32) from wire $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.$procmux$5673_Y.
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6389 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$3766_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$3692_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6340 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2965_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6331 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2943_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2921_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6322 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2899_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2877_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6313 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2855_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2833_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6304 ($ne).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2811_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2789_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6295 ($ne).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2767_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2755_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6286 ($ne).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2743_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2731_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6277 ($ne).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2719_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2707_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2695_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6268 ($ne).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2683_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell thiele_graph_solver.$auto$opt_dff.cc:195:make_patterns_logic$6266 ($ne).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2675_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell thiele_graph_solver.$procmux$2671_CMP0 ($eq).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 95 unused wires.
<suppressed ~1 debug messages>

3.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core:
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1963 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1964 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1968 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1969 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1970 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1971 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2049 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2050 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2054 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2055 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2056 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2057 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2135 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2136 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2140 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2141 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2142 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2143 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2221 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2222 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2226 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2227 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2228 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2229 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2307 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2308 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2312 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2313 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2314 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2315 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2393 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2394 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2398 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2399 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2400 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2401 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2479 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2480 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2484 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2485 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2486 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2487 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2565 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2566 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2570 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2571 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2572 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2573 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2651 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2652 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2656 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2657 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2658 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2659 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$1966 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2051 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2052 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2137 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2138 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2223 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2224 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2309 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2310 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2395 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2396 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2481 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2482 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2567 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2568 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2653 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2654 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2053 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2139 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2225 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2311 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2397 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2483 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2569 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:97$2655 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2061 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2147 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2233 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2319 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2405 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2491 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2577 ($add).
  creating $macc model for $add$hardware/synthesis_trap/reasoning_core.v:98$2663 ($add).
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2653 into $add$hardware/synthesis_trap/reasoning_core.v:96$2654.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2567 into $add$hardware/synthesis_trap/reasoning_core.v:96$2568.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2481 into $add$hardware/synthesis_trap/reasoning_core.v:96$2482.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2395 into $add$hardware/synthesis_trap/reasoning_core.v:96$2396.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2309 into $add$hardware/synthesis_trap/reasoning_core.v:96$2310.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2223 into $add$hardware/synthesis_trap/reasoning_core.v:96$2224.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:96$2137 into $add$hardware/synthesis_trap/reasoning_core.v:96$2138.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2050 into $add$hardware/synthesis_trap/reasoning_core.v:96$2051.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2049 into $add$hardware/synthesis_trap/reasoning_core.v:96$2051.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1964 into $add$hardware/synthesis_trap/reasoning_core.v:96$1966.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1963 into $add$hardware/synthesis_trap/reasoning_core.v:96$1966.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2658 into $add$hardware/synthesis_trap/reasoning_core.v:39$2659.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2656 into $add$hardware/synthesis_trap/reasoning_core.v:39$2657.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2651 into $add$hardware/synthesis_trap/reasoning_core.v:39$2652.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2572 into $add$hardware/synthesis_trap/reasoning_core.v:39$2573.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2570 into $add$hardware/synthesis_trap/reasoning_core.v:39$2571.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2565 into $add$hardware/synthesis_trap/reasoning_core.v:39$2566.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2486 into $add$hardware/synthesis_trap/reasoning_core.v:39$2487.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2484 into $add$hardware/synthesis_trap/reasoning_core.v:39$2485.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2479 into $add$hardware/synthesis_trap/reasoning_core.v:39$2480.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2400 into $add$hardware/synthesis_trap/reasoning_core.v:39$2401.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2398 into $add$hardware/synthesis_trap/reasoning_core.v:39$2399.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2393 into $add$hardware/synthesis_trap/reasoning_core.v:39$2394.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2314 into $add$hardware/synthesis_trap/reasoning_core.v:39$2315.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2312 into $add$hardware/synthesis_trap/reasoning_core.v:39$2313.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2307 into $add$hardware/synthesis_trap/reasoning_core.v:39$2308.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2228 into $add$hardware/synthesis_trap/reasoning_core.v:39$2229.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2226 into $add$hardware/synthesis_trap/reasoning_core.v:39$2227.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2221 into $add$hardware/synthesis_trap/reasoning_core.v:39$2222.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2142 into $add$hardware/synthesis_trap/reasoning_core.v:39$2143.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2140 into $add$hardware/synthesis_trap/reasoning_core.v:39$2141.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2135 into $add$hardware/synthesis_trap/reasoning_core.v:39$2136.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2056 into $add$hardware/synthesis_trap/reasoning_core.v:39$2057.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$2054 into $add$hardware/synthesis_trap/reasoning_core.v:39$2055.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1970 into $add$hardware/synthesis_trap/reasoning_core.v:39$1971.
  merging $macc model for $add$hardware/synthesis_trap/reasoning_core.v:39$1968 into $add$hardware/synthesis_trap/reasoning_core.v:39$1969.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2652.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2573.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2659.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2571.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2566.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2487.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2485.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2657.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2480.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2401.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2053.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2399.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2139.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2394.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2225.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2315.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2311.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2313.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2397.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2308.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2483.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2229.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2569.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2227.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:97$2655.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2222.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2061.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2143.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2147.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2141.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2233.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2136.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2319.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2057.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2405.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$2055.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2491.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:96$2052.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$1971.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2577.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:39$1969.
  creating $alu model for $macc $add$hardware/synthesis_trap/reasoning_core.v:98$2663.
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2654: $auto$alumacc.cc:365:replace_macc$6502
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2138: $auto$alumacc.cc:365:replace_macc$6503
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2310: $auto$alumacc.cc:365:replace_macc$6504
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2568: $auto$alumacc.cc:365:replace_macc$6505
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2396: $auto$alumacc.cc:365:replace_macc$6506
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2482: $auto$alumacc.cc:365:replace_macc$6507
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$1966: $auto$alumacc.cc:365:replace_macc$6508
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2224: $auto$alumacc.cc:365:replace_macc$6509
  creating $macc cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2051: $auto$alumacc.cc:365:replace_macc$6510
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$1972 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2058 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2144 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2230 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2316 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2402 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2488 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2574 ($le): new $alu
  creating $alu model for $le$hardware/synthesis_trap/reasoning_core.v:43$2660 ($le): new $alu
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2660: $auto$alumacc.cc:485:replace_alu$6520
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2574: $auto$alumacc.cc:485:replace_alu$6533
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2488: $auto$alumacc.cc:485:replace_alu$6546
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2402: $auto$alumacc.cc:485:replace_alu$6555
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2316: $auto$alumacc.cc:485:replace_alu$6564
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2230: $auto$alumacc.cc:485:replace_alu$6577
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2144: $auto$alumacc.cc:485:replace_alu$6590
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$2058: $auto$alumacc.cc:485:replace_alu$6599
  creating $alu cell for $le$hardware/synthesis_trap/reasoning_core.v:43$1972: $auto$alumacc.cc:485:replace_alu$6608
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2663: $auto$alumacc.cc:485:replace_alu$6621
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$1969: $auto$alumacc.cc:485:replace_alu$6624
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2577: $auto$alumacc.cc:485:replace_alu$6627
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$1971: $auto$alumacc.cc:485:replace_alu$6630
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:96$2052: $auto$alumacc.cc:485:replace_alu$6633
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2491: $auto$alumacc.cc:485:replace_alu$6636
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2055: $auto$alumacc.cc:485:replace_alu$6639
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2405: $auto$alumacc.cc:485:replace_alu$6642
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2057: $auto$alumacc.cc:485:replace_alu$6645
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2319: $auto$alumacc.cc:485:replace_alu$6648
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2136: $auto$alumacc.cc:485:replace_alu$6651
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2233: $auto$alumacc.cc:485:replace_alu$6654
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2141: $auto$alumacc.cc:485:replace_alu$6657
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2147: $auto$alumacc.cc:485:replace_alu$6660
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2143: $auto$alumacc.cc:485:replace_alu$6663
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:98$2061: $auto$alumacc.cc:485:replace_alu$6666
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2222: $auto$alumacc.cc:485:replace_alu$6669
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2655: $auto$alumacc.cc:485:replace_alu$6672
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2227: $auto$alumacc.cc:485:replace_alu$6675
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2569: $auto$alumacc.cc:485:replace_alu$6678
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2229: $auto$alumacc.cc:485:replace_alu$6681
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2483: $auto$alumacc.cc:485:replace_alu$6684
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2308: $auto$alumacc.cc:485:replace_alu$6687
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2397: $auto$alumacc.cc:485:replace_alu$6690
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2313: $auto$alumacc.cc:485:replace_alu$6693
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2311: $auto$alumacc.cc:485:replace_alu$6696
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2315: $auto$alumacc.cc:485:replace_alu$6699
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2225: $auto$alumacc.cc:485:replace_alu$6702
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2394: $auto$alumacc.cc:485:replace_alu$6705
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2139: $auto$alumacc.cc:485:replace_alu$6708
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2399: $auto$alumacc.cc:485:replace_alu$6711
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:97$2053: $auto$alumacc.cc:485:replace_alu$6714
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2401: $auto$alumacc.cc:485:replace_alu$6717
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2480: $auto$alumacc.cc:485:replace_alu$6720
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2657: $auto$alumacc.cc:485:replace_alu$6723
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2485: $auto$alumacc.cc:485:replace_alu$6726
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2487: $auto$alumacc.cc:485:replace_alu$6729
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2566: $auto$alumacc.cc:485:replace_alu$6732
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2571: $auto$alumacc.cc:485:replace_alu$6735
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2659: $auto$alumacc.cc:485:replace_alu$6738
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2573: $auto$alumacc.cc:485:replace_alu$6741
  creating $alu cell for $add$hardware/synthesis_trap/reasoning_core.v:39$2652: $auto$alumacc.cc:485:replace_alu$6744
  created 51 $alu and 9 $macc cells.
Extracting $alu and $macc cells in module thiele_graph_solver:
  creating $macc model for $add$hardware/synthesis_trap/thiele_graph_solver.v:240$1458 ($add).
  creating $macc model for $add$hardware/synthesis_trap/thiele_graph_solver.v:241$1459 ($add).
  creating $macc model for $add$hardware/synthesis_trap/thiele_graph_solver.v:242$1460 ($add).
  creating $macc model for $add$hardware/synthesis_trap/thiele_graph_solver.v:243$1464 ($add).
  creating $alu model for $macc $add$hardware/synthesis_trap/thiele_graph_solver.v:243$1464.
  creating $alu model for $macc $add$hardware/synthesis_trap/thiele_graph_solver.v:242$1460.
  creating $alu model for $macc $add$hardware/synthesis_trap/thiele_graph_solver.v:241$1459.
  creating $alu model for $macc $add$hardware/synthesis_trap/thiele_graph_solver.v:240$1458.
  creating $alu cell for $add$hardware/synthesis_trap/thiele_graph_solver.v:240$1458: $auto$alumacc.cc:485:replace_alu$6747
  creating $alu cell for $add$hardware/synthesis_trap/thiele_graph_solver.v:241$1459: $auto$alumacc.cc:485:replace_alu$6750
  creating $alu cell for $add$hardware/synthesis_trap/thiele_graph_solver.v:242$1460: $auto$alumacc.cc:485:replace_alu$6753
  creating $alu cell for $add$hardware/synthesis_trap/thiele_graph_solver.v:243$1464: $auto$alumacc.cc:485:replace_alu$6756
  created 4 $alu and 0 $macc cells.

3.13. Executing SHARE pass (SAT-based resource sharing).

3.14. Executing OPT pass (performing simple optimizations).

3.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

3.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.14.6. Executing OPT_DFF pass (perform DFF optimizations).

3.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 36 unused cells and 46 unused wires.
<suppressed ~37 debug messages>

3.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.14.9. Rerunning OPT passes. (Maybe there is more to do..)

3.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~260 debug messages>

3.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.14.13. Executing OPT_DFF pass (perform DFF optimizations).

3.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.14.16. Finished OPT passes. (There is nothing left to do.)

3.15. Executing MEMORY pass.

3.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

3.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

3.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

3.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

3.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

3.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~298 debug messages>
Optimizing module thiele_graph_solver.
<suppressed ~71 debug messages>

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~24 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 8 cells.

3.17.3. Executing OPT_DFF pass (perform DFF optimizations).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 208 unused wires.
<suppressed ~2 debug messages>

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $pmux cell $procmux$3884:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$3895:
      Old ports: A={ 15'000000000000000 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 }, B=0, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661
      New ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [16:0]
      New connections: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [31:17] = 15'000000000000000
    Consolidated identical input bits for $pmux cell $procmux$4138:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$4149:
      Old ports: A={ 15'000000000000000 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 }, B=0, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575
      New ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [16:0]
      New connections: $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [31:17] = 15'000000000000000
    Consolidated identical input bits for $pmux cell $procmux$4392:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] 6'000000 }
    Consolidated identical input bits for $pmux cell $procmux$4646:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] 6'000000 }
    Consolidated identical input bits for $pmux cell $procmux$4900:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] 6'000000 }
    Consolidated identical input bits for $pmux cell $procmux$5154:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] 6'000000 }
    Consolidated identical input bits for $pmux cell $procmux$5408:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] 6'000000 }
    Consolidated identical input bits for $pmux cell $procmux$5662:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$5678:
      Old ports: A={ 15'000000000000000 $1\info_tmp[31:0] }, B={ 14'00000000000000 $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:0] }, Y=$2\info_tmp[31:0]
      New ports: A={ 1'0 $1\info_tmp[31:0] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:0], Y=$2\info_tmp[31:0] [17:0]
      New connections: $2\info_tmp[31:0] [31:18] = 14'00000000000000
    Consolidated identical input bits for $pmux cell $procmux$5916:
      Old ports: A=17'00000000000000000, B=51'110010101110000001000000000000000001001010111000000, Y=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974
      New ports: A=2'00, B=6'111001, Y={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] }
      New connections: { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [15:7] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [5:0] } = { $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] 2'00 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] 1'0 $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] 6'000000 }
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$3895:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2662 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1600.$result[31:0]$2661 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$4149:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2576 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1585.$result[31:0]$2575 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$4403:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2490 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1570.$result[31:0]$2489 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$4657:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2404 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1555.$result[31:0]$2403 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$4911:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2318 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1540.$result[31:0]$2317 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$5165:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2232 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1525.$result[31:0]$2231 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$5419:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2146 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1510.$result[31:0]$2145 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$5673:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [16:0]
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2060 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1495.$result[31:0]$2059 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $procmux$5927:
      Old ports: A=$3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974, B=17'00000000000000000, Y=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973
      New ports: A={ $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [16] $3\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1974 [6] }, B=2'00, Y={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] }
      New connections: { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [15:7] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [5:0] } = { $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] 2'00 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] 1'0 $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] 6'000000 }
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$5932:
      Old ports: A=17'00000000000000000, B=$2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973, Y=$1\info_tmp[31:0]
      New ports: A=2'00, B={ $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [16] $2\log_ratio_q16$func$hardware/synthesis_trap/reasoning_core.v:98$1480.$result[31:0]$1973 [6] }, Y={ $1\info_tmp[31:0] [16] $1\info_tmp[31:0] [6] }
      New connections: { $1\info_tmp[31:0] [15:7] $1\info_tmp[31:0] [5:0] } = { $1\info_tmp[31:0] [6] 2'00 $1\info_tmp[31:0] [6] 1'0 $1\info_tmp[31:0] [6] 1'0 $1\info_tmp[31:0] [6] $1\info_tmp[31:0] [6] 6'000000 }
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
    New ctrl vector for $pmux cell $procmux$3788: { $procmux$3696_CMP $0\done[0:0] $auto$opt_reduce.cc:134:opt_pmux$6252 }
    Consolidated identical input bits for $mux cell $procmux$3792:
      Old ports: A=3'011, B=3'100, Y=$procmux$3792_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$3792_Y [2] $procmux$3792_Y [0] }
      New connections: $procmux$3792_Y [1] = $procmux$3792_Y [0]
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 24 changes.

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.6. Executing OPT_SHARE pass.

3.19.7. Executing OPT_DFF pass (perform DFF optimizations).

3.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~69 debug messages>
Optimizing module thiele_graph_solver.

3.19.10. Rerunning OPT passes. (Maybe there is more to do..)

3.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$3900:
      Old ports: A=$8\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2663_Y, Y=\information_gain_q16
      New ports: A=$8\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2663_Y [31:6], Y=\information_gain_q16 [31:6]
      New connections: \information_gain_q16 [5:0] = $8\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$4154:
      Old ports: A=$7\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2577_Y, Y=$8\info_tmp[31:0]
      New ports: A=$7\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2577_Y [31:6], Y=$8\info_tmp[31:0] [31:6]
      New connections: $8\info_tmp[31:0] [5:0] = $7\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$4408:
      Old ports: A=$6\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2491_Y, Y=$7\info_tmp[31:0]
      New ports: A=$6\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2491_Y [31:6], Y=$7\info_tmp[31:0] [31:6]
      New connections: $7\info_tmp[31:0] [5:0] = $6\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$4662:
      Old ports: A=$5\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2405_Y, Y=$6\info_tmp[31:0]
      New ports: A=$5\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2405_Y [31:6], Y=$6\info_tmp[31:0] [31:6]
      New connections: $6\info_tmp[31:0] [5:0] = $5\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$4916:
      Old ports: A=$4\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2319_Y, Y=$5\info_tmp[31:0]
      New ports: A=$4\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2319_Y [31:6], Y=$5\info_tmp[31:0] [31:6]
      New connections: $5\info_tmp[31:0] [5:0] = $4\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$5170:
      Old ports: A=$3\info_tmp[31:0], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2233_Y, Y=$4\info_tmp[31:0]
      New ports: A=$3\info_tmp[31:0] [31:6], B=$add$hardware/synthesis_trap/reasoning_core.v:98$2233_Y [31:6], Y=$4\info_tmp[31:0] [31:6]
      New connections: $4\info_tmp[31:0] [5:0] = $3\info_tmp[31:0] [5:0]
    Consolidated identical input bits for $mux cell $procmux$5424:
      Old ports: A={ 14'00000000000000 $2\info_tmp[31:0] [17:0] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2147_Y, Y=$3\info_tmp[31:0]
      New ports: A={ 1'0 $2\info_tmp[31:0] [17:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2147_Y [18:6], Y=$3\info_tmp[31:0] [18:6]
      New connections: { $3\info_tmp[31:0] [31:19] $3\info_tmp[31:0] [5:0] } = { 13'0000000000000 $2\info_tmp[31:0] [5:0] }
    Consolidated identical input bits for $mux cell $procmux$5678:
      Old ports: A={ 1'0 $1\info_tmp[31:0] [16:15] 2'00 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] 6'000000 }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:0], Y=$2\info_tmp[31:0] [17:0]
      New ports: A={ 1'0 $1\info_tmp[31:0] [16:15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] }, B={ $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:15] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [13:6] }, Y={ $2\info_tmp[31:0] [17:15] $2\info_tmp[31:0] [13:6] }
      New connections: { $2\info_tmp[31:0] [14] $2\info_tmp[31:0] [5:0] } = 7'0000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 8 changes.

3.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~5 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 1 cells.

3.19.14. Executing OPT_SHARE pass.

3.19.15. Executing OPT_DFF pass (perform DFF optimizations).

3.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

3.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~51 debug messages>
Optimizing module thiele_graph_solver.

3.19.18. Rerunning OPT passes. (Maybe there is more to do..)

3.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$5170:
      Old ports: A={ 13'0000000000000 $3\info_tmp[31:0] [18:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2233_Y [31:6], Y=$4\info_tmp[31:0] [31:6]
      New ports: A={ 1'0 $3\info_tmp[31:0] [18:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2233_Y [19:6], Y=$4\info_tmp[31:0] [19:6]
      New connections: $4\info_tmp[31:0] [31:20] = 12'000000000000
    Consolidated identical input bits for $mux cell $procmux$5678:
      Old ports: A={ 1'0 $1\info_tmp[31:0] [16:15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] }, B={ $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:15] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [13:12] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [13:12] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [9:6] }, Y={ $2\info_tmp[31:0] [17:15] $2\info_tmp[31:0] [13:6] }
      New ports: A={ 1'0 $1\info_tmp[31:0] [16:15] 1'0 $1\info_tmp[31:0] [15] 1'0 $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] $1\info_tmp[31:0] [15] }, B={ $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [17:15] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [13:12] $add$hardware/synthesis_trap/reasoning_core.v:98$2061_Y [9:6] }, Y={ $2\info_tmp[31:0] [17:15] $2\info_tmp[31:0] [11:6] }
      New connections: $2\info_tmp[31:0] [13:12] = $2\info_tmp[31:0] [11:10]
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 2 changes.

3.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.22. Executing OPT_SHARE pass.

3.19.23. Executing OPT_DFF pass (perform DFF optimizations).

3.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

3.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~45 debug messages>
Optimizing module thiele_graph_solver.

3.19.26. Rerunning OPT passes. (Maybe there is more to do..)

3.19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$4916:
      Old ports: A={ 12'000000000000 $4\info_tmp[31:0] [19:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2319_Y [31:6], Y=$5\info_tmp[31:0] [31:6]
      New ports: A={ 1'0 $4\info_tmp[31:0] [19:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2319_Y [20:6], Y=$5\info_tmp[31:0] [20:6]
      New connections: $5\info_tmp[31:0] [31:21] = 11'00000000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.30. Executing OPT_SHARE pass.

3.19.31. Executing OPT_DFF pass (perform DFF optimizations).

3.19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

3.19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~41 debug messages>
Optimizing module thiele_graph_solver.

3.19.34. Rerunning OPT passes. (Maybe there is more to do..)

3.19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$4662:
      Old ports: A={ 11'00000000000 $5\info_tmp[31:0] [20:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2405_Y [31:6], Y=$6\info_tmp[31:0] [31:6]
      New ports: A={ 1'0 $5\info_tmp[31:0] [20:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2405_Y [21:6], Y=$6\info_tmp[31:0] [21:6]
      New connections: $6\info_tmp[31:0] [31:22] = 10'0000000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.38. Executing OPT_SHARE pass.

3.19.39. Executing OPT_DFF pass (perform DFF optimizations).

3.19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

3.19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~37 debug messages>
Optimizing module thiele_graph_solver.

3.19.42. Rerunning OPT passes. (Maybe there is more to do..)

3.19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$4408:
      Old ports: A={ 10'0000000000 $6\info_tmp[31:0] [21:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2491_Y [31:6], Y=$7\info_tmp[31:0] [31:6]
      New ports: A={ 1'0 $6\info_tmp[31:0] [21:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2491_Y [22:6], Y=$7\info_tmp[31:0] [22:6]
      New connections: $7\info_tmp[31:0] [31:23] = 9'000000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.46. Executing OPT_SHARE pass.

3.19.47. Executing OPT_DFF pass (perform DFF optimizations).

3.19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

3.19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~33 debug messages>
Optimizing module thiele_graph_solver.

3.19.50. Rerunning OPT passes. (Maybe there is more to do..)

3.19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$4154:
      Old ports: A={ 9'000000000 $7\info_tmp[31:0] [22:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2577_Y [31:6], Y=$8\info_tmp[31:0] [31:6]
      New ports: A={ 1'0 $7\info_tmp[31:0] [22:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2577_Y [23:6], Y=$8\info_tmp[31:0] [23:6]
      New connections: $8\info_tmp[31:0] [31:24] = 8'00000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.54. Executing OPT_SHARE pass.

3.19.55. Executing OPT_DFF pass (perform DFF optimizations).

3.19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

3.19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~29 debug messages>
Optimizing module thiele_graph_solver.

3.19.58. Rerunning OPT passes. (Maybe there is more to do..)

3.19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
    Consolidated identical input bits for $mux cell $procmux$3900:
      Old ports: A={ 8'00000000 $8\info_tmp[31:0] [23:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2663_Y [31:6], Y=\information_gain_q16 [31:6]
      New ports: A={ 1'0 $8\info_tmp[31:0] [23:6] }, B=$add$hardware/synthesis_trap/reasoning_core.v:98$2663_Y [24:6], Y=\information_gain_q16 [24:6]
      New connections: \information_gain_q16 [31:25] = 7'0000000
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 1 changes.

3.19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.62. Executing OPT_SHARE pass.

3.19.63. Executing OPT_DFF pass (perform DFF optimizations).

3.19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

3.19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.19.66. Rerunning OPT passes. (Maybe there is more to do..)

3.19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \thiele_graph_solver..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~140 debug messages>

3.19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
  Optimizing cells in module \thiele_graph_solver.
Performed a total of 0 changes.

3.19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
Finding identical cells in module `\thiele_graph_solver'.
Removed a total of 0 cells.

3.19.70. Executing OPT_SHARE pass.

3.19.71. Executing OPT_DFF pass (perform DFF optimizations).

3.19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..

3.19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
Optimizing module thiele_graph_solver.

3.19.74. Finished OPT passes. (There is nothing left to do.)

3.20. Executing TECHMAP pass (map to technology primitives).

3.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using template $paramod$12350b8c8422a70d10b7db4eaae1202a7148b784\_90_alu for cells of type $alu.
Using template $paramod$4e6ee5eb737cf7428f8e246e911ae1dac9ae2979\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper maccmap for cells of type $macc.
  add $3\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2222_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$26c9f6b411132695dc057127c4a235ba949e68dd\_90_alu for cells of type $alu.
  add $4\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2308_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add $1\activity_tmp[31:0] (4 bits, unsigned)
  add bits { $and$hardware/synthesis_trap/reasoning_core.v:94$2048_Y [1] $and$hardware/synthesis_trap/reasoning_core.v:94$2048_Y [2] $and$hardware/synthesis_trap/reasoning_core.v:94$2048_Y [0] } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add $7\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2566_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add $6\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2480_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add 4'0001 (4 bits, unsigned)
  add bits { $auto$wreduce.cc:461:run$6492 [1] $auto$wreduce.cc:461:run$6492 [2] $and$hardware/synthesis_trap/reasoning_core.v:94$1962_Y } (3 bits)
  packed 1 (1) bits / 1 words into adder tree
  add $5\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2394_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add $2\activity_tmp[31:0] [5:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2136_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
  add $8\activity_tmp[31:0] (6 bits, signed)
  add { 2'00 $add$hardware/synthesis_trap/reasoning_core.v:39$2652_Y [1:0] } (4 bits, signed)
  add 6'000001 (6 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
No more expansions possible.
<suppressed ~5729 debug messages>

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~1776 debug messages>
Optimizing module thiele_graph_solver.
<suppressed ~618 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~579 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
<suppressed ~195 debug messages>
Removed a total of 258 cells.

3.21.3. Executing OPT_DFF pass (perform DFF optimizations).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 609 unused cells and 3286 unused wires.
<suppressed ~611 debug messages>

3.21.5. Finished fast OPT passes.

3.22. Executing ABC pass (technology mapping using ABC).

3.22.1. Extracting gate netlist of module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core' to `<abc-temp-dir>/input.blif'..
Extracted 4317 gates and 4714 wires to a netlist network with 396 inputs and 93 outputs.

3.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       61
ABC RESULTS:              NAND cells:       86
ABC RESULTS:              XNOR cells:      209
ABC RESULTS:               NOT cells:      346
ABC RESULTS:            ANDNOT cells:      972
ABC RESULTS:               XOR cells:      567
ABC RESULTS:               MUX cells:      839
ABC RESULTS:             ORNOT cells:      244
ABC RESULTS:                OR cells:      701
ABC RESULTS:               NOR cells:      372
ABC RESULTS:        internal signals:     4225
ABC RESULTS:           input signals:      396
ABC RESULTS:          output signals:       93
Removing temp directory.

3.22.2. Extracting gate netlist of module `\thiele_graph_solver' to `<abc-temp-dir>/input.blif'..
Extracted 1023 gates and 1241 wires to a netlist network with 216 inputs and 150 outputs.

3.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.22.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       38
ABC RESULTS:              XNOR cells:       68
ABC RESULTS:              NAND cells:       45
ABC RESULTS:               XOR cells:      100
ABC RESULTS:               NOT cells:       47
ABC RESULTS:               MUX cells:       17
ABC RESULTS:             ORNOT cells:       79
ABC RESULTS:               NOR cells:       98
ABC RESULTS:                OR cells:      186
ABC RESULTS:            ANDNOT cells:      320
ABC RESULTS:        internal signals:      875
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      150
Removing temp directory.

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core.
<suppressed ~623 debug messages>
Optimizing module thiele_graph_solver.
<suppressed ~117 debug messages>

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core'.
<suppressed ~24 debug messages>
Finding identical cells in module `\thiele_graph_solver'.
<suppressed ~30 debug messages>
Removed a total of 18 cells.

3.23.3. Executing OPT_DFF pass (perform DFF optimizations).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core..
Finding unused cells or wires in module \thiele_graph_solver..
Removed 72 unused cells and 3327 unused wires.
<suppressed ~74 debug messages>

3.23.5. Finished fast OPT passes.

3.24. Executing HIERARCHY pass (managing design hierarchy).

3.24.1. Analyzing design hierarchy..
Top module:  \thiele_graph_solver
Used module:     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core

3.24.2. Analyzing design hierarchy..
Top module:  \thiele_graph_solver
Used module:     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core
Removed 0 unused modules.

3.25. Printing statistics.

=== $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core ===

   Number of wires:               4399
   Number of wire bits:           5894
   Number of public wires:         175
   Number of public wire bits:    1670
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4317
     $_ANDNOT_                     971
     $_AND_                         61
     $_MUX_                        838
     $_NAND_                        84
     $_NOR_                        370
     $_NOT_                        273
     $_ORNOT_                      244
     $_OR_                         700
     $_XNOR_                       209
     $_XOR_                        567

=== thiele_graph_solver ===

   Number of wires:                918
   Number of wire bits:           1490
   Number of public wires:          40
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1231
     $_ANDNOT_                     311
     $_AND_                         37
     $_DFFE_PP0P_                  188
     $_DFFE_PP1P_                   54
     $_MUX_                         17
     $_NAND_                        45
     $_NOR_                         98
     $_NOT_                         47
     $_ORNOT_                       79
     $_OR_                         186
     $_XNOR_                        68
     $_XOR_                        100
     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core      1

=== design hierarchy ===

   thiele_graph_solver               1
     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core      1

   Number of wires:               5317
   Number of wire bits:           7384
   Number of public wires:         215
   Number of public wire bits:    2145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5547
     $_ANDNOT_                    1282
     $_AND_                         98
     $_DFFE_PP0P_                  188
     $_DFFE_PP1P_                   54
     $_MUX_                        855
     $_NAND_                       129
     $_NOR_                        468
     $_NOT_                        320
     $_ORNOT_                      323
     $_OR_                         886
     $_XNOR_                       277
     $_XOR_                        667

3.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core...
Checking module thiele_graph_solver...
Found and reported 0 problems.

4. Printing statistics.

=== $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core ===

   Number of wires:               4399
   Number of wire bits:           5894
   Number of public wires:         175
   Number of public wire bits:    1670
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4317
     $_ANDNOT_                     971
     $_AND_                         61
     $_MUX_                        838
     $_NAND_                        84
     $_NOR_                        370
     $_NOT_                        273
     $_ORNOT_                      244
     $_OR_                         700
     $_XNOR_                       209
     $_XOR_                        567

=== thiele_graph_solver ===

   Number of wires:                918
   Number of wire bits:           1490
   Number of public wires:          40
   Number of public wire bits:     475
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1231
     $_ANDNOT_                     311
     $_AND_                         37
     $_DFFE_PP0P_                  188
     $_DFFE_PP1P_                   54
     $_MUX_                         17
     $_NAND_                        45
     $_NOR_                         98
     $_NOT_                         47
     $_ORNOT_                       79
     $_OR_                         186
     $_XNOR_                        68
     $_XOR_                        100
     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core      1

=== design hierarchy ===

   thiele_graph_solver               1
     $paramod$f12c304fcc141f832f281d3573b3d74efa1de8b9\reasoning_core      1

   Number of wires:               5317
   Number of wire bits:           7384
   Number of public wires:         215
   Number of public wire bits:    2145
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5547
     $_ANDNOT_                    1282
     $_AND_                         98
     $_DFFE_PP0P_                  188
     $_DFFE_PP1P_                   54
     $_MUX_                        855
     $_NAND_                       129
     $_NOR_                        468
     $_NOT_                        320
     $_ORNOT_                      323
     $_OR_                         886
     $_XNOR_                       277
     $_XOR_                        667

5. Executing JSON backend.

Warnings: 5 unique messages, 8 total
End of script. Logfile hash: 2649848243, CPU: user 4.17s system 0.14s, MEM: 58.89 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 27% 51x opt_expr (1 sec), 13% 38x opt_clean (0 sec), ...
