vhdl util_bus_split_v1_00_a "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\util_bus_split_v1_00_a\hdl\vhdl\util_bus_split.vhd"
vhdl work "\\aristoteles\kimei\MASTER\COMPET\Trigger\HW\EDK\fxt_evaluation_git_linux_edk10_1_3\v5fx30t_linux_platform\hdl\flash_8mx16_util_bus_split_0_wrapper.vhd"
