/* Quartus Prime Version 18.1.0 Build 625 09/12/2024 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6E22) Path("C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/output_files/") File("lab_2s.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
