
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/pa.fromHdl.tcl
# create_project -name Handsake -dir "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/planAhead_run_1" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "En_Head.ucf" [current_fileset -constrset]
Adding file '/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/En_Head.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Sources/ClockE.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Sources/UART_TX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Sources/UART_RX.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Sources/System.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Sources/Head.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top En_Head $srcset
# add_files [list {En_Head.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/ClockE.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_RX.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd" into library work
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" into library work
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/artix7/drc.xml
Parsing UCF File [/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/En_Head.ucf]
Finished Parsing UCF File [/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/En_Head.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3d5b7bf5
open_rtl_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3010.023 ; gain = 305.113
update_compile_order -fileset sim_1
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
MEvent. CASE!
