library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity toplevel is
    port (
        CLOCK_50 : in  std_logic;                      -- Horloge 50 MHz
        SW       : in  std_logic_vector(4 downto 0);   -- N = facteur de division
        KEY      : in  std_logic_vector(0 downto 0);   -- Reset (KEY0)
        LEDR     : out std_logic_vector(9 downto 0)    -- LEDs rouges = chenillard
    );
end entity;

architecture Structural of toplevel is

    -- Composants utilisés
    component clock_divider
        port (
            CLKin  : in  std_logic;
            RST    : in  std_logic;
            N      : in  std_logic_vector(4 downto 0);
            CLKout : out std_logic
        );
    end component;

    component chenillard
        port (
            CLK  : in  std_logic;
            RST  : in  std_logic;
            CHEN : out std_logic_vector(9 downto 0)
        );
    end component;

    -- Signaux internes
    signal clk_slow : std_logic;

begin

    -- Instanciation du diviseur d’horloge
    divider_inst : clock_divider
        port map (
            CLKin  => CLOCK_50,
            RST    => KEY(0),
            N      => SW(4 downto 0),
            CLKout => clk_slow
        );

    -- Instanciation du chenillard
    chenillard_inst : chenillard
        port map (
            CLK  => clk_slow,
            RST  => KEY(0),
            CHEN => LEDR
        );

end architecture;
