// Seed: 2950091126
module module_0 (
    input wand id_0
    , id_3,
    input wire id_1
);
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_4 = 32'd89
) (
    input  wand  _id_0,
    input  logic id_1
    , id_7,
    input  wire  id_2,
    output wor   id_3,
    input  wire  _id_4,
    output logic id_5
);
  always id_5 = id_7[~-1];
  assign id_5 = id_2;
  logic [7:0] id_8;
  ;
  logic [7:0][-1 : -1] id_9;
  parameter id_10 = -1;
  initial begin : LABEL_0
    if (1) @(posedge 1'b0);
    else begin : LABEL_1
      id_8[-1 : 1'b0-id_0] <= -1;
      id_9[id_4] = id_0;
    end
  end
  wire [1 : 1] id_11;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
