{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:44:49 2017 " "Processing started: Thu Dec 07 23:44:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512701090889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/ctrl.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512701092123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits dp:datapath\|rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092745 "|dp|reg4bits:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(62) " "Verilog HDL or VHDL warning at dp.vhdl(62): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092835 "|dp|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits dp:datapath\|alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits dp:datapath\|alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"dp:datapath\|alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092853 "|subtractor4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\"" {  } { { "dp.vhdl" "OUPUT" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092870 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092871 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits dp:datapath\|mux4x1_4bits:ACC_IN " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"dp:datapath\|mux4x1_4bits:ACC_IN\"" {  } { { "dp.vhdl" "ACC_IN" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux4x1_4bits.vhd(24) " "VHDL Process Statement warning at mux4x1_4bits.vhd(24): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux4x1_4bits.vhd(26) " "VHDL Process Statement warning at mux4x1_4bits.vhd(26): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux4x1_4bits.vhd(28) " "VHDL Process Statement warning at mux4x1_4bits.vhd(28): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux4x1_4bits.vhd(30) " "VHDL Process Statement warning at mux4x1_4bits.vhd(30): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[3\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[2\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[1\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[0\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512701093082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512701094128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512701094365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512701094365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512701094442 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512701094442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512701094442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512701094442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:44:54 2017 " "Processing ended: Thu Dec 07 23:44:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:44:49 2017 " "Processing started: Thu Dec 07 23:44:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512701090166 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512701090889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rf-bhv " "Found design unit 2: rf-bhv" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dp-rtl2 " "Found design unit 3: dp-rtl2" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "2 rf " "Found entity 2: rf" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""} { "Info" "ISGN_ENTITY_NAME" "3 dp " "Found entity 3: dp" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701091996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/ctrl.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/ctrl.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-struc " "Found design unit 1: cpu-struc" {  } { { "cpu.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-hardware " "Found design unit 1: FFJK-hardware" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FFJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "components/FFJK.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-hardware " "Found design unit 1: reg4bits-hardware" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux8x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux8x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_4bits-config " "Found design unit 1: mux8x1_4bits-config" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_4bits " "Found entity 1: mux8x1_4bits" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-hardware " "Found design unit 1: FullAdder-hardware" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "components/FullAdder.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bits-hardware " "Found design unit 1: adder4bits-hardware" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bits " "Found entity 1: adder4bits" {  } { { "components/adder4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/subtractor4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/subtractor4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4bits-hardware " "Found design unit 1: subtractor4bits-hardware" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4bits " "Found entity 1: subtractor4bits" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4bits-hardware " "Found design unit 1: mux2x1_4bits-hardware" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux2x1_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4bits " "Found entity 1: mux2x1_4bits" {  } { { "components/mux2x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux2x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4x1_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4x1_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_4bits-behavior " "Found design unit 1: mux4x1_4bits-behavior" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_4bits " "Found entity 1: mux4x1_4bits" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2x4-hardware " "Found design unit 1: decoder2x4-hardware" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/decoder2x4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "components/decoder2x4.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/decoder2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vector_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vector_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Vector_to_integer-behavior " "Found design unit 1: Vector_to_integer-behavior" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/Vector_to_integer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Vector_to_integer " "Found entity 1: Vector_to_integer" {  } { { "components/Vector_to_integer.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/Vector_to_integer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512701092074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512701092123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/cpu.vhdl" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:Register_File " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:Register_File\"" {  } { { "dp.vhdl" "Register_File" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder " "Elaborating entity \"decoder2x4\" for hierarchy \"dp:datapath\|rf:Register_File\|decoder2x4:WR_decoder\"" {  } { { "dp.vhdl" "WR_decoder" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits dp:datapath\|rf:Register_File\|reg4bits:R0 " "Elaborating entity \"reg4bits\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\"" {  } { { "dp.vhdl" "R0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void reg4bits.vhd(33) " "Verilog HDL or VHDL warning at reg4bits.vhd(33): object \"void\" assigned a value but never read" {  } { { "components/reg4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092745 "|dp|reg4bits:accumulador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0 " "Elaborating entity \"FFJK\" for hierarchy \"dp:datapath\|rf:Register_File\|reg4bits:R0\|FFJK:FF0\"" {  } { { "components/reg4bits.vhd" "FF0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/reg4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:alu1\"" {  } { { "dp.vhdl" "alu1" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void dp.vhdl(62) " "Verilog HDL or VHDL warning at dp.vhdl(62): object \"void\" assigned a value but never read" {  } { { "dp.vhdl" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092835 "|dp|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bits dp:datapath\|alu:alu1\|adder4bits:adder " "Elaborating entity \"adder4bits\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\"" {  } { { "dp.vhdl" "adder" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"dp:datapath\|alu:alu1\|adder4bits:adder\|FullAdder:FA0\"" {  } { { "components/adder4bits.vhd" "FA0" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/adder4bits.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor4bits dp:datapath\|alu:alu1\|subtractor4bits:subtrc " "Elaborating entity \"subtractor4bits\" for hierarchy \"dp:datapath\|alu:alu1\|subtractor4bits:subtrc\"" {  } { { "dp.vhdl" "subtrc" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "void subtractor4bits.vhd(27) " "Verilog HDL or VHDL warning at subtractor4bits.vhd(27): object \"void\" assigned a value but never read" {  } { { "components/subtractor4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/subtractor4bits.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512701092853 "|subtractor4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1_4bits dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT " "Elaborating entity \"mux8x1_4bits\" for hierarchy \"dp:datapath\|alu:alu1\|mux8x1_4bits:OUPUT\"" {  } { { "dp.vhdl" "OUPUT" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092870 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux8x1_4bits.vhd(32) " "VHDL Process Statement warning at mux8x1_4bits.vhd(32): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092871 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux8x1_4bits.vhd(34) " "VHDL Process Statement warning at mux8x1_4bits.vhd(34): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux8x1_4bits.vhd(36) " "VHDL Process Statement warning at mux8x1_4bits.vhd(36): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux8x1_4bits.vhd(38) " "VHDL Process Statement warning at mux8x1_4bits.vhd(38): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A4 mux8x1_4bits.vhd(40) " "VHDL Process Statement warning at mux8x1_4bits.vhd(40): signal \"A4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A5 mux8x1_4bits.vhd(42) " "VHDL Process Statement warning at mux8x1_4bits.vhd(42): signal \"A5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A6 mux8x1_4bits.vhd(44) " "VHDL Process Statement warning at mux8x1_4bits.vhd(44): signal \"A6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A7 mux8x1_4bits.vhd(46) " "VHDL Process Statement warning at mux8x1_4bits.vhd(46): signal \"A7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux8x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux8x1_4bits.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092872 "|mux8x1_4bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_4bits dp:datapath\|mux4x1_4bits:ACC_IN " "Elaborating entity \"mux4x1_4bits\" for hierarchy \"dp:datapath\|mux4x1_4bits:ACC_IN\"" {  } { { "dp.vhdl" "ACC_IN" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/dp.vhdl" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512701092875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 mux4x1_4bits.vhd(24) " "VHDL Process Statement warning at mux4x1_4bits.vhd(24): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 mux4x1_4bits.vhd(26) " "VHDL Process Statement warning at mux4x1_4bits.vhd(26): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 mux4x1_4bits.vhd(28) " "VHDL Process Statement warning at mux4x1_4bits.vhd(28): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 mux4x1_4bits.vhd(30) " "VHDL Process Statement warning at mux4x1_4bits.vhd(30): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/mux4x1_4bits.vhd" "" { Text "D:/Documents/Desktop/pR0C3Ss0r-master/Processor3.0/components/mux4x1_4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512701092877 "|mux4x1_4bits"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[3\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[2\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[1\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dp:datapath\|rf:Register_File\|output\[0\]\" " "Converted tri-state node \"dp:datapath\|rf:Register_File\|output\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1512701093082 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1512701093082 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512701094128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512701094365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512701094365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512701094442 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512701094442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512701094442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512701094442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:44:54 2017 " "Processing ended: Thu Dec 07 23:44:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512701094492 ""}
