0.6
2019.2
Nov  6 2019
21:57:16
E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.autotb.v,1603729197,systemVerilog,,,,apatb_slot_boundary_timing_top,D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/slot_boundary_timing.v,1603728956,systemVerilog,,,,slot_boundary_timing,D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/start_timer.v,1603728956,systemVerilog,,,,start_timer,D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
