INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/decode_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-311] analyzing module control_unit_top
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-311] analyzing module decode_cycle
INFO: [VRFC 10-311] analyzing module decode_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/execute_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module mux_3_by_1_1
INFO: [VRFC 10-311] analyzing module pc_adder1
INFO: [VRFC 10-311] analyzing module execute_cycle
INFO: [VRFC 10-311] analyzing module execute_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/fetch_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module pc_module
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-311] analyzing module fetch_cycle
INFO: [VRFC 10-311] analyzing module fetch_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module hazard_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/memory_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module memory_cycle
INFO: [VRFC 10-311] analyzing module memory_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/writeback_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_by_1
INFO: [VRFC 10-311] analyzing module writeback_cycle
INFO: [VRFC 10-311] analyzing module writeback_cycle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/avi/pipelined_risc_v_processor/pipelined_risc_v_processor.srcs/sources_1/new/pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_top
INFO: [VRFC 10-311] analyzing module pipeline_top_tb
