Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Oct 31 00:32:23 2025
| Host         : DESKTOP-8J48ADF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Super_Ultra_Processor_wrapper_control_sets_placed.rpt
| Design       : Super_Ultra_Processor_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   230 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    29 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           72 |
| No           | No                    | Yes                    |              80 |           24 |
| No           | Yes                   | No                     |             289 |          112 |
| Yes          | No                    | No                     |             231 |           59 |
| Yes          | No                    | Yes                    |             131 |           41 |
| Yes          | Yes                   | No                     |             601 |          205 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                                                                                                     Enable Signal                                                                                                    |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
| ~Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_11                                                                      |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | Super_Ultra_Processor_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                       |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                               | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              4 |         4.00 |
| ~Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                             | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                      |                                                                                                                                                             |                3 |              4 |         1.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                             |                2 |              4 |         2.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                   | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_i_reg_n_0                                                                               |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                         |                1 |              4 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |         2.50 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                             |                2 |              6 |         3.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                             |                2 |              6 |         3.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                             |                2 |              6 |         3.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                    |                1 |              6 |         6.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | Super_Ultra_Processor_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |              6 |         3.00 |
| ~Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                             |                2 |              8 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                             |                7 |              8 |         1.14 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                   |                                                                                                                                                             |                3 |              8 |         2.67 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                             |                3 |              8 |         2.67 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/shift_reg[7]_i_1__0_n_0                                                                                           | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |                4 |              8 |         2.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                             |                1 |              8 |         8.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                       | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                3 |              8 |         2.67 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0                                                                                                                  |                                                                                                                                                             |                2 |              8 |         4.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                             |                1 |              8 |         8.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                3 |              8 |         2.67 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                             |                2 |              8 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | Super_Ultra_Processor_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |              8 |         2.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                2 |              9 |         4.50 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                             |                3 |             10 |         3.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/scl_tick_reg_n_0                                                                                                  | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |                4 |             10 |         2.50 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |             10 |         3.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             13 |         3.25 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                             |                6 |             15 |         2.50 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                |                3 |             16 |         5.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |         2.29 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |         2.86 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_5                                                                                          |                7 |             23 |         3.29 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             23 |         5.75 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_reg_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                       |                7 |             24 |         3.43 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/axi_gpio_op_sel/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                8 |             25 |         3.12 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/E[0]                                                                                                              | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |                4 |             28 |         7.00 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                             |               10 |             32 |         3.20 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               13 |             32 |         2.46 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                             |                5 |             32 |         6.40 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               13 |             32 |         2.46 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               14 |             32 |         2.29 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/start_rising                                                                                                      | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |                8 |             33 |         4.12 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                             |                8 |             33 |         4.12 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/bin_to_dec_u/shift_reg_0                                                                                                                       | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |               13 |             37 |         2.85 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | Super_Ultra_Processor_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                             |               10 |             47 |         4.70 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/alu_top_wrapper_0/inst/alu_top_inst/display_7/driver_u/i2c_simple_master_u/reset_sw_n_0                                             |               13 |             50 |         3.85 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               21 |             55 |         2.62 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                             |               10 |             75 |         7.50 |
|  Super_Ultra_Processor_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                      |                                                                                                                                                             |               24 |             80 |         3.33 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                             |               16 |            128 |         8.00 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      |                                                                                                                                                             |               49 |            139 |         2.84 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                      | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               69 |            150 |         2.17 |
|  Super_Ultra_Processor_i/clk_wiz_1/inst/clk_out1                        | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | Super_Ultra_Processor_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               82 |            218 |         2.66 |
+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


