+incdir+../src
+warn=noTFIPC
-sverilog
-timescale=1ns/100ps
-top test_top
-o simv_tag
../src/cache_package.sv
../src/memory.sv
../src/tagcache_wrapper.sv
../src/tilelink.sv
../src/top.sv
../../../../vsim/generated-src/Top.DefaultVLSIConfig.v
