{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698958005137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698958005145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 17:46:45 2023 " "Processing started: Thu Nov 02 17:46:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698958005145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958005145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parcial2 -c parcial2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parcial2 -c parcial2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958005145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698958005509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698958005509 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INport inport arm.sv(7) " "Verilog HDL Declaration information at arm.sv(7): object \"INport\" differs only in case from object \"inport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698958014308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTport outport arm.sv(8) " "Verilog HDL Declaration information at arm.sv(8): object \"OUTport\" differs only in case from object \"outport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698958014308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(125) " "Verilog HDL warning at arm.sv(125): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698958014308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(139) " "Verilog HDL warning at arm.sv(139): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698958014308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(281) " "Verilog HDL warning at arm.sv(281): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 281 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698958014308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 18 18 " "Found 18 design units, including 18 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parcial2 " "Found entity 1: parcial2" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "4 arm " "Found entity 4: arm" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "7 condlogic " "Found entity 7: condlogic" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "8 condcheck " "Found entity 8: condcheck" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapath " "Found entity 9: datapath" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "10 regfile " "Found entity 10: regfile" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "11 extend " "Found entity 11: extend" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "12 alu " "Found entity 12: alu" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder " "Found entity 13: adder" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopenr " "Found entity 14: flopenr" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "15 flopr " "Found entity 15: flopr" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux2 " "Found entity 16: mux2" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "17 cmp2 " "Found entity 17: cmp2" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""} { "Info" "ISGN_ENTITY_NAME" "18 port " "Found entity 18: port" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698958014316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958014316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parcial2 " "Elaborating entity \"parcial2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698958014356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "arm.sv" "arm" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode arm:arm\|controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"arm:arm\|controller:c\|decode:dec\"" {  } { { "arm.sv" "dec" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "arm.sv" "cl" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "arm.sv" "flagreg1" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "arm.sv" "cc" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "arm.sv" "pcmux" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "arm.sv" "pcreg" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "arm.sv" "pcadd1" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "arm.sv" "ra1mux" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "arm.sv" "rf" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "arm.sv" "ext" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "arm.sv" "alu" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "arm.sv" "imem" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014461 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\edufr\\OneDrive\\Escritorio\\Facultad\\parcial2\\imemfile.dat arm.sv(48) " "Verilog HDL File I/O error at arm.sv(48): can't open Verilog Design File \"C:\\Users\\edufr\\OneDrive\\Escritorio\\Facultad\\parcial2\\imemfile.dat\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 48 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014461 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "imem:imem " "Can't elaborate user hierarchy \"imem:imem\"" {  } { { "arm.sv" "imem" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv" 18 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698958014461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/output_files/parcial2.map.smsg " "Generated suppressed messages file C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/output_files/parcial2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958014488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698958014525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 02 17:46:54 2023 " "Processing ended: Thu Nov 02 17:46:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698958014525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698958014525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698958014525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958014525 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698958015178 ""}
