ModuleName FourbitReg
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 280 ,X2: 312 ,Y2: 280
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 416 ,X2: 312 ,Y2: 416
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 544 ,X2: 312 ,Y2: 544
End
Branches
End
Wire Name: b7
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 496 ,Y1: 656 ,X2: 560 ,Y2: 656
Edge X1: 496 ,Y1: 256 ,X2: 496 ,Y2: 656
End
Branches
Branch Left: 496 ,Top: 264
BranchStrList
3
End
Branch Left: 496 ,Top: 400
BranchStrList
2
End
Branch Left: 496 ,Top: 528
BranchStrList
1
End
Branch Left: 496 ,Top: 648
BranchStrList
0
End
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 264 ,X2: 496 ,Y2: 264
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 400 ,X2: 496 ,Y2: 400
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 528 ,X2: 496 ,Y2: 528
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 432 ,Y1: 648 ,X2: 496 ,Y2: 648
Edge X1: 432 ,Y1: 648 ,X2: 432 ,Y2: 656
Edge X1: 424 ,Y1: 656 ,X2: 432 ,Y2: 656
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 664 ,X2: 312 ,Y2: 664
Edge X1: 312 ,Y1: 664 ,X2: 312 ,Y2: 672
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 368 ,Y1: 752 ,X2: 368 ,Y2: 768
Edge X1: 272 ,Y1: 768 ,X2: 368 ,Y2: 768
Edge X1: 272 ,Y1: 640 ,X2: 272 ,Y2: 768
Edge X1: 216 ,Y1: 768 ,X2: 272 ,Y2: 768
Edge X1: 272 ,Y1: 504 ,X2: 272 ,Y2: 640
Edge X1: 272 ,Y1: 640 ,X2: 368 ,Y2: 640
Edge X1: 272 ,Y1: 368 ,X2: 272 ,Y2: 504
Edge X1: 272 ,Y1: 504 ,X2: 368 ,Y2: 504
Edge X1: 272 ,Y1: 368 ,X2: 368 ,Y2: 368
Edge X1: 272 ,Y1: 208 ,X2: 272 ,Y2: 368
Edge X1: 368 ,Y1: 360 ,X2: 368 ,Y2: 368
Edge X1: 272 ,Y1: 208 ,X2: 368 ,Y2: 208
Edge X1: 368 ,Y1: 496 ,X2: 368 ,Y2: 504
Edge X1: 368 ,Y1: 624 ,X2: 368 ,Y2: 640
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 744 ,X2: 240 ,Y2: 744
Edge X1: 240 ,Y1: 704 ,X2: 240 ,Y2: 744
Edge X1: 240 ,Y1: 576 ,X2: 240 ,Y2: 704
Edge X1: 240 ,Y1: 704 ,X2: 312 ,Y2: 704
Edge X1: 240 ,Y1: 448 ,X2: 240 ,Y2: 576
Edge X1: 240 ,Y1: 576 ,X2: 312 ,Y2: 576
Edge X1: 240 ,Y1: 312 ,X2: 240 ,Y2: 448
Edge X1: 240 ,Y1: 448 ,X2: 312 ,Y2: 448
Edge X1: 240 ,Y1: 312 ,X2: 312 ,Y2: 312
Edge X1: 240 ,Y1: 160 ,X2: 240 ,Y2: 312
Edge X1: 240 ,Y1: 160 ,X2: 312 ,Y2: 160
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 656 ,X2: 224 ,Y2: 656
Edge X1: 224 ,Y1: 656 ,X2: 312 ,Y2: 656
Edge X1: 224 ,Y1: 528 ,X2: 224 ,Y2: 656
Edge X1: 224 ,Y1: 400 ,X2: 224 ,Y2: 528
Edge X1: 224 ,Y1: 528 ,X2: 312 ,Y2: 528
Edge X1: 224 ,Y1: 264 ,X2: 224 ,Y2: 400
Edge X1: 224 ,Y1: 400 ,X2: 312 ,Y2: 400
Edge X1: 224 ,Y1: 264 ,X2: 312 ,Y2: 264
Edge X1: 224 ,Y1: 112 ,X2: 224 ,Y2: 264
Edge X1: 224 ,Y1: 112 ,X2: 312 ,Y2: 112
End
Branches
End
Wire Name: b12
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 192 ,Y1: 672 ,X2: 200 ,Y2: 672
Edge X1: 200 ,Y1: 104 ,X2: 200 ,Y2: 672
End
Branches
Branch Left: 200 ,Top: 280
BranchStrList
3
End
Branch Left: 200 ,Top: 416
BranchStrList
2
End
Branch Left: 200 ,Top: 544
BranchStrList
1
End
Branch Left: 200 ,Top: 664
BranchStrList
0
End
Branch Left: 200 ,Top: 128
BranchStrList
4
End
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 128 ,X2: 312 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 216 Top: 768 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 744 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 192 Top: 672 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
4
,Width:
5
,RV:
0
Port Left: 216 Top: 656 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 560 Top: 656 ,Orientation: 0
Portname: Qout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 336 Top: 256
Name: s0
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 336 Top: 392
Name: s1
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 336 Top: 520
Name: s2
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 336 Top: 648
Name: s3
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
Symbol Left: 336 Top: 104
Name: s4
LibraryName: PNULib
IpName: PNU_DFF_Ce
SymbolParameters
End
End
Texts
End
Links
End
