$comment
	File created using the following command:
		vcd file repaso_vhdl.msim.vcd -direction
$end
$date
	Thu Dec 22 17:50:13 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module repaso_vhdl_vhd_vec_tst $end
$var wire 1 ! entradas [1] $end
$var wire 1 " entradas [0] $end
$var wire 1 # salidas [3] $end
$var wire 1 $ salidas [2] $end
$var wire 1 % salidas [1] $end
$var wire 1 & salidas [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_entradas [1] $end
$var wire 1 1 ww_entradas [0] $end
$var wire 1 2 ww_salidas [3] $end
$var wire 1 3 ww_salidas [2] $end
$var wire 1 4 ww_salidas [1] $end
$var wire 1 5 ww_salidas [0] $end
$var wire 1 6 \salidas[0]~output_o\ $end
$var wire 1 7 \salidas[1]~output_o\ $end
$var wire 1 8 \salidas[2]~output_o\ $end
$var wire 1 9 \salidas[3]~output_o\ $end
$var wire 1 : \entradas[0]~input_o\ $end
$var wire 1 ; \entradas[1]~input_o\ $end
$var wire 1 < \salidas[3]~0_combout\ $end
$var wire 1 = \salidas[3]~1_combout\ $end
$var wire 1 > \salidas[3]~2_combout\ $end
$var wire 1 ? \salidas[3]~3_combout\ $end
$var wire 1 @ \ALT_INV_salidas[3]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1(
x)
1*
1+
1,
1-
1.
1/
16
07
08
09
0:
0;
0<
0=
0>
0?
1@
0!
0"
00
01
02
03
04
15
0#
0$
0%
1&
$end
#100000
1"
11
1:
1<
1=
0@
17
06
14
05
1%
0&
#200000
0"
1!
01
10
1;
0:
0=
1>
18
07
13
04
0%
1$
#300000
1"
11
1:
0>
1?
19
08
12
03
0$
1#
#400000
0"
0!
01
00
0;
0:
0<
0?
1@
09
16
02
15
0#
1&
#500000
1"
11
1:
1<
1=
0@
17
06
14
05
1%
0&
#600000
0"
1!
01
10
1;
0:
0=
1>
18
07
13
04
0%
1$
#700000
1"
11
1:
0>
1?
19
08
12
03
0$
1#
#800000
0"
0!
01
00
0;
0:
0<
0?
1@
09
16
02
15
0#
1&
#900000
1"
11
1:
1<
1=
0@
17
06
14
05
1%
0&
#1000000
