5 18 1fd81 31 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (example1.vcd) 2 -o (example1.cdd) 2 -v (example.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 example.v 5 33 1 
2 1 14 14 14 620067 1 0 21004 0 0 3 16 0 0
2 2 14 14 14 59005d 3 1 1008 0 0 3 1 state
2 3 14 14 14 580068 4 11 201004 1 2 1 18 0 1 1 0 0 0
2 4 14 14 14 510051 4 0 1008 0 0 32 48 2 0
2 5 14 14 14 4b0052 4 23 100c 0 4 1 18 0 1 0 0 0 0 state
2 6 14 14 14 460046 4 0 1008 0 0 32 48 1 0
2 7 14 14 14 400047 4 23 100c 0 6 1 18 0 1 0 0 0 0 state
2 8 14 14 14 3f0053 4 8 201184 5 7 1 18 0 1 1 1 0 0
2 9 14 14 14 380038 4 0 1008 0 0 32 48 2 0
2 10 14 14 14 320039 4 23 100c 0 9 1 18 0 1 0 0 0 0 state
2 11 14 14 14 2d002d 4 0 1004 0 0 32 48 0 0
2 12 14 14 14 27002e 4 23 100c 0 11 1 18 0 1 0 0 0 0 state
2 13 14 14 14 26003a 4 8 201184 10 12 1 18 0 1 1 1 0 0
2 14 14 14 14 1f001f 4 0 1008 0 0 32 48 1 0
2 15 14 14 14 190020 4 23 100c 0 14 1 18 0 1 0 0 0 0 state
2 16 14 14 14 140014 4 0 1004 0 0 32 48 0 0
2 17 14 14 14 e0015 4 23 100c 0 16 1 18 0 1 0 0 0 0 state
2 18 14 14 14 d0021 4 8 201184 15 17 1 18 0 1 1 1 0 0
2 19 14 14 14 d003a 4 17 1044 13 18 1 18 0 1 0 0 1 0
2 20 14 14 14 d0053 4 17 1044 8 19 1 18 0 1 0 0 1 0
2 21 14 14 14 d0068 4 17 1044 3 20 1 18 0 1 0 0 1 0
2 22 14 14 14 50009 0 1 1410 0 0 1 1 error
2 23 14 14 14 50068 2 36 6 21 22
2 24 28 28 28 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clk 1 7 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 go 2 8 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 state 3 9 6000b 1 0 2 0 3 17 7 7 0 3 5 0
1 error 4 14 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 23 f 23 23 23
4 24 1 0 0 24
3 0 fsma "main.fsm1" 0 example.v 35 58 1 
2 25 51 51 51 120013 2 1 100c 0 0 1 1 go
2 26 51 51 51 120013 2 29 1008 25 0 1 18 0 1 0 0 0 0
2 27 51 51 51 9000d 3 1 1008 0 0 3 1 state
2 28 51 51 51 9000d 3 29 1008 27 0 1 18 0 1 0 0 0 0
2 29 51 51 51 90013 9 2b 100a 26 28 1 18 0 1 0 0 0 0
2 30 53 53 53 40009 1 0 21008 0 0 3 16 1 0
2 31 52 52 52 8000c 7 1 100a 0 0 3 1 state
2 32 53 53 53 0 4 2d 100e 30 31 1 18 0 1 1 1 0 0
2 33 54 54 54 40009 1 0 21008 0 0 3 16 2 0
2 34 54 54 54 0 2 2d 100e 33 31 1 18 0 1 1 1 0 0
2 35 55 55 55 40009 1 0 21008 0 0 3 16 4 0
2 36 55 55 55 0 1 2d 100a 35 31 1 18 0 1 0 1 0 0
2 37 55 55 55 1b0020 1 0 21008 0 0 3 16 1 0
2 38 55 55 55 e0017 0 1 1410 0 0 3 1 next_state
2 39 55 55 55 e0020 1 37 1a 37 38
2 40 54 54 54 2b0030 1 0 21008 0 0 3 16 4 0
2 41 54 54 54 220027 1 0 21008 0 0 3 16 2 0
2 42 54 54 54 1d0027 1 1a 1008 40 41 3 18 0 7 5 2 0 0
2 43 54 54 54 1d001e 1 1 1008 0 0 1 1 go
2 44 54 54 54 1d0030 1 19 1008 42 43 3 18 0 7 5 2 0 0
2 45 54 54 54 100019 0 1 1410 0 0 3 1 next_state
2 46 54 54 54 100030 1 37 a 44 45
2 47 53 53 53 29002e 1 0 21008 0 0 3 16 1 0
2 48 53 53 53 200025 1 0 21008 0 0 3 16 2 0
2 49 53 53 53 1b0025 2 1a 1008 47 48 3 18 0 7 7 3 0 0
2 50 53 53 53 1b001c 2 1 100c 0 0 1 1 go
2 51 53 53 53 1b002e 2 19 1008 49 50 3 18 0 7 7 3 0 0
2 52 53 53 53 e0017 0 1 1410 0 0 3 1 next_state
2 53 53 53 53 e002e 2 37 1a 51 52
2 54 0 0 0 0 5 1 100a 0 0 3 1 next_state
2 55 0 0 0 0 4 1 100a 0 0 3 1 state
1 clk 5 37 d 1 0 0 0 1 17 1 1 0 1 1 0
1 go 6 38 d 1 0 0 0 1 17 1 1 0 1 0 0
1 state 7 39 2000d 1 0 2 0 3 17 7 7 0 3 5 0
1 next_state 8 41 107000a 1 0 2 0 3 17 0 7 0 2 1 0
4 54 f 54 54 0
4 55 f 55 55 0
4 29 1 32 0 29
4 32 0 53 34 29
4 53 6 29 29 29
4 34 0 46 36 29
4 46 6 29 29 29
4 36 4 39 29 29
4 39 6 29 29 29
6 55 54 1  0 3 2 3 16 4 0  3 16 1 0  3 16 2 0  3 16 1 0  3 16 2 0   4  0 0 1  1 0 1  1 1 1  2 1 1
7 4 48 48
3 0 fsmb "main.fsm2" 0 example.v 60 85 1 
2 56 78 78 78 120013 2 1 100c 0 0 1 1 go
2 57 78 78 78 120013 2 29 1008 56 0 1 18 0 1 0 0 0 0
2 58 78 78 78 9000d 2 1 1008 0 0 3 1 state
2 59 78 78 78 9000d 2 29 1008 58 0 1 18 0 1 0 0 0 0
2 60 78 78 78 90013 7 2b 100a 57 59 1 18 0 1 0 0 0 0
2 61 80 80 80 40009 1 0 21008 0 0 3 16 1 0
2 62 79 79 79 8000c 4 1 100a 0 0 3 1 state
2 63 80 80 80 0 3 2d 100e 61 62 1 18 0 1 1 1 0 0
2 64 81 81 81 40009 1 0 21008 0 0 3 16 2 0
2 65 81 81 81 0 1 2d 100a 64 62 1 18 0 1 0 1 0 0
2 66 82 82 82 40009 0 0 21010 0 0 3 16 4 0
2 67 82 82 82 0 0 2d 1022 66 62 1 18 0 1 0 0 0 0
2 68 82 82 82 1b0020 0 0 21010 0 0 3 16 1 0
2 69 82 82 82 e0017 0 1 1410 0 0 3 1 next_state
2 70 82 82 82 e0020 0 37 32 68 69
2 71 81 81 81 2b0030 1 0 21008 0 0 3 16 4 0
2 72 81 81 81 220027 1 0 21008 0 0 3 16 2 0
2 73 81 81 81 1d0027 1 1a 1008 71 72 3 18 0 7 5 2 0 0
2 74 81 81 81 1d001e 1 1 1008 0 0 1 1 go
2 75 81 81 81 1d0030 1 19 1008 73 74 3 18 0 7 5 2 0 0
2 76 81 81 81 100019 0 1 1410 0 0 3 1 next_state
2 77 81 81 81 100030 1 37 a 75 76
2 78 80 80 80 29002e 1 0 21008 0 0 3 16 1 0
2 79 80 80 80 200025 1 0 21008 0 0 3 16 2 0
2 80 80 80 80 1b0025 2 1a 1008 78 79 3 18 0 7 7 3 0 0
2 81 80 80 80 1b001c 2 1 100c 0 0 1 1 go
2 82 80 80 80 1b002e 2 19 1008 80 81 3 18 0 7 7 3 0 0
2 83 80 80 80 e0017 0 1 1410 0 0 3 1 next_state
2 84 80 80 80 e002e 2 37 1a 82 83
2 85 0 0 0 0 4 1 100a 0 0 3 1 next_state
2 86 0 0 0 0 3 1 100a 0 0 3 1 state
1 clk 9 62 a 1 0 0 0 1 17 1 1 0 1 1 0
1 go 10 63 a 1 0 0 0 1 17 1 1 0 1 0 0
1 next_state 11 65 107000a 1 0 2 0 3 17 0 7 0 2 1 0
1 state 12 66 7000a 1 0 2 0 3 17 0 7 0 2 1 0
4 85 f 85 85 0
4 86 f 86 86 0
4 60 1 63 0 60
4 63 0 84 65 60
4 84 6 60 60 60
4 65 0 77 67 60
4 77 6 60 60 60
4 67 4 70 60 60
4 70 6 60 60 60
6 86 85 1  1 3 3 3 16 1 0  3 16 2 0  3 16 4 0  3 16 2 0  3 16 4 0  3 16 1 0   5  0 0 1  1 1 0  2 2 0  0 2 1  1 0 1
7 4 72 72
3 1 main.u$0 "main.u$0" 0 example.v 16 26 1 
3 1 main.u$1 "main.u$1" 0 example.v 28 31 1 
2 87 29 29 29 7000a 1 0 21004 0 0 1 16 0 0
2 88 29 29 29 10003 0 1 1410 0 0 1 1 clk
2 89 29 29 29 1000a 1 37 16 87 88
2 90 30 30 30 10007 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 91 30 30 30 b000b 1 0 1008 0 0 32 48 1 0
2 92 30 30 30 9000c 3d 2c 900a 91 0 32 18 0 ffffffff 0 0 0 0
2 93 30 30 30 150017 1e 1 101c 0 0 1 1 clk
2 94 30 30 30 140017 1e 1b 102c 93 0 1 18 0 1 1 1 0 0
2 95 30 30 30 e0010 0 1 1410 0 0 1 1 clk
2 96 30 30 30 e0017 1e 37 3e 94 95
4 89 11 90 90 89
4 90 0 0 92 89
4 92 0 96 0 89
4 96 6 92 92 89
