{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 11:00:16 2011 " "Info: Processing started: Fri Apr 15 11:00:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[1\] s\[5\] 16.634 ns Longest " "Info: Longest tpd from source pin \"y\[1\]\" to destination pin \"s\[5\]\" is 16.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns y\[1\] 1 PIN PIN_H8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_H8; Fanout = 8; PIN Node = 'y\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "../multiplier.vhd" "" { Text "H:/MC613/multiplier.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.187 ns) + CELL(0.178 ns) 7.208 ns vector\[2\]\[2\]~1 2 COMB LCCOMB_X4_Y9_N12 2 " "Info: 2: + IC(6.187 ns) + CELL(0.178 ns) = 7.208 ns; Loc. = LCCOMB_X4_Y9_N12; Fanout = 2; COMB Node = 'vector\[2\]\[2\]~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.365 ns" { y[1] vector[2][2]~1 } "NODE_NAME" } } { "../multiplier.vhd" "" { Text "H:/MC613/multiplier.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.544 ns) 8.070 ns ripple_n:\\multip_adders:1:case_n:ripple_k\|full_adder:\\adders:2:fulladders\|C_OUT~0 3 COMB LCCOMB_X4_Y9_N20 4 " "Info: 3: + IC(0.318 ns) + CELL(0.544 ns) = 8.070 ns; Loc. = LCCOMB_X4_Y9_N20; Fanout = 4; COMB Node = 'ripple_n:\\multip_adders:1:case_n:ripple_k\|full_adder:\\adders:2:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { vector[2][2]~1 ripple_n:\multip_adders:1:case_n:ripple_k|full_adder:\adders:2:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.544 ns) 9.495 ns ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:3:fulladders\|C_OUT~0 4 COMB LCCOMB_X5_Y8_N2 1 " "Info: 4: + IC(0.881 ns) + CELL(0.544 ns) = 9.495 ns; Loc. = LCCOMB_X5_Y8_N2; Fanout = 1; COMB Node = 'ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:3:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { ripple_n:\multip_adders:1:case_n:ripple_k|full_adder:\adders:2:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 9.979 ns ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:3:fulladders\|C_OUT~1 5 COMB LCCOMB_X5_Y8_N28 2 " "Info: 5: + IC(0.306 ns) + CELL(0.178 ns) = 9.979 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 2; COMB Node = 'ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:3:fulladders\|C_OUT~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~1 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.521 ns) 10.821 ns ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:4:fulladders\|C_OUT~0 6 COMB LCCOMB_X5_Y8_N8 2 " "Info: 6: + IC(0.321 ns) + CELL(0.521 ns) = 10.821 ns; Loc. = LCCOMB_X5_Y8_N8; Fanout = 2; COMB Node = 'ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:4:fulladders\|C_OUT~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~1 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:4:fulladders|C_OUT~0 } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.322 ns) 11.452 ns ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:5:fulladders\|OUTPUT 7 COMB LCCOMB_X5_Y8_N4 1 " "Info: 7: + IC(0.309 ns) + CELL(0.322 ns) = 11.452 ns; Loc. = LCCOMB_X5_Y8_N4; Fanout = 1; COMB Node = 'ripple_n:\\multip_adders:3:case_n:ripple_k\|full_adder:\\adders:5:fulladders\|OUTPUT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:4:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:5:fulladders|OUTPUT } "NODE_NAME" } } { "full_adder.vhd" "" { Text "h:/mc613/full_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.362 ns) + CELL(2.820 ns) 16.634 ns s\[5\] 8 PIN PIN_G6 0 " "Info: 8: + IC(2.362 ns) + CELL(2.820 ns) = 16.634 ns; Loc. = PIN_G6; Fanout = 0; PIN Node = 's\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.182 ns" { ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:5:fulladders|OUTPUT s[5] } "NODE_NAME" } } { "../multiplier.vhd" "" { Text "H:/MC613/multiplier.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.950 ns ( 35.77 % ) " "Info: Total cell delay = 5.950 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.684 ns ( 64.23 % ) " "Info: Total interconnect delay = 10.684 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.634 ns" { y[1] vector[2][2]~1 ripple_n:\multip_adders:1:case_n:ripple_k|full_adder:\adders:2:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~1 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:4:fulladders|C_OUT~0 ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:5:fulladders|OUTPUT s[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "16.634 ns" { y[1] {} y[1]~combout {} vector[2][2]~1 {} ripple_n:\multip_adders:1:case_n:ripple_k|full_adder:\adders:2:fulladders|C_OUT~0 {} ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~0 {} ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:3:fulladders|C_OUT~1 {} ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:4:fulladders|C_OUT~0 {} ripple_n:\multip_adders:3:case_n:ripple_k|full_adder:\adders:5:fulladders|OUTPUT {} s[5] {} } { 0.000ns 0.000ns 6.187ns 0.318ns 0.881ns 0.306ns 0.321ns 0.309ns 2.362ns } { 0.000ns 0.843ns 0.178ns 0.544ns 0.544ns 0.178ns 0.521ns 0.322ns 2.820ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 11:00:16 2011 " "Info: Processing ended: Fri Apr 15 11:00:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
