Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/lucas/vhdl/adc_max/adc_qsys.qsys --block-symbol-file --output-directory=/home/lucas/vhdl/adc_max/adc_qsys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading adc_max/adc_qsys.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_modular_adc 15.0]
Progress: Parameterizing module adc_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_sys [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_sys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: adc_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: adc_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: adc_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/lucas/vhdl/adc_max/adc_qsys.qsys --synthesis=VHDL --output-directory=/home/lucas/vhdl/adc_max/adc_qsys/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading adc_max/adc_qsys.qsys
Progress: Reading input file
Progress: Adding adc_0 [altera_modular_adc 15.0]
Progress: Parameterizing module adc_0
Progress: Adding altpll_0 [altpll 15.0]
Progress: Parameterizing module altpll_0
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_sys [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_sys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: adc_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: adc_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: adc_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info: adc_0: "adc_qsys" instantiated altera_modular_adc "adc_0"
Info: altpll_0: "adc_qsys" instantiated altpll "altpll_0"
Info: rst_controller: "adc_qsys" instantiated altera_reset_controller "rst_controller"
Info: control_internal: "adc_0" instantiated altera_modular_adc_control "control_internal"
Info: adc_qsys: Done "adc_qsys" with 5 modules, 13 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
