

================================================================
== Vivado HLS Report for 'Block_Mat_exit2022_p'
================================================================
* Date:           Fri Nov 23 08:52:18 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PCIE_Rotate
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.819|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |                       |             |  Latency  |  Interval | Pipeline|
        |        Instance       |    Module   | min | max | min | max |   Type  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+
        |grp_Mat2Array2D_fu_58  |Mat2Array2D  |    ?|    ?|    ?|    ?|   none  |
        +-----------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       4|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     482|     853|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      69|
|Register         |        -|      -|      68|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     550|     926|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+-------+-----+-----+
    |        Instance       |    Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+-------------+---------+-------+-----+-----+
    |grp_Mat2Array2D_fu_58  |Mat2Array2D  |        0|      0|  482|  853|
    +-----------------------+-------------+---------+-------+-----+-----+
    |Total                  |             |        0|      0|  482|  853|
    +-----------------------+-------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   4|           2|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |arr0_cols_out_blk_n        |   9|          2|    1|          2|
    |arr0_rows_out_blk_n        |   9|          2|    1|          2|
    |mat0_cols_V_blk_n          |   9|          2|    1|          2|
    |mat0_data_stream_0_V_read  |   9|          2|    1|          2|
    |mat0_rows_V_blk_n          |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  69|         15|    7|         15|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   2|   0|    2|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |grp_Mat2Array2D_fu_58_ap_start_reg  |   1|   0|    1|          0|
    |mat0_cols_V_read_reg_113            |  32|   0|   32|          0|
    |mat0_rows_V_read_reg_108            |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  68|   0|   68|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_return_0                   | out |   32| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|ap_return_1                   | out |    2| ap_ctrl_hs | Block_Mat.exit2022_p | return value |
|mat0_rows_V_dout              |  in |   32|   ap_fifo  |      mat0_rows_V     |    pointer   |
|mat0_rows_V_empty_n           |  in |    1|   ap_fifo  |      mat0_rows_V     |    pointer   |
|mat0_rows_V_read              | out |    1|   ap_fifo  |      mat0_rows_V     |    pointer   |
|mat0_cols_V_dout              |  in |   32|   ap_fifo  |      mat0_cols_V     |    pointer   |
|mat0_cols_V_empty_n           |  in |    1|   ap_fifo  |      mat0_cols_V     |    pointer   |
|mat0_cols_V_read              | out |    1|   ap_fifo  |      mat0_cols_V     |    pointer   |
|mat0_data_stream_0_V_dout     |  in |    8|   ap_fifo  | mat0_data_stream_0_V |    pointer   |
|mat0_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | mat0_data_stream_0_V |    pointer   |
|mat0_data_stream_0_V_read     | out |    1|   ap_fifo  | mat0_data_stream_0_V |    pointer   |
|arr0_val_address0             | out |   16|  ap_memory |       arr0_val       |     array    |
|arr0_val_ce0                  | out |    1|  ap_memory |       arr0_val       |     array    |
|arr0_val_we0                  | out |    1|  ap_memory |       arr0_val       |     array    |
|arr0_val_d0                   | out |    8|  ap_memory |       arr0_val       |     array    |
|arr0_rows_out_din             | out |   32|   ap_fifo  |     arr0_rows_out    |    pointer   |
|arr0_rows_out_full_n          |  in |    1|   ap_fifo  |     arr0_rows_out    |    pointer   |
|arr0_rows_out_write           | out |    1|   ap_fifo  |     arr0_rows_out    |    pointer   |
|arr0_cols_out_din             | out |   32|   ap_fifo  |     arr0_cols_out    |    pointer   |
|arr0_cols_out_full_n          |  in |    1|   ap_fifo  |     arr0_cols_out    |    pointer   |
|arr0_cols_out_write           | out |    1|   ap_fifo  |     arr0_cols_out    |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

