<stg><name>xFfastnms5781</name>


<trans_list>

<trans id="233" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="15" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
entry:0  %row_ind_2_V = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_2_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
entry:1  %row_ind_2_V_1 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_2_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
entry:2  %row_ind_2_V_2 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_2_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
entry:3  %row_ind_2_V_3 = alloca i13

]]></Node>
<StgValue><ssdm name="row_ind_2_V_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i1* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="64">
<![CDATA[
entry:6  %buf_0_V = alloca [3840 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_0_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="64">
<![CDATA[
entry:7  %buf_1_V = alloca [3840 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_1_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
entry:8  %buf_2_V = alloca [3840 x i8], align 1

]]></Node>
<StgValue><ssdm name="buf_2_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:11  %p_image_height_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_height)

]]></Node>
<StgValue><ssdm name="p_image_height_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:12  %p_image_width_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_width)

]]></Node>
<StgValue><ssdm name="p_image_width_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %buf_0_V, [3840 x i8]* %buf_1_V, [3840 x i8]* %buf_2_V, [1 x i8]* @p_str, [13 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln831"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:14  br label %0

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %i_op_assign = phi i2 [ 0, %entry ], [ %init_row_ind, %hls_label_32_end ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13">
<![CDATA[
:1  %row_ind_2_V_load = load i13* %row_ind_2_V

]]></Node>
<StgValue><ssdm name="row_ind_2_V_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13">
<![CDATA[
:2  %row_ind_2_V_1_load = load i13* %row_ind_2_V_1

]]></Node>
<StgValue><ssdm name="row_ind_2_V_1_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13">
<![CDATA[
:3  %row_ind_2_V_2_load = load i13* %row_ind_2_V_2

]]></Node>
<StgValue><ssdm name="row_ind_2_V_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %icmp_ln836 = icmp eq i2 %i_op_assign, -1

]]></Node>
<StgValue><ssdm name="icmp_ln836"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %init_row_ind = add i2 %i_op_assign, 1

]]></Node>
<StgValue><ssdm name="init_row_ind"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln836, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i, label %hls_label_32_begin

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32_begin:0  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_32_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln838"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="2">
<![CDATA[
hls_label_32_begin:2  %row_ind_0_V_2 = zext i2 %i_op_assign to i13

]]></Node>
<StgValue><ssdm name="row_ind_0_V_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
hls_label_32_begin:3  switch i2 %i_op_assign, label %branch2.i.i [
    i2 0, label %hls_label_32_begin.hls_label_32_end_crit_edge
    i2 1, label %branch1.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln840"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch1.i.i:0  store i13 %row_ind_0_V_2, i13* %row_ind_2_V_3

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch1.i.i:1  store i13 %row_ind_0_V_2, i13* %row_ind_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:2  br label %hls_label_32_end

]]></Node>
<StgValue><ssdm name="br_ln840"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_32_begin.hls_label_32_end_crit_edge:0  store i13 %row_ind_0_V_2, i13* %row_ind_2_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32_begin.hls_label_32_end_crit_edge:1  br label %hls_label_32_end

]]></Node>
<StgValue><ssdm name="br_ln840"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="!0"/>
<literal name="i_op_assign" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="13">
<![CDATA[
branch2.i.i:0  store i13 %row_ind_0_V_2, i13* %row_ind_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
<literal name="i_op_assign" val="!0"/>
<literal name="i_op_assign" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1  br label %hls_label_32_end

]]></Node>
<StgValue><ssdm name="br_ln840"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln836"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:0  %row_ind_2_V_3_load = load i13* %row_ind_2_V_3

]]></Node>
<StgValue><ssdm name="row_ind_2_V_3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:1  %init_buf = zext i13 %row_ind_2_V_3_load to i32

]]></Node>
<StgValue><ssdm name="init_buf"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:2  %zext_ln850 = zext i12 %p_image_width_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln850"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="12">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:3  %zext_ln887_1 = zext i12 %p_image_width_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln887_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:4  %zext_ln887 = zext i13 %row_ind_2_V_2_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln836" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %indvars_iv_i_i = phi i32 [ %add_ln846, %read_lines_end ], [ %zext_ln850, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]

]]></Node>
<StgValue><ssdm name="indvars_iv_i_i"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %readind_val_0_i_i = phi i32 [ %add_ln856, %read_lines_end ], [ 0, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]

]]></Node>
<StgValue><ssdm name="readind_val_0_i_i"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %i_op_assign_1 = phi i32 [ %init_buf_1, %read_lines_end ], [ %init_buf, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln887 = icmp slt i32 %i_op_assign_1, %zext_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887, label %read_lines_begin, label %.preheader.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_lines_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln846"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
read_lines_begin:1  %tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
read_lines_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln848"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_lines_begin:3  %add_ln856 = add i32 %zext_ln850, %readind_val_0_i_i

]]></Node>
<StgValue><ssdm name="add_ln856"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="32">
<![CDATA[
read_lines_begin:4  %trunc_ln321 = trunc i32 %i_op_assign_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
read_lines_begin:5  br label %2

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="13">
<![CDATA[
.preheader.i.i.preheader:0  %trunc_ln321_1 = trunc i13 %row_ind_2_V_1_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:1  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %index_assign = phi i32 [ %readind_val_0_i_i, %read_lines_begin ], [ %readind_val, %hls_label_33_end ]

]]></Node>
<StgValue><ssdm name="index_assign"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1  %t_V_1 = phi i12 [ 0, %read_lines_begin ], [ %col_V_1, %hls_label_33_end ]

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln850 = icmp eq i32 %index_assign, %indvars_iv_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln850"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %col_V_1 = add i12 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="col_V_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln850, label %read_lines_end, label %hls_label_33_begin

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_33_begin:4  %readind_val = add nsw i32 %index_assign, 1

]]></Node>
<StgValue><ssdm name="readind_val"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
hls_label_33_begin:9  switch i2 %trunc_ln321, label %branch5.i.i [
    i2 0, label %branch3.i.i
    i2 1, label %branch4.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln856"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_33_begin:0  %tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_33_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln852"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_33_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln853"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
hls_label_33_begin:3  %zext_ln544 = zext i12 %t_V_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_33_begin:5  %p_dst_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)

]]></Node>
<StgValue><ssdm name="p_dst_data_V_read"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_33_begin:6  %buf_0_V_addr = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_0_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_33_begin:7  %buf_1_V_addr = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_1_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_33_begin:8  %buf_2_V_addr = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="buf_2_V_addr"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch4.i.i:0  store i8 %p_dst_data_V_read, i8* %buf_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln856"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1  br label %hls_label_33_end

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch3.i.i:0  store i8 %p_dst_data_V_read, i8* %buf_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln856"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1  br label %hls_label_33_end

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="!0"/>
<literal name="trunc_ln321" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch5.i.i:0  store i8 %p_dst_data_V_read, i8* %buf_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln856"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln321" val="!0"/>
<literal name="trunc_ln321" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1  br label %hls_label_33_end

]]></Node>
<StgValue><ssdm name="br_ln856"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_33_end:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_4_i_i)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
hls_label_33_end:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
read_lines_end:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1_i_i)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_lines_end:1  %init_buf_1 = add nsw i32 %i_op_assign_1, 1

]]></Node>
<StgValue><ssdm name="init_buf_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_lines_end:2  %add_ln846 = add i32 %zext_ln850, %indvars_iv_i_i

]]></Node>
<StgValue><ssdm name="add_ln846"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
read_lines_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %t_V = phi i12 [ %col_V, %hls_label_34 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.i:1  %icmp_ln861 = icmp eq i12 %t_V, %p_image_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln861"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i.i:2  %col_V = add i12 %t_V, 1

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:3  br i1 %icmp_ln861, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i, label %hls_label_34

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
hls_label_34:2  %zext_ln544_1 = zext i12 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_34:3  %buf_0_V_addr_1 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:4  %buf_0_V_load = load i8* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_34:5  %buf_1_V_addr_1 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:6  %buf_1_V_load = load i8* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_34:7  %buf_2_V_addr_1 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:8  %buf_2_V_load = load i8* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:0  %add_ln875 = add i13 %zext_ln887_1, 1

]]></Node>
<StgValue><ssdm name="add_ln875"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="12">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:1  %empty_12 = zext i12 %p_image_height_read to i13

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:2  %add_ln875_1 = add i13 %empty_12, 1

]]></Node>
<StgValue><ssdm name="add_ln875_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:3  %add_ln758 = add i13 %empty_12, -1

]]></Node>
<StgValue><ssdm name="add_ln758"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:4  %sext_ln758 = sext i13 %add_ln758 to i14

]]></Node>
<StgValue><ssdm name="sext_ln758"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln861" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i:5  br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_34:0  %tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_34:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln863"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:4  %buf_0_V_load = load i8* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:6  %buf_1_V_load = load i8* %buf_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="12">
<![CDATA[
hls_label_34:8  %buf_2_V_load = load i8* %buf_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
hls_label_34:9  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="12" op_2_bw="8">
<![CDATA[
hls_label_34:10  store i8 %tmp_1, i8* %buf_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_34:11  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_2_i_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
hls_label_34:12  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln861"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:0  %row_ind_1_V_1 = phi i13 [ %row_ind_2_V_2_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %zero_ind_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_1_V_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:1  %row_ind_0_V = phi i13 [ %row_ind_2_V_1_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_1_V_1, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="row_ind_0_V"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:2  %zero_ind_V = phi i13 [ %row_ind_2_V_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_0_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="zero_ind_V"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:3  %t_V_2 = phi i13 [ 1, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_V, %Row_Loop_end ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:4  %zext_ln887_2 = zext i13 %t_V_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln887_2"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:5  %icmp_ln875 = icmp eq i13 %t_V_2, %add_ln875_1

]]></Node>
<StgValue><ssdm name="icmp_ln875"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i:6  br i1 %icmp_ln875, label %.exit, label %Row_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Row_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln875"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Row_Loop_begin:1  %tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Row_Loop_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2160, i32 2160, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln877"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:3  %icmp_ln887_1 = icmp ult i13 %t_V_2, %empty_12

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:4  %icmp_ln895 = icmp sgt i14 %zext_ln887_2, %sext_ln758

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:5  %ret_V = sub i14 %zext_ln887_2, %sext_ln758

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:6  %ret_V_1 = sub i14 2, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="14">
<![CDATA[
Row_Loop_begin:7  %trunc_ln1354 = trunc i14 %ret_V_1 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1354"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="14">
<![CDATA[
Row_Loop_begin:8  %trunc_ln544 = trunc i14 %ret_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
Row_Loop_begin:9  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %ret_V_1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:10  %and_ln758 = and i1 %icmp_ln895, %tmp

]]></Node>
<StgValue><ssdm name="and_ln758"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_begin:11  %icmp_ln895_1 = icmp slt i13 %trunc_ln1354, 1

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:12  %and_ln758_1 = and i1 %icmp_ln895, %icmp_ln895_1

]]></Node>
<StgValue><ssdm name="and_ln758_1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
Row_Loop_begin:13  %icmp_ln895_2 = icmp sgt i14 %ret_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Row_Loop_begin:14  %and_ln758_2 = and i1 %icmp_ln895, %icmp_ln895_2

]]></Node>
<StgValue><ssdm name="and_ln758_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="13">
<![CDATA[
Row_Loop_begin:15  %trunc_ln321_2 = trunc i13 %row_ind_1_V_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="13">
<![CDATA[
Row_Loop_begin:16  %trunc_ln321_3 = trunc i13 %zero_ind_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="13">
<![CDATA[
Row_Loop_begin:17  %trunc_ln321_4 = trunc i13 %row_ind_0_V to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_4"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_begin:18  br label %.preheader586.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln875" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln507"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:0  %src_buf_1_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_1, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_1_1_0_i_i"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:1  %src_buf_1_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_1, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_1_0_0_i_i"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:2  %src_buf_0_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_0_1_0_i_i"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:3  %src_buf_0_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_0_0_0_i_i"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:4  %src_buf_2_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_2, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_2_0_0_i_i"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:5  %src_buf_2_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_2, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="src_buf_2_1_0_i_i"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader586.i.i.i:6  %t_V_3 = phi i13 [ 0, %Row_Loop_begin ], [ %col_V_2, %Col_Loop_end ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader586.i.i.i:7  %icmp_ln630 = icmp eq i13 %t_V_3, %add_ln875

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader586.i.i.i:8  %col_V_2 = add i13 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="col_V_2"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader586.i.i.i:9  br i1 %icmp_ln630, label %Row_Loop_end, label %Col_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln630"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Col_Loop_begin:1  %tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
Col_Loop_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln632"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Loop_begin:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln633"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
Col_Loop_begin:4  %icmp_ln887_2 = icmp ult i13 %t_V_3, %zext_ln887_1

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Loop_begin:5  %and_ln636 = and i1 %icmp_ln887_1, %icmp_ln887_2

]]></Node>
<StgValue><ssdm name="and_ln636"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_Loop_begin:6  br i1 %and_ln636, label %3, label %._crit_edge.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="13">
<![CDATA[
:0  %zext_ln544_2 = zext i13 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_2"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %p_dst_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)

]]></Node>
<StgValue><ssdm name="p_dst_data_V_read_1"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %buf_0_V_addr_2 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %buf_1_V_addr_2 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_2_V_addr_2 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_2

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:5  switch i2 %trunc_ln321_2, label %branch8.i.i [
    i2 0, label %branch6.i.i
    i2 1, label %branch7.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln637"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch7.i.i:0  store i8 %p_dst_data_V_read_1, i8* %buf_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln637"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch6.i.i:0  store i8 %p_dst_data_V_read_1, i8* %buf_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln637"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
branch8.i.i:0  store i8 %p_dst_data_V_read_1, i8* %buf_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln637"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln636" val="1"/>
<literal name="trunc_ln321_2" val="!0"/>
<literal name="trunc_ln321_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="13">
<![CDATA[
._crit_edge.i.i.i_ifconv:0  %zext_ln544_3 = zext i13 %t_V_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_3"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.i_ifconv:3  %buf_0_V_addr_3 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="buf_0_V_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:4  %buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.i_ifconv:5  %buf_1_V_addr_3 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="buf_1_V_addr_3"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:6  %buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.i_ifconv:7  %buf_2_V_addr_3 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_3

]]></Node>
<StgValue><ssdm name="buf_2_V_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:8  %buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i.i.i_ifconv:38  %icmp_ln891 = icmp eq i13 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="188" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:1  %tmp_2 = call i13 @_ssdm_op_Mux.ap_auto.3i13.i2(i13 %zero_ind_V, i13 %row_ind_0_V, i13 %row_ind_1_V_1, i2 %trunc_ln544)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="13">
<![CDATA[
._crit_edge.i.i.i_ifconv:2  %trunc_ln321_5 = trunc i13 %tmp_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_5"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:4  %buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_0_V_load_1"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:6  %buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_1_V_load_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:8  %buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="buf_2_V_load_1"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:9  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:10  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_3)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:11  %buf_cop_0_V = select i1 %and_ln758, i8 %tmp_3, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="buf_cop_0_V"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758_1" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:12  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758_1" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:13  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_4)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:14  %buf_cop_1_V = select i1 %and_ln758_1, i8 %tmp_5, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="buf_cop_1_V"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758_2" val="1"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:15  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="and_ln758_2" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.i.i.i_ifconv:16  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_2)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
<literal name="icmp_ln887_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:17  %buf_cop_2_V = select i1 %and_ln758_2, i8 %tmp_7, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="buf_cop_2_V"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:18  %select_ln769 = select i1 %icmp_ln887_2, i8 %buf_cop_0_V, i8 %src_buf_0_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln769"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:19  %select_ln769_1 = select i1 %icmp_ln887_2, i8 %buf_cop_1_V, i8 %src_buf_1_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln769_1"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:20  %select_ln769_2 = select i1 %icmp_ln887_2, i8 %buf_cop_2_V, i8 %src_buf_2_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln769_2"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:21  %icmp_ln895_3 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_1_0_0_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:22  %icmp_ln895_4 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_1

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:23  %icmp_ln895_5 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_0_0_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:24  %icmp_ln895_6 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_1_0_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_6"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:25  %icmp_ln895_7 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769

]]></Node>
<StgValue><ssdm name="icmp_ln895_7"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:26  %icmp_ln895_8 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_0_0_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_8"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:27  %icmp_ln895_9 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_1_0_i_i

]]></Node>
<StgValue><ssdm name="icmp_ln895_9"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:28  %icmp_ln895_10 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_2

]]></Node>
<StgValue><ssdm name="icmp_ln895_10"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i.i_ifconv:29  %icmp_ln883 = icmp ne i8 %src_buf_1_1_0_i_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln883"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:33  %and_ln883_3 = and i1 %icmp_ln895_7, %icmp_ln895_8

]]></Node>
<StgValue><ssdm name="and_ln883_3"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:34  %and_ln883_4 = and i1 %icmp_ln895_10, %icmp_ln883

]]></Node>
<StgValue><ssdm name="and_ln883_4"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:35  %and_ln883_5 = and i1 %and_ln883_4, %icmp_ln895_9

]]></Node>
<StgValue><ssdm name="and_ln883_5"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:36  %and_ln883_6 = and i1 %and_ln883_5, %and_ln883_3

]]></Node>
<StgValue><ssdm name="and_ln883_6"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:0  %select_ln791 = select i1 %icmp_ln891, i8 %select_ln769, i8 %src_buf_0_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln791"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:1  %select_ln791_1 = select i1 %icmp_ln891, i8 %select_ln769_1, i8 %src_buf_1_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln791_1"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
Col_Loop_end:2  %select_ln791_2 = select i1 %icmp_ln891, i8 %select_ln769_2, i8 %src_buf_2_1_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln791_2"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Col_Loop_end:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str18, i32 %tmp_6_i_i)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
Col_Loop_end:4  br label %.preheader586.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="223" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:30  %and_ln883 = and i1 %icmp_ln895_3, %icmp_ln895_4

]]></Node>
<StgValue><ssdm name="and_ln883"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:31  %and_ln883_1 = and i1 %icmp_ln895_5, %icmp_ln895_6

]]></Node>
<StgValue><ssdm name="and_ln883_1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:32  %and_ln883_2 = and i1 %and_ln883_1, %and_ln883

]]></Node>
<StgValue><ssdm name="and_ln883_2"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i.i_ifconv:37  %and_ln883_7 = and i1 %and_ln883_6, %and_ln883_2

]]></Node>
<StgValue><ssdm name="and_ln883_7"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.i_ifconv:39  br i1 %icmp_ln891, label %Col_Loop_end, label %5

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %p_dst_mat_data_V, i1 %and_ln883_7)

]]></Node>
<StgValue><ssdm name="write_ln695"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %Col_Loop_end

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Row_Loop_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_5_i_i)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
Row_Loop_end:1  %row_V = add i13 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="row_V"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
Row_Loop_end:2  br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln875"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
