#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 26 14:58:40 2023
# Process ID: 17008
# Current directory: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20548 C:\Users\1hgue\OneDrive\Escritorio\ITCH\8vo Semestre\Sistemas con FPGA y Soc\VeriLog\func_transfer\voltimetro\voltimetro.xpr
# Log file: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/vivado.log
# Journal file: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Feb 26 15:00:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:02:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Feb 26 15:04:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:05:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:09:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370A92E19A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2153.102 ; gain = 1111.820
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:17:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:18:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:19:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:22:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:23:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:24:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:27:35 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:28:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:28:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:32:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:33:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:34:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:37:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:37:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:38:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2963.078 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2963.078 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 3145.109 ; gain = 971.586
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:42:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:42:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:43:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1

launch_runs synth_1 -jobs 16
[Sun Feb 26 15:45:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Feb 26 15:46:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sun Feb 26 15:48:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.runs/impl_1/Top_Level.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370A92E19A
close_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: Top_Level
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3388.008 ; gain = 118.406
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/Top_level.v:15]
INFO: [Synth 8-6157] synthesizing module 'DivisorDeFrecuencia100Hz' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/DivisorDeFrecuencia100Hz.v:14]
WARNING: [Synth 8-5788] Register clk100hz_reg in module DivisorDeFrecuencia100Hz is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/DivisorDeFrecuencia100Hz.v:30]
INFO: [Synth 8-6155] done synthesizing module 'DivisorDeFrecuencia100Hz' (1#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/DivisorDeFrecuencia100Hz.v:14]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_XADC' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/CONTROL_XADC.v:8]
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
	Parameter INIT_40 bound to: 16'b0011000000000011 
	Parameter INIT_41 bound to: 16'b0011111110101111 
	Parameter INIT_42 bound to: 16'b0000111100000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b0000000000000000 
	Parameter INIT_51 bound to: 16'b0000000000000000 
	Parameter INIT_52 bound to: 16'b0000000000000000 
	Parameter INIT_53 bound to: 16'b0000000000000000 
	Parameter INIT_54 bound to: 16'b0000000000000000 
	Parameter INIT_55 bound to: 16'b0000000000000000 
	Parameter INIT_56 bound to: 16'b0000000000000000 
	Parameter INIT_57 bound to: 16'b0000000000000000 
	Parameter INIT_58 bound to: 16'b0000000000000000 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0000000000000000 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81848]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_XADC' (3#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/CONTROL_XADC.v:8]
INFO: [Synth 8-6157] synthesizing module 'ModMapeo' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/ModMapeo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ModMapeo' (4#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/ModMapeo.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_Pantallas7seg' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/MUX_Pantallas7seg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MUX_Pantallas7seg' (5#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/MUX_Pantallas7seg.v:14]
INFO: [Synth 8-6157] synthesizing module 'DecBCDa7Seg' [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/DecBCDa7Seg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DecBCDa7Seg' (6#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/DecBCDa7Seg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level' (7#1) [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/sources_1/new/Top_level.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3420.961 ; gain = 151.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3440.598 ; gain = 170.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3440.598 ; gain = 170.996
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'Instancia_XADC/XADC_inst' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/constrs_1/imports/Cora Z7/Cora-Z7-07S-Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance Instancia_XADC/XADC_inst on site ILOGIC_X0Y60. The location site type (ILOGICE3) and bel type (ILOGICE3_IFF) do not match the cell type (XADC). Instance Instancia_XADC/XADC_inst belongs to a shape with reference instance vp_IBUF_inst. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/constrs_1/imports/Cora Z7/Cora-Z7-07S-Master.xdc:56]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Illegal to place instance Instancia_XADC/XADC_inst on site ILOGIC_X0Y60. The location site type (ILOGICE3) and bel type (ILOGICE3_IFF) do not match the cell type (XADC). Instance Instancia_XADC/XADC_inst belongs to a shape with reference instance vp_IBUF_inst. Shape elements have relative placement respect to each other. The invalid location might results from a constraint on any of the instance in the shape. [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/constrs_1/imports/Cora Z7/Cora-Z7-07S-Master.xdc:57]
Finished Parsing XDC File [C:/Users/1hgue/OneDrive/Escritorio/ITCH/8vo Semestre/Sistemas con FPGA y Soc/VeriLog/func_transfer/voltimetro/voltimetro.srcs/constrs_1/imports/Cora Z7/Cora-Z7-07S-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3561.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3561.242 ; gain = 291.641
20 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3561.242 ; gain = 291.641
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 16:05:04 2023...
