
STM32_SubGHz_LoRa_Messenger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076c8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08007808  08007808  00008808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079f8  080079f8  00009084  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080079f8  080079f8  000089f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a00  08007a00  00009084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a00  08007a00  00008a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a04  08007a04  00008a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000084  20000000  08007a08  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000053c  20000084  08007a8c  00009084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  08007a8c  000095c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d38  00000000  00000000  000090ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000360c  00000000  00000000  0001ede6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001598  00000000  00000000  000223f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001044  00000000  00000000  00023990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e894  00000000  00000000  000249d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ad3  00000000  00000000  00043268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b695d  00000000  00000000  00058d3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f698  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d80  00000000  00000000  0010f6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0011545c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000084 	.word	0x20000084
 800015c:	00000000 	.word	0x00000000
 8000160:	080077f0 	.word	0x080077f0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000088 	.word	0x20000088
 800017c:	080077f0 	.word	0x080077f0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b988 	b.w	8000558 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	468e      	mov	lr, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4617      	mov	r7, r2
 8000274:	d962      	bls.n	800033c <__udivmoddi4+0xdc>
 8000276:	fab2 f682 	clz	r6, r2
 800027a:	b14e      	cbz	r6, 8000290 <__udivmoddi4+0x30>
 800027c:	f1c6 0320 	rsb	r3, r6, #32
 8000280:	fa01 f806 	lsl.w	r8, r1, r6
 8000284:	fa20 f303 	lsr.w	r3, r0, r3
 8000288:	40b7      	lsls	r7, r6
 800028a:	ea43 0808 	orr.w	r8, r3, r8
 800028e:	40b4      	lsls	r4, r6
 8000290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000294:	fa1f fc87 	uxth.w	ip, r7
 8000298:	fbb8 f1fe 	udiv	r1, r8, lr
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fb0e 8811 	mls	r8, lr, r1, r8
 80002a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b4:	f080 80ea 	bcs.w	800048c <__udivmoddi4+0x22c>
 80002b8:	429a      	cmp	r2, r3
 80002ba:	f240 80e7 	bls.w	800048c <__udivmoddi4+0x22c>
 80002be:	3902      	subs	r1, #2
 80002c0:	443b      	add	r3, r7
 80002c2:	1a9a      	subs	r2, r3, r2
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d6:	459c      	cmp	ip, r3
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0x8e>
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	f080 80d6 	bcs.w	8000490 <__udivmoddi4+0x230>
 80002e4:	459c      	cmp	ip, r3
 80002e6:	f240 80d3 	bls.w	8000490 <__udivmoddi4+0x230>
 80002ea:	443b      	add	r3, r7
 80002ec:	3802      	subs	r0, #2
 80002ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f2:	eba3 030c 	sub.w	r3, r3, ip
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11d      	cbz	r5, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40f3      	lsrs	r3, r6
 80002fc:	2200      	movs	r2, #0
 80002fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d905      	bls.n	8000316 <__udivmoddi4+0xb6>
 800030a:	b10d      	cbz	r5, 8000310 <__udivmoddi4+0xb0>
 800030c:	e9c5 0100 	strd	r0, r1, [r5]
 8000310:	2100      	movs	r1, #0
 8000312:	4608      	mov	r0, r1
 8000314:	e7f5      	b.n	8000302 <__udivmoddi4+0xa2>
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d146      	bne.n	80003ac <__udivmoddi4+0x14c>
 800031e:	4573      	cmp	r3, lr
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xc8>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 8105 	bhi.w	8000532 <__udivmoddi4+0x2d2>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb6e 0203 	sbc.w	r2, lr, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4690      	mov	r8, r2
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e5      	beq.n	8000302 <__udivmoddi4+0xa2>
 8000336:	e9c5 4800 	strd	r4, r8, [r5]
 800033a:	e7e2      	b.n	8000302 <__udivmoddi4+0xa2>
 800033c:	2a00      	cmp	r2, #0
 800033e:	f000 8090 	beq.w	8000462 <__udivmoddi4+0x202>
 8000342:	fab2 f682 	clz	r6, r2
 8000346:	2e00      	cmp	r6, #0
 8000348:	f040 80a4 	bne.w	8000494 <__udivmoddi4+0x234>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	0c03      	lsrs	r3, r0, #16
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	b280      	uxth	r0, r0
 8000356:	b2bc      	uxth	r4, r7
 8000358:	2101      	movs	r1, #1
 800035a:	fbb2 fcfe 	udiv	ip, r2, lr
 800035e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000366:	fb04 f20c 	mul.w	r2, r4, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x11e>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x11c>
 8000376:	429a      	cmp	r2, r3
 8000378:	f200 80e0 	bhi.w	800053c <__udivmoddi4+0x2dc>
 800037c:	46c4      	mov	ip, r8
 800037e:	1a9b      	subs	r3, r3, r2
 8000380:	fbb3 f2fe 	udiv	r2, r3, lr
 8000384:	fb0e 3312 	mls	r3, lr, r2, r3
 8000388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800038c:	fb02 f404 	mul.w	r4, r2, r4
 8000390:	429c      	cmp	r4, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x144>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f102 30ff 	add.w	r0, r2, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x142>
 800039c:	429c      	cmp	r4, r3
 800039e:	f200 80ca 	bhi.w	8000536 <__udivmoddi4+0x2d6>
 80003a2:	4602      	mov	r2, r0
 80003a4:	1b1b      	subs	r3, r3, r4
 80003a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003aa:	e7a5      	b.n	80002f8 <__udivmoddi4+0x98>
 80003ac:	f1c1 0620 	rsb	r6, r1, #32
 80003b0:	408b      	lsls	r3, r1
 80003b2:	fa22 f706 	lsr.w	r7, r2, r6
 80003b6:	431f      	orrs	r7, r3
 80003b8:	fa0e f401 	lsl.w	r4, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c8:	4323      	orrs	r3, r4
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	fa1f fc87 	uxth.w	ip, r7
 80003d2:	fbbe f0f9 	udiv	r0, lr, r9
 80003d6:	0c1c      	lsrs	r4, r3, #16
 80003d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1a0>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80003f2:	f080 809c 	bcs.w	800052e <__udivmoddi4+0x2ce>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f240 8099 	bls.w	800052e <__udivmoddi4+0x2ce>
 80003fc:	3802      	subs	r0, #2
 80003fe:	443c      	add	r4, r7
 8000400:	eba4 040e 	sub.w	r4, r4, lr
 8000404:	fa1f fe83 	uxth.w	lr, r3
 8000408:	fbb4 f3f9 	udiv	r3, r4, r9
 800040c:	fb09 4413 	mls	r4, r9, r3, r4
 8000410:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000414:	fb03 fc0c 	mul.w	ip, r3, ip
 8000418:	45a4      	cmp	ip, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x1ce>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000422:	f080 8082 	bcs.w	800052a <__udivmoddi4+0x2ca>
 8000426:	45a4      	cmp	ip, r4
 8000428:	d97f      	bls.n	800052a <__udivmoddi4+0x2ca>
 800042a:	3b02      	subs	r3, #2
 800042c:	443c      	add	r4, r7
 800042e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000432:	eba4 040c 	sub.w	r4, r4, ip
 8000436:	fba0 ec02 	umull	lr, ip, r0, r2
 800043a:	4564      	cmp	r4, ip
 800043c:	4673      	mov	r3, lr
 800043e:	46e1      	mov	r9, ip
 8000440:	d362      	bcc.n	8000508 <__udivmoddi4+0x2a8>
 8000442:	d05f      	beq.n	8000504 <__udivmoddi4+0x2a4>
 8000444:	b15d      	cbz	r5, 800045e <__udivmoddi4+0x1fe>
 8000446:	ebb8 0203 	subs.w	r2, r8, r3
 800044a:	eb64 0409 	sbc.w	r4, r4, r9
 800044e:	fa04 f606 	lsl.w	r6, r4, r6
 8000452:	fa22 f301 	lsr.w	r3, r2, r1
 8000456:	431e      	orrs	r6, r3
 8000458:	40cc      	lsrs	r4, r1
 800045a:	e9c5 6400 	strd	r6, r4, [r5]
 800045e:	2100      	movs	r1, #0
 8000460:	e74f      	b.n	8000302 <__udivmoddi4+0xa2>
 8000462:	fbb1 fcf2 	udiv	ip, r1, r2
 8000466:	0c01      	lsrs	r1, r0, #16
 8000468:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800046c:	b280      	uxth	r0, r0
 800046e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000472:	463b      	mov	r3, r7
 8000474:	4638      	mov	r0, r7
 8000476:	463c      	mov	r4, r7
 8000478:	46b8      	mov	r8, r7
 800047a:	46be      	mov	lr, r7
 800047c:	2620      	movs	r6, #32
 800047e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000482:	eba2 0208 	sub.w	r2, r2, r8
 8000486:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800048a:	e766      	b.n	800035a <__udivmoddi4+0xfa>
 800048c:	4601      	mov	r1, r0
 800048e:	e718      	b.n	80002c2 <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e72c      	b.n	80002ee <__udivmoddi4+0x8e>
 8000494:	f1c6 0220 	rsb	r2, r6, #32
 8000498:	fa2e f302 	lsr.w	r3, lr, r2
 800049c:	40b7      	lsls	r7, r6
 800049e:	40b1      	lsls	r1, r6
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	430a      	orrs	r2, r1
 80004aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ae:	b2bc      	uxth	r4, r7
 80004b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb08 f904 	mul.w	r9, r8, r4
 80004be:	40b0      	lsls	r0, r6
 80004c0:	4589      	cmp	r9, r1
 80004c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c6:	b280      	uxth	r0, r0
 80004c8:	d93e      	bls.n	8000548 <__udivmoddi4+0x2e8>
 80004ca:	1879      	adds	r1, r7, r1
 80004cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d0:	d201      	bcs.n	80004d6 <__udivmoddi4+0x276>
 80004d2:	4589      	cmp	r9, r1
 80004d4:	d81f      	bhi.n	8000516 <__udivmoddi4+0x2b6>
 80004d6:	eba1 0109 	sub.w	r1, r1, r9
 80004da:	fbb1 f9fe 	udiv	r9, r1, lr
 80004de:	fb09 f804 	mul.w	r8, r9, r4
 80004e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e6:	b292      	uxth	r2, r2
 80004e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ec:	4542      	cmp	r2, r8
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2e4>
 80004f0:	18ba      	adds	r2, r7, r2
 80004f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f6:	d2c4      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004f8:	4542      	cmp	r2, r8
 80004fa:	d2c2      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000500:	443a      	add	r2, r7
 8000502:	e7be      	b.n	8000482 <__udivmoddi4+0x222>
 8000504:	45f0      	cmp	r8, lr
 8000506:	d29d      	bcs.n	8000444 <__udivmoddi4+0x1e4>
 8000508:	ebbe 0302 	subs.w	r3, lr, r2
 800050c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000510:	3801      	subs	r0, #1
 8000512:	46e1      	mov	r9, ip
 8000514:	e796      	b.n	8000444 <__udivmoddi4+0x1e4>
 8000516:	eba7 0909 	sub.w	r9, r7, r9
 800051a:	4449      	add	r1, r9
 800051c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000520:	fbb1 f9fe 	udiv	r9, r1, lr
 8000524:	fb09 f804 	mul.w	r8, r9, r4
 8000528:	e7db      	b.n	80004e2 <__udivmoddi4+0x282>
 800052a:	4673      	mov	r3, lr
 800052c:	e77f      	b.n	800042e <__udivmoddi4+0x1ce>
 800052e:	4650      	mov	r0, sl
 8000530:	e766      	b.n	8000400 <__udivmoddi4+0x1a0>
 8000532:	4608      	mov	r0, r1
 8000534:	e6fd      	b.n	8000332 <__udivmoddi4+0xd2>
 8000536:	443b      	add	r3, r7
 8000538:	3a02      	subs	r2, #2
 800053a:	e733      	b.n	80003a4 <__udivmoddi4+0x144>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	443b      	add	r3, r7
 8000542:	e71c      	b.n	800037e <__udivmoddi4+0x11e>
 8000544:	4649      	mov	r1, r9
 8000546:	e79c      	b.n	8000482 <__udivmoddi4+0x222>
 8000548:	eba1 0109 	sub.w	r1, r1, r9
 800054c:	46c4      	mov	ip, r8
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	e7c4      	b.n	80004e2 <__udivmoddi4+0x282>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4013      	ands	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000580:	68fb      	ldr	r3, [r7, #12]
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a0:	2004      	movs	r0, #4
 80005a2:	f7ff ffdb 	bl	800055c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	2001      	movs	r0, #1
 80005a8:	f7ff ffd8 	bl	800055c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2138      	movs	r1, #56	@ 0x38
 80005b0:	4809      	ldr	r0, [pc, #36]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005b2:	f002 fb4d 	bl	8002c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FE_CTRL3_Pin FE_CTRL2_Pin FE_CTRL1_Pin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 80005b6:	2338      	movs	r3, #56	@ 0x38
 80005b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c2:	2303      	movs	r3, #3
 80005c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	4619      	mov	r1, r3
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005cc:	f002 f9e0 	bl	8002990 <HAL_GPIO_Init>

}
 80005d0:	bf00      	nop
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	48000800 	.word	0x48000800

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b0c4      	sub	sp, #272	@ 0x110
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 ff41 	bl	8002468 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f891 	bl	800070c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  HAL_Delay(3000);
 80005ea:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005ee:	f001 ffb1 	bl	8002554 <HAL_Delay>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f2:	f7ff ffcb 	bl	800058c <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 80005f6:	f000 fc2f 	bl	8000e58 <MX_SUBGHZ_Init>
  MX_USART2_UART_Init();
 80005fa:	f000 fcbf 	bl	8000f7c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  BSP_LED_Init(LED_BLUE);	// Connected Master
 80005fe:	2000      	movs	r0, #0
 8000600:	f000 fd98 	bl	8001134 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);	// Connected Slave
 8000604:	2001      	movs	r0, #1
 8000606:	f000 fd95 	bl	8001134 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);	// Disconnected
 800060a:	2002      	movs	r0, #2
 800060c:	f000 fd92 	bl	8001134 <BSP_LED_Init>

  Radio_Init();
 8000610:	f000 fa1c 	bl	8000a4c <Radio_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  snprintf((char*)buffer, MAX_BUFFER_SIZE, "\r\n\r\nSTM32 SubGHz LoRa Messenger\r\n\r\nPlease Enter an ID of maximum 20 characters: ");
 8000614:	4a32      	ldr	r2, [pc, #200]	@ (80006e0 <main+0x104>)
 8000616:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800061a:	4832      	ldr	r0, [pc, #200]	@ (80006e4 <main+0x108>)
 800061c:	f006 fc12 	bl	8006e44 <sniprintf>
  UART_Transmit((char*)buffer);
 8000620:	4830      	ldr	r0, [pc, #192]	@ (80006e4 <main+0x108>)
 8000622:	f000 f8c5 	bl	80007b0 <UART_Transmit>
  while(!messageReady) HAL_UART_Receive_IT(&huart2, input, 1);
 8000626:	e004      	b.n	8000632 <main+0x56>
 8000628:	2201      	movs	r2, #1
 800062a:	492f      	ldr	r1, [pc, #188]	@ (80006e8 <main+0x10c>)
 800062c:	482f      	ldr	r0, [pc, #188]	@ (80006ec <main+0x110>)
 800062e:	f004 fc2f 	bl	8004e90 <HAL_UART_Receive_IT>
 8000632:	4b2f      	ldr	r3, [pc, #188]	@ (80006f0 <main+0x114>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	f083 0301 	eor.w	r3, r3, #1
 800063a:	b2db      	uxtb	r3, r3
 800063c:	2b00      	cmp	r3, #0
 800063e:	d1f3      	bne.n	8000628 <main+0x4c>
  HAL_NVIC_DisableIRQ(USART2_IRQn);
 8000640:	2025      	movs	r0, #37	@ 0x25
 8000642:	f002 f8ce 	bl	80027e2 <HAL_NVIC_DisableIRQ>
  idLen = snprintf(id, 20, "%s", (char*)output);
 8000646:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <main+0x118>)
 8000648:	4a2b      	ldr	r2, [pc, #172]	@ (80006f8 <main+0x11c>)
 800064a:	2114      	movs	r1, #20
 800064c:	482b      	ldr	r0, [pc, #172]	@ (80006fc <main+0x120>)
 800064e:	f006 fbf9 	bl	8006e44 <sniprintf>
 8000652:	4603      	mov	r3, r0
 8000654:	4a2a      	ldr	r2, [pc, #168]	@ (8000700 <main+0x124>)
 8000656:	6013      	str	r3, [r2, #0]
  UART_Transmit(id);
 8000658:	4828      	ldr	r0, [pc, #160]	@ (80006fc <main+0x120>)
 800065a:	f000 f8a9 	bl	80007b0 <UART_Transmit>
  UART_Transmit("\r\n\r\n");
 800065e:	4829      	ldr	r0, [pc, #164]	@ (8000704 <main+0x128>)
 8000660:	f000 f8a6 	bl	80007b0 <UART_Transmit>
  resetTerminal();
 8000664:	f000 f8ba 	bl	80007dc <resetTerminal>

  BSP_LED_On(LED_RED); 							// Disconnected at first
 8000668:	2002      	movs	r0, #2
 800066a:	f000 fd9d 	bl	80011a8 <BSP_LED_On>

  SessionContext sessionContext = {
 800066e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000672:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000676:	4618      	mov	r0, r3
 8000678:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800067c:	461a      	mov	r2, r3
 800067e:	2100      	movs	r1, #0
 8000680:	f006 fc38 	bl	8006ef4 <memset>
 8000684:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000688:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800068c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000690:	605a      	str	r2, [r3, #4]
		  .state = MASTER,						// Start as Master
		  .rxTimeout = 3000,					// ms
		  // get random number from Radio's RNG (from RSSI noise)
		  .txDelay = SUBGRF_GetRandom() >> 22	// (0 to 1023) ms
 8000692:	f000 ffc0 	bl	8001616 <SUBGRF_GetRandom>
 8000696:	4603      	mov	r3, r0
 8000698:	0d9a      	lsrs	r2, r3, #22
  SessionContext sessionContext = {
 800069a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800069e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80006a2:	609a      	str	r2, [r3, #8]
  };
  start_RX_mode(&sessionContext);				// Start by listening
 80006a4:	463b      	mov	r3, r7
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 faae 	bl	8000c08 <start_RX_mode>

  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006ac:	2025      	movs	r0, #37	@ 0x25
 80006ae:	f002 f88a 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  messageReady = false;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <main+0x114>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]

  while(1){
    /* USER CODE END WHILE */

	currentEvent = NULL;
 80006b8:	4b13      	ldr	r3, [pc, #76]	@ (8000708 <main+0x12c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
	while(!currentEvent) HAL_UART_Receive_IT(&huart2, input, 1);
 80006be:	e004      	b.n	80006ca <main+0xee>
 80006c0:	2201      	movs	r2, #1
 80006c2:	4909      	ldr	r1, [pc, #36]	@ (80006e8 <main+0x10c>)
 80006c4:	4809      	ldr	r0, [pc, #36]	@ (80006ec <main+0x110>)
 80006c6:	f004 fbe3 	bl	8004e90 <HAL_UART_Receive_IT>
 80006ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <main+0x12c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d0f6      	beq.n	80006c0 <main+0xe4>
	currentEvent(&sessionContext);
 80006d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <main+0x12c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	463a      	mov	r2, r7
 80006d8:	4610      	mov	r0, r2
 80006da:	4798      	blx	r3
	currentEvent = NULL;
 80006dc:	e7ec      	b.n	80006b8 <main+0xdc>
 80006de:	bf00      	nop
 80006e0:	08007808 	.word	0x08007808
 80006e4:	200000a0 	.word	0x200000a0
 80006e8:	200002a0 	.word	0x200002a0
 80006ec:	200003d0 	.word	0x200003d0
 80006f0:	200002a4 	.word	0x200002a4
 80006f4:	200001a0 	.word	0x200001a0
 80006f8:	0800785c 	.word	0x0800785c
 80006fc:	20000004 	.word	0x20000004
 8000700:	20000018 	.word	0x20000018
 8000704:	08007860 	.word	0x08007860
 8000708:	200003a8 	.word	0x200003a8

0800070c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b09a      	sub	sp, #104	@ 0x68
 8000710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000712:	f107 0320 	add.w	r3, r7, #32
 8000716:	2248      	movs	r2, #72	@ 0x48
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f006 fbea 	bl	8006ef4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]
 800072e:	615a      	str	r2, [r3, #20]
 8000730:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000732:	4b1e      	ldr	r3, [pc, #120]	@ (80007ac <SystemClock_Config+0xa0>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800073a:	4a1c      	ldr	r2, [pc, #112]	@ (80007ac <SystemClock_Config+0xa0>)
 800073c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000740:	6013      	str	r3, [r2, #0]
 8000742:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <SystemClock_Config+0xa0>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800074e:	2320      	movs	r3, #32
 8000750:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000752:	2301      	movs	r3, #1
 8000754:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000756:	2300      	movs	r3, #0
 8000758:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800075a:	23b0      	movs	r3, #176	@ 0xb0
 800075c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800075e:	2300      	movs	r3, #0
 8000760:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000762:	f107 0320 	add.w	r3, r7, #32
 8000766:	4618      	mov	r0, r3
 8000768:	f002 fd74 	bl	8003254 <HAL_RCC_OscConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000772:	f000 fb0d 	bl	8000d90 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8000776:	234f      	movs	r3, #79	@ 0x4f
 8000778:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800077a:	2300      	movs	r3, #0
 800077c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 800078a:	2300      	movs	r3, #0
 800078c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	2102      	movs	r1, #2
 8000792:	4618      	mov	r0, r3
 8000794:	f003 f8e0 	bl	8003958 <HAL_RCC_ClockConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800079e:	f000 faf7 	bl	8000d90 <Error_Handler>
  }
}
 80007a2:	bf00      	nop
 80007a4:	3768      	adds	r7, #104	@ 0x68
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	58000400 	.word	0x58000400

080007b0 <UART_Transmit>:
 *  APB clocks = AHB = SYSCLK;
 *  flash latency 2.
 *  This is a low-power, simple config suitable for the WL.
 */

void UART_Transmit(const char* string){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)string, strlen(string), HAL_MAX_DELAY);
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f7ff fce1 	bl	8000180 <strlen>
 80007be:	4603      	mov	r3, r0
 80007c0:	b29a      	uxth	r2, r3
 80007c2:	f04f 33ff 	mov.w	r3, #4294967295
 80007c6:	6879      	ldr	r1, [r7, #4]
 80007c8:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <UART_Transmit+0x28>)
 80007ca:	f004 fada 	bl	8004d82 <HAL_UART_Transmit>
}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	200003d0 	.word	0x200003d0

080007dc <resetTerminal>:

void resetTerminal(){
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
	count = (uint16_t)snprintf((char*)buffer, MAX_BUFFER_SIZE, "%s: ", id);
 80007e0:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <resetTerminal+0x24>)
 80007e2:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <resetTerminal+0x28>)
 80007e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e8:	4807      	ldr	r0, [pc, #28]	@ (8000808 <resetTerminal+0x2c>)
 80007ea:	f006 fb2b 	bl	8006e44 <sniprintf>
 80007ee:	4603      	mov	r3, r0
 80007f0:	b29a      	uxth	r2, r3
 80007f2:	4b06      	ldr	r3, [pc, #24]	@ (800080c <resetTerminal+0x30>)
 80007f4:	801a      	strh	r2, [r3, #0]
	UART_Transmit((char*)buffer);
 80007f6:	4804      	ldr	r0, [pc, #16]	@ (8000808 <resetTerminal+0x2c>)
 80007f8:	f7ff ffda 	bl	80007b0 <UART_Transmit>
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000004 	.word	0x20000004
 8000804:	08007868 	.word	0x08007868
 8000808:	200000a0 	.word	0x200000a0
 800080c:	200002a2 	.word	0x200002a2

08000810 <interruptTerminal>:

void interruptTerminal(const char* interruption){
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	for(uint16_t x = 0; x < count; x++) UART_Transmit("\b \b");
 8000818:	2300      	movs	r3, #0
 800081a:	81fb      	strh	r3, [r7, #14]
 800081c:	e005      	b.n	800082a <interruptTerminal+0x1a>
 800081e:	4810      	ldr	r0, [pc, #64]	@ (8000860 <interruptTerminal+0x50>)
 8000820:	f7ff ffc6 	bl	80007b0 <UART_Transmit>
 8000824:	89fb      	ldrh	r3, [r7, #14]
 8000826:	3301      	adds	r3, #1
 8000828:	81fb      	strh	r3, [r7, #14]
 800082a:	4b0e      	ldr	r3, [pc, #56]	@ (8000864 <interruptTerminal+0x54>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	89fa      	ldrh	r2, [r7, #14]
 8000830:	429a      	cmp	r2, r3
 8000832:	d3f4      	bcc.n	800081e <interruptTerminal+0xe>
	UART_Transmit("\r\n");
 8000834:	480c      	ldr	r0, [pc, #48]	@ (8000868 <interruptTerminal+0x58>)
 8000836:	f7ff ffbb 	bl	80007b0 <UART_Transmit>
	UART_Transmit(interruption);
 800083a:	6878      	ldr	r0, [r7, #4]
 800083c:	f7ff ffb8 	bl	80007b0 <UART_Transmit>
	UART_Transmit("\r\n\r\n");
 8000840:	480a      	ldr	r0, [pc, #40]	@ (800086c <interruptTerminal+0x5c>)
 8000842:	f7ff ffb5 	bl	80007b0 <UART_Transmit>
	HAL_UART_Transmit(&huart2, buffer, count, HAL_MAX_DELAY);
 8000846:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <interruptTerminal+0x54>)
 8000848:	881a      	ldrh	r2, [r3, #0]
 800084a:	f04f 33ff 	mov.w	r3, #4294967295
 800084e:	4908      	ldr	r1, [pc, #32]	@ (8000870 <interruptTerminal+0x60>)
 8000850:	4808      	ldr	r0, [pc, #32]	@ (8000874 <interruptTerminal+0x64>)
 8000852:	f004 fa96 	bl	8004d82 <HAL_UART_Transmit>
}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	08007870 	.word	0x08007870
 8000864:	200002a2 	.word	0x200002a2
 8000868:	08007874 	.word	0x08007874
 800086c:	08007860 	.word	0x08007860
 8000870:	200000a0 	.word	0x200000a0
 8000874:	200003d0 	.word	0x200003d0

08000878 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
	switch(input[0]){
 8000880:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <HAL_UART_RxCpltCallback+0xa0>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b0d      	cmp	r3, #13
 8000886:	d005      	beq.n	8000894 <HAL_UART_RxCpltCallback+0x1c>
 8000888:	2b0d      	cmp	r3, #13
 800088a:	dc29      	bgt.n	80008e0 <HAL_UART_RxCpltCallback+0x68>
 800088c:	2b08      	cmp	r3, #8
 800088e:	d015      	beq.n	80008bc <HAL_UART_RxCpltCallback+0x44>
 8000890:	2b0a      	cmp	r3, #10
 8000892:	d125      	bne.n	80008e0 <HAL_UART_RxCpltCallback+0x68>
		case 0xd:	// carriage return
		case 0xa:	// line feed
			UART_Transmit("\r\n");
 8000894:	4821      	ldr	r0, [pc, #132]	@ (800091c <HAL_UART_RxCpltCallback+0xa4>)
 8000896:	f7ff ff8b 	bl	80007b0 <UART_Transmit>
			sprintf((char*)output, "%s", (char*)buffer);
 800089a:	4a21      	ldr	r2, [pc, #132]	@ (8000920 <HAL_UART_RxCpltCallback+0xa8>)
 800089c:	4921      	ldr	r1, [pc, #132]	@ (8000924 <HAL_UART_RxCpltCallback+0xac>)
 800089e:	4822      	ldr	r0, [pc, #136]	@ (8000928 <HAL_UART_RxCpltCallback+0xb0>)
 80008a0:	f006 fb06 	bl	8006eb0 <siprintf>
			output[count] = '\0';
 80008a4:	4b21      	ldr	r3, [pc, #132]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008a6:	881b      	ldrh	r3, [r3, #0]
 80008a8:	461a      	mov	r2, r3
 80008aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000928 <HAL_UART_RxCpltCallback+0xb0>)
 80008ac:	2100      	movs	r1, #0
 80008ae:	5499      	strb	r1, [r3, r2]
			messageReady = true;
 80008b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <HAL_UART_RxCpltCallback+0xb8>)
 80008b2:	2201      	movs	r2, #1
 80008b4:	701a      	strb	r2, [r3, #0]
			resetTerminal();
 80008b6:	f7ff ff91 	bl	80007dc <resetTerminal>
			break;
 80008ba:	e029      	b.n	8000910 <HAL_UART_RxCpltCallback+0x98>

		case 0x8:	// backspace
			if(count > (idLen + 2)){
 80008bc:	4b1b      	ldr	r3, [pc, #108]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008be:	881b      	ldrh	r3, [r3, #0]
 80008c0:	461a      	mov	r2, r3
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <HAL_UART_RxCpltCallback+0xbc>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	3302      	adds	r3, #2
 80008c8:	429a      	cmp	r2, r3
 80008ca:	dd20      	ble.n	800090e <HAL_UART_RxCpltCallback+0x96>
				count--;
 80008cc:	4b17      	ldr	r3, [pc, #92]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	3b01      	subs	r3, #1
 80008d2:	b29a      	uxth	r2, r3
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008d6:	801a      	strh	r2, [r3, #0]
				UART_Transmit("\b \b");
 80008d8:	4817      	ldr	r0, [pc, #92]	@ (8000938 <HAL_UART_RxCpltCallback+0xc0>)
 80008da:	f7ff ff69 	bl	80007b0 <UART_Transmit>
			}
			break;
 80008de:	e016      	b.n	800090e <HAL_UART_RxCpltCallback+0x96>

		default:
			if(count < MAX_BUFFER_SIZE){
 80008e0:	4b12      	ldr	r3, [pc, #72]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008e2:	881b      	ldrh	r3, [r3, #0]
 80008e4:	2bff      	cmp	r3, #255	@ 0xff
 80008e6:	d813      	bhi.n	8000910 <HAL_UART_RxCpltCallback+0x98>
				buffer[count++] = input[0];
 80008e8:	4b10      	ldr	r3, [pc, #64]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	1c5a      	adds	r2, r3, #1
 80008ee:	b291      	uxth	r1, r2
 80008f0:	4a0e      	ldr	r2, [pc, #56]	@ (800092c <HAL_UART_RxCpltCallback+0xb4>)
 80008f2:	8011      	strh	r1, [r2, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b08      	ldr	r3, [pc, #32]	@ (8000918 <HAL_UART_RxCpltCallback+0xa0>)
 80008f8:	7819      	ldrb	r1, [r3, #0]
 80008fa:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <HAL_UART_RxCpltCallback+0xa8>)
 80008fc:	5499      	strb	r1, [r3, r2]
				HAL_UART_Transmit(huart, input, 1, HAL_MAX_DELAY);
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	2201      	movs	r2, #1
 8000904:	4904      	ldr	r1, [pc, #16]	@ (8000918 <HAL_UART_RxCpltCallback+0xa0>)
 8000906:	6878      	ldr	r0, [r7, #4]
 8000908:	f004 fa3b 	bl	8004d82 <HAL_UART_Transmit>
			}
	}
}
 800090c:	e000      	b.n	8000910 <HAL_UART_RxCpltCallback+0x98>
			break;
 800090e:	bf00      	nop
}
 8000910:	bf00      	nop
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200002a0 	.word	0x200002a0
 800091c:	08007874 	.word	0x08007874
 8000920:	200000a0 	.word	0x200000a0
 8000924:	0800785c 	.word	0x0800785c
 8000928:	200001a0 	.word	0x200001a0
 800092c:	200002a2 	.word	0x200002a2
 8000930:	200002a4 	.word	0x200002a4
 8000934:	20000018 	.word	0x20000018
 8000938:	08007870 	.word	0x08007870

0800093c <Radio_DIO_IRq_Callback_Handler>:

void Radio_DIO_IRq_Callback_Handler(const RadioIrqMasks_t radioIRq){
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	80fb      	strh	r3, [r7, #6]
	switch(radioIRq){
 8000946:	88fb      	ldrh	r3, [r7, #6]
 8000948:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800094c:	d026      	beq.n	800099c <Radio_DIO_IRq_Callback_Handler+0x60>
 800094e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000952:	dc5c      	bgt.n	8000a0e <Radio_DIO_IRq_Callback_Handler+0xd2>
 8000954:	2b40      	cmp	r3, #64	@ 0x40
 8000956:	d04c      	beq.n	80009f2 <Radio_DIO_IRq_Callback_Handler+0xb6>
 8000958:	2b40      	cmp	r3, #64	@ 0x40
 800095a:	dc58      	bgt.n	8000a0e <Radio_DIO_IRq_Callback_Handler+0xd2>
 800095c:	2b01      	cmp	r3, #1
 800095e:	d002      	beq.n	8000966 <Radio_DIO_IRq_Callback_Handler+0x2a>
 8000960:	2b02      	cmp	r3, #2
 8000962:	d004      	beq.n	800096e <Radio_DIO_IRq_Callback_Handler+0x32>
			interruptTerminal("RX CRC ERROR");
			sprintf((char*)output, "\\\\\\");	// message to repeat last message
			output[4] = '\0';
			messageReady = true;
			break;
		default: break;
 8000964:	e053      	b.n	8000a0e <Radio_DIO_IRq_Callback_Handler+0xd2>
			currentEvent = start_RX_mode;
 8000966:	4b2c      	ldr	r3, [pc, #176]	@ (8000a18 <Radio_DIO_IRq_Callback_Handler+0xdc>)
 8000968:	4a2c      	ldr	r2, [pc, #176]	@ (8000a1c <Radio_DIO_IRq_Callback_Handler+0xe0>)
 800096a:	601a      	str	r2, [r3, #0]
			break;
 800096c:	e050      	b.n	8000a10 <Radio_DIO_IRq_Callback_Handler+0xd4>
			if(!connected){
 800096e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a20 <Radio_DIO_IRq_Callback_Handler+0xe4>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	f083 0301 	eor.w	r3, r3, #1
 8000976:	b2db      	uxtb	r3, r3
 8000978:	2b00      	cmp	r3, #0
 800097a:	d00b      	beq.n	8000994 <Radio_DIO_IRq_Callback_Handler+0x58>
				connected = true;
 800097c:	4b28      	ldr	r3, [pc, #160]	@ (8000a20 <Radio_DIO_IRq_Callback_Handler+0xe4>)
 800097e:	2201      	movs	r2, #1
 8000980:	701a      	strb	r2, [r3, #0]
				retries = 0;
 8000982:	4b28      	ldr	r3, [pc, #160]	@ (8000a24 <Radio_DIO_IRq_Callback_Handler+0xe8>)
 8000984:	2200      	movs	r2, #0
 8000986:	801a      	strh	r2, [r3, #0]
				BSP_LED_Off(LED_RED);
 8000988:	2002      	movs	r0, #2
 800098a:	f000 fc27 	bl	80011dc <BSP_LED_Off>
				interruptTerminal("Connected");
 800098e:	4826      	ldr	r0, [pc, #152]	@ (8000a28 <Radio_DIO_IRq_Callback_Handler+0xec>)
 8000990:	f7ff ff3e 	bl	8000810 <interruptTerminal>
			currentEvent = RX_done_event;
 8000994:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <Radio_DIO_IRq_Callback_Handler+0xdc>)
 8000996:	4a25      	ldr	r2, [pc, #148]	@ (8000a2c <Radio_DIO_IRq_Callback_Handler+0xf0>)
 8000998:	601a      	str	r2, [r3, #0]
			break;
 800099a:	e039      	b.n	8000a10 <Radio_DIO_IRq_Callback_Handler+0xd4>
			switch(SUBGRF_GetOperatingMode()){
 800099c:	f000 fdac 	bl	80014f8 <SUBGRF_GetOperatingMode>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	d002      	beq.n	80009ac <Radio_DIO_IRq_Callback_Handler+0x70>
 80009a6:	2b05      	cmp	r3, #5
 80009a8:	d004      	beq.n	80009b4 <Radio_DIO_IRq_Callback_Handler+0x78>
				default:break;
 80009aa:	e01e      	b.n	80009ea <Radio_DIO_IRq_Callback_Handler+0xae>
					interruptTerminal("TX TIMEOUT");
 80009ac:	4820      	ldr	r0, [pc, #128]	@ (8000a30 <Radio_DIO_IRq_Callback_Handler+0xf4>)
 80009ae:	f7ff ff2f 	bl	8000810 <interruptTerminal>
					break;
 80009b2:	e01a      	b.n	80009ea <Radio_DIO_IRq_Callback_Handler+0xae>
					if(connected) if(++retries > RETRY_LIMIT){
 80009b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <Radio_DIO_IRq_Callback_Handler+0xe4>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d015      	beq.n	80009e8 <Radio_DIO_IRq_Callback_Handler+0xac>
 80009bc:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <Radio_DIO_IRq_Callback_Handler+0xe8>)
 80009be:	881b      	ldrh	r3, [r3, #0]
 80009c0:	3301      	adds	r3, #1
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	4b17      	ldr	r3, [pc, #92]	@ (8000a24 <Radio_DIO_IRq_Callback_Handler+0xe8>)
 80009c6:	801a      	strh	r2, [r3, #0]
 80009c8:	4b16      	ldr	r3, [pc, #88]	@ (8000a24 <Radio_DIO_IRq_Callback_Handler+0xe8>)
 80009ca:	881b      	ldrh	r3, [r3, #0]
 80009cc:	2b0a      	cmp	r3, #10
 80009ce:	d90b      	bls.n	80009e8 <Radio_DIO_IRq_Callback_Handler+0xac>
						connected = false;
 80009d0:	4b13      	ldr	r3, [pc, #76]	@ (8000a20 <Radio_DIO_IRq_Callback_Handler+0xe4>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]
						BSP_LED_On(LED_RED);
 80009d6:	2002      	movs	r0, #2
 80009d8:	f000 fbe6 	bl	80011a8 <BSP_LED_On>
						BSP_LED_Off(LED_BLUE|LED_GREEN);
 80009dc:	2001      	movs	r0, #1
 80009de:	f000 fbfd 	bl	80011dc <BSP_LED_Off>
						interruptTerminal("\r\nDisconnected\r\n");
 80009e2:	4814      	ldr	r0, [pc, #80]	@ (8000a34 <Radio_DIO_IRq_Callback_Handler+0xf8>)
 80009e4:	f7ff ff14 	bl	8000810 <interruptTerminal>
					break;
 80009e8:	bf00      	nop
			currentEvent = timeout_error_event;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <Radio_DIO_IRq_Callback_Handler+0xdc>)
 80009ec:	4a12      	ldr	r2, [pc, #72]	@ (8000a38 <Radio_DIO_IRq_Callback_Handler+0xfc>)
 80009ee:	601a      	str	r2, [r3, #0]
			break;
 80009f0:	e00e      	b.n	8000a10 <Radio_DIO_IRq_Callback_Handler+0xd4>
			interruptTerminal("RX CRC ERROR");
 80009f2:	4812      	ldr	r0, [pc, #72]	@ (8000a3c <Radio_DIO_IRq_Callback_Handler+0x100>)
 80009f4:	f7ff ff0c 	bl	8000810 <interruptTerminal>
			sprintf((char*)output, "\\\\\\");	// message to repeat last message
 80009f8:	4911      	ldr	r1, [pc, #68]	@ (8000a40 <Radio_DIO_IRq_Callback_Handler+0x104>)
 80009fa:	4812      	ldr	r0, [pc, #72]	@ (8000a44 <Radio_DIO_IRq_Callback_Handler+0x108>)
 80009fc:	f006 fa58 	bl	8006eb0 <siprintf>
			output[4] = '\0';
 8000a00:	4b10      	ldr	r3, [pc, #64]	@ (8000a44 <Radio_DIO_IRq_Callback_Handler+0x108>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	711a      	strb	r2, [r3, #4]
			messageReady = true;
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <Radio_DIO_IRq_Callback_Handler+0x10c>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
			break;
 8000a0c:	e000      	b.n	8000a10 <Radio_DIO_IRq_Callback_Handler+0xd4>
		default: break;
 8000a0e:	bf00      	nop
	}
}
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	200003a8 	.word	0x200003a8
 8000a1c:	08000c09 	.word	0x08000c09
 8000a20:	200002a5 	.word	0x200002a5
 8000a24:	20000000 	.word	0x20000000
 8000a28:	08007878 	.word	0x08007878
 8000a2c:	08000c7d 	.word	0x08000c7d
 8000a30:	08007884 	.word	0x08007884
 8000a34:	08007890 	.word	0x08007890
 8000a38:	08000c55 	.word	0x08000c55
 8000a3c:	080078a4 	.word	0x080078a4
 8000a40:	080078b4 	.word	0x080078b4
 8000a44:	200001a0 	.word	0x200001a0
 8000a48:	200002a4 	.word	0x200002a4

08000a4c <Radio_Init>:

/** Initialize the Sub-GHz radio and dependent hardware.
  */
void Radio_Init(){
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af00      	add	r7, sp, #0
	// Initialize the hardware (SPI bus, TCXO control, RF switch) or the SUBGHZ (SX126x) and registers the IRQ callback.
	SUBGRF_Init(Radio_DIO_IRq_Callback_Handler);
 8000a52:	4830      	ldr	r0, [pc, #192]	@ (8000b14 <Radio_Init+0xc8>)
 8000a54:	f000 fd08 	bl	8001468 <SUBGRF_Init>

	// Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
	// "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS." (6.1 in RM0453)
	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 8000a58:	f640 1016 	movw	r0, #2326	@ 0x916
 8000a5c:	f001 fb06 	bl	800206c <SUBGRF_ReadRegister>
 8000a60:	4603      	mov	r3, r0
 8000a62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	4619      	mov	r1, r3
 8000a6a:	f640 1016 	movw	r0, #2326	@ 0x916
 8000a6e:	f001 fae9 	bl	8002044 <SUBGRF_WriteRegister>
	SUBGRF_SetRegulatorMode(); // use DCDC if configured in radio_conf.h
 8000a72:	f000 fe82 	bl	800177a <SUBGRF_SetRegulatorMode>

	// Use the whole 256-byte buffer for both TX and RX (starting at 0)
	SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 8000a76:	2100      	movs	r1, #0
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f001 fa4d 	bl	8001f18 <SUBGRF_SetBufferBaseAddress>

	SUBGRF_SetRfFrequency(RF_FREQ);
 8000a7e:	4826      	ldr	r0, [pc, #152]	@ (8000b18 <Radio_Init+0xcc>)
 8000a80:	f000 ffa6 	bl	80019d0 <SUBGRF_SetRfFrequency>
	SUBGRF_SetRfTxPower(TX_POWER);
 8000a84:	200e      	movs	r0, #14
 8000a86:	f001 fbf9 	bl	800227c <SUBGRF_SetRfTxPower>
	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 8000a8a:	2000      	movs	r0, #0
 8000a8c:	f000 fe66 	bl	800175c <SUBGRF_SetStopRxTimerOnPreambleDetect>

	SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 8000a90:	2001      	movs	r0, #1
 8000a92:	f000 ffe3 	bl	8001a5c <SUBGRF_SetPacketType>

	// Sets LoRa private syncword (not the public 0x34). Ensures you only talk to your nodes (not public network).
	SUBGRF_WriteRegister(REG_LR_SYNCWORD, (LORA_MAC_PRIVATE_SYNCWORD >> 8) & 0xFF);
 8000a96:	2114      	movs	r1, #20
 8000a98:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8000a9c:	f001 fad2 	bl	8002044 <SUBGRF_WriteRegister>
	SUBGRF_WriteRegister(REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF);
 8000aa0:	2124      	movs	r1, #36	@ 0x24
 8000aa2:	f240 7041 	movw	r0, #1857	@ 0x741
 8000aa6:	f001 facd 	bl	8002044 <SUBGRF_WriteRegister>

	// Applies SF/BW/CR. Low data rate optimize off (OK for SF7/BW125).
	ModulationParams_t modulationParams;
	modulationParams.PacketType = PACKET_TYPE_LORA;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	713b      	strb	r3, [r7, #4]
	modulationParams.Params.LoRa.Bandwidth = LORA_BANDWIDTH;
 8000aae:	2304      	movs	r3, #4
 8000ab0:	777b      	strb	r3, [r7, #29]
	modulationParams.Params.LoRa.CodingRate = LORA_CODING_RATE;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	77bb      	strb	r3, [r7, #30]
	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	77fb      	strb	r3, [r7, #31]
	modulationParams.Params.LoRa.SpreadingFactor = LORA_SPREADING_FACTOR;
 8000aba:	2307      	movs	r3, #7
 8000abc:	773b      	strb	r3, [r7, #28]
	SUBGRF_SetModulationParams(&modulationParams);
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f001 f8bf 	bl	8001c44 <SUBGRF_SetModulationParams>

	// CRC on, variable length, normal IQ, long RX FIFO length.
	packetParams.PacketType = PACKET_TYPE_LORA;
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <Radio_Init+0xd0>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	701a      	strb	r2, [r3, #0]
	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 8000acc:	4b13      	ldr	r3, [pc, #76]	@ (8000b1c <Radio_Init+0xd0>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	749a      	strb	r2, [r3, #18]
	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 8000ad2:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <Radio_Init+0xd0>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	741a      	strb	r2, [r3, #16]
	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8000ad8:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <Radio_Init+0xd0>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	74da      	strb	r2, [r3, #19]
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8000ade:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <Radio_Init+0xd0>)
 8000ae0:	22ff      	movs	r2, #255	@ 0xff
 8000ae2:	745a      	strb	r2, [r3, #17]
	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 8000ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <Radio_Init+0xd0>)
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	81da      	strh	r2, [r3, #14]
	SUBGRF_SetPacketParams(&packetParams);
 8000aea:	480c      	ldr	r0, [pc, #48]	@ (8000b1c <Radio_Init+0xd0>)
 8000aec:	f001 f978 	bl	8001de0 <SUBGRF_SetPacketParams>

	// WORKAROUND - Optimizing the Inverted IQ Operation, see DS_SX1261-2_V1.2 datasheet chapter 15.4
	// RegIqPolaritySetup @address 0x0736
	// SX126x errata: improves IQ handling (safe even with normal IQ).
	SUBGRF_WriteRegister(0x0736, SUBGRF_ReadRegister(0x0736) | (1 << 2));
 8000af0:	f240 7036 	movw	r0, #1846	@ 0x736
 8000af4:	f001 faba 	bl	800206c <SUBGRF_ReadRegister>
 8000af8:	4603      	mov	r3, r0
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	4619      	mov	r1, r3
 8000b02:	f240 7036 	movw	r0, #1846	@ 0x736
 8000b06:	f001 fa9d 	bl	8002044 <SUBGRF_WriteRegister>
}
 8000b0a:	bf00      	nop
 8000b0c:	3720      	adds	r7, #32
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	0800093d 	.word	0x0800093d
 8000b18:	33bca100 	.word	0x33bca100
 8000b1c:	200003ac 	.word	0x200003ac

08000b20 <SUBGRF_Transmit>:

void SUBGRF_Transmit(uint8_t* payload, const uint8_t size){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	70fb      	strb	r3, [r7, #3]
	uint16_t mask = IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT;
 8000b2c:	f240 2301 	movw	r3, #513	@ 0x201
 8000b30:	81fb      	strh	r3, [r7, #14]
	SUBGRF_SetDioIrqParams(mask, mask, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 8000b32:	89f9      	ldrh	r1, [r7, #14]
 8000b34:	89f8      	ldrh	r0, [r7, #14]
 8000b36:	2300      	movs	r3, #0
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f000 feed 	bl	8001918 <SUBGRF_SetDioIrqParams>
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 8000b3e:	2101      	movs	r1, #1
 8000b40:	2001      	movs	r0, #1
 8000b42:	f001 fb73 	bl	800222c <SUBGRF_SetSwitch>
	// Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
	// SX126x errata 5.1: set bit before each TX
	SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 0x04));
 8000b46:	f640 0089 	movw	r0, #2185	@ 0x889
 8000b4a:	f001 fa8f 	bl	800206c <SUBGRF_ReadRegister>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f043 0304 	orr.w	r3, r3, #4
 8000b54:	b2db      	uxtb	r3, r3
 8000b56:	4619      	mov	r1, r3
 8000b58:	f640 0089 	movw	r0, #2185	@ 0x889
 8000b5c:	f001 fa72 	bl	8002044 <SUBGRF_WriteRegister>
	packetParams.Params.LoRa.PayloadLength = size;
 8000b60:	4a07      	ldr	r2, [pc, #28]	@ (8000b80 <SUBGRF_Transmit+0x60>)
 8000b62:	78fb      	ldrb	r3, [r7, #3]
 8000b64:	7453      	strb	r3, [r2, #17]
	SUBGRF_SetPacketParams(&packetParams);
 8000b66:	4806      	ldr	r0, [pc, #24]	@ (8000b80 <SUBGRF_Transmit+0x60>)
 8000b68:	f001 f93a 	bl	8001de0 <SUBGRF_SetPacketParams>
	SUBGRF_SendPayload(payload, size, 0);
 8000b6c:	78fb      	ldrb	r3, [r7, #3]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	4619      	mov	r1, r3
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f000 fcfc 	bl	8001570 <SUBGRF_SendPayload>
}
 8000b78:	bf00      	nop
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	200003ac 	.word	0x200003ac

08000b84 <start_TX_mode>:

void start_TX_mode(SessionContext *sessionContext)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	HAL_Delay(sessionContext->txDelay);						// Delay to allow one to be fixed as Master and the other as slave
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 fcdf 	bl	8002554 <HAL_Delay>
	sessionContext->subState = TX;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2201      	movs	r2, #1
 8000b9a:	705a      	strb	r2, [r3, #1]

	if(messageReady){										// Send Message if ready instead of \\\PING / \\\PONG
 8000b9c:	4b14      	ldr	r3, [pc, #80]	@ (8000bf0 <start_TX_mode+0x6c>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d016      	beq.n	8000bd2 <start_TX_mode+0x4e>
		uint8_t size = sprintf(backup, "%s", (char*)output);
 8000ba4:	4a13      	ldr	r2, [pc, #76]	@ (8000bf4 <start_TX_mode+0x70>)
 8000ba6:	4914      	ldr	r1, [pc, #80]	@ (8000bf8 <start_TX_mode+0x74>)
 8000ba8:	4814      	ldr	r0, [pc, #80]	@ (8000bfc <start_TX_mode+0x78>)
 8000baa:	f006 f981 	bl	8006eb0 <siprintf>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	73fb      	strb	r3, [r7, #15]
		backup[size++] = '\0';								// + 1 for last null character
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	73fa      	strb	r2, [r7, #15]
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <start_TX_mode+0x78>)
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	5499      	strb	r1, [r3, r2]
		SUBGRF_Transmit(output, size);
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	480b      	ldr	r0, [pc, #44]	@ (8000bf4 <start_TX_mode+0x70>)
 8000bc6:	f7ff ffab 	bl	8000b20 <SUBGRF_Transmit>
		messageReady = false;
 8000bca:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <start_TX_mode+0x6c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]
	}else{
		SUBGRF_Transmit((uint8_t*)((sessionContext->state == MASTER)?"\\\\\\PING":"\\\\\\PONG"), 7);
	}
}
 8000bd0:	e00a      	b.n	8000be8 <start_TX_mode+0x64>
		SUBGRF_Transmit((uint8_t*)((sessionContext->state == MASTER)?"\\\\\\PING":"\\\\\\PONG"), 7);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <start_TX_mode+0x5a>
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <start_TX_mode+0x7c>)
 8000bdc:	e000      	b.n	8000be0 <start_TX_mode+0x5c>
 8000bde:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <start_TX_mode+0x80>)
 8000be0:	2107      	movs	r1, #7
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ff9c 	bl	8000b20 <SUBGRF_Transmit>
}
 8000be8:	bf00      	nop
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	200002a4 	.word	0x200002a4
 8000bf4:	200001a0 	.word	0x200001a0
 8000bf8:	0800785c 	.word	0x0800785c
 8000bfc:	200002a8 	.word	0x200002a8
 8000c00:	080078b8 	.word	0x080078b8
 8000c04:	080078c0 	.word	0x080078c0

08000c08 <start_RX_mode>:

void start_RX_mode(SessionContext *sessionContext){
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	sessionContext->subState = RX;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2200      	movs	r2, #0
 8000c14:	705a      	strb	r2, [r3, #1]

	uint16_t mask = IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR;
 8000c16:	f240 2362 	movw	r3, #610	@ 0x262
 8000c1a:	81fb      	strh	r3, [r7, #14]
	// Arm radio IRQs for RX done, timeout, CRC error
	SUBGRF_SetDioIrqParams(mask, mask, IRQ_RADIO_NONE, IRQ_RADIO_NONE);
 8000c1c:	89f9      	ldrh	r1, [r7, #14]
 8000c1e:	89f8      	ldrh	r0, [r7, #14]
 8000c20:	2300      	movs	r3, #0
 8000c22:	2200      	movs	r2, #0
 8000c24:	f000 fe78 	bl	8001918 <SUBGRF_SetDioIrqParams>
	// Set RF switch to RX path on low-power PA path
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 8000c28:	2100      	movs	r1, #0
 8000c2a:	2001      	movs	r0, #1
 8000c2c:	f001 fafe 	bl	800222c <SUBGRF_SetSwitch>

	packetParams.Params.LoRa.PayloadLength = 0xFF;	// Maximum Length
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <start_RX_mode+0x48>)
 8000c32:	22ff      	movs	r2, #255	@ 0xff
 8000c34:	745a      	strb	r2, [r3, #17]
	SUBGRF_SetPacketParams(&packetParams);
 8000c36:	4806      	ldr	r0, [pc, #24]	@ (8000c50 <start_RX_mode+0x48>)
 8000c38:	f001 f8d2 	bl	8001de0 <SUBGRF_SetPacketParams>
	// SetRx(timeout): SX126x timeout units are 15.625 s (1/64 ms). Multiplying ms by 64 = << 6.
	SUBGRF_SetRx(sessionContext->rxTimeout << 6);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	019b      	lsls	r3, r3, #6
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 fd6a 	bl	800171c <SUBGRF_SetRx>
}
 8000c48:	bf00      	nop
 8000c4a:	3710      	adds	r7, #16
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	200003ac 	.word	0x200003ac

08000c54 <timeout_error_event>:

/** MASTER/RX CRC/header error  treat like no valid frame and attempt TX "PING" after random backoff.
  * SLAVE/RX  simply re-enter RX.
  */
void timeout_error_event(SessionContext *sessionContext){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	if(sessionContext->state == MASTER){
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d103      	bne.n	8000c6c <timeout_error_event+0x18>
		start_TX_mode(sessionContext);
 8000c64:	6878      	ldr	r0, [r7, #4]
 8000c66:	f7ff ff8d 	bl	8000b84 <start_TX_mode>
	}else{
		start_RX_mode(sessionContext);
	}
}
 8000c6a:	e002      	b.n	8000c72 <timeout_error_event+0x1e>
		start_RX_mode(sessionContext);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f7ff ffcb 	bl	8000c08 <start_RX_mode>
}
 8000c72:	bf00      	nop
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <RX_done_event>:

void RX_done_event(SessionContext *sessionContext){
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b08a      	sub	sp, #40	@ 0x28
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	// Initialize with MASTER values
	Led_TypeDef desiredLED = LED_BLUE, undesiredLED = LED_GREEN;
 8000c84:	2300      	movs	r3, #0
 8000c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	char desiredChar = 'O';
 8000c90:	234f      	movs	r3, #79	@ 0x4f
 8000c92:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	PacketStatus_t packetStatus;

	// Workaround 15.3 in DS.SX1261-2.W.APP (following RX w/ timeout sequence fix)
	SUBGRF_WriteRegister(0x0920, 0x00);
 8000c96:	2100      	movs	r1, #0
 8000c98:	f44f 6012 	mov.w	r0, #2336	@ 0x920
 8000c9c:	f001 f9d2 	bl	8002044 <SUBGRF_WriteRegister>
	SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 8000ca0:	f640 1044 	movw	r0, #2372	@ 0x944
 8000ca4:	f001 f9e2 	bl	800206c <SUBGRF_ReadRegister>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	f043 0302 	orr.w	r3, r3, #2
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f640 1044 	movw	r0, #2372	@ 0x944
 8000cb6:	f001 f9c5 	bl	8002044 <SUBGRF_WriteRegister>

	SUBGRF_GetPayload((uint8_t *)sessionContext->rxBuffer, &sessionContext->rxLen, 0xFF);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f103 000d 	add.w	r0, r3, #13
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	330c      	adds	r3, #12
 8000cc4:	22ff      	movs	r2, #255	@ 0xff
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	f000 fc30 	bl	800152c <SUBGRF_GetPayload>
	SUBGRF_GetPacketStatus(&packetStatus);
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f001 f965 	bl	8001fa0 <SUBGRF_GetPacketStatus>

	if(sessionContext->state == SLAVE){
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d108      	bne.n	8000cf0 <RX_done_event+0x74>
		desiredChar = 'I';
 8000cde:	2349      	movs	r3, #73	@ 0x49
 8000ce0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		desiredLED = LED_GREEN;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		undesiredLED = LED_BLUE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	if ((sessionContext->rxBuffer[0] == '\\') && (sessionContext->rxBuffer[1] == '\\') && (sessionContext->rxBuffer[2] == '\\')){
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	7b5b      	ldrb	r3, [r3, #13]
 8000cf4:	2b5c      	cmp	r3, #92	@ 0x5c
 8000cf6:	d135      	bne.n	8000d64 <RX_done_event+0xe8>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	7b9b      	ldrb	r3, [r3, #14]
 8000cfc:	2b5c      	cmp	r3, #92	@ 0x5c
 8000cfe:	d131      	bne.n	8000d64 <RX_done_event+0xe8>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	7bdb      	ldrb	r3, [r3, #15]
 8000d04:	2b5c      	cmp	r3, #92	@ 0x5c
 8000d06:	d12d      	bne.n	8000d64 <RX_done_event+0xe8>
		if(sessionContext->rxBuffer[4] == desiredChar){
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	7c5b      	ldrb	r3, [r3, #17]
 8000d0c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d10d      	bne.n	8000d30 <RX_done_event+0xb4>
			BSP_LED_Off(undesiredLED);
 8000d14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f000 fa5f 	bl	80011dc <BSP_LED_Off>
			BSP_LED_Toggle(desiredLED);
 8000d1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 fa74 	bl	8001210 <BSP_LED_Toggle>
			start_TX_mode(sessionContext);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff2b 	bl	8000b84 <start_TX_mode>
 8000d2e:	e021      	b.n	8000d74 <RX_done_event+0xf8>
			return;
		}
		else if(sessionContext->rxBuffer[4] == '\0'){
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	7c5b      	ldrb	r3, [r3, #17]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d111      	bne.n	8000d5c <RX_done_event+0xe0>
			interruptTerminal("TX CRC Error");
 8000d38:	4810      	ldr	r0, [pc, #64]	@ (8000d7c <RX_done_event+0x100>)
 8000d3a:	f7ff fd69 	bl	8000810 <interruptTerminal>
			int size = sprintf((char*)output, "%s", backup);
 8000d3e:	4a10      	ldr	r2, [pc, #64]	@ (8000d80 <RX_done_event+0x104>)
 8000d40:	4910      	ldr	r1, [pc, #64]	@ (8000d84 <RX_done_event+0x108>)
 8000d42:	4811      	ldr	r0, [pc, #68]	@ (8000d88 <RX_done_event+0x10c>)
 8000d44:	f006 f8b4 	bl	8006eb0 <siprintf>
 8000d48:	6238      	str	r0, [r7, #32]
			output[size] = '\0';
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d88 <RX_done_event+0x10c>)
 8000d4c:	6a3b      	ldr	r3, [r7, #32]
 8000d4e:	4413      	add	r3, r2
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]
			messageReady = true;
 8000d54:	4b0d      	ldr	r3, [pc, #52]	@ (8000d8c <RX_done_event+0x110>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	701a      	strb	r2, [r3, #0]
		if(sessionContext->rxBuffer[4] == desiredChar){
 8000d5a:	e008      	b.n	8000d6e <RX_done_event+0xf2>
		}else{								// unDesired char
			sessionContext->state = SLAVE;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2201      	movs	r2, #1
 8000d60:	701a      	strb	r2, [r3, #0]
		if(sessionContext->rxBuffer[4] == desiredChar){
 8000d62:	e004      	b.n	8000d6e <RX_done_event+0xf2>
		}
	}else{
		interruptTerminal(sessionContext->rxBuffer);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	330d      	adds	r3, #13
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff fd51 	bl	8000810 <interruptTerminal>
	}
	start_RX_mode(sessionContext);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ff4a 	bl	8000c08 <start_RX_mode>
}
 8000d74:	3728      	adds	r7, #40	@ 0x28
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	080078c8 	.word	0x080078c8
 8000d80:	200002a8 	.word	0x200002a8
 8000d84:	0800785c 	.word	0x0800785c
 8000d88:	200001a0 	.word	0x200001a0
 8000d8c:	200002a4 	.word	0x200002a4

08000d90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d94:	b672      	cpsid	i
}
 8000d96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <Error_Handler+0x8>

08000d9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr

08000da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dac:	bf00      	nop
 8000dae:	e7fd      	b.n	8000dac <NMI_Handler+0x4>

08000db0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db4:	bf00      	nop
 8000db6:	e7fd      	b.n	8000db4 <HardFault_Handler+0x4>

08000db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dbc:	bf00      	nop
 8000dbe:	e7fd      	b.n	8000dbc <MemManage_Handler+0x4>

08000dc0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <BusFault_Handler+0x4>

08000dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <UsageFault_Handler+0x4>

08000dd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr

08000ddc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr

08000de8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000df8:	f001 fb90 	bl	800251c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	bd80      	pop	{r7, pc}

08000e00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e04:	4802      	ldr	r0, [pc, #8]	@ (8000e10 <USART2_IRQHandler+0x10>)
 8000e06:	f004 f88f 	bl	8004f28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	200003d0 	.word	0x200003d0

08000e14 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000e18:	4802      	ldr	r0, [pc, #8]	@ (8000e24 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000e1a:	f003 fd93 	bl	8004944 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	200003c0 	.word	0x200003c0

08000e28 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000e30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e34:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000e36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e44:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
}
 8000e4e:	bf00      	nop
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr

08000e58 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000e5c:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <MX_SUBGHZ_Init+0x20>)
 8000e5e:	2208      	movs	r2, #8
 8000e60:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000e62:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <MX_SUBGHZ_Init+0x20>)
 8000e64:	f003 faec 	bl	8004440 <HAL_SUBGHZ_Init>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000e6e:	f7ff ff8f 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200003c0 	.word	0x200003c0

08000e7c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000e84:	2001      	movs	r0, #1
 8000e86:	f7ff ffcf 	bl	8000e28 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2032      	movs	r0, #50	@ 0x32
 8000e90:	f001 fc7f 	bl	8002792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000e94:	2032      	movs	r0, #50	@ 0x32
 8000e96:	f001 fc96 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eac:	4a14      	ldr	r2, [pc, #80]	@ (8000f00 <_sbrk+0x5c>)
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <_sbrk+0x60>)
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb8:	4b13      	ldr	r3, [pc, #76]	@ (8000f08 <_sbrk+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d102      	bne.n	8000ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	@ (8000f08 <_sbrk+0x64>)
 8000ec2:	4a12      	ldr	r2, [pc, #72]	@ (8000f0c <_sbrk+0x68>)
 8000ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec6:	4b10      	ldr	r3, [pc, #64]	@ (8000f08 <_sbrk+0x64>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4413      	add	r3, r2
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d207      	bcs.n	8000ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed4:	f006 f816 	bl	8006f04 <__errno>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	220c      	movs	r2, #12
 8000edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	e009      	b.n	8000ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee4:	4b08      	ldr	r3, [pc, #32]	@ (8000f08 <_sbrk+0x64>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eea:	4b07      	ldr	r3, [pc, #28]	@ (8000f08 <_sbrk+0x64>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <_sbrk+0x64>)
 8000ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3718      	adds	r7, #24
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20010000 	.word	0x20010000
 8000f04:	00000400 	.word	0x00000400
 8000f08:	200003cc 	.word	0x200003cc
 8000f0c:	200005c0 	.word	0x200005c0

08000f10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr

08000f1c <LL_AHB2_GRP1_EnableClock>:
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f40:	68fb      	ldr	r3, [r7, #12]
}
 8000f42:	bf00      	nop
 8000f44:	3714      	adds	r7, #20
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <LL_APB1_GRP1_EnableClock>:
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000f64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f70:	68fb      	ldr	r3, [r7, #12]
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr

08000f7c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f80:	4b22      	ldr	r3, [pc, #136]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000f82:	4a23      	ldr	r2, [pc, #140]	@ (8001010 <MX_USART2_UART_Init+0x94>)
 8000f84:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f86:	4b21      	ldr	r3, [pc, #132]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000f88:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f8c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f94:	4b1d      	ldr	r3, [pc, #116]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fa2:	220c      	movs	r2, #12
 8000fa4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fa6:	4b19      	ldr	r3, [pc, #100]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fac:	4b17      	ldr	r3, [pc, #92]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fb2:	4b16      	ldr	r3, [pc, #88]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fb8:	4b14      	ldr	r3, [pc, #80]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fbe:	4b13      	ldr	r3, [pc, #76]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fc4:	4811      	ldr	r0, [pc, #68]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fc6:	f003 fe8c 	bl	8004ce2 <HAL_UART_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000fd0:	f7ff fede 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	480d      	ldr	r0, [pc, #52]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fd8:	f005 fe4f 	bl	8006c7a <HAL_UARTEx_SetTxFifoThreshold>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000fe2:	f7ff fed5 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4808      	ldr	r0, [pc, #32]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000fea:	f005 fe84 	bl	8006cf6 <HAL_UARTEx_SetRxFifoThreshold>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ff4:	f7ff fecc 	bl	8000d90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ff8:	4804      	ldr	r0, [pc, #16]	@ (800100c <MX_USART2_UART_Init+0x90>)
 8000ffa:	f005 fe06 	bl	8006c0a <HAL_UARTEx_DisableFifoMode>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001004:	f7ff fec4 	bl	8000d90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	200003d0 	.word	0x200003d0
 8001010:	40004400 	.word	0x40004400

08001014 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b096      	sub	sp, #88	@ 0x58
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2238      	movs	r2, #56	@ 0x38
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f005 ff5d 	bl	8006ef4 <memset>
  if(uartHandle->Instance==USART2)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a1b      	ldr	r2, [pc, #108]	@ (80010ac <HAL_UART_MspInit+0x98>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d12e      	bne.n	80010a2 <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001044:	2302      	movs	r3, #2
 8001046:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001048:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 800104c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4618      	mov	r0, r3
 8001054:	f003 f840 	bl	80040d8 <HAL_RCCEx_PeriphCLKConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800105e:	f7ff fe97 	bl	8000d90 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001062:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001066:	f7ff ff71 	bl	8000f4c <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff ff56 	bl	8000f1c <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8001070:	230c      	movs	r3, #12
 8001072:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001074:	2302      	movs	r3, #2
 8001076:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107c:	2300      	movs	r3, #0
 800107e:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001080:	2307      	movs	r3, #7
 8001082:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108e:	f001 fc7f 	bl	8002990 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001092:	2200      	movs	r2, #0
 8001094:	2100      	movs	r1, #0
 8001096:	2025      	movs	r0, #37	@ 0x25
 8001098:	f001 fb7b 	bl	8002792 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800109c:	2025      	movs	r0, #37	@ 0x25
 800109e:	f001 fb92 	bl	80027c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80010a2:	bf00      	nop
 80010a4:	3758      	adds	r7, #88	@ 0x58
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40004400 	.word	0x40004400

080010b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010b0:	480d      	ldr	r0, [pc, #52]	@ (80010e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010b4:	f7ff ff2c 	bl	8000f10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b8:	480c      	ldr	r0, [pc, #48]	@ (80010ec <LoopForever+0x6>)
  ldr r1, =_edata
 80010ba:	490d      	ldr	r1, [pc, #52]	@ (80010f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010bc:	4a0d      	ldr	r2, [pc, #52]	@ (80010f4 <LoopForever+0xe>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010c0:	e002      	b.n	80010c8 <LoopCopyDataInit>

080010c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c6:	3304      	adds	r3, #4

080010c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010cc:	d3f9      	bcc.n	80010c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ce:	4a0a      	ldr	r2, [pc, #40]	@ (80010f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010d0:	4c0a      	ldr	r4, [pc, #40]	@ (80010fc <LoopForever+0x16>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d4:	e001      	b.n	80010da <LoopFillZerobss>

080010d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d8:	3204      	adds	r2, #4

080010da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010dc:	d3fb      	bcc.n	80010d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010de:	f005 ff17 	bl	8006f10 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010e2:	f7ff fa7b 	bl	80005dc <main>

080010e6 <LoopForever>:

LoopForever:
    b LoopForever
 80010e6:	e7fe      	b.n	80010e6 <LoopForever>
  ldr   r0, =_estack
 80010e8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80010ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010f0:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80010f4:	08007a08 	.word	0x08007a08
  ldr r2, =_sbss
 80010f8:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80010fc:	200005c0 	.word	0x200005c0

08001100 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001100:	e7fe      	b.n	8001100 <ADC_IRQHandler>

08001102 <LL_AHB2_GRP1_EnableClock>:
{
 8001102:	b480      	push	{r7}
 8001104:	b085      	sub	sp, #20
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800110a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800110e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001110:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	4313      	orrs	r3, r2
 8001118:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800111a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800111e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4013      	ands	r3, r2
 8001124:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001126:	68fb      	ldr	r3, [r7, #12]
}
 8001128:	bf00      	nop
 800112a:	3714      	adds	r7, #20
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
	...

08001134 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800114e:	2002      	movs	r0, #2
 8001150:	f7ff ffd7 	bl	8001102 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	4a12      	ldr	r2, [pc, #72]	@ (80011a0 <BSP_LED_Init+0x6c>)
 8001158:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800115c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800115e:	2301      	movs	r3, #1
 8001160:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001166:	2302      	movs	r3, #2
 8001168:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	4a0d      	ldr	r2, [pc, #52]	@ (80011a4 <BSP_LED_Init+0x70>)
 800116e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001172:	f107 020c 	add.w	r2, r7, #12
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fc09 	bl	8002990 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4a08      	ldr	r2, [pc, #32]	@ (80011a4 <BSP_LED_Init+0x70>)
 8001182:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4a05      	ldr	r2, [pc, #20]	@ (80011a0 <BSP_LED_Init+0x6c>)
 800118a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800118e:	2200      	movs	r2, #0
 8001190:	4619      	mov	r1, r3
 8001192:	f001 fd5d 	bl	8002c50 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	3720      	adds	r7, #32
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	08007994 	.word	0x08007994
 80011a4:	20000020 	.word	0x20000020

080011a8 <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4a07      	ldr	r2, [pc, #28]	@ (80011d4 <BSP_LED_On+0x2c>)
 80011b6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4a06      	ldr	r2, [pc, #24]	@ (80011d8 <BSP_LED_On+0x30>)
 80011be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011c2:	2201      	movs	r2, #1
 80011c4:	4619      	mov	r1, r3
 80011c6:	f001 fd43 	bl	8002c50 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000020 	.word	0x20000020
 80011d8:	08007994 	.word	0x08007994

080011dc <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	4603      	mov	r3, r0
 80011e4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4a07      	ldr	r2, [pc, #28]	@ (8001208 <BSP_LED_Off+0x2c>)
 80011ea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011ee:	79fb      	ldrb	r3, [r7, #7]
 80011f0:	4a06      	ldr	r2, [pc, #24]	@ (800120c <BSP_LED_Off+0x30>)
 80011f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	f001 fd29 	bl	8002c50 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000020 	.word	0x20000020
 800120c:	08007994 	.word	0x08007994

08001210 <BSP_LED_Toggle>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4a07      	ldr	r2, [pc, #28]	@ (800123c <BSP_LED_Toggle+0x2c>)
 800121e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4906      	ldr	r1, [pc, #24]	@ (8001240 <BSP_LED_Toggle+0x30>)
 8001226:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800122a:	4619      	mov	r1, r3
 800122c:	4610      	mov	r0, r2
 800122e:	f001 fd26 	bl	8002c7e <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000020 	.word	0x20000020
 8001240:	08007994 	.word	0x08007994

08001244 <LL_AHB2_GRP1_EnableClock>:
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800124c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001250:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001252:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4313      	orrs	r3, r2
 800125a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800125c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001260:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001268:	68fb      	ldr	r3, [r7, #12]
}
 800126a:	bf00      	nop
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8001288:	2004      	movs	r0, #4
 800128a:	f7ff ffdb 	bl	8001244 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 800128e:	2310      	movs	r3, #16
 8001290:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4812      	ldr	r0, [pc, #72]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012a4:	f001 fb74 	bl	8002990 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 80012a8:	2320      	movs	r3, #32
 80012aa:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	4619      	mov	r1, r3
 80012b0:	480e      	ldr	r0, [pc, #56]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012b2:	f001 fb6d 	bl	8002990 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 80012b6:	2308      	movs	r3, #8
 80012b8:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	4619      	mov	r1, r3
 80012be:	480b      	ldr	r0, [pc, #44]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012c0:	f001 fb66 	bl	8002990 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80012c4:	2200      	movs	r2, #0
 80012c6:	2120      	movs	r1, #32
 80012c8:	4808      	ldr	r0, [pc, #32]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012ca:	f001 fcc1 	bl	8002c50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80012ce:	2200      	movs	r2, #0
 80012d0:	2110      	movs	r1, #16
 80012d2:	4806      	ldr	r0, [pc, #24]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012d4:	f001 fcbc 	bl	8002c50 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 80012d8:	2200      	movs	r2, #0
 80012da:	2108      	movs	r1, #8
 80012dc:	4803      	ldr	r0, [pc, #12]	@ (80012ec <BSP_RADIO_Init+0x78>)
 80012de:	f001 fcb7 	bl	8002c50 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3718      	adds	r7, #24
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	48000800 	.word	0x48000800

080012f0 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 80012fa:	79fb      	ldrb	r3, [r7, #7]
 80012fc:	2b03      	cmp	r3, #3
 80012fe:	d84b      	bhi.n	8001398 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8001300:	a201      	add	r2, pc, #4	@ (adr r2, 8001308 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8001302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001306:	bf00      	nop
 8001308:	08001319 	.word	0x08001319
 800130c:	08001339 	.word	0x08001339
 8001310:	08001359 	.word	0x08001359
 8001314:	08001379 	.word	0x08001379
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8001318:	2200      	movs	r2, #0
 800131a:	2108      	movs	r1, #8
 800131c:	4821      	ldr	r0, [pc, #132]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800131e:	f001 fc97 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	2110      	movs	r1, #16
 8001326:	481f      	ldr	r0, [pc, #124]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001328:	f001 fc92 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	2120      	movs	r1, #32
 8001330:	481c      	ldr	r0, [pc, #112]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001332:	f001 fc8d 	bl	8002c50 <HAL_GPIO_WritePin>
      break;      
 8001336:	e030      	b.n	800139a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001338:	2201      	movs	r2, #1
 800133a:	2108      	movs	r1, #8
 800133c:	4819      	ldr	r0, [pc, #100]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800133e:	f001 fc87 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001342:	2201      	movs	r2, #1
 8001344:	2110      	movs	r1, #16
 8001346:	4817      	ldr	r0, [pc, #92]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001348:	f001 fc82 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 800134c:	2200      	movs	r2, #0
 800134e:	2120      	movs	r1, #32
 8001350:	4814      	ldr	r0, [pc, #80]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001352:	f001 fc7d 	bl	8002c50 <HAL_GPIO_WritePin>
      break;
 8001356:	e020      	b.n	800139a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	2108      	movs	r1, #8
 800135c:	4811      	ldr	r0, [pc, #68]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800135e:	f001 fc77 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001362:	2201      	movs	r2, #1
 8001364:	2110      	movs	r1, #16
 8001366:	480f      	ldr	r0, [pc, #60]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001368:	f001 fc72 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800136c:	2201      	movs	r2, #1
 800136e:	2120      	movs	r1, #32
 8001370:	480c      	ldr	r0, [pc, #48]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001372:	f001 fc6d 	bl	8002c50 <HAL_GPIO_WritePin>
      break;
 8001376:	e010      	b.n	800139a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001378:	2201      	movs	r2, #1
 800137a:	2108      	movs	r1, #8
 800137c:	4809      	ldr	r0, [pc, #36]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800137e:	f001 fc67 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001382:	2200      	movs	r2, #0
 8001384:	2110      	movs	r1, #16
 8001386:	4807      	ldr	r0, [pc, #28]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001388:	f001 fc62 	bl	8002c50 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800138c:	2201      	movs	r2, #1
 800138e:	2120      	movs	r1, #32
 8001390:	4804      	ldr	r0, [pc, #16]	@ (80013a4 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001392:	f001 fc5d 	bl	8002c50 <HAL_GPIO_WritePin>
      break;
 8001396:	e000      	b.n	800139a <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001398:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	48000800 	.word	0x48000800

080013a8 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bc80      	pop	{r7}
 80013b4:	4770      	bx	lr

080013b6 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 80013b6:	b480      	push	{r7}
 80013b8:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 80013ba:	2301      	movs	r3, #1
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 80013c8:	2301      	movs	r3, #1
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr

080013d2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b085      	sub	sp, #20
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d102      	bne.n	80013e8 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 80013e2:	230f      	movs	r3, #15
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	e001      	b.n	80013ec <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 80013e8:	2316      	movs	r3, #22
 80013ea:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80013ec:	68fb      	ldr	r3, [r7, #12]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3714      	adds	r7, #20
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 80013fc:	f7ff ff3a 	bl	8001274 <BSP_RADIO_Init>
 8001400:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001402:	4618      	mov	r0, r3
 8001404:	bd80      	pop	{r7, pc}

08001406 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b082      	sub	sp, #8
 800140a:	af00      	add	r7, sp, #0
 800140c:	4603      	mov	r3, r0
 800140e:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff ff6c 	bl	80012f0 <BSP_RADIO_ConfigRFSwitch>
 8001418:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8001426:	f7ff ffbf 	bl	80013a8 <BSP_RADIO_GetTxConfig>
 800142a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800142c:	4618      	mov	r0, r3
 800142e:	bd80      	pop	{r7, pc}

08001430 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8001434:	f7ff ffbf 	bl	80013b6 <BSP_RADIO_IsTCXO>
 8001438:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800143a:	4618      	mov	r0, r3
 800143c:	bd80      	pop	{r7, pc}

0800143e <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8001442:	f7ff ffbf 	bl	80013c4 <BSP_RADIO_IsDCDC>
 8001446:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001448:	4618      	mov	r0, r3
 800144a:	bd80      	pop	{r7, pc}

0800144c <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ffba 	bl	80013d2 <BSP_RADIO_GetRFOMaxPowerConfig>
 800145e:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d002      	beq.n	800147c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8001476:	4a1d      	ldr	r2, [pc, #116]	@ (80014ec <SUBGRF_Init+0x84>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 800147c:	f7ff fcec 	bl	8000e58 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8001480:	2002      	movs	r0, #2
 8001482:	f000 ffcf 	bl	8002424 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <SUBGRF_Init+0x88>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 800148c:	2000      	movs	r0, #0
 800148e:	f000 f909 	bl	80016a4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8001492:	f7ff ffcd 	bl	8001430 <RBI_IsTCXO>
 8001496:	4603      	mov	r3, r0
 8001498:	2b01      	cmp	r3, #1
 800149a:	d10e      	bne.n	80014ba <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 800149c:	2140      	movs	r1, #64	@ 0x40
 800149e:	2001      	movs	r0, #1
 80014a0:	f000 fa74 	bl	800198c <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80014a4:	2100      	movs	r1, #0
 80014a6:	f640 1011 	movw	r0, #2321	@ 0x911
 80014aa:	f000 fdcb 	bl	8002044 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80014ae:	237f      	movs	r3, #127	@ 0x7f
 80014b0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80014b2:	7b38      	ldrb	r0, [r7, #12]
 80014b4:	f000 f978 	bl	80017a8 <SUBGRF_Calibrate>
 80014b8:	e009      	b.n	80014ce <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80014ba:	2120      	movs	r1, #32
 80014bc:	f640 1011 	movw	r0, #2321	@ 0x911
 80014c0:	f000 fdc0 	bl	8002044 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80014c4:	2120      	movs	r1, #32
 80014c6:	f640 1012 	movw	r0, #2322	@ 0x912
 80014ca:	f000 fdbb 	bl	8002044 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80014ce:	210e      	movs	r1, #14
 80014d0:	f640 101f 	movw	r0, #2335	@ 0x91f
 80014d4:	f000 fdb6 	bl	8002044 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 80014d8:	f7ff ff8e 	bl	80013f8 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 80014dc:	4b05      	ldr	r3, [pc, #20]	@ (80014f4 <SUBGRF_Init+0x8c>)
 80014de:	2201      	movs	r2, #1
 80014e0:	701a      	strb	r2, [r3, #0]
}
 80014e2:	bf00      	nop
 80014e4:	3710      	adds	r7, #16
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000470 	.word	0x20000470
 80014f0:	2000046c 	.word	0x2000046c
 80014f4:	20000464 	.word	0x20000464

080014f8 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
    return OperatingMode;
 80014fc:	4b02      	ldr	r3, [pc, #8]	@ (8001508 <SUBGRF_GetOperatingMode+0x10>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	20000464 	.word	0x20000464

0800150c <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8001518:	78fb      	ldrb	r3, [r7, #3]
 800151a:	461a      	mov	r2, r3
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	2000      	movs	r0, #0
 8001520:	f000 fdfc 	bl	800211c <SUBGRF_WriteBuffer>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	4613      	mov	r3, r2
 8001538:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 800153e:	f107 0317 	add.w	r3, r7, #23
 8001542:	4619      	mov	r1, r3
 8001544:	68b8      	ldr	r0, [r7, #8]
 8001546:	f000 fcff 	bl	8001f48 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	79fa      	ldrb	r2, [r7, #7]
 8001550:	429a      	cmp	r2, r3
 8001552:	d201      	bcs.n	8001558 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8001554:	2301      	movs	r3, #1
 8001556:	e007      	b.n	8001568 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8001558:	7df8      	ldrb	r0, [r7, #23]
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	461a      	mov	r2, r3
 8001560:	68f9      	ldr	r1, [r7, #12]
 8001562:	f000 fdfd 	bl	8002160 <SUBGRF_ReadBuffer>

    return 0;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	460b      	mov	r3, r1
 800157a:	607a      	str	r2, [r7, #4]
 800157c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 800157e:	7afb      	ldrb	r3, [r7, #11]
 8001580:	4619      	mov	r1, r3
 8001582:	68f8      	ldr	r0, [r7, #12]
 8001584:	f7ff ffc2 	bl	800150c <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f000 f8a7 	bl	80016dc <SUBGRF_SetTx>
}
 800158e:	bf00      	nop
 8001590:	3710      	adds	r7, #16
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <SUBGRF_SetCrcSeed>:
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b084      	sub	sp, #16
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80015a0:	88fb      	ldrh	r3, [r7, #6]
 80015a2:	0a1b      	lsrs	r3, r3, #8
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80015aa:	88fb      	ldrh	r3, [r7, #6]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80015b0:	f000 fa70 	bl	8001a94 <SUBGRF_GetPacketType>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d108      	bne.n	80015cc <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	2202      	movs	r2, #2
 80015c0:	4619      	mov	r1, r3
 80015c2:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 80015c6:	f000 fd65 	bl	8002094 <SUBGRF_WriteRegisters>
            break;
 80015ca:	e000      	b.n	80015ce <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80015cc:	bf00      	nop
    }
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}

080015d6 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	b084      	sub	sp, #16
 80015da:	af00      	add	r7, sp, #0
 80015dc:	4603      	mov	r3, r0
 80015de:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80015e0:	88fb      	ldrh	r3, [r7, #6]
 80015e2:	0a1b      	lsrs	r3, r3, #8
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80015ea:	88fb      	ldrh	r3, [r7, #6]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80015f0:	f000 fa50 	bl	8001a94 <SUBGRF_GetPacketType>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d108      	bne.n	800160c <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80015fa:	f107 030c 	add.w	r3, r7, #12
 80015fe:	2202      	movs	r2, #2
 8001600:	4619      	mov	r1, r3
 8001602:	f240 60be 	movw	r0, #1726	@ 0x6be
 8001606:	f000 fd45 	bl	8002094 <SUBGRF_WriteRegisters>
            break;
 800160a:	e000      	b.n	800160e <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 800160c:	bf00      	nop
    }
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <SUBGRF_GetRandom>:
            break;
    }
}

uint32_t SUBGRF_GetRandom( void )
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8001628:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 800162c:	f000 fd1e 	bl	800206c <SUBGRF_ReadRegister>
 8001630:	4603      	mov	r3, r0
 8001632:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	b2db      	uxtb	r3, r3
 800163c:	4619      	mov	r1, r3
 800163e:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8001642:	f000 fcff 	bl	8002044 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8001646:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 800164a:	f000 fd0f 	bl	800206c <SUBGRF_ReadRegister>
 800164e:	4603      	mov	r3, r0
 8001650:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8001652:	79bb      	ldrb	r3, [r7, #6]
 8001654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001658:	b2db      	uxtb	r3, r3
 800165a:	4619      	mov	r1, r3
 800165c:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8001660:	f000 fcf0 	bl	8002044 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8001664:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8001668:	f000 f858 	bl	800171c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 800166c:	463b      	mov	r3, r7
 800166e:	2204      	movs	r2, #4
 8001670:	4619      	mov	r1, r3
 8001672:	f640 0019 	movw	r0, #2073	@ 0x819
 8001676:	f000 fd2f 	bl	80020d8 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 800167a:	2000      	movs	r0, #0
 800167c:	f000 f812 	bl	80016a4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8001680:	79fb      	ldrb	r3, [r7, #7]
 8001682:	4619      	mov	r1, r3
 8001684:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8001688:	f000 fcdc 	bl	8002044 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 800168c:	79bb      	ldrb	r3, [r7, #6]
 800168e:	4619      	mov	r1, r3
 8001690:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8001694:	f000 fcd6 	bl	8002044 <SUBGRF_WriteRegister>

    return number;
 8001698:	683b      	ldr	r3, [r7, #0]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80016ae:	1dfb      	adds	r3, r7, #7
 80016b0:	2201      	movs	r2, #1
 80016b2:	4619      	mov	r1, r3
 80016b4:	2080      	movs	r0, #128	@ 0x80
 80016b6:	f000 fd75 	bl	80021a4 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d103      	bne.n	80016c8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <SUBGRF_SetStandby+0x34>)
 80016c2:	2201      	movs	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80016c6:	e002      	b.n	80016ce <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80016c8:	4b03      	ldr	r3, [pc, #12]	@ (80016d8 <SUBGRF_SetStandby+0x34>)
 80016ca:	2202      	movs	r2, #2
 80016cc:	701a      	strb	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000464 	.word	0x20000464

080016dc <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <SUBGRF_SetTx+0x3c>)
 80016e6:	2204      	movs	r2, #4
 80016e8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	0c1b      	lsrs	r3, r3, #16
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	0a1b      	lsrs	r3, r3, #8
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8001700:	f107 030c 	add.w	r3, r7, #12
 8001704:	2203      	movs	r2, #3
 8001706:	4619      	mov	r1, r3
 8001708:	2083      	movs	r0, #131	@ 0x83
 800170a:	f000 fd4b 	bl	80021a4 <SUBGRF_WriteCommand>
}
 800170e:	bf00      	nop
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000464 	.word	0x20000464

0800171c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8001724:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <SUBGRF_SetRx+0x3c>)
 8001726:	2205      	movs	r2, #5
 8001728:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	0c1b      	lsrs	r3, r3, #16
 800172e:	b2db      	uxtb	r3, r3
 8001730:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	0a1b      	lsrs	r3, r3, #8
 8001736:	b2db      	uxtb	r3, r3
 8001738:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	2203      	movs	r2, #3
 8001746:	4619      	mov	r1, r3
 8001748:	2082      	movs	r0, #130	@ 0x82
 800174a:	f000 fd2b 	bl	80021a4 <SUBGRF_WriteCommand>
}
 800174e:	bf00      	nop
 8001750:	3710      	adds	r7, #16
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000464 	.word	0x20000464

0800175c <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8001766:	1dfb      	adds	r3, r7, #7
 8001768:	2201      	movs	r2, #1
 800176a:	4619      	mov	r1, r3
 800176c:	209f      	movs	r0, #159	@ 0x9f
 800176e:	f000 fd19 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}

0800177a <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 800177a:	b580      	push	{r7, lr}
 800177c:	b082      	sub	sp, #8
 800177e:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8001780:	f7ff fe5d 	bl	800143e <RBI_IsDCDC>
 8001784:	4603      	mov	r3, r0
 8001786:	2b01      	cmp	r3, #1
 8001788:	d102      	bne.n	8001790 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 800178a:	2301      	movs	r3, #1
 800178c:	71fb      	strb	r3, [r7, #7]
 800178e:	e001      	b.n	8001794 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8001790:	2300      	movs	r3, #0
 8001792:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8001794:	1dfb      	adds	r3, r7, #7
 8001796:	2201      	movs	r2, #1
 8001798:	4619      	mov	r1, r3
 800179a:	2096      	movs	r0, #150	@ 0x96
 800179c:	f000 fd02 	bl	80021a4 <SUBGRF_WriteCommand>
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80017b0:	793b      	ldrb	r3, [r7, #4]
 80017b2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	019b      	lsls	r3, r3, #6
 80017bc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80017be:	793b      	ldrb	r3, [r7, #4]
 80017c0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80017c4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80017c6:	b25b      	sxtb	r3, r3
 80017c8:	015b      	lsls	r3, r3, #5
 80017ca:	b25b      	sxtb	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80017d0:	793b      	ldrb	r3, [r7, #4]
 80017d2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80017d6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	4313      	orrs	r3, r2
 80017e0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80017e2:	793b      	ldrb	r3, [r7, #4]
 80017e4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80017e8:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	4313      	orrs	r3, r2
 80017f2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80017f4:	793b      	ldrb	r3, [r7, #4]
 80017f6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80017fa:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	b25b      	sxtb	r3, r3
 8001802:	4313      	orrs	r3, r2
 8001804:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001806:	793b      	ldrb	r3, [r7, #4]
 8001808:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800180c:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800180e:	b25b      	sxtb	r3, r3
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	b25b      	sxtb	r3, r3
 8001814:	4313      	orrs	r3, r2
 8001816:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8001818:	793b      	ldrb	r3, [r7, #4]
 800181a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800181e:	b2db      	uxtb	r3, r3
 8001820:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001822:	4313      	orrs	r3, r2
 8001824:	b25b      	sxtb	r3, r3
 8001826:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001828:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800182a:	f107 030f 	add.w	r3, r7, #15
 800182e:	2201      	movs	r2, #1
 8001830:	4619      	mov	r1, r3
 8001832:	2089      	movs	r0, #137	@ 0x89
 8001834:	f000 fcb6 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001838:	bf00      	nop
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <SUBGRF_CalibrateImage+0x80>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d904      	bls.n	800185a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8001850:	23e1      	movs	r3, #225	@ 0xe1
 8001852:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8001854:	23e9      	movs	r3, #233	@ 0xe9
 8001856:	737b      	strb	r3, [r7, #13]
 8001858:	e027      	b.n	80018aa <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a19      	ldr	r2, [pc, #100]	@ (80018c4 <SUBGRF_CalibrateImage+0x84>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d904      	bls.n	800186c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8001862:	23d7      	movs	r3, #215	@ 0xd7
 8001864:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8001866:	23db      	movs	r3, #219	@ 0xdb
 8001868:	737b      	strb	r3, [r7, #13]
 800186a:	e01e      	b.n	80018aa <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a16      	ldr	r2, [pc, #88]	@ (80018c8 <SUBGRF_CalibrateImage+0x88>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d904      	bls.n	800187e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8001874:	23c1      	movs	r3, #193	@ 0xc1
 8001876:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8001878:	23c5      	movs	r3, #197	@ 0xc5
 800187a:	737b      	strb	r3, [r7, #13]
 800187c:	e015      	b.n	80018aa <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <SUBGRF_CalibrateImage+0x8c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d904      	bls.n	8001890 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8001886:	2375      	movs	r3, #117	@ 0x75
 8001888:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 800188a:	2381      	movs	r3, #129	@ 0x81
 800188c:	737b      	strb	r3, [r7, #13]
 800188e:	e00c      	b.n	80018aa <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a0f      	ldr	r2, [pc, #60]	@ (80018d0 <SUBGRF_CalibrateImage+0x90>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d904      	bls.n	80018a2 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8001898:	236b      	movs	r3, #107	@ 0x6b
 800189a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800189c:	236f      	movs	r3, #111	@ 0x6f
 800189e:	737b      	strb	r3, [r7, #13]
 80018a0:	e003      	b.n	80018aa <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 80018a2:	2329      	movs	r3, #41	@ 0x29
 80018a4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 80018a6:	232b      	movs	r3, #43	@ 0x2b
 80018a8:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	2202      	movs	r2, #2
 80018b0:	4619      	mov	r1, r3
 80018b2:	2098      	movs	r0, #152	@ 0x98
 80018b4:	f000 fc76 	bl	80021a4 <SUBGRF_WriteCommand>
}
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	35a4e900 	.word	0x35a4e900
 80018c4:	32a9f880 	.word	0x32a9f880
 80018c8:	2de54480 	.word	0x2de54480
 80018cc:	1b6b0b00 	.word	0x1b6b0b00
 80018d0:	1954fc40 	.word	0x1954fc40

080018d4 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80018d4:	b590      	push	{r4, r7, lr}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	4604      	mov	r4, r0
 80018dc:	4608      	mov	r0, r1
 80018de:	4611      	mov	r1, r2
 80018e0:	461a      	mov	r2, r3
 80018e2:	4623      	mov	r3, r4
 80018e4:	71fb      	strb	r3, [r7, #7]
 80018e6:	4603      	mov	r3, r0
 80018e8:	71bb      	strb	r3, [r7, #6]
 80018ea:	460b      	mov	r3, r1
 80018ec:	717b      	strb	r3, [r7, #5]
 80018ee:	4613      	mov	r3, r2
 80018f0:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80018f6:	79bb      	ldrb	r3, [r7, #6]
 80018f8:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80018fa:	797b      	ldrb	r3, [r7, #5]
 80018fc:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80018fe:	793b      	ldrb	r3, [r7, #4]
 8001900:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001902:	f107 030c 	add.w	r3, r7, #12
 8001906:	2204      	movs	r2, #4
 8001908:	4619      	mov	r1, r3
 800190a:	2095      	movs	r0, #149	@ 0x95
 800190c:	f000 fc4a 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	bd90      	pop	{r4, r7, pc}

08001918 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	4604      	mov	r4, r0
 8001920:	4608      	mov	r0, r1
 8001922:	4611      	mov	r1, r2
 8001924:	461a      	mov	r2, r3
 8001926:	4623      	mov	r3, r4
 8001928:	80fb      	strh	r3, [r7, #6]
 800192a:	4603      	mov	r3, r0
 800192c:	80bb      	strh	r3, [r7, #4]
 800192e:	460b      	mov	r3, r1
 8001930:	807b      	strh	r3, [r7, #2]
 8001932:	4613      	mov	r3, r2
 8001934:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	0a1b      	lsrs	r3, r3, #8
 800193a:	b29b      	uxth	r3, r3
 800193c:	b2db      	uxtb	r3, r3
 800193e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8001946:	88bb      	ldrh	r3, [r7, #4]
 8001948:	0a1b      	lsrs	r3, r3, #8
 800194a:	b29b      	uxth	r3, r3
 800194c:	b2db      	uxtb	r3, r3
 800194e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001950:	88bb      	ldrh	r3, [r7, #4]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8001956:	887b      	ldrh	r3, [r7, #2]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	b29b      	uxth	r3, r3
 800195c:	b2db      	uxtb	r3, r3
 800195e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001960:	887b      	ldrh	r3, [r7, #2]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8001966:	883b      	ldrh	r3, [r7, #0]
 8001968:	0a1b      	lsrs	r3, r3, #8
 800196a:	b29b      	uxth	r3, r3
 800196c:	b2db      	uxtb	r3, r3
 800196e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8001970:	883b      	ldrh	r3, [r7, #0]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8001976:	f107 0308 	add.w	r3, r7, #8
 800197a:	2208      	movs	r2, #8
 800197c:	4619      	mov	r1, r3
 800197e:	2008      	movs	r0, #8
 8001980:	f000 fc10 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	bd90      	pop	{r4, r7, pc}

0800198c <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	6039      	str	r1, [r7, #0]
 8001996:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	0c1b      	lsrs	r3, r3, #16
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	0a1b      	lsrs	r3, r3, #8
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2204      	movs	r2, #4
 80019be:	4619      	mov	r1, r3
 80019c0:	2097      	movs	r0, #151	@ 0x97
 80019c2:	f000 fbef 	bl	80021a4 <SUBGRF_WriteCommand>
}
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
	...

080019d0 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 80019d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019d4:	b084      	sub	sp, #16
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 80019de:	4b1d      	ldr	r3, [pc, #116]	@ (8001a54 <SUBGRF_SetRfFrequency+0x84>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	f083 0301 	eor.w	r3, r3, #1
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 80019ec:	6878      	ldr	r0, [r7, #4]
 80019ee:	f7ff ff27 	bl	8001840 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80019f2:	4b18      	ldr	r3, [pc, #96]	@ (8001a54 <SUBGRF_SetRfFrequency+0x84>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2200      	movs	r2, #0
 80019fc:	461c      	mov	r4, r3
 80019fe:	4615      	mov	r5, r2
 8001a00:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001a04:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001a08:	4a13      	ldr	r2, [pc, #76]	@ (8001a58 <SUBGRF_SetRfFrequency+0x88>)
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	4640      	mov	r0, r8
 8001a10:	4649      	mov	r1, r9
 8001a12:	f7fe fc0d 	bl	8000230 <__aeabi_uldivmod>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	0e1b      	lsrs	r3, r3, #24
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	0c1b      	lsrs	r3, r3, #16
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	2204      	movs	r2, #4
 8001a42:	4619      	mov	r1, r3
 8001a44:	2086      	movs	r0, #134	@ 0x86
 8001a46:	f000 fbad 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001a4a:	bf00      	nop
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a54:	2000046c 	.word	0x2000046c
 8001a58:	01e84800 	.word	0x01e84800

08001a5c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8001a66:	79fa      	ldrb	r2, [r7, #7]
 8001a68:	4b09      	ldr	r3, [pc, #36]	@ (8001a90 <SUBGRF_SetPacketType+0x34>)
 8001a6a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d104      	bne.n	8001a7c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8001a72:	2100      	movs	r1, #0
 8001a74:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8001a78:	f000 fae4 	bl	8002044 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8001a7c:	1dfb      	adds	r3, r7, #7
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4619      	mov	r1, r3
 8001a82:	208a      	movs	r0, #138	@ 0x8a
 8001a84:	f000 fb8e 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	20000465 	.word	0x20000465

08001a94 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
    return PacketType;
 8001a98:	4b02      	ldr	r3, [pc, #8]	@ (8001aa4 <SUBGRF_GetPacketType+0x10>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	20000465 	.word	0x20000465

08001aa8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	71bb      	strb	r3, [r7, #6]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8001aba:	79fb      	ldrb	r3, [r7, #7]
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d149      	bne.n	8001b54 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f7ff fcc3 	bl	800144c <RBI_GetRFOMaxPowerConfig>
 8001ac6:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8001ac8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	da01      	bge.n	8001ad6 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2b0e      	cmp	r3, #14
 8001ada:	d10e      	bne.n	8001afa <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8001adc:	2301      	movs	r3, #1
 8001ade:	2201      	movs	r2, #1
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	2004      	movs	r0, #4
 8001ae4:	f7ff fef6 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001ae8:	79ba      	ldrb	r2, [r7, #6]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	330e      	adds	r3, #14
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	71bb      	strb	r3, [r7, #6]
 8001af8:	e01f      	b.n	8001b3a <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	2b0a      	cmp	r3, #10
 8001afe:	d10e      	bne.n	8001b1e <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8001b00:	2301      	movs	r3, #1
 8001b02:	2201      	movs	r2, #1
 8001b04:	2100      	movs	r1, #0
 8001b06:	2001      	movs	r0, #1
 8001b08:	f7ff fee4 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8001b0c:	79ba      	ldrb	r2, [r7, #6]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	330d      	adds	r3, #13
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	71bb      	strb	r3, [r7, #6]
 8001b1c:	e00d      	b.n	8001b3a <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8001b1e:	2301      	movs	r3, #1
 8001b20:	2201      	movs	r2, #1
 8001b22:	2100      	movs	r1, #0
 8001b24:	2007      	movs	r0, #7
 8001b26:	f7ff fed5 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001b2a:	79ba      	ldrb	r2, [r7, #6]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	330e      	adds	r3, #14
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 8001b3a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b3e:	f113 0f11 	cmn.w	r3, #17
 8001b42:	da01      	bge.n	8001b48 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8001b44:	23ef      	movs	r3, #239	@ 0xef
 8001b46:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8001b48:	2118      	movs	r1, #24
 8001b4a:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001b4e:	f000 fa79 	bl	8002044 <SUBGRF_WriteRegister>
 8001b52:	e067      	b.n	8001c24 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8001b54:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001b58:	f000 fa88 	bl	800206c <SUBGRF_ReadRegister>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f043 031e 	orr.w	r3, r3, #30
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	4619      	mov	r1, r3
 8001b66:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001b6a:	f000 fa6b 	bl	8002044 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f7ff fc6c 	bl	800144c <RBI_GetRFOMaxPowerConfig>
 8001b74:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8001b76:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	da01      	bge.n	8001b84 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b14      	cmp	r3, #20
 8001b88:	d10e      	bne.n	8001ba8 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2105      	movs	r1, #5
 8001b90:	2003      	movs	r0, #3
 8001b92:	f7ff fe9f 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001b96:	79ba      	ldrb	r2, [r7, #6]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	3316      	adds	r3, #22
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	71bb      	strb	r3, [r7, #6]
 8001ba6:	e031      	b.n	8001c0c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2b11      	cmp	r3, #17
 8001bac:	d10e      	bne.n	8001bcc <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8001bae:	2301      	movs	r3, #1
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	2103      	movs	r1, #3
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	f7ff fe8d 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001bba:	79ba      	ldrb	r2, [r7, #6]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	3316      	adds	r3, #22
 8001bc6:	b2db      	uxtb	r3, r3
 8001bc8:	71bb      	strb	r3, [r7, #6]
 8001bca:	e01f      	b.n	8001c0c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b0e      	cmp	r3, #14
 8001bd0:	d10e      	bne.n	8001bf0 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	2002      	movs	r0, #2
 8001bda:	f7ff fe7b 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001bde:	79ba      	ldrb	r2, [r7, #6]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	330e      	adds	r3, #14
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	71bb      	strb	r3, [r7, #6]
 8001bee:	e00d      	b.n	8001c0c <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2107      	movs	r1, #7
 8001bf6:	2004      	movs	r0, #4
 8001bf8:	f7ff fe6c 	bl	80018d4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001bfc:	79ba      	ldrb	r2, [r7, #6]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	3316      	adds	r3, #22
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8001c0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001c10:	f113 0f09 	cmn.w	r3, #9
 8001c14:	da01      	bge.n	8001c1a <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8001c16:	23f7      	movs	r3, #247	@ 0xf7
 8001c18:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8001c1a:	2138      	movs	r1, #56	@ 0x38
 8001c1c:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001c20:	f000 fa10 	bl	8002044 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8001c24:	79bb      	ldrb	r3, [r7, #6]
 8001c26:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8001c28:	797b      	ldrb	r3, [r7, #5]
 8001c2a:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8001c2c:	f107 0308 	add.w	r3, r7, #8
 8001c30:	2202      	movs	r2, #2
 8001c32:	4619      	mov	r1, r3
 8001c34:	208e      	movs	r0, #142	@ 0x8e
 8001c36:	f000 fab5 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001c3a:	bf00      	nop
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8001c44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001c52:	f107 0308 	add.w	r3, r7, #8
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	781a      	ldrb	r2, [r3, #0]
 8001c60:	4b5c      	ldr	r3, [pc, #368]	@ (8001dd4 <SUBGRF_SetModulationParams+0x190>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d004      	beq.n	8001c72 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fef5 	bl	8001a5c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b03      	cmp	r3, #3
 8001c78:	f200 80a5 	bhi.w	8001dc6 <SUBGRF_SetModulationParams+0x182>
 8001c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8001c84 <SUBGRF_SetModulationParams+0x40>)
 8001c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c82:	bf00      	nop
 8001c84:	08001c95 	.word	0x08001c95
 8001c88:	08001d55 	.word	0x08001d55
 8001c8c:	08001d17 	.word	0x08001d17
 8001c90:	08001d83 	.word	0x08001d83
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8001c94:	2308      	movs	r3, #8
 8001c96:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	4a4e      	ldr	r2, [pc, #312]	@ (8001dd8 <SUBGRF_SetModulationParams+0x194>)
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	0c1b      	lsrs	r3, r3, #16
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	0a1b      	lsrs	r3, r3, #8
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	7b1b      	ldrb	r3, [r3, #12]
 8001cbe:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	7b5b      	ldrb	r3, [r3, #13]
 8001cc4:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	461c      	mov	r4, r3
 8001cce:	4615      	mov	r5, r2
 8001cd0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001cd4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001cd8:	4a40      	ldr	r2, [pc, #256]	@ (8001ddc <SUBGRF_SetModulationParams+0x198>)
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	4640      	mov	r0, r8
 8001ce0:	4649      	mov	r1, r9
 8001ce2:	f7fe faa5 	bl	8000230 <__aeabi_uldivmod>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	4613      	mov	r3, r2
 8001cec:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	0c1b      	lsrs	r3, r3, #16
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	0a1b      	lsrs	r3, r3, #8
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001d04:	7cfb      	ldrb	r3, [r7, #19]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	f107 0308 	add.w	r3, r7, #8
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	208b      	movs	r0, #139	@ 0x8b
 8001d10:	f000 fa48 	bl	80021a4 <SUBGRF_WriteCommand>
        break;
 8001d14:	e058      	b.n	8001dc8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8001d16:	2304      	movs	r3, #4
 8001d18:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd8 <SUBGRF_SetModulationParams+0x194>)
 8001d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d24:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	0a1b      	lsrs	r3, r3, #8
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	7d1b      	ldrb	r3, [r3, #20]
 8001d40:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001d42:	7cfb      	ldrb	r3, [r7, #19]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	f107 0308 	add.w	r3, r7, #8
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	208b      	movs	r0, #139	@ 0x8b
 8001d4e:	f000 fa29 	bl	80021a4 <SUBGRF_WriteCommand>
        break;
 8001d52:	e039      	b.n	8001dc8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8001d54:	2304      	movs	r3, #4
 8001d56:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	7e1b      	ldrb	r3, [r3, #24]
 8001d5c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	7e5b      	ldrb	r3, [r3, #25]
 8001d62:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	7e9b      	ldrb	r3, [r3, #26]
 8001d68:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7edb      	ldrb	r3, [r3, #27]
 8001d6e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001d70:	7cfb      	ldrb	r3, [r7, #19]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	4619      	mov	r1, r3
 8001d7a:	208b      	movs	r0, #139	@ 0x8b
 8001d7c:	f000 fa12 	bl	80021a4 <SUBGRF_WriteCommand>

        break;
 8001d80:	e022      	b.n	8001dc8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 8001d82:	2305      	movs	r3, #5
 8001d84:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4a13      	ldr	r2, [pc, #76]	@ (8001dd8 <SUBGRF_SetModulationParams+0x194>)
 8001d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d90:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	0c1b      	lsrs	r3, r3, #16
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	0a1b      	lsrs	r3, r3, #8
 8001d9e:	b2db      	uxtb	r3, r3
 8001da0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	7b1b      	ldrb	r3, [r3, #12]
 8001dac:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	7b5b      	ldrb	r3, [r3, #13]
 8001db2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001db4:	7cfb      	ldrb	r3, [r7, #19]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	f107 0308 	add.w	r3, r7, #8
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	208b      	movs	r0, #139	@ 0x8b
 8001dc0:	f000 f9f0 	bl	80021a4 <SUBGRF_WriteCommand>
        break;
 8001dc4:	e000      	b.n	8001dc8 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 8001dc6:	bf00      	nop
    }
}
 8001dc8:	bf00      	nop
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000465 	.word	0x20000465
 8001dd8:	3d090000 	.word	0x3d090000
 8001ddc:	01e84800 	.word	0x01e84800

08001de0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	781a      	ldrb	r2, [r3, #0]
 8001dfc:	4b44      	ldr	r3, [pc, #272]	@ (8001f10 <SUBGRF_SetPacketParams+0x130>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d004      	beq.n	8001e0e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fe27 	bl	8001a5c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d878      	bhi.n	8001f08 <SUBGRF_SetPacketParams+0x128>
 8001e16:	a201      	add	r2, pc, #4	@ (adr r2, 8001e1c <SUBGRF_SetPacketParams+0x3c>)
 8001e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e1c:	08001e2d 	.word	0x08001e2d
 8001e20:	08001ebd 	.word	0x08001ebd
 8001e24:	08001eb1 	.word	0x08001eb1
 8001e28:	08001e2d 	.word	0x08001e2d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7a5b      	ldrb	r3, [r3, #9]
 8001e30:	2bf1      	cmp	r3, #241	@ 0xf1
 8001e32:	d10a      	bne.n	8001e4a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8001e34:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001e38:	f7ff fbad 	bl	8001596 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8001e3c:	f248 0005 	movw	r0, #32773	@ 0x8005
 8001e40:	f7ff fbc9 	bl	80015d6 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8001e44:	2302      	movs	r3, #2
 8001e46:	75bb      	strb	r3, [r7, #22]
 8001e48:	e011      	b.n	8001e6e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7a5b      	ldrb	r3, [r3, #9]
 8001e4e:	2bf2      	cmp	r3, #242	@ 0xf2
 8001e50:	d10a      	bne.n	8001e68 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8001e52:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8001e56:	f7ff fb9e 	bl	8001596 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8001e5a:	f241 0021 	movw	r0, #4129	@ 0x1021
 8001e5e:	f7ff fbba 	bl	80015d6 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8001e62:	2306      	movs	r3, #6
 8001e64:	75bb      	strb	r3, [r7, #22]
 8001e66:	e002      	b.n	8001e6e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	7a5b      	ldrb	r3, [r3, #9]
 8001e6c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8001e6e:	2309      	movs	r3, #9
 8001e70:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	885b      	ldrh	r3, [r3, #2]
 8001e76:	0a1b      	lsrs	r3, r3, #8
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	885b      	ldrh	r3, [r3, #2]
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	791b      	ldrb	r3, [r3, #4]
 8001e8a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	795b      	ldrb	r3, [r3, #5]
 8001e90:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	799b      	ldrb	r3, [r3, #6]
 8001e96:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	79db      	ldrb	r3, [r3, #7]
 8001e9c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	7a1b      	ldrb	r3, [r3, #8]
 8001ea2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8001ea4:	7dbb      	ldrb	r3, [r7, #22]
 8001ea6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	7a9b      	ldrb	r3, [r3, #10]
 8001eac:	753b      	strb	r3, [r7, #20]
        break;
 8001eae:	e022      	b.n	8001ef6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	7b1b      	ldrb	r3, [r3, #12]
 8001eb8:	733b      	strb	r3, [r7, #12]
        break;
 8001eba:	e01c      	b.n	8001ef6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8001ebc:	2306      	movs	r3, #6
 8001ebe:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	89db      	ldrh	r3, [r3, #14]
 8001ec4:	0a1b      	lsrs	r3, r3, #8
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	89db      	ldrh	r3, [r3, #14]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	7c1a      	ldrb	r2, [r3, #16]
 8001ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8001f14 <SUBGRF_SetPacketParams+0x134>)
 8001eda:	4611      	mov	r1, r2
 8001edc:	7019      	strb	r1, [r3, #0]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	7c5b      	ldrb	r3, [r3, #17]
 8001ee6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	7c9b      	ldrb	r3, [r3, #18]
 8001eec:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7cdb      	ldrb	r3, [r3, #19]
 8001ef2:	747b      	strb	r3, [r7, #17]
        break;
 8001ef4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	f107 030c 	add.w	r3, r7, #12
 8001efe:	4619      	mov	r1, r3
 8001f00:	208c      	movs	r0, #140	@ 0x8c
 8001f02:	f000 f94f 	bl	80021a4 <SUBGRF_WriteCommand>
 8001f06:	e000      	b.n	8001f0a <SUBGRF_SetPacketParams+0x12a>
        return;
 8001f08:	bf00      	nop
}
 8001f0a:	3718      	adds	r7, #24
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000465 	.word	0x20000465
 8001f14:	20000466 	.word	0x20000466

08001f18 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	460a      	mov	r2, r1
 8001f22:	71fb      	strb	r3, [r7, #7]
 8001f24:	4613      	mov	r3, r2
 8001f26:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8001f2c:	79bb      	ldrb	r3, [r7, #6]
 8001f2e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8001f30:	f107 030c 	add.w	r3, r7, #12
 8001f34:	2202      	movs	r2, #2
 8001f36:	4619      	mov	r1, r3
 8001f38:	208f      	movs	r0, #143	@ 0x8f
 8001f3a:	f000 f933 	bl	80021a4 <SUBGRF_WriteCommand>
}
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <SUBGRF_GetRxBufferStatus>:
    rssi = -buf[0] >> 1;
    return rssi;
}

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8001f52:	f107 030c 	add.w	r3, r7, #12
 8001f56:	2202      	movs	r2, #2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	2013      	movs	r0, #19
 8001f5c:	f000 f944 	bl	80021e8 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8001f60:	f7ff fd98 	bl	8001a94 <SUBGRF_GetPacketType>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d10d      	bne.n	8001f86 <SUBGRF_GetRxBufferStatus+0x3e>
 8001f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <SUBGRF_GetRxBufferStatus+0x54>)
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d108      	bne.n	8001f86 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8001f74:	f240 7002 	movw	r0, #1794	@ 0x702
 8001f78:	f000 f878 	bl	800206c <SUBGRF_ReadRegister>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	461a      	mov	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	701a      	strb	r2, [r3, #0]
 8001f84:	e002      	b.n	8001f8c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8001f86:	7b3a      	ldrb	r2, [r7, #12]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8001f8c:	7b7a      	ldrb	r2, [r7, #13]
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	701a      	strb	r2, [r3, #0]
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000466 	.word	0x20000466

08001fa0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8001fa8:	f107 030c 	add.w	r3, r7, #12
 8001fac:	2203      	movs	r2, #3
 8001fae:	4619      	mov	r1, r3
 8001fb0:	2014      	movs	r0, #20
 8001fb2:	f000 f919 	bl	80021e8 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8001fb6:	f7ff fd6d 	bl	8001a94 <SUBGRF_GetPacketType>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d002      	beq.n	8001fd0 <SUBGRF_GetPacketStatus+0x30>
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d013      	beq.n	8001ff6 <SUBGRF_GetPacketStatus+0x56>
 8001fce:	e02a      	b.n	8002026 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8001fd0:	7b3a      	ldrb	r2, [r7, #12]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8001fd6:	7b7b      	ldrb	r3, [r7, #13]
 8001fd8:	425b      	negs	r3, r3
 8001fda:	105b      	asrs	r3, r3, #1
 8001fdc:	b25a      	sxtb	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8001fe2:	7bbb      	ldrb	r3, [r7, #14]
 8001fe4:	425b      	negs	r3, r3
 8001fe6:	105b      	asrs	r3, r3, #1
 8001fe8:	b25a      	sxtb	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
            break;
 8001ff4:	e020      	b.n	8002038 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8001ff6:	7b3b      	ldrb	r3, [r7, #12]
 8001ff8:	425b      	negs	r3, r3
 8001ffa:	105b      	asrs	r3, r3, #1
 8001ffc:	b25a      	sxtb	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8002002:	7b7b      	ldrb	r3, [r7, #13]
 8002004:	b25b      	sxtb	r3, r3
 8002006:	3302      	adds	r3, #2
 8002008:	109b      	asrs	r3, r3, #2
 800200a:	b25a      	sxtb	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8002010:	7bbb      	ldrb	r3, [r7, #14]
 8002012:	425b      	negs	r3, r3
 8002014:	105b      	asrs	r3, r3, #1
 8002016:	b25a      	sxtb	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 800201c:	4b08      	ldr	r3, [pc, #32]	@ (8002040 <SUBGRF_GetPacketStatus+0xa0>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	611a      	str	r2, [r3, #16]
            break;
 8002024:	e008      	b.n	8002038 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8002026:	2214      	movs	r2, #20
 8002028:	2100      	movs	r1, #0
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f004 feee 	bl	8006e0c <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	220f      	movs	r2, #15
 8002034:	701a      	strb	r2, [r3, #0]
            break;
 8002036:	bf00      	nop
    }
}
 8002038:	bf00      	nop
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000468 	.word	0x20000468

08002044 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	460a      	mov	r2, r1
 800204e:	80fb      	strh	r3, [r7, #6]
 8002050:	4613      	mov	r3, r2
 8002052:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8002054:	1d7a      	adds	r2, r7, #5
 8002056:	88f9      	ldrh	r1, [r7, #6]
 8002058:	2301      	movs	r3, #1
 800205a:	4803      	ldr	r0, [pc, #12]	@ (8002068 <SUBGRF_WriteRegister+0x24>)
 800205c:	f002 fa54 	bl	8004508 <HAL_SUBGHZ_WriteRegisters>
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	200003c0 	.word	0x200003c0

0800206c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8002076:	f107 020f 	add.w	r2, r7, #15
 800207a:	88f9      	ldrh	r1, [r7, #6]
 800207c:	2301      	movs	r3, #1
 800207e:	4804      	ldr	r0, [pc, #16]	@ (8002090 <SUBGRF_ReadRegister+0x24>)
 8002080:	f002 faa1 	bl	80045c6 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8002084:	7bfb      	ldrb	r3, [r7, #15]
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	200003c0 	.word	0x200003c0

08002094 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	6039      	str	r1, [r7, #0]
 800209e:	80fb      	strh	r3, [r7, #6]
 80020a0:	4613      	mov	r3, r2
 80020a2:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020a4:	f3ef 8310 	mrs	r3, PRIMASK
 80020a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80020aa:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80020ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80020ae:	b672      	cpsid	i
}
 80020b0:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80020b2:	88bb      	ldrh	r3, [r7, #4]
 80020b4:	88f9      	ldrh	r1, [r7, #6]
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	4806      	ldr	r0, [pc, #24]	@ (80020d4 <SUBGRF_WriteRegisters+0x40>)
 80020ba:	f002 fa25 	bl	8004508 <HAL_SUBGHZ_WriteRegisters>
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	f383 8810 	msr	PRIMASK, r3
}
 80020c8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80020ca:	bf00      	nop
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	200003c0 	.word	0x200003c0

080020d8 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	6039      	str	r1, [r7, #0]
 80020e2:	80fb      	strh	r3, [r7, #6]
 80020e4:	4613      	mov	r3, r2
 80020e6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020e8:	f3ef 8310 	mrs	r3, PRIMASK
 80020ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80020ee:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80020f0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80020f2:	b672      	cpsid	i
}
 80020f4:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80020f6:	88bb      	ldrh	r3, [r7, #4]
 80020f8:	88f9      	ldrh	r1, [r7, #6]
 80020fa:	683a      	ldr	r2, [r7, #0]
 80020fc:	4806      	ldr	r0, [pc, #24]	@ (8002118 <SUBGRF_ReadRegisters+0x40>)
 80020fe:	f002 fa62 	bl	80045c6 <HAL_SUBGHZ_ReadRegisters>
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	f383 8810 	msr	PRIMASK, r3
}
 800210c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800210e:	bf00      	nop
 8002110:	3718      	adds	r7, #24
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	200003c0 	.word	0x200003c0

0800211c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	6039      	str	r1, [r7, #0]
 8002126:	71fb      	strb	r3, [r7, #7]
 8002128:	4613      	mov	r3, r2
 800212a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800212c:	f3ef 8310 	mrs	r3, PRIMASK
 8002130:	60fb      	str	r3, [r7, #12]
  return(result);
 8002132:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002134:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002136:	b672      	cpsid	i
}
 8002138:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800213a:	79bb      	ldrb	r3, [r7, #6]
 800213c:	b29b      	uxth	r3, r3
 800213e:	79f9      	ldrb	r1, [r7, #7]
 8002140:	683a      	ldr	r2, [r7, #0]
 8002142:	4806      	ldr	r0, [pc, #24]	@ (800215c <SUBGRF_WriteBuffer+0x40>)
 8002144:	f002 fb53 	bl	80047ee <HAL_SUBGHZ_WriteBuffer>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	f383 8810 	msr	PRIMASK, r3
}
 8002152:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002154:	bf00      	nop
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	200003c0 	.word	0x200003c0

08002160 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	6039      	str	r1, [r7, #0]
 800216a:	71fb      	strb	r3, [r7, #7]
 800216c:	4613      	mov	r3, r2
 800216e:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002170:	f3ef 8310 	mrs	r3, PRIMASK
 8002174:	60fb      	str	r3, [r7, #12]
  return(result);
 8002176:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002178:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800217a:	b672      	cpsid	i
}
 800217c:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800217e:	79bb      	ldrb	r3, [r7, #6]
 8002180:	b29b      	uxth	r3, r3
 8002182:	79f9      	ldrb	r1, [r7, #7]
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	4806      	ldr	r0, [pc, #24]	@ (80021a0 <SUBGRF_ReadBuffer+0x40>)
 8002188:	f002 fb84 	bl	8004894 <HAL_SUBGHZ_ReadBuffer>
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	f383 8810 	msr	PRIMASK, r3
}
 8002196:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8002198:	bf00      	nop
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	200003c0 	.word	0x200003c0

080021a4 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b086      	sub	sp, #24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	6039      	str	r1, [r7, #0]
 80021ae:	71fb      	strb	r3, [r7, #7]
 80021b0:	4613      	mov	r3, r2
 80021b2:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021b4:	f3ef 8310 	mrs	r3, PRIMASK
 80021b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80021ba:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80021bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80021be:	b672      	cpsid	i
}
 80021c0:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 80021c2:	88bb      	ldrh	r3, [r7, #4]
 80021c4:	79f9      	ldrb	r1, [r7, #7]
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	4806      	ldr	r0, [pc, #24]	@ (80021e4 <SUBGRF_WriteCommand+0x40>)
 80021ca:	f002 fa5d 	bl	8004688 <HAL_SUBGHZ_ExecSetCmd>
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	f383 8810 	msr	PRIMASK, r3
}
 80021d8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80021da:	bf00      	nop
 80021dc:	3718      	adds	r7, #24
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	200003c0 	.word	0x200003c0

080021e8 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b086      	sub	sp, #24
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	6039      	str	r1, [r7, #0]
 80021f2:	71fb      	strb	r3, [r7, #7]
 80021f4:	4613      	mov	r3, r2
 80021f6:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021f8:	f3ef 8310 	mrs	r3, PRIMASK
 80021fc:	60fb      	str	r3, [r7, #12]
  return(result);
 80021fe:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8002200:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002202:	b672      	cpsid	i
}
 8002204:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8002206:	88bb      	ldrh	r3, [r7, #4]
 8002208:	79f9      	ldrb	r1, [r7, #7]
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	4806      	ldr	r0, [pc, #24]	@ (8002228 <SUBGRF_ReadCommand+0x40>)
 800220e:	f002 fa9a 	bl	8004746 <HAL_SUBGHZ_ExecGetCmd>
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	f383 8810 	msr	PRIMASK, r3
}
 800221c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800221e:	bf00      	nop
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200003c0 	.word	0x200003c0

0800222c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	460a      	mov	r2, r1
 8002236:	71fb      	strb	r3, [r7, #7]
 8002238:	4613      	mov	r3, r2
 800223a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d10d      	bne.n	8002262 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d104      	bne.n	8002256 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 800224c:	2302      	movs	r3, #2
 800224e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8002250:	2004      	movs	r0, #4
 8002252:	f000 f8e7 	bl	8002424 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	2b02      	cmp	r3, #2
 800225a:	d107      	bne.n	800226c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 800225c:	2303      	movs	r3, #3
 800225e:	73fb      	strb	r3, [r7, #15]
 8002260:	e004      	b.n	800226c <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8002262:	79bb      	ldrb	r3, [r7, #6]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff f8c9 	bl	8001406 <RBI_ConfigRFSwitch>
}
 8002274:	bf00      	nop
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8002286:	2301      	movs	r3, #1
 8002288:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 800228a:	f7ff f8ca 	bl	8001422 <RBI_GetTxConfig>
 800228e:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d016      	beq.n	80022c4 <SUBGRF_SetRfTxPower+0x48>
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b02      	cmp	r3, #2
 800229a:	dc16      	bgt.n	80022ca <SUBGRF_SetRfTxPower+0x4e>
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <SUBGRF_SetRfTxPower+0x2e>
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d00a      	beq.n	80022be <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 80022a8:	e00f      	b.n	80022ca <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b0f      	cmp	r3, #15
 80022b0:	dd02      	ble.n	80022b8 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 80022b2:	2302      	movs	r3, #2
 80022b4:	73fb      	strb	r3, [r7, #15]
            break;
 80022b6:	e009      	b.n	80022cc <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 80022b8:	2301      	movs	r3, #1
 80022ba:	73fb      	strb	r3, [r7, #15]
            break;
 80022bc:	e006      	b.n	80022cc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 80022be:	2301      	movs	r3, #1
 80022c0:	73fb      	strb	r3, [r7, #15]
            break;
 80022c2:	e003      	b.n	80022cc <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 80022c4:	2302      	movs	r3, #2
 80022c6:	73fb      	strb	r3, [r7, #15]
            break;
 80022c8:	e000      	b.n	80022cc <SUBGRF_SetRfTxPower+0x50>
            break;
 80022ca:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 80022cc:	f997 1007 	ldrsb.w	r1, [r7, #7]
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	2202      	movs	r2, #2
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff fbe7 	bl	8001aa8 <SUBGRF_SetTxParams>

    return paSelect;
 80022da:	7bfb      	ldrb	r3, [r7, #15]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}

080022e4 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 80022ec:	4b03      	ldr	r3, [pc, #12]	@ (80022fc <HAL_SUBGHZ_TxCpltCallback+0x18>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2001      	movs	r0, #1
 80022f2:	4798      	blx	r3
}
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	20000470 	.word	0x20000470

08002300 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8002308:	4b03      	ldr	r3, [pc, #12]	@ (8002318 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2002      	movs	r0, #2
 800230e:	4798      	blx	r3
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000470 	.word	0x20000470

0800231c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8002324:	4b03      	ldr	r3, [pc, #12]	@ (8002334 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	2040      	movs	r0, #64	@ 0x40
 800232a:	4798      	blx	r3
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20000470 	.word	0x20000470

08002338 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8002344:	78fb      	ldrb	r3, [r7, #3]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <HAL_SUBGHZ_CADStatusCallback+0x18>
 800234a:	2b01      	cmp	r3, #1
 800234c:	d005      	beq.n	800235a <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 800234e:	e00a      	b.n	8002366 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8002350:	4b07      	ldr	r3, [pc, #28]	@ (8002370 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2080      	movs	r0, #128	@ 0x80
 8002356:	4798      	blx	r3
            break;
 8002358:	e005      	b.n	8002366 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 800235a:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002362:	4798      	blx	r3
            break;
 8002364:	bf00      	nop
    }
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	20000470 	.word	0x20000470

08002374 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 800237c:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002384:	4798      	blx	r3
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000470 	.word	0x20000470

08002394 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800239c:	4b03      	ldr	r3, [pc, #12]	@ (80023ac <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2020      	movs	r0, #32
 80023a2:	4798      	blx	r3
}
 80023a4:	bf00      	nop
 80023a6:	3708      	adds	r7, #8
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	20000470 	.word	0x20000470

080023b0 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 80023b8:	4b03      	ldr	r3, [pc, #12]	@ (80023c8 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2004      	movs	r0, #4
 80023be:	4798      	blx	r3
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20000470 	.word	0x20000470

080023cc <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b082      	sub	sp, #8
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 80023d4:	4b03      	ldr	r3, [pc, #12]	@ (80023e4 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2008      	movs	r0, #8
 80023da:	4798      	blx	r3
}
 80023dc:	bf00      	nop
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000470 	.word	0x20000470

080023e8 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80023f0:	4b03      	ldr	r3, [pc, #12]	@ (8002400 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2010      	movs	r0, #16
 80023f6:	4798      	blx	r3
}
 80023f8:	bf00      	nop
 80023fa:	3708      	adds	r7, #8
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000470 	.word	0x20000470

08002404 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 800240c:	4b04      	ldr	r3, [pc, #16]	@ (8002420 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002414:	4798      	blx	r3
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	20000470 	.word	0x20000470

08002424 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800242e:	f7ff f806 	bl	800143e <RBI_IsDCDC>
 8002432:	4603      	mov	r3, r0
 8002434:	2b01      	cmp	r3, #1
 8002436:	d112      	bne.n	800245e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8002438:	f640 1023 	movw	r0, #2339	@ 0x923
 800243c:	f7ff fe16 	bl	800206c <SUBGRF_ReadRegister>
 8002440:	4603      	mov	r3, r0
 8002442:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8002444:	7bfb      	ldrb	r3, [r7, #15]
 8002446:	f023 0306 	bic.w	r3, r3, #6
 800244a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800244c:	7bfa      	ldrb	r2, [r7, #15]
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	4313      	orrs	r3, r2
 8002452:	b2db      	uxtb	r3, r3
 8002454:	4619      	mov	r1, r3
 8002456:	f640 1023 	movw	r0, #2339	@ 0x923
 800245a:	f7ff fdf3 	bl	8002044 <SUBGRF_WriteRegister>
  }
}
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002472:	2003      	movs	r0, #3
 8002474:	f000 f982 	bl	800277c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002478:	f001 fc50 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 800247c:	4603      	mov	r3, r0
 800247e:	4a09      	ldr	r2, [pc, #36]	@ (80024a4 <HAL_Init+0x3c>)
 8002480:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002482:	2000      	movs	r0, #0
 8002484:	f000 f810 	bl	80024a8 <HAL_InitTick>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d002      	beq.n	8002494 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	71fb      	strb	r3, [r7, #7]
 8002492:	e001      	b.n	8002498 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002494:	f7fe fc82 	bl	8000d9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002498:	79fb      	ldrb	r3, [r7, #7]
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	2000001c 	.word	0x2000001c

080024a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024b0:	2300      	movs	r3, #0
 80024b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80024b4:	4b17      	ldr	r3, [pc, #92]	@ (8002514 <HAL_InitTick+0x6c>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d024      	beq.n	8002506 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80024bc:	f001 fc2e 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 80024c0:	4602      	mov	r2, r0
 80024c2:	4b14      	ldr	r3, [pc, #80]	@ (8002514 <HAL_InitTick+0x6c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	4619      	mov	r1, r3
 80024c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80024d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d4:	4618      	mov	r0, r3
 80024d6:	f000 f992 	bl	80027fe <HAL_SYSTICK_Config>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d10f      	bne.n	8002500 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2b0f      	cmp	r3, #15
 80024e4:	d809      	bhi.n	80024fa <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e6:	2200      	movs	r2, #0
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	f04f 30ff 	mov.w	r0, #4294967295
 80024ee:	f000 f950 	bl	8002792 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024f2:	4a09      	ldr	r2, [pc, #36]	@ (8002518 <HAL_InitTick+0x70>)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6013      	str	r3, [r2, #0]
 80024f8:	e007      	b.n	800250a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	73fb      	strb	r3, [r7, #15]
 80024fe:	e004      	b.n	800250a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002500:	2301      	movs	r3, #1
 8002502:	73fb      	strb	r3, [r7, #15]
 8002504:	e001      	b.n	800250a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800250a:	7bfb      	ldrb	r3, [r7, #15]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000030 	.word	0x20000030
 8002518:	2000002c 	.word	0x2000002c

0800251c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002520:	4b05      	ldr	r3, [pc, #20]	@ (8002538 <HAL_IncTick+0x1c>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	461a      	mov	r2, r3
 8002526:	4b05      	ldr	r3, [pc, #20]	@ (800253c <HAL_IncTick+0x20>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4413      	add	r3, r2
 800252c:	4a03      	ldr	r2, [pc, #12]	@ (800253c <HAL_IncTick+0x20>)
 800252e:	6013      	str	r3, [r2, #0]
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	bc80      	pop	{r7}
 8002536:	4770      	bx	lr
 8002538:	20000030 	.word	0x20000030
 800253c:	20000474 	.word	0x20000474

08002540 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  return uwTick;
 8002544:	4b02      	ldr	r3, [pc, #8]	@ (8002550 <HAL_GetTick+0x10>)
 8002546:	681b      	ldr	r3, [r3, #0]
}
 8002548:	4618      	mov	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr
 8002550:	20000474 	.word	0x20000474

08002554 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800255c:	f7ff fff0 	bl	8002540 <HAL_GetTick>
 8002560:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256c:	d005      	beq.n	800257a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800256e:	4b0a      	ldr	r3, [pc, #40]	@ (8002598 <HAL_Delay+0x44>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	461a      	mov	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4413      	add	r3, r2
 8002578:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800257a:	bf00      	nop
 800257c:	f7ff ffe0 	bl	8002540 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	429a      	cmp	r2, r3
 800258a:	d8f7      	bhi.n	800257c <HAL_Delay+0x28>
  {
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20000030 	.word	0x20000030

0800259c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025ac:	4b0c      	ldr	r3, [pc, #48]	@ (80025e0 <__NVIC_SetPriorityGrouping+0x44>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025b2:	68ba      	ldr	r2, [r7, #8]
 80025b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025b8:	4013      	ands	r3, r2
 80025ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ce:	4a04      	ldr	r2, [pc, #16]	@ (80025e0 <__NVIC_SetPriorityGrouping+0x44>)
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	60d3      	str	r3, [r2, #12]
}
 80025d4:	bf00      	nop
 80025d6:	3714      	adds	r7, #20
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025e8:	4b04      	ldr	r3, [pc, #16]	@ (80025fc <__NVIC_GetPriorityGrouping+0x18>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	0a1b      	lsrs	r3, r3, #8
 80025ee:	f003 0307 	and.w	r3, r3, #7
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260e:	2b00      	cmp	r3, #0
 8002610:	db0b      	blt.n	800262a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002612:	79fb      	ldrb	r3, [r7, #7]
 8002614:	f003 021f 	and.w	r2, r3, #31
 8002618:	4906      	ldr	r1, [pc, #24]	@ (8002634 <__NVIC_EnableIRQ+0x34>)
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261e:	095b      	lsrs	r3, r3, #5
 8002620:	2001      	movs	r0, #1
 8002622:	fa00 f202 	lsl.w	r2, r0, r2
 8002626:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr
 8002634:	e000e100 	.word	0xe000e100

08002638 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	4603      	mov	r3, r0
 8002640:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002646:	2b00      	cmp	r3, #0
 8002648:	db12      	blt.n	8002670 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	f003 021f 	and.w	r2, r3, #31
 8002650:	490a      	ldr	r1, [pc, #40]	@ (800267c <__NVIC_DisableIRQ+0x44>)
 8002652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002656:	095b      	lsrs	r3, r3, #5
 8002658:	2001      	movs	r0, #1
 800265a:	fa00 f202 	lsl.w	r2, r0, r2
 800265e:	3320      	adds	r3, #32
 8002660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002664:	f3bf 8f4f 	dsb	sy
}
 8002668:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800266a:	f3bf 8f6f 	isb	sy
}
 800266e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002670:	bf00      	nop
 8002672:	370c      	adds	r7, #12
 8002674:	46bd      	mov	sp, r7
 8002676:	bc80      	pop	{r7}
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	e000e100 	.word	0xe000e100

08002680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	6039      	str	r1, [r7, #0]
 800268a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800268c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002690:	2b00      	cmp	r3, #0
 8002692:	db0a      	blt.n	80026aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	b2da      	uxtb	r2, r3
 8002698:	490c      	ldr	r1, [pc, #48]	@ (80026cc <__NVIC_SetPriority+0x4c>)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	0112      	lsls	r2, r2, #4
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	440b      	add	r3, r1
 80026a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a8:	e00a      	b.n	80026c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	b2da      	uxtb	r2, r3
 80026ae:	4908      	ldr	r1, [pc, #32]	@ (80026d0 <__NVIC_SetPriority+0x50>)
 80026b0:	79fb      	ldrb	r3, [r7, #7]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	3b04      	subs	r3, #4
 80026b8:	0112      	lsls	r2, r2, #4
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	440b      	add	r3, r1
 80026be:	761a      	strb	r2, [r3, #24]
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bc80      	pop	{r7}
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000e100 	.word	0xe000e100
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b089      	sub	sp, #36	@ 0x24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f1c3 0307 	rsb	r3, r3, #7
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	bf28      	it	cs
 80026f2:	2304      	movcs	r3, #4
 80026f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3304      	adds	r3, #4
 80026fa:	2b06      	cmp	r3, #6
 80026fc:	d902      	bls.n	8002704 <NVIC_EncodePriority+0x30>
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	3b03      	subs	r3, #3
 8002702:	e000      	b.n	8002706 <NVIC_EncodePriority+0x32>
 8002704:	2300      	movs	r3, #0
 8002706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002708:	f04f 32ff 	mov.w	r2, #4294967295
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	43da      	mvns	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	401a      	ands	r2, r3
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800271c:	f04f 31ff 	mov.w	r1, #4294967295
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	fa01 f303 	lsl.w	r3, r1, r3
 8002726:	43d9      	mvns	r1, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800272c:	4313      	orrs	r3, r2
         );
}
 800272e:	4618      	mov	r0, r3
 8002730:	3724      	adds	r7, #36	@ 0x24
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3b01      	subs	r3, #1
 8002744:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002748:	d301      	bcc.n	800274e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800274a:	2301      	movs	r3, #1
 800274c:	e00f      	b.n	800276e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274e:	4a0a      	ldr	r2, [pc, #40]	@ (8002778 <SysTick_Config+0x40>)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	3b01      	subs	r3, #1
 8002754:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002756:	210f      	movs	r1, #15
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	f7ff ff90 	bl	8002680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002760:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <SysTick_Config+0x40>)
 8002762:	2200      	movs	r2, #0
 8002764:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002766:	4b04      	ldr	r3, [pc, #16]	@ (8002778 <SysTick_Config+0x40>)
 8002768:	2207      	movs	r2, #7
 800276a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	e000e010 	.word	0xe000e010

0800277c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff ff09 	bl	800259c <__NVIC_SetPriorityGrouping>
}
 800278a:	bf00      	nop
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b086      	sub	sp, #24
 8002796:	af00      	add	r7, sp, #0
 8002798:	4603      	mov	r3, r0
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
 800279e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff20 	bl	80025e4 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff92 	bl	80026d4 <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff61 	bl	8002680 <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff13 	bl	8002600 <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	4603      	mov	r3, r0
 80027ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff21 	bl	8002638 <__NVIC_DisableIRQ>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff ff96 	bl	8002738 <SysTick_Config>
 800280c:	4603      	mov	r3, r0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d101      	bne.n	8002828 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e04f      	b.n	80028c8 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d008      	beq.n	8002846 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2204      	movs	r2, #4
 8002838:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e040      	b.n	80028c8 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 020e 	bic.w	r2, r2, #14
 8002854:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002860:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002864:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0201 	bic.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287a:	f003 021c 	and.w	r2, r3, #28
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	2101      	movs	r1, #1
 8002884:	fa01 f202 	lsl.w	r2, r1, r2
 8002888:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002892:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00c      	beq.n	80028b6 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80028b4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2201      	movs	r2, #1
 80028ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr

080028d2 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b084      	sub	sp, #16
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d005      	beq.n	80028f6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2204      	movs	r2, #4
 80028ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
 80028f4:	e047      	b.n	8002986 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 020e 	bic.w	r2, r2, #14
 8002904:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f022 0201 	bic.w	r2, r2, #1
 8002914:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002920:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002924:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800292a:	f003 021c 	and.w	r2, r3, #28
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	2101      	movs	r1, #1
 8002934:	fa01 f202 	lsl.w	r2, r1, r2
 8002938:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800293e:	687a      	ldr	r2, [r7, #4]
 8002940:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002942:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002948:	2b00      	cmp	r3, #0
 800294a:	d00c      	beq.n	8002966 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002956:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800295a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002964:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	4798      	blx	r3
    }
  }
  return status;
 8002986:	7bfb      	ldrb	r3, [r7, #15]
}
 8002988:	4618      	mov	r0, r3
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800299e:	e140      	b.n	8002c22 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	2101      	movs	r1, #1
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	fa01 f303 	lsl.w	r3, r1, r3
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f000 8132 	beq.w	8002c1c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d005      	beq.n	80029d0 <HAL_GPIO_Init+0x40>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f003 0303 	and.w	r3, r3, #3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d130      	bne.n	8002a32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	2203      	movs	r2, #3
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4013      	ands	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a06:	2201      	movs	r2, #1
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4013      	ands	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	091b      	lsrs	r3, r3, #4
 8002a1c:	f003 0201 	and.w	r2, r3, #1
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f003 0303 	and.w	r3, r3, #3
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d017      	beq.n	8002a6e <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	2203      	movs	r2, #3
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	693a      	ldr	r2, [r7, #16]
 8002a64:	4313      	orrs	r3, r2
 8002a66:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d123      	bne.n	8002ac2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	08da      	lsrs	r2, r3, #3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	3208      	adds	r2, #8
 8002a82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	220f      	movs	r2, #15
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43db      	mvns	r3, r3
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	08da      	lsrs	r2, r3, #3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	3208      	adds	r2, #8
 8002abc:	6939      	ldr	r1, [r7, #16]
 8002abe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	2203      	movs	r2, #3
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 0203 	and.w	r2, r3, #3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 808c 	beq.w	8002c1c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002b04:	4a4e      	ldr	r2, [pc, #312]	@ (8002c40 <HAL_GPIO_Init+0x2b0>)
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	089b      	lsrs	r3, r3, #2
 8002b0a:	3302      	adds	r3, #2
 8002b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0303 	and.w	r3, r3, #3
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	2207      	movs	r2, #7
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	43db      	mvns	r3, r3
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002b2e:	d00d      	beq.n	8002b4c <HAL_GPIO_Init+0x1bc>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a44      	ldr	r2, [pc, #272]	@ (8002c44 <HAL_GPIO_Init+0x2b4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d007      	beq.n	8002b48 <HAL_GPIO_Init+0x1b8>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	4a43      	ldr	r2, [pc, #268]	@ (8002c48 <HAL_GPIO_Init+0x2b8>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d101      	bne.n	8002b44 <HAL_GPIO_Init+0x1b4>
 8002b40:	2302      	movs	r3, #2
 8002b42:	e004      	b.n	8002b4e <HAL_GPIO_Init+0x1be>
 8002b44:	2307      	movs	r3, #7
 8002b46:	e002      	b.n	8002b4e <HAL_GPIO_Init+0x1be>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <HAL_GPIO_Init+0x1be>
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	f002 0203 	and.w	r2, r2, #3
 8002b54:	0092      	lsls	r2, r2, #2
 8002b56:	4093      	lsls	r3, r2
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b5e:	4938      	ldr	r1, [pc, #224]	@ (8002c40 <HAL_GPIO_Init+0x2b0>)
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	089b      	lsrs	r3, r3, #2
 8002b64:	3302      	adds	r3, #2
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b6c:	4b37      	ldr	r3, [pc, #220]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	43db      	mvns	r3, r3
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b90:	4a2e      	ldr	r2, [pc, #184]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002b96:	4b2d      	ldr	r3, [pc, #180]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	43db      	mvns	r3, r3
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002bb2:	693a      	ldr	r2, [r7, #16]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002bba:	4a24      	ldr	r2, [pc, #144]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002bc0:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bc6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	43db      	mvns	r3, r3
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002be6:	4a19      	ldr	r2, [pc, #100]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002bee:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002bf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf4:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002c14:	4a0d      	ldr	r2, [pc, #52]	@ (8002c4c <HAL_GPIO_Init+0x2bc>)
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	fa22 f303 	lsr.w	r3, r2, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f47f aeb7 	bne.w	80029a0 <HAL_GPIO_Init+0x10>
  }
}
 8002c32:	bf00      	nop
 8002c34:	bf00      	nop
 8002c36:	371c      	adds	r7, #28
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bc80      	pop	{r7}
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40010000 	.word	0x40010000
 8002c44:	48000400 	.word	0x48000400
 8002c48:	48000800 	.word	0x48000800
 8002c4c:	58000800 	.word	0x58000800

08002c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c60:	787b      	ldrb	r3, [r7, #1]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c66:	887a      	ldrh	r2, [r7, #2]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c6c:	e002      	b.n	8002c74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c6e:	887a      	ldrh	r2, [r7, #2]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr

08002c7e <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b085      	sub	sp, #20
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
 8002c86:	460b      	mov	r3, r1
 8002c88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c90:	887a      	ldrh	r2, [r7, #2]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	4013      	ands	r3, r2
 8002c96:	041a      	lsls	r2, r3, #16
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	43d9      	mvns	r1, r3
 8002c9c:	887b      	ldrh	r3, [r7, #2]
 8002c9e:	400b      	ands	r3, r1
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	619a      	str	r2, [r3, #24]
}
 8002ca6:	bf00      	nop
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cb4:	4b04      	ldr	r3, [pc, #16]	@ (8002cc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a03      	ldr	r2, [pc, #12]	@ (8002cc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002cba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cbe:	6013      	str	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr
 8002cc8:	58000400 	.word	0x58000400

08002ccc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002cd0:	4b03      	ldr	r3, [pc, #12]	@ (8002ce0 <HAL_PWREx_GetVoltageRange+0x14>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr
 8002ce0:	58000400 	.word	0x58000400

08002ce4 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002ce8:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cf4:	d101      	bne.n	8002cfa <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <LL_PWR_IsEnabledBkUpAccess+0x18>
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	58000400 	.word	0x58000400

08002d08 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d1a:	6013      	str	r3, [r2, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr

08002d24 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002d36:	6013      	str	r3, [r2, #0]
}
 8002d38:	bf00      	nop
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr

08002d40 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d52:	d101      	bne.n	8002d58 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002d54:	2301      	movs	r3, #1
 8002d56:	e000      	b.n	8002d5a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bc80      	pop	{r7}
 8002d60:	4770      	bx	lr

08002d62 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002d62:	b480      	push	{r7}
 8002d64:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002d66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d74:	6013      	str	r3, [r2, #0]
}
 8002d76:	bf00      	nop
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr

08002d7e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d90:	6013      	str	r3, [r2, #0]
}
 8002d92:	bf00      	nop
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr

08002d9a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002d9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002dac:	d101      	bne.n	8002db2 <LL_RCC_HSE_IsReady+0x18>
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <LL_RCC_HSE_IsReady+0x1a>
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr

08002dbc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002dca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dce:	6013      	str	r3, [r2, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bc80      	pop	{r7}
 8002dd6:	4770      	bx	lr

08002dd8 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002de6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002dea:	6013      	str	r3, [r2, #0]
}
 8002dec:	bf00      	nop
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr

08002df4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002df8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e06:	d101      	bne.n	8002e0c <LL_RCC_HSI_IsReady+0x18>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e000      	b.n	8002e0e <LL_RCC_HSI_IsReady+0x1a>
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bc80      	pop	{r7}
 8002e14:	4770      	bx	lr

08002e16 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002e1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	061b      	lsls	r3, r3, #24
 8002e2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bc80      	pop	{r7}
 8002e3c:	4770      	bx	lr

08002e3e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d101      	bne.n	8002e56 <LL_RCC_LSE_IsReady+0x18>
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <LL_RCC_LSE_IsReady+0x1a>
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr

08002e60 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002e64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e78:	bf00      	nop
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr

08002e80 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e90:	f023 0301 	bic.w	r3, r3, #1
 8002e94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002e98:	bf00      	nop
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bc80      	pop	{r7}
 8002e9e:	4770      	bx	lr

08002ea0 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b02      	cmp	r3, #2
 8002eb2:	d101      	bne.n	8002eb8 <LL_RCC_LSI_IsReady+0x18>
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e000      	b.n	8002eba <LL_RCC_LSI_IsReady+0x1a>
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bc80      	pop	{r7}
 8002ec0:	4770      	bx	lr

08002ec2 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ed0:	f043 0301 	orr.w	r3, r3, #1
 8002ed4:	6013      	str	r3, [r2, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bc80      	pop	{r7}
 8002edc:	4770      	bx	lr

08002ede <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002ee2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002eec:	f023 0301 	bic.w	r3, r3, #1
 8002ef0:	6013      	str	r3, [r2, #0]
}
 8002ef2:	bf00      	nop
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bc80      	pop	{r7}
 8002ef8:	4770      	bx	lr

08002efa <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002efa:	b480      	push	{r7}
 8002efc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002efe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d101      	bne.n	8002f10 <LL_RCC_MSI_IsReady+0x16>
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e000      	b.n	8002f12 <LL_RCC_MSI_IsReady+0x18>
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bc80      	pop	{r7}
 8002f18:	4770      	bx	lr

08002f1a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d101      	bne.n	8002f30 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bc80      	pop	{r7}
 8002f38:	4770      	bx	lr

08002f3a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002f3a:	b480      	push	{r7}
 8002f3c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f5c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b083      	sub	sp, #12
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002f70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	021b      	lsls	r3, r3, #8
 8002f7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f82:	4313      	orrs	r3, r2
 8002f84:	604b      	str	r3, [r1, #4]
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr

08002f90 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f023 0203 	bic.w	r2, r3, #3
 8002fa2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bc80      	pop	{r7}
 8002fb4:	4770      	bx	lr

08002fb6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002fb6:	b480      	push	{r7}
 8002fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002fba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 030c 	and.w	r3, r3, #12
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bc80      	pop	{r7}
 8002fca:	4770      	bx	lr

08002fcc <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002fd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	608b      	str	r3, [r1, #8]
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr

08002ff2 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ffe:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003002:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003006:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4313      	orrs	r3, r2
 800300e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003024:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003028:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800302c:	f023 020f 	bic.w	r2, r3, #15
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	091b      	lsrs	r3, r3, #4
 8003034:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800305a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]
}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	bc80      	pop	{r7}
 800306c:	4770      	bx	lr

0800306e <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800306e:	b480      	push	{r7}
 8003070:	b083      	sub	sp, #12
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003076:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003080:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4313      	orrs	r3, r2
 8003088:	608b      	str	r3, [r1, #8]
}
 800308a:	bf00      	nop
 800308c:	370c      	adds	r7, #12
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003098:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bc80      	pop	{r7}
 80030a8:	4770      	bx	lr

080030aa <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 80030aa:	b480      	push	{r7}
 80030ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80030ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80030bc:	4618      	mov	r0, r3
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr

080030c4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80030c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bc80      	pop	{r7}
 80030d8:	4770      	bx	lr

080030da <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80030da:	b480      	push	{r7}
 80030dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80030de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80030f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003102:	6013      	str	r3, [r2, #0]
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr

0800310c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003110:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800311a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800311e:	6013      	str	r3, [r2, #0]
}
 8003120:	bf00      	nop
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800313a:	d101      	bne.n	8003140 <LL_RCC_PLL_IsReady+0x18>
 800313c:	2301      	movs	r3, #1
 800313e:	e000      	b.n	8003142 <LL_RCC_PLL_IsReady+0x1a>
 8003140:	2300      	movs	r3, #0
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800314a:	b480      	push	{r7}
 800314c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800314e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	0a1b      	lsrs	r3, r3, #8
 8003156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800315a:	4618      	mov	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003162:	b480      	push	{r7}
 8003164:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8003170:	4618      	mov	r0, r3
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr

08003178 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800317c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8003186:	4618      	mov	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr

0800318e <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800318e:	b480      	push	{r7}
 8003190:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003192:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f003 0303 	and.w	r3, r3, #3
}
 800319c:	4618      	mov	r0, r3
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr

080031a4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80031a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031b6:	d101      	bne.n	80031bc <LL_RCC_IsActiveFlag_HPRE+0x18>
 80031b8:	2301      	movs	r3, #1
 80031ba:	e000      	b.n	80031be <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr

080031c6 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 80031c6:	b480      	push	{r7}
 80031c8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 80031ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80031da:	d101      	bne.n	80031e0 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 80031dc:	2301      	movs	r3, #1
 80031de:	e000      	b.n	80031e2 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 80031ea:	b480      	push	{r7}
 80031ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 80031ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031f2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80031f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fe:	d101      	bne.n	8003204 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	46bd      	mov	sp, r7
 800320a:	bc80      	pop	{r7}
 800320c:	4770      	bx	lr

0800320e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800320e:	b480      	push	{r7}
 8003210:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003220:	d101      	bne.n	8003226 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003234:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800323e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003242:	d101      	bne.n	8003248 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003244:	2301      	movs	r3, #1
 8003246:	e000      	b.n	800324a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
	...

08003254 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b088      	sub	sp, #32
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e36f      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003266:	f7ff fea6 	bl	8002fb6 <LL_RCC_GetSysClkSource>
 800326a:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800326c:	f7ff ff8f 	bl	800318e <LL_RCC_PLL_GetMainSource>
 8003270:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0320 	and.w	r3, r3, #32
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80c4 	beq.w	8003408 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d005      	beq.n	8003292 <HAL_RCC_OscConfig+0x3e>
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	2b0c      	cmp	r3, #12
 800328a:	d176      	bne.n	800337a <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d173      	bne.n	800337a <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e353      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <HAL_RCC_OscConfig+0x68>
 80032b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032ba:	e006      	b.n	80032ca <HAL_RCC_OscConfig+0x76>
 80032bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d222      	bcs.n	8003314 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fd5a 	bl	8003d8c <RCC_SetFlashLatencyFromMSIRange>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e331      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80032e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032ec:	f043 0308 	orr.w	r3, r3, #8
 80032f0:	6013      	str	r3, [r2, #0]
 80032f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003300:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003304:	4313      	orrs	r3, r2
 8003306:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	4618      	mov	r0, r3
 800330e:	f7ff fe2b 	bl	8002f68 <LL_RCC_MSI_SetCalibTrimming>
 8003312:	e021      	b.n	8003358 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003314:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800331e:	f043 0308 	orr.w	r3, r3, #8
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003332:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003336:	4313      	orrs	r3, r2
 8003338:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff fe12 	bl	8002f68 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003348:	4618      	mov	r0, r3
 800334a:	f000 fd1f 	bl	8003d8c <RCC_SetFlashLatencyFromMSIRange>
 800334e:	4603      	mov	r3, r0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d001      	beq.n	8003358 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e2f6      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003358:	f000 fce0 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 800335c:	4603      	mov	r3, r0
 800335e:	4aa7      	ldr	r2, [pc, #668]	@ (80035fc <HAL_RCC_OscConfig+0x3a8>)
 8003360:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8003362:	4ba7      	ldr	r3, [pc, #668]	@ (8003600 <HAL_RCC_OscConfig+0x3ac>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff f89e 	bl	80024a8 <HAL_InitTick>
 800336c:	4603      	mov	r3, r0
 800336e:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d047      	beq.n	8003406 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	e2e5      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d02c      	beq.n	80033dc <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003382:	f7ff fd9e 	bl	8002ec2 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003386:	f7ff f8db 	bl	8002540 <HAL_GetTick>
 800338a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800338c:	e008      	b.n	80033a0 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800338e:	f7ff f8d7 	bl	8002540 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e2d2      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80033a0:	f7ff fdab 	bl	8002efa <LL_RCC_MSI_IsReady>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d0f1      	beq.n	800338e <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033b4:	f043 0308 	orr.w	r3, r3, #8
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80033cc:	4313      	orrs	r3, r2
 80033ce:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff fdc7 	bl	8002f68 <LL_RCC_MSI_SetCalibTrimming>
 80033da:	e015      	b.n	8003408 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80033dc:	f7ff fd7f 	bl	8002ede <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80033e0:	f7ff f8ae 	bl	8002540 <HAL_GetTick>
 80033e4:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80033e6:	e008      	b.n	80033fa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033e8:	f7ff f8aa 	bl	8002540 <HAL_GetTick>
 80033ec:	4602      	mov	r2, r0
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e2a5      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 80033fa:	f7ff fd7e 	bl	8002efa <LL_RCC_MSI_IsReady>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1f1      	bne.n	80033e8 <HAL_RCC_OscConfig+0x194>
 8003404:	e000      	b.n	8003408 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003406:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d058      	beq.n	80034c6 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	2b08      	cmp	r3, #8
 8003418:	d005      	beq.n	8003426 <HAL_RCC_OscConfig+0x1d2>
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	2b0c      	cmp	r3, #12
 800341e:	d108      	bne.n	8003432 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d105      	bne.n	8003432 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d14b      	bne.n	80034c6 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e289      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8003432:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003444:	4313      	orrs	r3, r2
 8003446:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003450:	d102      	bne.n	8003458 <HAL_RCC_OscConfig+0x204>
 8003452:	f7ff fc86 	bl	8002d62 <LL_RCC_HSE_Enable>
 8003456:	e00d      	b.n	8003474 <HAL_RCC_OscConfig+0x220>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8003460:	d104      	bne.n	800346c <HAL_RCC_OscConfig+0x218>
 8003462:	f7ff fc51 	bl	8002d08 <LL_RCC_HSE_EnableTcxo>
 8003466:	f7ff fc7c 	bl	8002d62 <LL_RCC_HSE_Enable>
 800346a:	e003      	b.n	8003474 <HAL_RCC_OscConfig+0x220>
 800346c:	f7ff fc87 	bl	8002d7e <LL_RCC_HSE_Disable>
 8003470:	f7ff fc58 	bl	8002d24 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d012      	beq.n	80034a2 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800347c:	f7ff f860 	bl	8002540 <HAL_GetTick>
 8003480:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003482:	e008      	b.n	8003496 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003484:	f7ff f85c 	bl	8002540 <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b64      	cmp	r3, #100	@ 0x64
 8003490:	d901      	bls.n	8003496 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e257      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8003496:	f7ff fc80 	bl	8002d9a <LL_RCC_HSE_IsReady>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d0f1      	beq.n	8003484 <HAL_RCC_OscConfig+0x230>
 80034a0:	e011      	b.n	80034c6 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a2:	f7ff f84d 	bl	8002540 <HAL_GetTick>
 80034a6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034aa:	f7ff f849 	bl	8002540 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b64      	cmp	r3, #100	@ 0x64
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e244      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80034bc:	f7ff fc6d 	bl	8002d9a <LL_RCC_HSE_IsReady>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f1      	bne.n	80034aa <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d046      	beq.n	8003560 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d005      	beq.n	80034e4 <HAL_RCC_OscConfig+0x290>
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b0c      	cmp	r3, #12
 80034dc:	d10e      	bne.n	80034fc <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d10b      	bne.n	80034fc <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d101      	bne.n	80034f0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e22a      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff fc8e 	bl	8002e16 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80034fa:	e031      	b.n	8003560 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d019      	beq.n	8003538 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003504:	f7ff fc5a 	bl	8002dbc <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003508:	f7ff f81a 	bl	8002540 <HAL_GetTick>
 800350c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003510:	f7ff f816 	bl	8002540 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e211      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003522:	f7ff fc67 	bl	8002df4 <LL_RCC_HSI_IsReady>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f1      	beq.n	8003510 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff fc70 	bl	8002e16 <LL_RCC_HSI_SetCalibTrimming>
 8003536:	e013      	b.n	8003560 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003538:	f7ff fc4e 	bl	8002dd8 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800353c:	f7ff f800 	bl	8002540 <HAL_GetTick>
 8003540:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003544:	f7fe fffc 	bl	8002540 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b02      	cmp	r3, #2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e1f7      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003556:	f7ff fc4d 	bl	8002df4 <LL_RCC_HSI_IsReady>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1f1      	bne.n	8003544 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0308 	and.w	r3, r3, #8
 8003568:	2b00      	cmp	r3, #0
 800356a:	d06e      	beq.n	800364a <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d056      	beq.n	8003622 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8003574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003578:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800357c:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	69da      	ldr	r2, [r3, #28]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f003 0310 	and.w	r3, r3, #16
 8003588:	429a      	cmp	r2, r3
 800358a:	d031      	beq.n	80035f0 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d006      	beq.n	80035a4 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e1d0      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d013      	beq.n	80035d6 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80035ae:	f7ff fc67 	bl	8002e80 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035b2:	f7fe ffc5 	bl	8002540 <HAL_GetTick>
 80035b6:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80035b8:	e008      	b.n	80035cc <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035ba:	f7fe ffc1 	bl	8002540 <HAL_GetTick>
 80035be:	4602      	mov	r2, r0
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	2b11      	cmp	r3, #17
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e1bc      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80035cc:	f7ff fc68 	bl	8002ea0 <LL_RCC_LSI_IsReady>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f1      	bne.n	80035ba <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80035d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035de:	f023 0210 	bic.w	r2, r3, #16
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	69db      	ldr	r3, [r3, #28]
 80035e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035ea:	4313      	orrs	r3, r2
 80035ec:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035f0:	f7ff fc36 	bl	8002e60 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f4:	f7fe ffa4 	bl	8002540 <HAL_GetTick>
 80035f8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80035fa:	e00c      	b.n	8003616 <HAL_RCC_OscConfig+0x3c2>
 80035fc:	2000001c 	.word	0x2000001c
 8003600:	2000002c 	.word	0x2000002c
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003604:	f7fe ff9c 	bl	8002540 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b11      	cmp	r3, #17
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e197      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8003616:	f7ff fc43 	bl	8002ea0 <LL_RCC_LSI_IsReady>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0f1      	beq.n	8003604 <HAL_RCC_OscConfig+0x3b0>
 8003620:	e013      	b.n	800364a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003622:	f7ff fc2d 	bl	8002e80 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003626:	f7fe ff8b 	bl	8002540 <HAL_GetTick>
 800362a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800362c:	e008      	b.n	8003640 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800362e:	f7fe ff87 	bl	8002540 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b11      	cmp	r3, #17
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e182      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8003640:	f7ff fc2e 	bl	8002ea0 <LL_RCC_LSI_IsReady>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d1f1      	bne.n	800362e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0304 	and.w	r3, r3, #4
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80d8 	beq.w	8003808 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003658:	f7ff fb44 	bl	8002ce4 <LL_PWR_IsEnabledBkUpAccess>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d113      	bne.n	800368a <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003662:	f7ff fb25 	bl	8002cb0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003666:	f7fe ff6b 	bl	8002540 <HAL_GetTick>
 800366a:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800366e:	f7fe ff67 	bl	8002540 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e162      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8003680:	f7ff fb30 	bl	8002ce4 <LL_PWR_IsEnabledBkUpAccess>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f1      	beq.n	800366e <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d07b      	beq.n	800378a <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	2b85      	cmp	r3, #133	@ 0x85
 8003698:	d003      	beq.n	80036a2 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	2b05      	cmp	r3, #5
 80036a0:	d109      	bne.n	80036b6 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80036a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036ae:	f043 0304 	orr.w	r3, r3, #4
 80036b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b6:	f7fe ff43 	bl	8002540 <HAL_GetTick>
 80036ba:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80036bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036c8:	f043 0301 	orr.w	r3, r3, #1
 80036cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80036d0:	e00a      	b.n	80036e8 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d2:	f7fe ff35 	bl	8002540 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e12e      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 80036e8:	f7ff fba9 	bl	8002e3e <LL_RCC_LSE_IsReady>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0ef      	beq.n	80036d2 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	2b81      	cmp	r3, #129	@ 0x81
 80036f8:	d003      	beq.n	8003702 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	2b85      	cmp	r3, #133	@ 0x85
 8003700:	d121      	bne.n	8003746 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003702:	f7fe ff1d 	bl	8002540 <HAL_GetTick>
 8003706:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003708:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800370c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003710:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003718:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800371c:	e00a      	b.n	8003734 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800371e:	f7fe ff0f 	bl	8002540 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800372c:	4293      	cmp	r3, r2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e108      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003734:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003740:	2b00      	cmp	r3, #0
 8003742:	d0ec      	beq.n	800371e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003744:	e060      	b.n	8003808 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003746:	f7fe fefb 	bl	8002540 <HAL_GetTick>
 800374a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800374c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003754:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003758:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800375c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe feed 	bl	8002540 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e0e6      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800377c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1ec      	bne.n	8003762 <HAL_RCC_OscConfig+0x50e>
 8003788:	e03e      	b.n	8003808 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800378a:	f7fe fed9 	bl	8002540 <HAL_GetTick>
 800378e:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003790:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003798:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800379c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80037a4:	e00a      	b.n	80037bc <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a6:	f7fe fecb 	bl	8002540 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e0c4      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80037bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1ec      	bne.n	80037a6 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037cc:	f7fe feb8 	bl	8002540 <HAL_GetTick>
 80037d0:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037de:	f023 0301 	bic.w	r3, r3, #1
 80037e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80037e6:	e00a      	b.n	80037fe <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037e8:	f7fe feaa 	bl	8002540 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e0a3      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80037fe:	f7ff fb1e 	bl	8002e3e <LL_RCC_LSE_IsReady>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1ef      	bne.n	80037e8 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800380c:	2b00      	cmp	r3, #0
 800380e:	f000 8099 	beq.w	8003944 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	2b0c      	cmp	r3, #12
 8003816:	d06c      	beq.n	80038f2 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381c:	2b02      	cmp	r3, #2
 800381e:	d14b      	bne.n	80038b8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003820:	f7ff fc74 	bl	800310c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003824:	f7fe fe8c 	bl	8002540 <HAL_GetTick>
 8003828:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382c:	f7fe fe88 	bl	8002540 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b0a      	cmp	r3, #10
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e083      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800383e:	f7ff fc73 	bl	8003128 <LL_RCC_PLL_IsReady>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f1      	bne.n	800382c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	4b40      	ldr	r3, [pc, #256]	@ (8003950 <HAL_RCC_OscConfig+0x6fc>)
 8003850:	4013      	ands	r3, r2
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800385a:	4311      	orrs	r1, r2
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003860:	0212      	lsls	r2, r2, #8
 8003862:	4311      	orrs	r1, r2
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003868:	4311      	orrs	r1, r2
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800386e:	4311      	orrs	r1, r2
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003874:	430a      	orrs	r2, r1
 8003876:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800387a:	4313      	orrs	r3, r2
 800387c:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800387e:	f7ff fc37 	bl	80030f0 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800388c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003890:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7fe fe55 	bl	8002540 <HAL_GetTick>
 8003896:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003898:	e008      	b.n	80038ac <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800389a:	f7fe fe51 	bl	8002540 <HAL_GetTick>
 800389e:	4602      	mov	r2, r0
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	2b0a      	cmp	r3, #10
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e04c      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80038ac:	f7ff fc3c 	bl	8003128 <LL_RCC_PLL_IsReady>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0f1      	beq.n	800389a <HAL_RCC_OscConfig+0x646>
 80038b6:	e045      	b.n	8003944 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038b8:	f7ff fc28 	bl	800310c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038bc:	f7fe fe40 	bl	8002540 <HAL_GetTick>
 80038c0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038c4:	f7fe fe3c 	bl	8002540 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b0a      	cmp	r3, #10
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e037      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80038d6:	f7ff fc27 	bl	8003128 <LL_RCC_PLL_IsReady>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d1f1      	bne.n	80038c4 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80038e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038e4:	68da      	ldr	r2, [r3, #12]
 80038e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003954 <HAL_RCC_OscConfig+0x700>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	60cb      	str	r3, [r1, #12]
 80038f0:	e028      	b.n	8003944 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e023      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f003 0203 	and.w	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003910:	429a      	cmp	r2, r3
 8003912:	d115      	bne.n	8003940 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003914:	69bb      	ldr	r3, [r7, #24]
 8003916:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800391e:	429a      	cmp	r2, r3
 8003920:	d10e      	bne.n	8003940 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800392c:	021b      	lsls	r3, r3, #8
 800392e:	429a      	cmp	r2, r3
 8003930:	d106      	bne.n	8003940 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003932:	69bb      	ldr	r3, [r7, #24]
 8003934:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800393c:	429a      	cmp	r2, r3
 800393e:	d001      	beq.n	8003944 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3720      	adds	r7, #32
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	11c1808c 	.word	0x11c1808c
 8003954:	eefefffc 	.word	0xeefefffc

08003958 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d101      	bne.n	800396c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e12c      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800396c:	4b98      	ldr	r3, [pc, #608]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	683a      	ldr	r2, [r7, #0]
 8003976:	429a      	cmp	r2, r3
 8003978:	d91b      	bls.n	80039b2 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800397a:	4b95      	ldr	r3, [pc, #596]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f023 0207 	bic.w	r2, r3, #7
 8003982:	4993      	ldr	r1, [pc, #588]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	4313      	orrs	r3, r2
 8003988:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800398a:	f7fe fdd9 	bl	8002540 <HAL_GetTick>
 800398e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003992:	f7fe fdd5 	bl	8002540 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e110      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039a4:	4b8a      	ldr	r3, [pc, #552]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d1ef      	bne.n	8003992 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d016      	beq.n	80039ec <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff fb02 	bl	8002fcc <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80039c8:	f7fe fdba 	bl	8002540 <HAL_GetTick>
 80039cc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80039d0:	f7fe fdb6 	bl	8002540 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e0f1      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80039e2:	f7ff fbdf 	bl	80031a4 <LL_RCC_IsActiveFlag_HPRE>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f1      	beq.n	80039d0 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0320 	and.w	r3, r3, #32
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d016      	beq.n	8003a26 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	695b      	ldr	r3, [r3, #20]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff faf8 	bl	8002ff2 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a02:	f7fe fd9d 	bl	8002540 <HAL_GetTick>
 8003a06:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003a08:	e008      	b.n	8003a1c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a0a:	f7fe fd99 	bl	8002540 <HAL_GetTick>
 8003a0e:	4602      	mov	r2, r0
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d901      	bls.n	8003a1c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	e0d4      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003a1c:	f7ff fbd3 	bl	80031c6 <LL_RCC_IsActiveFlag_C2HPRE>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f1      	beq.n	8003a0a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d016      	beq.n	8003a60 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7ff faf0 	bl	800301c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a3c:	f7fe fd80 	bl	8002540 <HAL_GetTick>
 8003a40:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a44:	f7fe fd7c 	bl	8002540 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e0b7      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003a56:	f7ff fbc8 	bl	80031ea <LL_RCC_IsActiveFlag_SHDHPRE>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f1      	beq.n	8003a44 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d016      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff fae9 	bl	8003048 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003a76:	f7fe fd63 	bl	8002540 <HAL_GetTick>
 8003a7a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003a7e:	f7fe fd5f 	bl	8002540 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e09a      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003a90:	f7ff fbbd 	bl	800320e <LL_RCC_IsActiveFlag_PPRE1>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0f1      	beq.n	8003a7e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d017      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff fade 	bl	800306e <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003ab2:	f7fe fd45 	bl	8002540 <HAL_GetTick>
 8003ab6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003ab8:	e008      	b.n	8003acc <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003aba:	f7fe fd41 	bl	8002540 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e07c      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003acc:	f7ff fbb0 	bl	8003230 <LL_RCC_IsActiveFlag_PPRE2>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f1      	beq.n	8003aba <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d043      	beq.n	8003b6a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d106      	bne.n	8003af8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8003aea:	f7ff f956 	bl	8002d9a <LL_RCC_HSE_IsReady>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d11e      	bne.n	8003b32 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e066      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	2b03      	cmp	r3, #3
 8003afe:	d106      	bne.n	8003b0e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003b00:	f7ff fb12 	bl	8003128 <LL_RCC_PLL_IsReady>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d113      	bne.n	8003b32 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e05b      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d106      	bne.n	8003b24 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003b16:	f7ff f9f0 	bl	8002efa <LL_RCC_MSI_IsReady>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d108      	bne.n	8003b32 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e050      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003b24:	f7ff f966 	bl	8002df4 <LL_RCC_HSI_IsReady>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e049      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fa2a 	bl	8002f90 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b3c:	f7fe fd00 	bl	8002540 <HAL_GetTick>
 8003b40:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b42:	e00a      	b.n	8003b5a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b44:	f7fe fcfc 	bl	8002540 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e035      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5a:	f7ff fa2c 	bl	8002fb6 <LL_RCC_GetSysClkSource>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d1ec      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b6a:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	429a      	cmp	r2, r3
 8003b76:	d21b      	bcs.n	8003bb0 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b78:	4b15      	ldr	r3, [pc, #84]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f023 0207 	bic.w	r2, r3, #7
 8003b80:	4913      	ldr	r1, [pc, #76]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b88:	f7fe fcda 	bl	8002540 <HAL_GetTick>
 8003b8c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003b90:	f7fe fcd6 	bl	8002540 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e011      	b.n	8003bc6 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd0 <HAL_RCC_ClockConfig+0x278>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0307 	and.w	r3, r3, #7
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d1ef      	bne.n	8003b90 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003bb0:	f000 f8b4 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	4a07      	ldr	r2, [pc, #28]	@ (8003bd4 <HAL_RCC_ClockConfig+0x27c>)
 8003bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8003bba:	4b07      	ldr	r3, [pc, #28]	@ (8003bd8 <HAL_RCC_ClockConfig+0x280>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fc72 	bl	80024a8 <HAL_InitTick>
 8003bc4:	4603      	mov	r3, r0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	58004000 	.word	0x58004000
 8003bd4:	2000001c 	.word	0x2000001c
 8003bd8:	2000002c 	.word	0x2000002c

08003bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bdc:	b590      	push	{r4, r7, lr}
 8003bde:	b087      	sub	sp, #28
 8003be0:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bea:	f7ff f9e4 	bl	8002fb6 <LL_RCC_GetSysClkSource>
 8003bee:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bf0:	f7ff facd 	bl	800318e <LL_RCC_PLL_GetMainSource>
 8003bf4:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d005      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0x2c>
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b0c      	cmp	r3, #12
 8003c00:	d139      	bne.n	8003c76 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d136      	bne.n	8003c76 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003c08:	f7ff f987 	bl	8002f1a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d115      	bne.n	8003c3e <HAL_RCC_GetSysClockFreq+0x62>
 8003c12:	f7ff f982 	bl	8002f1a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d106      	bne.n	8003c2a <HAL_RCC_GetSysClockFreq+0x4e>
 8003c1c:	f7ff f98d 	bl	8002f3a <LL_RCC_MSI_GetRange>
 8003c20:	4603      	mov	r3, r0
 8003c22:	0a1b      	lsrs	r3, r3, #8
 8003c24:	f003 030f 	and.w	r3, r3, #15
 8003c28:	e005      	b.n	8003c36 <HAL_RCC_GetSysClockFreq+0x5a>
 8003c2a:	f7ff f991 	bl	8002f50 <LL_RCC_MSI_GetRangeAfterStandby>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	0a1b      	lsrs	r3, r3, #8
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	4a36      	ldr	r2, [pc, #216]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x134>)
 8003c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3c:	e014      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0x8c>
 8003c3e:	f7ff f96c 	bl	8002f1a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003c42:	4603      	mov	r3, r0
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_GetSysClockFreq+0x7a>
 8003c48:	f7ff f977 	bl	8002f3a <LL_RCC_MSI_GetRange>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	091b      	lsrs	r3, r3, #4
 8003c50:	f003 030f 	and.w	r3, r3, #15
 8003c54:	e005      	b.n	8003c62 <HAL_RCC_GetSysClockFreq+0x86>
 8003c56:	f7ff f97b 	bl	8002f50 <LL_RCC_MSI_GetRangeAfterStandby>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	4a2b      	ldr	r2, [pc, #172]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0x134>)
 8003c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c68:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d115      	bne.n	8003c9c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003c74:	e012      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b04      	cmp	r3, #4
 8003c7a:	d102      	bne.n	8003c82 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c7c:	4b25      	ldr	r3, [pc, #148]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x138>)
 8003c7e:	617b      	str	r3, [r7, #20]
 8003c80:	e00c      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	d109      	bne.n	8003c9c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003c88:	f7ff f85a 	bl	8002d40 <LL_RCC_HSE_IsEnabledDiv2>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d102      	bne.n	8003c98 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003c92:	4b20      	ldr	r3, [pc, #128]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x138>)
 8003c94:	617b      	str	r3, [r7, #20]
 8003c96:	e001      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003c98:	4b1f      	ldr	r3, [pc, #124]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003c9a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c9c:	f7ff f98b 	bl	8002fb6 <LL_RCC_GetSysClkSource>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b0c      	cmp	r3, #12
 8003ca4:	d12f      	bne.n	8003d06 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003ca6:	f7ff fa72 	bl	800318e <LL_RCC_PLL_GetMainSource>
 8003caa:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d003      	beq.n	8003cba <HAL_RCC_GetSysClockFreq+0xde>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d003      	beq.n	8003cc0 <HAL_RCC_GetSysClockFreq+0xe4>
 8003cb8:	e00d      	b.n	8003cd6 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8003cba:	4b16      	ldr	r3, [pc, #88]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x138>)
 8003cbc:	60fb      	str	r3, [r7, #12]
        break;
 8003cbe:	e00d      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003cc0:	f7ff f83e 	bl	8002d40 <LL_RCC_HSE_IsEnabledDiv2>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d102      	bne.n	8003cd0 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8003cca:	4b12      	ldr	r3, [pc, #72]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0x138>)
 8003ccc:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003cce:	e005      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003cd2:	60fb      	str	r3, [r7, #12]
        break;
 8003cd4:	e002      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	60fb      	str	r3, [r7, #12]
        break;
 8003cda:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003cdc:	f7ff fa35 	bl	800314a <LL_RCC_PLL_GetN>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	fb03 f402 	mul.w	r4, r3, r2
 8003ce8:	f7ff fa46 	bl	8003178 <LL_RCC_PLL_GetDivider>
 8003cec:	4603      	mov	r3, r0
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	fbb4 f4f3 	udiv	r4, r4, r3
 8003cf6:	f7ff fa34 	bl	8003162 <LL_RCC_PLL_GetR>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	0f5b      	lsrs	r3, r3, #29
 8003cfe:	3301      	adds	r3, #1
 8003d00:	fbb4 f3f3 	udiv	r3, r4, r3
 8003d04:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003d06:	697b      	ldr	r3, [r7, #20]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd90      	pop	{r4, r7, pc}
 8003d10:	08007954 	.word	0x08007954
 8003d14:	00f42400 	.word	0x00f42400
 8003d18:	01e84800 	.word	0x01e84800

08003d1c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d1c:	b598      	push	{r3, r4, r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003d20:	f7ff ff5c 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 8003d24:	4604      	mov	r4, r0
 8003d26:	f7ff f9b5 	bl	8003094 <LL_RCC_GetAHBPrescaler>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	091b      	lsrs	r3, r3, #4
 8003d2e:	f003 030f 	and.w	r3, r3, #15
 8003d32:	4a03      	ldr	r2, [pc, #12]	@ (8003d40 <HAL_RCC_GetHCLKFreq+0x24>)
 8003d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d38:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	bd98      	pop	{r3, r4, r7, pc}
 8003d40:	080078f4 	.word	0x080078f4

08003d44 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d44:	b598      	push	{r3, r4, r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003d48:	f7ff ffe8 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003d4c:	4604      	mov	r4, r0
 8003d4e:	f7ff f9b9 	bl	80030c4 <LL_RCC_GetAPB1Prescaler>
 8003d52:	4603      	mov	r3, r0
 8003d54:	0a1b      	lsrs	r3, r3, #8
 8003d56:	4a03      	ldr	r2, [pc, #12]	@ (8003d64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d5c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	bd98      	pop	{r3, r4, r7, pc}
 8003d64:	08007934 	.word	0x08007934

08003d68 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d68:	b598      	push	{r3, r4, r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003d6c:	f7ff ffd6 	bl	8003d1c <HAL_RCC_GetHCLKFreq>
 8003d70:	4604      	mov	r4, r0
 8003d72:	f7ff f9b2 	bl	80030da <LL_RCC_GetAPB2Prescaler>
 8003d76:	4603      	mov	r3, r0
 8003d78:	0adb      	lsrs	r3, r3, #11
 8003d7a:	4a03      	ldr	r2, [pc, #12]	@ (8003d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d80:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	bd98      	pop	{r3, r4, r7, pc}
 8003d88:	08007934 	.word	0x08007934

08003d8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003d8c:	b590      	push	{r4, r7, lr}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	4a10      	ldr	r2, [pc, #64]	@ (8003de0 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003da2:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003da4:	f7ff f981 	bl	80030aa <LL_RCC_GetAHB3Prescaler>
 8003da8:	4603      	mov	r3, r0
 8003daa:	091b      	lsrs	r3, r3, #4
 8003dac:	f003 030f 	and.w	r3, r3, #15
 8003db0:	4a0c      	ldr	r2, [pc, #48]	@ (8003de4 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dbc:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4a09      	ldr	r2, [pc, #36]	@ (8003de8 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003dc6:	0c9c      	lsrs	r4, r3, #18
 8003dc8:	f7fe ff80 	bl	8002ccc <HAL_PWREx_GetVoltageRange>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	4619      	mov	r1, r3
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f000 f80b 	bl	8003dec <RCC_SetFlashLatency>
 8003dd6:	4603      	mov	r3, r0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd90      	pop	{r4, r7, pc}
 8003de0:	08007954 	.word	0x08007954
 8003de4:	080078f4 	.word	0x080078f4
 8003de8:	431bde83 	.word	0x431bde83

08003dec <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b08e      	sub	sp, #56	@ 0x38
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003df6:	4a3a      	ldr	r2, [pc, #232]	@ (8003ee0 <RCC_SetFlashLatency+0xf4>)
 8003df8:	f107 0320 	add.w	r3, r7, #32
 8003dfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e00:	6018      	str	r0, [r3, #0]
 8003e02:	3304      	adds	r3, #4
 8003e04:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003e06:	4a37      	ldr	r2, [pc, #220]	@ (8003ee4 <RCC_SetFlashLatency+0xf8>)
 8003e08:	f107 0318 	add.w	r3, r7, #24
 8003e0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003e10:	6018      	str	r0, [r3, #0]
 8003e12:	3304      	adds	r3, #4
 8003e14:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003e16:	4a34      	ldr	r2, [pc, #208]	@ (8003ee8 <RCC_SetFlashLatency+0xfc>)
 8003e18:	f107 030c 	add.w	r3, r7, #12
 8003e1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003e1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003e22:	2300      	movs	r3, #0
 8003e24:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e2c:	d11b      	bne.n	8003e66 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003e2e:	2300      	movs	r3, #0
 8003e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e32:	e014      	b.n	8003e5e <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	3338      	adds	r3, #56	@ 0x38
 8003e3a:	443b      	add	r3, r7
 8003e3c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003e40:	461a      	mov	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d807      	bhi.n	8003e58 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	3338      	adds	r3, #56	@ 0x38
 8003e4e:	443b      	add	r3, r7
 8003e50:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003e54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e56:	e021      	b.n	8003e9c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d9e7      	bls.n	8003e34 <RCC_SetFlashLatency+0x48>
 8003e64:	e01a      	b.n	8003e9c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e66:	2300      	movs	r3, #0
 8003e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e6a:	e014      	b.n	8003e96 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e6e:	005b      	lsls	r3, r3, #1
 8003e70:	3338      	adds	r3, #56	@ 0x38
 8003e72:	443b      	add	r3, r7
 8003e74:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003e78:	461a      	mov	r2, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d807      	bhi.n	8003e90 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	3338      	adds	r3, #56	@ 0x38
 8003e86:	443b      	add	r3, r7
 8003e88:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003e8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003e8e:	e005      	b.n	8003e9c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e92:	3301      	adds	r3, #1
 8003e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d9e7      	bls.n	8003e6c <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e9c:	4b13      	ldr	r3, [pc, #76]	@ (8003eec <RCC_SetFlashLatency+0x100>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f023 0207 	bic.w	r2, r3, #7
 8003ea4:	4911      	ldr	r1, [pc, #68]	@ (8003eec <RCC_SetFlashLatency+0x100>)
 8003ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003eac:	f7fe fb48 	bl	8002540 <HAL_GetTick>
 8003eb0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003eb2:	e008      	b.n	8003ec6 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003eb4:	f7fe fb44 	bl	8002540 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e007      	b.n	8003ed6 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003ec6:	4b09      	ldr	r3, [pc, #36]	@ (8003eec <RCC_SetFlashLatency+0x100>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d1ef      	bne.n	8003eb4 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3738      	adds	r7, #56	@ 0x38
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	080078d8 	.word	0x080078d8
 8003ee4:	080078e0 	.word	0x080078e0
 8003ee8:	080078e8 	.word	0x080078e8
 8003eec:	58004000 	.word	0x58004000

08003ef0 <LL_RCC_LSE_IsReady>:
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003ef4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d101      	bne.n	8003f08 <LL_RCC_LSE_IsReady+0x18>
 8003f04:	2301      	movs	r3, #1
 8003f06:	e000      	b.n	8003f0a <LL_RCC_LSE_IsReady+0x1a>
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <LL_RCC_SetUSARTClockSource>:
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8003f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f1e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	43db      	mvns	r3, r3
 8003f28:	401a      	ands	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bc80      	pop	{r7}
 8003f40:	4770      	bx	lr

08003f42 <LL_RCC_SetI2SClockSource>:
{
 8003f42:	b480      	push	{r7}
 8003f44:	b083      	sub	sp, #12
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8003f4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f52:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f56:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f62:	bf00      	nop
 8003f64:	370c      	adds	r7, #12
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bc80      	pop	{r7}
 8003f6a:	4770      	bx	lr

08003f6c <LL_RCC_SetLPUARTClockSource>:
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003f74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f80:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr

08003f96 <LL_RCC_SetI2CClockSource>:
{
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003f9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fa2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	401a      	ands	r2, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003fba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003fc4:	bf00      	nop
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bc80      	pop	{r7}
 8003fcc:	4770      	bx	lr

08003fce <LL_RCC_SetLPTIMClockSource>:
{
 8003fce:	b480      	push	{r7}
 8003fd0:	b083      	sub	sp, #12
 8003fd2:	af00      	add	r7, sp, #0
 8003fd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003fda:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	0c1b      	lsrs	r3, r3, #16
 8003fe2:	041b      	lsls	r3, r3, #16
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	401a      	ands	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	041b      	lsls	r3, r3, #16
 8003fec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bc80      	pop	{r7}
 8003ffe:	4770      	bx	lr

08004000 <LL_RCC_SetRNGClockSource>:
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800400c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004010:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004014:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr

0800402a <LL_RCC_SetADCClockSource>:
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004032:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800403e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4313      	orrs	r3, r2
 8004046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800404a:	bf00      	nop
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	bc80      	pop	{r7}
 8004052:	4770      	bx	lr

08004054 <LL_RCC_SetRTCClockSource>:
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800405c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004064:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004068:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	bc80      	pop	{r7}
 800407c:	4770      	bx	lr

0800407e <LL_RCC_GetRTCClockSource>:
{
 800407e:	b480      	push	{r7}
 8004080:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004082:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800408e:	4618      	mov	r0, r3
 8004090:	46bd      	mov	sp, r7
 8004092:	bc80      	pop	{r7}
 8004094:	4770      	bx	lr

08004096 <LL_RCC_ForceBackupDomainReset>:
{
 8004096:	b480      	push	{r7}
 8004098:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800409a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040ae:	bf00      	nop
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr

080040b6 <LL_RCC_ReleaseBackupDomainReset>:
{
 80040b6:	b480      	push	{r7}
 80040b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80040ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80040ce:	bf00      	nop
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc80      	pop	{r7}
 80040d4:	4770      	bx	lr
	...

080040d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80040e4:	2300      	movs	r3, #0
 80040e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80040e8:	2300      	movs	r3, #0
 80040ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d058      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80040f8:	f7fe fdda 	bl	8002cb0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040fc:	f7fe fa20 	bl	8002540 <HAL_GetTick>
 8004100:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004102:	e009      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004104:	f7fe fa1c 	bl	8002540 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d902      	bls.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	74fb      	strb	r3, [r7, #19]
        break;
 8004116:	e006      	b.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8004118:	4b7b      	ldr	r3, [pc, #492]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004124:	d1ee      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8004126:	7cfb      	ldrb	r3, [r7, #19]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d13c      	bne.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800412c:	f7ff ffa7 	bl	800407e <LL_RCC_GetRTCClockSource>
 8004130:	4602      	mov	r2, r0
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	429a      	cmp	r2, r3
 8004138:	d00f      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800413a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800413e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004142:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004146:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004148:	f7ff ffa5 	bl	8004096 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800414c:	f7ff ffb3 	bl	80040b6 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004150:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d014      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004164:	f7fe f9ec 	bl	8002540 <HAL_GetTick>
 8004168:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800416a:	e00b      	b.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800416c:	f7fe f9e8 	bl	8002540 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417a:	4293      	cmp	r3, r2
 800417c:	d902      	bls.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	74fb      	strb	r3, [r7, #19]
            break;
 8004182:	e004      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8004184:	f7ff feb4 	bl	8003ef0 <LL_RCC_LSE_IsReady>
 8004188:	4603      	mov	r3, r0
 800418a:	2b01      	cmp	r3, #1
 800418c:	d1ee      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d105      	bne.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff ff5b 	bl	8004054 <LL_RCC_SetRTCClockSource>
 800419e:	e004      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041a0:	7cfb      	ldrb	r3, [r7, #19]
 80041a2:	74bb      	strb	r3, [r7, #18]
 80041a4:	e001      	b.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a6:	7cfb      	ldrb	r3, [r7, #19]
 80041a8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0301 	and.w	r3, r3, #1
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d004      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7ff fea9 	bl	8003f12 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d004      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff fe9e 	bl	8003f12 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d004      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7ff fec0 	bl	8003f6c <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d004      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff fee6 	bl	8003fce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800420a:	2b00      	cmp	r3, #0
 800420c:	d004      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff fedb 	bl	8003fce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004220:	2b00      	cmp	r3, #0
 8004222:	d004      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff fed0 	bl	8003fce <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004236:	2b00      	cmp	r3, #0
 8004238:	d004      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4618      	mov	r0, r3
 8004240:	f7ff fea9 	bl	8003f96 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800424c:	2b00      	cmp	r3, #0
 800424e:	d004      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff fe9e 	bl	8003f96 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004262:	2b00      	cmp	r3, #0
 8004264:	d004      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	4618      	mov	r0, r3
 800426c:	f7ff fe93 	bl	8003f96 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	2b00      	cmp	r3, #0
 800427a:	d011      	beq.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	4618      	mov	r0, r3
 8004282:	f7ff fe5e 	bl	8003f42 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800428e:	d107      	bne.n	80042a0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8004290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800429a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800429e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d010      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b0:	4618      	mov	r0, r3
 80042b2:	f7ff fea5 	bl	8004000 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d107      	bne.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80042be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042cc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d011      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff fea3 	bl	800402a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80042ec:	d107      	bne.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80042ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80042f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80042fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8004300:	4618      	mov	r0, r3
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	58000400 	.word	0x58000400

0800430c <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8004314:	4b06      	ldr	r3, [pc, #24]	@ (8004330 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800431c:	4904      	ldr	r1, [pc, #16]	@ (8004330 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4313      	orrs	r3, r2
 8004322:	608b      	str	r3, [r1, #8]
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	bc80      	pop	{r7}
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	58000400 	.word	0x58000400

08004334 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004338:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800433a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433e:	4a04      	ldr	r2, [pc, #16]	@ (8004350 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8004340:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004344:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004348:	bf00      	nop
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr
 8004350:	58000400 	.word	0x58000400

08004354 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8004358:	4b05      	ldr	r3, [pc, #20]	@ (8004370 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435e:	4a04      	ldr	r2, [pc, #16]	@ (8004370 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8004360:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004368:	bf00      	nop
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr
 8004370:	58000400 	.word	0x58000400

08004374 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8004378:	4b03      	ldr	r3, [pc, #12]	@ (8004388 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800437a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800437e:	619a      	str	r2, [r3, #24]
}
 8004380:	bf00      	nop
 8004382:	46bd      	mov	sp, r7
 8004384:	bc80      	pop	{r7}
 8004386:	4770      	bx	lr
 8004388:	58000400 	.word	0x58000400

0800438c <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8004390:	4b06      	ldr	r3, [pc, #24]	@ (80043ac <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b02      	cmp	r3, #2
 800439a:	d101      	bne.n	80043a0 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800439c:	2301      	movs	r3, #1
 800439e:	e000      	b.n	80043a2 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	58000400 	.word	0x58000400

080043b0 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80043b4:	4b06      	ldr	r3, [pc, #24]	@ (80043d0 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	f003 0304 	and.w	r3, r3, #4
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d101      	bne.n	80043c4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 80043c0:	2301      	movs	r3, #1
 80043c2:	e000      	b.n	80043c6 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 80043c4:	2300      	movs	r3, #0
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	58000400 	.word	0x58000400

080043d4 <LL_RCC_RF_DisableReset>:
{
 80043d4:	b480      	push	{r7}
 80043d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 80043d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80043e4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80043ec:	bf00      	nop
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <LL_RCC_IsRFUnderReset>:
{
 80043f4:	b480      	push	{r7}
 80043f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80043f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80043fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004404:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004408:	d101      	bne.n	800440e <LL_RCC_IsRFUnderReset+0x1a>
 800440a:	2301      	movs	r3, #1
 800440c:	e000      	b.n	8004410 <LL_RCC_IsRFUnderReset+0x1c>
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr

08004418 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8004420:	4b06      	ldr	r3, [pc, #24]	@ (800443c <LL_EXTI_EnableIT_32_63+0x24>)
 8004422:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004426:	4905      	ldr	r1, [pc, #20]	@ (800443c <LL_EXTI_EnableIT_32_63+0x24>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	bc80      	pop	{r7}
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	58000800 	.word	0x58000800

08004440 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d103      	bne.n	8004456 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	73fb      	strb	r3, [r7, #15]
    return status;
 8004452:	7bfb      	ldrb	r3, [r7, #15]
 8004454:	e052      	b.n	80044fc <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	799b      	ldrb	r3, [r3, #6]
 800445e:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8004460:	7bbb      	ldrb	r3, [r7, #14]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d002      	beq.n	800446c <HAL_SUBGHZ_Init+0x2c>
 8004466:	7bbb      	ldrb	r3, [r7, #14]
 8004468:	2b03      	cmp	r3, #3
 800446a:	d109      	bne.n	8004480 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7fc fd02 	bl	8000e7c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8004478:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800447c:	f7ff ffcc 	bl	8004418 <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8004480:	7bbb      	ldrb	r3, [r7, #14]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d126      	bne.n	80044d4 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2202      	movs	r2, #2
 800448a:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 800448c:	f7ff ffa2 	bl	80043d4 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004490:	4b1c      	ldr	r3, [pc, #112]	@ (8004504 <HAL_SUBGHZ_Init+0xc4>)
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	4613      	mov	r3, r2
 8004496:	00db      	lsls	r3, r3, #3
 8004498:	1a9b      	subs	r3, r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	0cdb      	lsrs	r3, r3, #19
 800449e:	2264      	movs	r2, #100	@ 0x64
 80044a0:	fb02 f303 	mul.w	r3, r2, r3
 80044a4:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d105      	bne.n	80044b8 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	609a      	str	r2, [r3, #8]
        break;
 80044b6:	e007      	b.n	80044c8 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 80044be:	f7ff ff99 	bl	80043f4 <LL_RCC_IsRFUnderReset>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1ee      	bne.n	80044a6 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80044c8:	f7ff ff34 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 80044cc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80044d0:	f7ff ff1c 	bl	800430c <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 80044d4:	f7ff ff4e 	bl	8004374 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10a      	bne.n	80044f4 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fabc 	bl	8004a60 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	719a      	strb	r2, [r3, #6]

  return status;
 80044fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	2000001c 	.word	0x2000001c

08004508 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b086      	sub	sp, #24
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	461a      	mov	r2, r3
 8004514:	460b      	mov	r3, r1
 8004516:	817b      	strh	r3, [r7, #10]
 8004518:	4613      	mov	r3, r2
 800451a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	799b      	ldrb	r3, [r3, #6]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b01      	cmp	r3, #1
 8004524:	d14a      	bne.n	80045bc <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	795b      	ldrb	r3, [r3, #5]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d101      	bne.n	8004532 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800452e:	2302      	movs	r3, #2
 8004530:	e045      	b.n	80045be <HAL_SUBGHZ_WriteRegisters+0xb6>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2201      	movs	r2, #1
 8004536:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2202      	movs	r2, #2
 800453c:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 fb5c 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004544:	f7ff ff06 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8004548:	210d      	movs	r1, #13
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 faa8 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8004550:	897b      	ldrh	r3, [r7, #10]
 8004552:	0a1b      	lsrs	r3, r3, #8
 8004554:	b29b      	uxth	r3, r3
 8004556:	b2db      	uxtb	r3, r3
 8004558:	4619      	mov	r1, r3
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 faa0 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8004560:	897b      	ldrh	r3, [r7, #10]
 8004562:	b2db      	uxtb	r3, r3
 8004564:	4619      	mov	r1, r3
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f000 fa9a 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800456c:	2300      	movs	r3, #0
 800456e:	82bb      	strh	r3, [r7, #20]
 8004570:	e00a      	b.n	8004588 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004572:	8abb      	ldrh	r3, [r7, #20]
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	4413      	add	r3, r2
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	4619      	mov	r1, r3
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 fa8f 	bl	8004aa0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004582:	8abb      	ldrh	r3, [r7, #20]
 8004584:	3301      	adds	r3, #1
 8004586:	82bb      	strh	r3, [r7, #20]
 8004588:	8aba      	ldrh	r2, [r7, #20]
 800458a:	893b      	ldrh	r3, [r7, #8]
 800458c:	429a      	cmp	r2, r3
 800458e:	d3f0      	bcc.n	8004572 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004590:	f7ff fed0 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f000 fb55 	bl	8004c44 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d002      	beq.n	80045a8 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	75fb      	strb	r3, [r7, #23]
 80045a6:	e001      	b.n	80045ac <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80045a8:	2300      	movs	r3, #0
 80045aa:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2201      	movs	r2, #1
 80045b0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	715a      	strb	r2, [r3, #5]

    return status;
 80045b8:	7dfb      	ldrb	r3, [r7, #23]
 80045ba:	e000      	b.n	80045be <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80045bc:	2302      	movs	r3, #2
  }
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3718      	adds	r7, #24
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b088      	sub	sp, #32
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	607a      	str	r2, [r7, #4]
 80045d0:	461a      	mov	r2, r3
 80045d2:	460b      	mov	r3, r1
 80045d4:	817b      	strh	r3, [r7, #10]
 80045d6:	4613      	mov	r3, r2
 80045d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	799b      	ldrb	r3, [r3, #6]
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d14a      	bne.n	800467e <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	795b      	ldrb	r3, [r3, #5]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_SUBGHZ_ReadRegisters+0x2e>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e045      	b.n	8004680 <HAL_SUBGHZ_ReadRegisters+0xba>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2201      	movs	r2, #1
 80045f8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 fafe 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004600:	f7ff fea8 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8004604:	211d      	movs	r1, #29
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 fa4a 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800460c:	897b      	ldrh	r3, [r7, #10]
 800460e:	0a1b      	lsrs	r3, r3, #8
 8004610:	b29b      	uxth	r3, r3
 8004612:	b2db      	uxtb	r3, r3
 8004614:	4619      	mov	r1, r3
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 fa42 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800461c:	897b      	ldrh	r3, [r7, #10]
 800461e:	b2db      	uxtb	r3, r3
 8004620:	4619      	mov	r1, r3
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 fa3c 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004628:	2100      	movs	r1, #0
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 fa38 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004630:	2300      	movs	r3, #0
 8004632:	82fb      	strh	r3, [r7, #22]
 8004634:	e009      	b.n	800464a <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004636:	69b9      	ldr	r1, [r7, #24]
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 fa87 	bl	8004b4c <SUBGHZSPI_Receive>
      pData++;
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	3301      	adds	r3, #1
 8004642:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004644:	8afb      	ldrh	r3, [r7, #22]
 8004646:	3301      	adds	r3, #1
 8004648:	82fb      	strh	r3, [r7, #22]
 800464a:	8afa      	ldrh	r2, [r7, #22]
 800464c:	893b      	ldrh	r3, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	d3f1      	bcc.n	8004636 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004652:	f7ff fe6f 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 faf4 	bl	8004c44 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	77fb      	strb	r3, [r7, #31]
 8004668:	e001      	b.n	800466e <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	715a      	strb	r2, [r3, #5]

    return status;
 800467a:	7ffb      	ldrb	r3, [r7, #31]
 800467c:	e000      	b.n	8004680 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800467e:	2302      	movs	r3, #2
  }
}
 8004680:	4618      	mov	r0, r3
 8004682:	3720      	adds	r7, #32
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}

08004688 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	607a      	str	r2, [r7, #4]
 8004692:	461a      	mov	r2, r3
 8004694:	460b      	mov	r3, r1
 8004696:	72fb      	strb	r3, [r7, #11]
 8004698:	4613      	mov	r3, r2
 800469a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	799b      	ldrb	r3, [r3, #6]
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d14a      	bne.n	800473c <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	795b      	ldrb	r3, [r3, #5]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e045      	b.n	800473e <HAL_SUBGHZ_ExecSetCmd+0xb6>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 fa9f 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80046be:	7afb      	ldrb	r3, [r7, #11]
 80046c0:	2b84      	cmp	r3, #132	@ 0x84
 80046c2:	d002      	beq.n	80046ca <HAL_SUBGHZ_ExecSetCmd+0x42>
 80046c4:	7afb      	ldrb	r3, [r7, #11]
 80046c6:	2b94      	cmp	r3, #148	@ 0x94
 80046c8:	d103      	bne.n	80046d2 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2201      	movs	r2, #1
 80046ce:	711a      	strb	r2, [r3, #4]
 80046d0:	e002      	b.n	80046d8 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80046d8:	f7ff fe3c 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80046dc:	7afb      	ldrb	r3, [r7, #11]
 80046de:	4619      	mov	r1, r3
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f9dd 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80046e6:	2300      	movs	r3, #0
 80046e8:	82bb      	strh	r3, [r7, #20]
 80046ea:	e00a      	b.n	8004702 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80046ec:	8abb      	ldrh	r3, [r7, #20]
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	4413      	add	r3, r2
 80046f2:	781b      	ldrb	r3, [r3, #0]
 80046f4:	4619      	mov	r1, r3
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 f9d2 	bl	8004aa0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80046fc:	8abb      	ldrh	r3, [r7, #20]
 80046fe:	3301      	adds	r3, #1
 8004700:	82bb      	strh	r3, [r7, #20]
 8004702:	8aba      	ldrh	r2, [r7, #20]
 8004704:	893b      	ldrh	r3, [r7, #8]
 8004706:	429a      	cmp	r2, r3
 8004708:	d3f0      	bcc.n	80046ec <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800470a:	f7ff fe13 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800470e:	7afb      	ldrb	r3, [r7, #11]
 8004710:	2b84      	cmp	r3, #132	@ 0x84
 8004712:	d002      	beq.n	800471a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fa95 	bl	8004c44 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
 8004726:	e001      	b.n	800472c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2201      	movs	r2, #1
 8004730:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2200      	movs	r2, #0
 8004736:	715a      	strb	r2, [r3, #5]

    return status;
 8004738:	7dfb      	ldrb	r3, [r7, #23]
 800473a:	e000      	b.n	800473e <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800473c:	2302      	movs	r3, #2
  }
}
 800473e:	4618      	mov	r0, r3
 8004740:	3718      	adds	r7, #24
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b088      	sub	sp, #32
 800474a:	af00      	add	r7, sp, #0
 800474c:	60f8      	str	r0, [r7, #12]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	461a      	mov	r2, r3
 8004752:	460b      	mov	r3, r1
 8004754:	72fb      	strb	r3, [r7, #11]
 8004756:	4613      	mov	r3, r2
 8004758:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	799b      	ldrb	r3, [r3, #6]
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b01      	cmp	r3, #1
 8004766:	d13d      	bne.n	80047e4 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	795b      	ldrb	r3, [r3, #5]
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004770:	2302      	movs	r3, #2
 8004772:	e038      	b.n	80047e6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2201      	movs	r2, #1
 8004778:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800477a:	68f8      	ldr	r0, [r7, #12]
 800477c:	f000 fa3e 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004780:	f7ff fde8 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004784:	7afb      	ldrb	r3, [r7, #11]
 8004786:	4619      	mov	r1, r3
 8004788:	68f8      	ldr	r0, [r7, #12]
 800478a:	f000 f989 	bl	8004aa0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800478e:	2100      	movs	r1, #0
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 f985 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004796:	2300      	movs	r3, #0
 8004798:	82fb      	strh	r3, [r7, #22]
 800479a:	e009      	b.n	80047b0 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800479c:	69b9      	ldr	r1, [r7, #24]
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 f9d4 	bl	8004b4c <SUBGHZSPI_Receive>
      pData++;
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	3301      	adds	r3, #1
 80047a8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80047aa:	8afb      	ldrh	r3, [r7, #22]
 80047ac:	3301      	adds	r3, #1
 80047ae:	82fb      	strh	r3, [r7, #22]
 80047b0:	8afa      	ldrh	r2, [r7, #22]
 80047b2:	893b      	ldrh	r3, [r7, #8]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d3f1      	bcc.n	800479c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80047b8:	f7ff fdbc 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80047bc:	68f8      	ldr	r0, [r7, #12]
 80047be:	f000 fa41 	bl	8004c44 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d002      	beq.n	80047d0 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	77fb      	strb	r3, [r7, #31]
 80047ce:	e001      	b.n	80047d4 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2201      	movs	r2, #1
 80047d8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	715a      	strb	r2, [r3, #5]

    return status;
 80047e0:	7ffb      	ldrb	r3, [r7, #31]
 80047e2:	e000      	b.n	80047e6 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80047e4:	2302      	movs	r3, #2
  }
}
 80047e6:	4618      	mov	r0, r3
 80047e8:	3720      	adds	r7, #32
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b086      	sub	sp, #24
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	607a      	str	r2, [r7, #4]
 80047f8:	461a      	mov	r2, r3
 80047fa:	460b      	mov	r3, r1
 80047fc:	72fb      	strb	r3, [r7, #11]
 80047fe:	4613      	mov	r3, r2
 8004800:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	799b      	ldrb	r3, [r3, #6]
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b01      	cmp	r3, #1
 800480a:	d13e      	bne.n	800488a <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	795b      	ldrb	r3, [r3, #5]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d101      	bne.n	8004818 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8004814:	2302      	movs	r3, #2
 8004816:	e039      	b.n	800488c <HAL_SUBGHZ_WriteBuffer+0x9e>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2201      	movs	r2, #1
 800481c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 f9ec 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004824:	f7ff fd96 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8004828:	210e      	movs	r1, #14
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 f938 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8004830:	7afb      	ldrb	r3, [r7, #11]
 8004832:	4619      	mov	r1, r3
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f933 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800483a:	2300      	movs	r3, #0
 800483c:	82bb      	strh	r3, [r7, #20]
 800483e:	e00a      	b.n	8004856 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8004840:	8abb      	ldrh	r3, [r7, #20]
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4413      	add	r3, r2
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	4619      	mov	r1, r3
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f000 f928 	bl	8004aa0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8004850:	8abb      	ldrh	r3, [r7, #20]
 8004852:	3301      	adds	r3, #1
 8004854:	82bb      	strh	r3, [r7, #20]
 8004856:	8aba      	ldrh	r2, [r7, #20]
 8004858:	893b      	ldrh	r3, [r7, #8]
 800485a:	429a      	cmp	r2, r3
 800485c:	d3f0      	bcc.n	8004840 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800485e:	f7ff fd69 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	f000 f9ee 	bl	8004c44 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	75fb      	strb	r3, [r7, #23]
 8004874:	e001      	b.n	800487a <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2200      	movs	r2, #0
 8004884:	715a      	strb	r2, [r3, #5]

    return status;
 8004886:	7dfb      	ldrb	r3, [r7, #23]
 8004888:	e000      	b.n	800488c <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800488a:	2302      	movs	r3, #2
  }
}
 800488c:	4618      	mov	r0, r3
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	607a      	str	r2, [r7, #4]
 800489e:	461a      	mov	r2, r3
 80048a0:	460b      	mov	r3, r1
 80048a2:	72fb      	strb	r3, [r7, #11]
 80048a4:	4613      	mov	r3, r2
 80048a6:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	799b      	ldrb	r3, [r3, #6]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d141      	bne.n	800493a <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	795b      	ldrb	r3, [r3, #5]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d101      	bne.n	80048c2 <HAL_SUBGHZ_ReadBuffer+0x2e>
 80048be:	2302      	movs	r3, #2
 80048c0:	e03c      	b.n	800493c <HAL_SUBGHZ_ReadBuffer+0xa8>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f997 	bl	8004bfc <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80048ce:	f7ff fd41 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 80048d2:	211e      	movs	r1, #30
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 f8e3 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80048da:	7afb      	ldrb	r3, [r7, #11]
 80048dc:	4619      	mov	r1, r3
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f8de 	bl	8004aa0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80048e4:	2100      	movs	r1, #0
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 f8da 	bl	8004aa0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80048ec:	2300      	movs	r3, #0
 80048ee:	82fb      	strh	r3, [r7, #22]
 80048f0:	e009      	b.n	8004906 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80048f2:	69b9      	ldr	r1, [r7, #24]
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 f929 	bl	8004b4c <SUBGHZSPI_Receive>
      pData++;
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	3301      	adds	r3, #1
 80048fe:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8004900:	8afb      	ldrh	r3, [r7, #22]
 8004902:	3301      	adds	r3, #1
 8004904:	82fb      	strh	r3, [r7, #22]
 8004906:	8afa      	ldrh	r2, [r7, #22]
 8004908:	893b      	ldrh	r3, [r7, #8]
 800490a:	429a      	cmp	r2, r3
 800490c:	d3f1      	bcc.n	80048f2 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800490e:	f7ff fd11 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 f996 	bl	8004c44 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d002      	beq.n	8004926 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	77fb      	strb	r3, [r7, #31]
 8004924:	e001      	b.n	800492a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2201      	movs	r2, #1
 800492e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	715a      	strb	r2, [r3, #5]

    return status;
 8004936:	7ffb      	ldrb	r3, [r7, #31]
 8004938:	e000      	b.n	800493c <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3720      	adds	r7, #32
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}

08004944 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b084      	sub	sp, #16
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800494c:	2300      	movs	r3, #0
 800494e:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8004950:	f107 020c 	add.w	r2, r7, #12
 8004954:	2302      	movs	r3, #2
 8004956:	2112      	movs	r1, #18
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7ff fef4 	bl	8004746 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800495e:	7b3b      	ldrb	r3, [r7, #12]
 8004960:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8004962:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004966:	021b      	lsls	r3, r3, #8
 8004968:	b21a      	sxth	r2, r3
 800496a:	7b7b      	ldrb	r3, [r7, #13]
 800496c:	b21b      	sxth	r3, r3
 800496e:	4313      	orrs	r3, r2
 8004970:	b21b      	sxth	r3, r3
 8004972:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8004974:	f107 020c 	add.w	r2, r7, #12
 8004978:	2302      	movs	r3, #2
 800497a:	2102      	movs	r1, #2
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7ff fe83 	bl	8004688 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8004982:	89fb      	ldrh	r3, [r7, #14]
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f7fd fca9 	bl	80022e4 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004992:	89fb      	ldrh	r3, [r7, #14]
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	d008      	beq.n	80049b0 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 800499e:	89fb      	ldrh	r3, [r7, #14]
 80049a0:	099b      	lsrs	r3, r3, #6
 80049a2:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d102      	bne.n	80049b0 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fd fca8 	bl	8002300 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 80049b0:	89fb      	ldrh	r3, [r7, #14]
 80049b2:	089b      	lsrs	r3, r3, #2
 80049b4:	f003 0301 	and.w	r3, r3, #1
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d002      	beq.n	80049c2 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f7fd fcf7 	bl	80023b0 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 80049c2:	89fb      	ldrh	r3, [r7, #14]
 80049c4:	08db      	lsrs	r3, r3, #3
 80049c6:	f003 0301 	and.w	r3, r3, #1
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f7fd fcfc 	bl	80023cc <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 80049d4:	89fb      	ldrh	r3, [r7, #14]
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d002      	beq.n	80049e6 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f7fd fd01 	bl	80023e8 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 80049e6:	89fb      	ldrh	r3, [r7, #14]
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd fcce 	bl	8002394 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80049f8:	89fb      	ldrh	r3, [r7, #14]
 80049fa:	099b      	lsrs	r3, r3, #6
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7fd fc89 	bl	800231c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004a0a:	89fb      	ldrh	r3, [r7, #14]
 8004a0c:	09db      	lsrs	r3, r3, #7
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d00e      	beq.n	8004a34 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8004a16:	89fb      	ldrh	r3, [r7, #14]
 8004a18:	0a1b      	lsrs	r3, r3, #8
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d004      	beq.n	8004a2c <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8004a22:	2101      	movs	r1, #1
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f7fd fc87 	bl	8002338 <HAL_SUBGHZ_CADStatusCallback>
 8004a2a:	e003      	b.n	8004a34 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fd fc82 	bl	8002338 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8004a34:	89fb      	ldrh	r3, [r7, #14]
 8004a36:	0a5b      	lsrs	r3, r3, #9
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d002      	beq.n	8004a46 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7fd fc97 	bl	8002374 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8004a46:	89fb      	ldrh	r3, [r7, #14]
 8004a48:	0b9b      	lsrs	r3, r3, #14
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d002      	beq.n	8004a58 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7fd fcd6 	bl	8002404 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004a58:	bf00      	nop
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004a68:	4b0c      	ldr	r3, [pc, #48]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a0b      	ldr	r2, [pc, #44]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a72:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004a74:	4a09      	ldr	r2, [pc, #36]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004a7c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004a7e:	4b07      	ldr	r3, [pc, #28]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a80:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004a84:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004a86:	4b05      	ldr	r3, [pc, #20]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a04      	ldr	r2, [pc, #16]	@ (8004a9c <SUBGHZSPI_Init+0x3c>)
 8004a8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a90:	6013      	str	r3, [r2, #0]
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr
 8004a9c:	58010000 	.word	0x58010000

08004aa0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004ab0:	4b23      	ldr	r3, [pc, #140]	@ (8004b40 <SUBGHZSPI_Transmit+0xa0>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	1a9b      	subs	r3, r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	0cdb      	lsrs	r3, r3, #19
 8004abe:	2264      	movs	r2, #100	@ 0x64
 8004ac0:	fb02 f303 	mul.w	r3, r2, r3
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d105      	bne.n	8004ad8 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	609a      	str	r2, [r3, #8]
      break;
 8004ad6:	e008      	b.n	8004aea <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004ade:	4b19      	ldr	r3, [pc, #100]	@ (8004b44 <SUBGHZSPI_Transmit+0xa4>)
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d1ed      	bne.n	8004ac6 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004aea:	4b17      	ldr	r3, [pc, #92]	@ (8004b48 <SUBGHZSPI_Transmit+0xa8>)
 8004aec:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004af4:	4b12      	ldr	r3, [pc, #72]	@ (8004b40 <SUBGHZSPI_Transmit+0xa0>)
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	4613      	mov	r3, r2
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	0cdb      	lsrs	r3, r3, #19
 8004b02:	2264      	movs	r2, #100	@ 0x64
 8004b04:	fb02 f303 	mul.w	r3, r2, r3
 8004b08:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d105      	bne.n	8004b1c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	609a      	str	r2, [r3, #8]
      break;
 8004b1a:	e008      	b.n	8004b2e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004b22:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <SUBGHZSPI_Transmit+0xa4>)
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d1ed      	bne.n	8004b0a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8004b2e:	4b05      	ldr	r3, [pc, #20]	@ (8004b44 <SUBGHZSPI_Transmit+0xa4>)
 8004b30:	68db      	ldr	r3, [r3, #12]

  return status;
 8004b32:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	2000001c 	.word	0x2000001c
 8004b44:	58010000 	.word	0x58010000
 8004b48:	5801000c 	.word	0x5801000c

08004b4c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b087      	sub	sp, #28
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004b5a:	4b25      	ldr	r3, [pc, #148]	@ (8004bf0 <SUBGHZSPI_Receive+0xa4>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	00db      	lsls	r3, r3, #3
 8004b62:	1a9b      	subs	r3, r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	0cdb      	lsrs	r3, r3, #19
 8004b68:	2264      	movs	r2, #100	@ 0x64
 8004b6a:	fb02 f303 	mul.w	r3, r2, r3
 8004b6e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d105      	bne.n	8004b82 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	609a      	str	r2, [r3, #8]
      break;
 8004b80:	e008      	b.n	8004b94 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	3b01      	subs	r3, #1
 8004b86:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004b88:	4b1a      	ldr	r3, [pc, #104]	@ (8004bf4 <SUBGHZSPI_Receive+0xa8>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d1ed      	bne.n	8004b70 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004b94:	4b18      	ldr	r3, [pc, #96]	@ (8004bf8 <SUBGHZSPI_Receive+0xac>)
 8004b96:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	22ff      	movs	r2, #255	@ 0xff
 8004b9c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004b9e:	4b14      	ldr	r3, [pc, #80]	@ (8004bf0 <SUBGHZSPI_Receive+0xa4>)
 8004ba0:	681a      	ldr	r2, [r3, #0]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	00db      	lsls	r3, r3, #3
 8004ba6:	1a9b      	subs	r3, r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	0cdb      	lsrs	r3, r3, #19
 8004bac:	2264      	movs	r2, #100	@ 0x64
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d105      	bne.n	8004bc6 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	609a      	str	r2, [r3, #8]
      break;
 8004bc4:	e008      	b.n	8004bd8 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004bcc:	4b09      	ldr	r3, [pc, #36]	@ (8004bf4 <SUBGHZSPI_Receive+0xa8>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d1ed      	bne.n	8004bb4 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004bd8:	4b06      	ldr	r3, [pc, #24]	@ (8004bf4 <SUBGHZSPI_Receive+0xa8>)
 8004bda:	68db      	ldr	r3, [r3, #12]
 8004bdc:	b2da      	uxtb	r2, r3
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	701a      	strb	r2, [r3, #0]

  return status;
 8004be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	371c      	adds	r7, #28
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bc80      	pop	{r7}
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	2000001c 	.word	0x2000001c
 8004bf4:	58010000 	.word	0x58010000
 8004bf8:	5801000c 	.word	0x5801000c

08004bfc <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	791b      	ldrb	r3, [r3, #4]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d111      	bne.n	8004c30 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c40 <SUBGHZ_CheckDeviceReady+0x44>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4613      	mov	r3, r2
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	4413      	add	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	0c1b      	lsrs	r3, r3, #16
 8004c1a:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004c1c:	f7ff fb9a 	bl	8004354 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1f9      	bne.n	8004c20 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004c2c:	f7ff fb82 	bl	8004334 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 f807 	bl	8004c44 <SUBGHZ_WaitOnBusy>
 8004c36:	4603      	mov	r3, r0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	2000001c 	.word	0x2000001c

08004c44 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8004c50:	4b12      	ldr	r3, [pc, #72]	@ (8004c9c <SUBGHZ_WaitOnBusy+0x58>)
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	4613      	mov	r3, r2
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	4413      	add	r3, r2
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	0d1b      	lsrs	r3, r3, #20
 8004c5e:	2264      	movs	r2, #100	@ 0x64
 8004c60:	fb02 f303 	mul.w	r3, r2, r3
 8004c64:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8004c66:	f7ff fba3 	bl	80043b0 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004c6a:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d105      	bne.n	8004c7e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2202      	movs	r2, #2
 8004c7a:	609a      	str	r2, [r3, #8]
      break;
 8004c7c:	e009      	b.n	8004c92 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004c84:	f7ff fb82 	bl	800438c <LL_PWR_IsActiveFlag_RFBUSYS>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d0e9      	beq.n	8004c66 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	2000001c 	.word	0x2000001c

08004ca0 <LL_RCC_GetUSARTClockSource>:
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004ca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cac:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	401a      	ands	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	041b      	lsls	r3, r3, #16
 8004cb8:	4313      	orrs	r3, r2
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bc80      	pop	{r7}
 8004cc2:	4770      	bx	lr

08004cc4 <LL_RCC_GetLPUARTClockSource>:
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004ccc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cd0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4013      	ands	r3, r2
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bc80      	pop	{r7}
 8004ce0:	4770      	bx	lr

08004ce2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b082      	sub	sp, #8
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d101      	bne.n	8004cf4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e042      	b.n	8004d7a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fc f984 	bl	8001014 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2224      	movs	r2, #36	@ 0x24
 8004d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f022 0201 	bic.w	r2, r2, #1
 8004d22:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d002      	beq.n	8004d32 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 feb1 	bl	8005a94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fc3a 	bl	80055ac <UART_SetConfig>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d101      	bne.n	8004d42 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e01b      	b.n	8004d7a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d50:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689a      	ldr	r2, [r3, #8]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d60:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 0201 	orr.w	r2, r2, #1
 8004d70:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 ff2f 	bl	8005bd6 <UART_CheckIdleState>
 8004d78:	4603      	mov	r3, r0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b08a      	sub	sp, #40	@ 0x28
 8004d86:	af02      	add	r7, sp, #8
 8004d88:	60f8      	str	r0, [r7, #12]
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	603b      	str	r3, [r7, #0]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d173      	bne.n	8004e84 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_UART_Transmit+0x26>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e06c      	b.n	8004e86 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2221      	movs	r2, #33	@ 0x21
 8004db8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dbc:	f7fd fbc0 	bl	8002540 <HAL_GetTick>
 8004dc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	88fa      	ldrh	r2, [r7, #6]
 8004dc6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	88fa      	ldrh	r2, [r7, #6]
 8004dce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dda:	d108      	bne.n	8004dee <HAL_UART_Transmit+0x6c>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d104      	bne.n	8004dee <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	61bb      	str	r3, [r7, #24]
 8004dec:	e003      	b.n	8004df6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004df6:	e02c      	b.n	8004e52 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	2180      	movs	r1, #128	@ 0x80
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 ff35 	bl	8005c72 <UART_WaitOnFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e039      	b.n	8004e86 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	881b      	ldrh	r3, [r3, #0]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e26:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	3302      	adds	r3, #2
 8004e2c:	61bb      	str	r3, [r7, #24]
 8004e2e:	e007      	b.n	8004e40 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	781a      	ldrb	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1cc      	bne.n	8004df8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2200      	movs	r2, #0
 8004e66:	2140      	movs	r1, #64	@ 0x40
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 ff02 	bl	8005c72 <UART_WaitOnFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e006      	b.n	8004e86 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2220      	movs	r2, #32
 8004e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	e000      	b.n	8004e86 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004e84:	2302      	movs	r3, #2
  }
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3720      	adds	r7, #32
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
	...

08004e90 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08a      	sub	sp, #40	@ 0x28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ea4:	2b20      	cmp	r3, #32
 8004ea6:	d137      	bne.n	8004f18 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_UART_Receive_IT+0x24>
 8004eae:	88fb      	ldrh	r3, [r7, #6]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e030      	b.n	8004f1a <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a18      	ldr	r2, [pc, #96]	@ (8004f24 <HAL_UART_Receive_IT+0x94>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d01f      	beq.n	8004f08 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d018      	beq.n	8004f08 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	e853 3f00 	ldrex	r3, [r3]
 8004ee2:	613b      	str	r3, [r7, #16]
   return(result);
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef4:	623b      	str	r3, [r7, #32]
 8004ef6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	69f9      	ldr	r1, [r7, #28]
 8004efa:	6a3a      	ldr	r2, [r7, #32]
 8004efc:	e841 2300 	strex	r3, r2, [r1]
 8004f00:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e6      	bne.n	8004ed6 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	68b9      	ldr	r1, [r7, #8]
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 ff7e 	bl	8005e10 <UART_Start_Receive_IT>
 8004f14:	4603      	mov	r3, r0
 8004f16:	e000      	b.n	8004f1a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004f18:	2302      	movs	r3, #2
  }
}
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	3728      	adds	r7, #40	@ 0x28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bd80      	pop	{r7, pc}
 8004f22:	bf00      	nop
 8004f24:	40008000 	.word	0x40008000

08004f28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b0ba      	sub	sp, #232	@ 0xe8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004f4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004f52:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004f56:	4013      	ands	r3, r2
 8004f58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004f5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d11b      	bne.n	8004f9c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f68:	f003 0320 	and.w	r3, r3, #32
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d015      	beq.n	8004f9c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f74:	f003 0320 	and.w	r3, r3, #32
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d105      	bne.n	8004f88 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004f7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d009      	beq.n	8004f9c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 82e3 	beq.w	8005558 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	4798      	blx	r3
      }
      return;
 8004f9a:	e2dd      	b.n	8005558 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004f9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	f000 8123 	beq.w	80051ec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004fa6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004faa:	4b8d      	ldr	r3, [pc, #564]	@ (80051e0 <HAL_UART_IRQHandler+0x2b8>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d106      	bne.n	8004fc0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004fb2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004fb6:	4b8b      	ldr	r3, [pc, #556]	@ (80051e4 <HAL_UART_IRQHandler+0x2bc>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 8116 	beq.w	80051ec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d011      	beq.n	8004ff0 <HAL_UART_IRQHandler+0xc8>
 8004fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d00b      	beq.n	8004ff0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fe6:	f043 0201 	orr.w	r2, r3, #1
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d011      	beq.n	8005020 <HAL_UART_IRQHandler+0xf8>
 8004ffc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00b      	beq.n	8005020 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2202      	movs	r2, #2
 800500e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005016:	f043 0204 	orr.w	r2, r3, #4
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d011      	beq.n	8005050 <HAL_UART_IRQHandler+0x128>
 800502c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00b      	beq.n	8005050 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2204      	movs	r2, #4
 800503e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005046:	f043 0202 	orr.w	r2, r3, #2
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005054:	f003 0308 	and.w	r3, r3, #8
 8005058:	2b00      	cmp	r3, #0
 800505a:	d017      	beq.n	800508c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800505c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005060:	f003 0320 	and.w	r3, r3, #32
 8005064:	2b00      	cmp	r3, #0
 8005066:	d105      	bne.n	8005074 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005068:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800506c:	4b5c      	ldr	r3, [pc, #368]	@ (80051e0 <HAL_UART_IRQHandler+0x2b8>)
 800506e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00b      	beq.n	800508c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2208      	movs	r2, #8
 800507a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005082:	f043 0208 	orr.w	r2, r3, #8
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800508c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005094:	2b00      	cmp	r3, #0
 8005096:	d012      	beq.n	80050be <HAL_UART_IRQHandler+0x196>
 8005098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800509c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00c      	beq.n	80050be <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b4:	f043 0220 	orr.w	r2, r3, #32
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 8249 	beq.w	800555c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80050ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050ce:	f003 0320 	and.w	r3, r3, #32
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d013      	beq.n	80050fe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80050d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050da:	f003 0320 	and.w	r3, r3, #32
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d105      	bne.n	80050ee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80050e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d007      	beq.n	80050fe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005104:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005112:	2b40      	cmp	r3, #64	@ 0x40
 8005114:	d005      	beq.n	8005122 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005116:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800511a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800511e:	2b00      	cmp	r3, #0
 8005120:	d054      	beq.n	80051cc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 ff94 	bl	8006050 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005132:	2b40      	cmp	r3, #64	@ 0x40
 8005134:	d146      	bne.n	80051c4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3308      	adds	r3, #8
 800513c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005144:	e853 3f00 	ldrex	r3, [r3]
 8005148:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800514c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005150:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005154:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	3308      	adds	r3, #8
 800515e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005162:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005166:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800516e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005172:	e841 2300 	strex	r3, r2, [r1]
 8005176:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800517a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1d9      	bne.n	8005136 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005188:	2b00      	cmp	r3, #0
 800518a:	d017      	beq.n	80051bc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005192:	4a15      	ldr	r2, [pc, #84]	@ (80051e8 <HAL_UART_IRQHandler+0x2c0>)
 8005194:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519c:	4618      	mov	r0, r3
 800519e:	f7fd fb98 	bl	80028d2 <HAL_DMA_Abort_IT>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d019      	beq.n	80051dc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b0:	687a      	ldr	r2, [r7, #4]
 80051b2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80051b6:	4610      	mov	r0, r2
 80051b8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ba:	e00f      	b.n	80051dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f9e0 	bl	8005582 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051c2:	e00b      	b.n	80051dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 f9dc 	bl	8005582 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051ca:	e007      	b.n	80051dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	f000 f9d8 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80051da:	e1bf      	b.n	800555c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051dc:	bf00      	nop
    return;
 80051de:	e1bd      	b.n	800555c <HAL_UART_IRQHandler+0x634>
 80051e0:	10000001 	.word	0x10000001
 80051e4:	04000120 	.word	0x04000120
 80051e8:	0800611b 	.word	0x0800611b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	f040 8153 	bne.w	800549c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80051f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051fa:	f003 0310 	and.w	r3, r3, #16
 80051fe:	2b00      	cmp	r3, #0
 8005200:	f000 814c 	beq.w	800549c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005208:	f003 0310 	and.w	r3, r3, #16
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 8145 	beq.w	800549c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2210      	movs	r2, #16
 8005218:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005224:	2b40      	cmp	r3, #64	@ 0x40
 8005226:	f040 80bb 	bne.w	80053a0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005238:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800523c:	2b00      	cmp	r3, #0
 800523e:	f000 818f 	beq.w	8005560 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005248:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800524c:	429a      	cmp	r2, r3
 800524e:	f080 8187 	bcs.w	8005560 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005258:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	f040 8087 	bne.w	800537e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005278:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005284:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005288:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800528c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800529a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800529e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80052a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80052aa:	e841 2300 	strex	r3, r2, [r1]
 80052ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80052b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1da      	bne.n	8005270 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	3308      	adds	r3, #8
 80052c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80052c4:	e853 3f00 	ldrex	r3, [r3]
 80052c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80052ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	3308      	adds	r3, #8
 80052da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80052de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80052e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80052e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80052ea:	e841 2300 	strex	r3, r2, [r1]
 80052ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80052f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d1e1      	bne.n	80052ba <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	3308      	adds	r3, #8
 80052fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005306:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005308:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800530c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	3308      	adds	r3, #8
 8005316:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800531a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800531c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005320:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005322:	e841 2300 	strex	r3, r2, [r1]
 8005326:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005328:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1e3      	bne.n	80052f6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2220      	movs	r2, #32
 8005332:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005344:	e853 3f00 	ldrex	r3, [r3]
 8005348:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800534a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800534c:	f023 0310 	bic.w	r3, r3, #16
 8005350:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	461a      	mov	r2, r3
 800535a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800535e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005360:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005364:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800536c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e4      	bne.n	800533c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005378:	4618      	mov	r0, r3
 800537a:	f7fd fa4c 	bl	8002816 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005390:	b29b      	uxth	r3, r3
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	b29b      	uxth	r3, r3
 8005396:	4619      	mov	r1, r3
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f8fb 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800539e:	e0df      	b.n	8005560 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 80d1 	beq.w	8005564 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80053c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 80cc 	beq.w	8005564 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	461a      	mov	r2, r3
 80053ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80053ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80053f0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f6:	e841 2300 	strex	r3, r2, [r1]
 80053fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1e4      	bne.n	80053cc <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3308      	adds	r3, #8
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	623b      	str	r3, [r7, #32]
   return(result);
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005418:	f023 0301 	bic.w	r3, r3, #1
 800541c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	3308      	adds	r3, #8
 8005426:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800542a:	633a      	str	r2, [r7, #48]	@ 0x30
 800542c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005430:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005432:	e841 2300 	strex	r3, r2, [r1]
 8005436:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1e1      	bne.n	8005402 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2220      	movs	r2, #32
 8005442:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2200      	movs	r2, #0
 800544a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	e853 3f00 	ldrex	r3, [r3]
 800545e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0310 	bic.w	r3, r3, #16
 8005466:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	461a      	mov	r2, r3
 8005470:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005474:	61fb      	str	r3, [r7, #28]
 8005476:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005478:	69b9      	ldr	r1, [r7, #24]
 800547a:	69fa      	ldr	r2, [r7, #28]
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	617b      	str	r3, [r7, #20]
   return(result);
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e4      	bne.n	8005452 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2202      	movs	r2, #2
 800548c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800548e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005492:	4619      	mov	r1, r3
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 f87d 	bl	8005594 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800549a:	e063      	b.n	8005564 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800549c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d00e      	beq.n	80054c6 <HAL_UART_IRQHandler+0x59e>
 80054a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d008      	beq.n	80054c6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80054bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f001 fb88 	bl	8006bd4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80054c4:	e051      	b.n	800556a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80054c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d014      	beq.n	80054fc <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80054d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d105      	bne.n	80054ea <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80054de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d008      	beq.n	80054fc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d03a      	beq.n	8005568 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	4798      	blx	r3
    }
    return;
 80054fa:	e035      	b.n	8005568 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80054fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005504:	2b00      	cmp	r3, #0
 8005506:	d009      	beq.n	800551c <HAL_UART_IRQHandler+0x5f4>
 8005508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800550c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005510:	2b00      	cmp	r3, #0
 8005512:	d003      	beq.n	800551c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fe16 	bl	8006146 <UART_EndTransmit_IT>
    return;
 800551a:	e026      	b.n	800556a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800551c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005520:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d009      	beq.n	800553c <HAL_UART_IRQHandler+0x614>
 8005528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f001 fb5f 	bl	8006bf8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800553a:	e016      	b.n	800556a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800553c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d010      	beq.n	800556a <HAL_UART_IRQHandler+0x642>
 8005548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800554c:	2b00      	cmp	r3, #0
 800554e:	da0c      	bge.n	800556a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f001 fb48 	bl	8006be6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005556:	e008      	b.n	800556a <HAL_UART_IRQHandler+0x642>
      return;
 8005558:	bf00      	nop
 800555a:	e006      	b.n	800556a <HAL_UART_IRQHandler+0x642>
    return;
 800555c:	bf00      	nop
 800555e:	e004      	b.n	800556a <HAL_UART_IRQHandler+0x642>
      return;
 8005560:	bf00      	nop
 8005562:	e002      	b.n	800556a <HAL_UART_IRQHandler+0x642>
      return;
 8005564:	bf00      	nop
 8005566:	e000      	b.n	800556a <HAL_UART_IRQHandler+0x642>
    return;
 8005568:	bf00      	nop
  }
}
 800556a:	37e8      	adds	r7, #232	@ 0xe8
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	bc80      	pop	{r7}
 8005580:	4770      	bx	lr

08005582 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005582:	b480      	push	{r7}
 8005584:	b083      	sub	sp, #12
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800558a:	bf00      	nop
 800558c:	370c      	adds	r7, #12
 800558e:	46bd      	mov	sp, r7
 8005590:	bc80      	pop	{r7}
 8005592:	4770      	bx	lr

08005594 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bc80      	pop	{r7}
 80055a8:	4770      	bx	lr
	...

080055ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055b0:	b08c      	sub	sp, #48	@ 0x30
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	689a      	ldr	r2, [r3, #8]
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	431a      	orrs	r2, r3
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	431a      	orrs	r2, r3
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	69db      	ldr	r3, [r3, #28]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	4b94      	ldr	r3, [pc, #592]	@ (800582c <UART_SetConfig+0x280>)
 80055dc:	4013      	ands	r3, r2
 80055de:	697a      	ldr	r2, [r7, #20]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055e4:	430b      	orrs	r3, r1
 80055e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	430a      	orrs	r2, r1
 80055fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	699b      	ldr	r3, [r3, #24]
 8005602:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a89      	ldr	r2, [pc, #548]	@ (8005830 <UART_SetConfig+0x284>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d004      	beq.n	8005618 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005614:	4313      	orrs	r3, r2
 8005616:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005622:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	6812      	ldr	r2, [r2, #0]
 800562a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800562c:	430b      	orrs	r3, r1
 800562e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005636:	f023 010f 	bic.w	r1, r3, #15
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a7a      	ldr	r2, [pc, #488]	@ (8005834 <UART_SetConfig+0x288>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d127      	bne.n	80056a0 <UART_SetConfig+0xf4>
 8005650:	2003      	movs	r0, #3
 8005652:	f7ff fb25 	bl	8004ca0 <LL_RCC_GetUSARTClockSource>
 8005656:	4603      	mov	r3, r0
 8005658:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800565c:	2b03      	cmp	r3, #3
 800565e:	d81b      	bhi.n	8005698 <UART_SetConfig+0xec>
 8005660:	a201      	add	r2, pc, #4	@ (adr r2, 8005668 <UART_SetConfig+0xbc>)
 8005662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005666:	bf00      	nop
 8005668:	08005679 	.word	0x08005679
 800566c:	08005689 	.word	0x08005689
 8005670:	08005681 	.word	0x08005681
 8005674:	08005691 	.word	0x08005691
 8005678:	2301      	movs	r3, #1
 800567a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800567e:	e080      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005680:	2302      	movs	r3, #2
 8005682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005686:	e07c      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005688:	2304      	movs	r3, #4
 800568a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568e:	e078      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005690:	2308      	movs	r3, #8
 8005692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005696:	e074      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005698:	2310      	movs	r3, #16
 800569a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800569e:	e070      	b.n	8005782 <UART_SetConfig+0x1d6>
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a64      	ldr	r2, [pc, #400]	@ (8005838 <UART_SetConfig+0x28c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d138      	bne.n	800571c <UART_SetConfig+0x170>
 80056aa:	200c      	movs	r0, #12
 80056ac:	f7ff faf8 	bl	8004ca0 <LL_RCC_GetUSARTClockSource>
 80056b0:	4603      	mov	r3, r0
 80056b2:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80056b6:	2b0c      	cmp	r3, #12
 80056b8:	d82c      	bhi.n	8005714 <UART_SetConfig+0x168>
 80056ba:	a201      	add	r2, pc, #4	@ (adr r2, 80056c0 <UART_SetConfig+0x114>)
 80056bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c0:	080056f5 	.word	0x080056f5
 80056c4:	08005715 	.word	0x08005715
 80056c8:	08005715 	.word	0x08005715
 80056cc:	08005715 	.word	0x08005715
 80056d0:	08005705 	.word	0x08005705
 80056d4:	08005715 	.word	0x08005715
 80056d8:	08005715 	.word	0x08005715
 80056dc:	08005715 	.word	0x08005715
 80056e0:	080056fd 	.word	0x080056fd
 80056e4:	08005715 	.word	0x08005715
 80056e8:	08005715 	.word	0x08005715
 80056ec:	08005715 	.word	0x08005715
 80056f0:	0800570d 	.word	0x0800570d
 80056f4:	2300      	movs	r3, #0
 80056f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056fa:	e042      	b.n	8005782 <UART_SetConfig+0x1d6>
 80056fc:	2302      	movs	r3, #2
 80056fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005702:	e03e      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005704:	2304      	movs	r3, #4
 8005706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800570a:	e03a      	b.n	8005782 <UART_SetConfig+0x1d6>
 800570c:	2308      	movs	r3, #8
 800570e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005712:	e036      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005714:	2310      	movs	r3, #16
 8005716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800571a:	e032      	b.n	8005782 <UART_SetConfig+0x1d6>
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a43      	ldr	r2, [pc, #268]	@ (8005830 <UART_SetConfig+0x284>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d12a      	bne.n	800577c <UART_SetConfig+0x1d0>
 8005726:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800572a:	f7ff facb 	bl	8004cc4 <LL_RCC_GetLPUARTClockSource>
 800572e:	4603      	mov	r3, r0
 8005730:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005734:	d01a      	beq.n	800576c <UART_SetConfig+0x1c0>
 8005736:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800573a:	d81b      	bhi.n	8005774 <UART_SetConfig+0x1c8>
 800573c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005740:	d00c      	beq.n	800575c <UART_SetConfig+0x1b0>
 8005742:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005746:	d815      	bhi.n	8005774 <UART_SetConfig+0x1c8>
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <UART_SetConfig+0x1a8>
 800574c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005750:	d008      	beq.n	8005764 <UART_SetConfig+0x1b8>
 8005752:	e00f      	b.n	8005774 <UART_SetConfig+0x1c8>
 8005754:	2300      	movs	r3, #0
 8005756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800575a:	e012      	b.n	8005782 <UART_SetConfig+0x1d6>
 800575c:	2302      	movs	r3, #2
 800575e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005762:	e00e      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005764:	2304      	movs	r3, #4
 8005766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800576a:	e00a      	b.n	8005782 <UART_SetConfig+0x1d6>
 800576c:	2308      	movs	r3, #8
 800576e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005772:	e006      	b.n	8005782 <UART_SetConfig+0x1d6>
 8005774:	2310      	movs	r3, #16
 8005776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800577a:	e002      	b.n	8005782 <UART_SetConfig+0x1d6>
 800577c:	2310      	movs	r3, #16
 800577e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a2a      	ldr	r2, [pc, #168]	@ (8005830 <UART_SetConfig+0x284>)
 8005788:	4293      	cmp	r3, r2
 800578a:	f040 80a4 	bne.w	80058d6 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800578e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005792:	2b08      	cmp	r3, #8
 8005794:	d823      	bhi.n	80057de <UART_SetConfig+0x232>
 8005796:	a201      	add	r2, pc, #4	@ (adr r2, 800579c <UART_SetConfig+0x1f0>)
 8005798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579c:	080057c1 	.word	0x080057c1
 80057a0:	080057df 	.word	0x080057df
 80057a4:	080057c9 	.word	0x080057c9
 80057a8:	080057df 	.word	0x080057df
 80057ac:	080057cf 	.word	0x080057cf
 80057b0:	080057df 	.word	0x080057df
 80057b4:	080057df 	.word	0x080057df
 80057b8:	080057df 	.word	0x080057df
 80057bc:	080057d7 	.word	0x080057d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057c0:	f7fe fac0 	bl	8003d44 <HAL_RCC_GetPCLK1Freq>
 80057c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057c6:	e010      	b.n	80057ea <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057c8:	4b1c      	ldr	r3, [pc, #112]	@ (800583c <UART_SetConfig+0x290>)
 80057ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057cc:	e00d      	b.n	80057ea <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057ce:	f7fe fa05 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 80057d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80057d4:	e009      	b.n	80057ea <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80057dc:	e005      	b.n	80057ea <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80057e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 8137 	beq.w	8005a60 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f6:	4a12      	ldr	r2, [pc, #72]	@ (8005840 <UART_SetConfig+0x294>)
 80057f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057fc:	461a      	mov	r2, r3
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	fbb3 f3f2 	udiv	r3, r3, r2
 8005804:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	685a      	ldr	r2, [r3, #4]
 800580a:	4613      	mov	r3, r2
 800580c:	005b      	lsls	r3, r3, #1
 800580e:	4413      	add	r3, r2
 8005810:	69ba      	ldr	r2, [r7, #24]
 8005812:	429a      	cmp	r2, r3
 8005814:	d305      	bcc.n	8005822 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800581c:	69ba      	ldr	r2, [r7, #24]
 800581e:	429a      	cmp	r2, r3
 8005820:	d910      	bls.n	8005844 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005828:	e11a      	b.n	8005a60 <UART_SetConfig+0x4b4>
 800582a:	bf00      	nop
 800582c:	cfff69f3 	.word	0xcfff69f3
 8005830:	40008000 	.word	0x40008000
 8005834:	40013800 	.word	0x40013800
 8005838:	40004400 	.word	0x40004400
 800583c:	00f42400 	.word	0x00f42400
 8005840:	0800799c 	.word	0x0800799c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	2200      	movs	r2, #0
 8005848:	60bb      	str	r3, [r7, #8]
 800584a:	60fa      	str	r2, [r7, #12]
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005850:	4a8e      	ldr	r2, [pc, #568]	@ (8005a8c <UART_SetConfig+0x4e0>)
 8005852:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005856:	b29b      	uxth	r3, r3
 8005858:	2200      	movs	r2, #0
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	607a      	str	r2, [r7, #4]
 800585e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005862:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005866:	f7fa fce3 	bl	8000230 <__aeabi_uldivmod>
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4610      	mov	r0, r2
 8005870:	4619      	mov	r1, r3
 8005872:	f04f 0200 	mov.w	r2, #0
 8005876:	f04f 0300 	mov.w	r3, #0
 800587a:	020b      	lsls	r3, r1, #8
 800587c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005880:	0202      	lsls	r2, r0, #8
 8005882:	6979      	ldr	r1, [r7, #20]
 8005884:	6849      	ldr	r1, [r1, #4]
 8005886:	0849      	lsrs	r1, r1, #1
 8005888:	2000      	movs	r0, #0
 800588a:	460c      	mov	r4, r1
 800588c:	4605      	mov	r5, r0
 800588e:	eb12 0804 	adds.w	r8, r2, r4
 8005892:	eb43 0905 	adc.w	r9, r3, r5
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	469a      	mov	sl, r3
 800589e:	4693      	mov	fp, r2
 80058a0:	4652      	mov	r2, sl
 80058a2:	465b      	mov	r3, fp
 80058a4:	4640      	mov	r0, r8
 80058a6:	4649      	mov	r1, r9
 80058a8:	f7fa fcc2 	bl	8000230 <__aeabi_uldivmod>
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	4613      	mov	r3, r2
 80058b2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80058b4:	6a3b      	ldr	r3, [r7, #32]
 80058b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058ba:	d308      	bcc.n	80058ce <UART_SetConfig+0x322>
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058c2:	d204      	bcs.n	80058ce <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6a3a      	ldr	r2, [r7, #32]
 80058ca:	60da      	str	r2, [r3, #12]
 80058cc:	e0c8      	b.n	8005a60 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058d4:	e0c4      	b.n	8005a60 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058de:	d167      	bne.n	80059b0 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 80058e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d828      	bhi.n	800593a <UART_SetConfig+0x38e>
 80058e8:	a201      	add	r2, pc, #4	@ (adr r2, 80058f0 <UART_SetConfig+0x344>)
 80058ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ee:	bf00      	nop
 80058f0:	08005915 	.word	0x08005915
 80058f4:	0800591d 	.word	0x0800591d
 80058f8:	08005925 	.word	0x08005925
 80058fc:	0800593b 	.word	0x0800593b
 8005900:	0800592b 	.word	0x0800592b
 8005904:	0800593b 	.word	0x0800593b
 8005908:	0800593b 	.word	0x0800593b
 800590c:	0800593b 	.word	0x0800593b
 8005910:	08005933 	.word	0x08005933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005914:	f7fe fa16 	bl	8003d44 <HAL_RCC_GetPCLK1Freq>
 8005918:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800591a:	e014      	b.n	8005946 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800591c:	f7fe fa24 	bl	8003d68 <HAL_RCC_GetPCLK2Freq>
 8005920:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005922:	e010      	b.n	8005946 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005924:	4b5a      	ldr	r3, [pc, #360]	@ (8005a90 <UART_SetConfig+0x4e4>)
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005928:	e00d      	b.n	8005946 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592a:	f7fe f957 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 800592e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005930:	e009      	b.n	8005946 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005938:	e005      	b.n	8005946 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005944:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 8089 	beq.w	8005a60 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005952:	4a4e      	ldr	r2, [pc, #312]	@ (8005a8c <UART_SetConfig+0x4e0>)
 8005954:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005958:	461a      	mov	r2, r3
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005960:	005a      	lsls	r2, r3, #1
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	085b      	lsrs	r3, r3, #1
 8005968:	441a      	add	r2, r3
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005972:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005974:	6a3b      	ldr	r3, [r7, #32]
 8005976:	2b0f      	cmp	r3, #15
 8005978:	d916      	bls.n	80059a8 <UART_SetConfig+0x3fc>
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005980:	d212      	bcs.n	80059a8 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005982:	6a3b      	ldr	r3, [r7, #32]
 8005984:	b29b      	uxth	r3, r3
 8005986:	f023 030f 	bic.w	r3, r3, #15
 800598a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800598c:	6a3b      	ldr	r3, [r7, #32]
 800598e:	085b      	lsrs	r3, r3, #1
 8005990:	b29b      	uxth	r3, r3
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	b29a      	uxth	r2, r3
 8005998:	8bfb      	ldrh	r3, [r7, #30]
 800599a:	4313      	orrs	r3, r2
 800599c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	8bfa      	ldrh	r2, [r7, #30]
 80059a4:	60da      	str	r2, [r3, #12]
 80059a6:	e05b      	b.n	8005a60 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80059ae:	e057      	b.n	8005a60 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d828      	bhi.n	8005a0a <UART_SetConfig+0x45e>
 80059b8:	a201      	add	r2, pc, #4	@ (adr r2, 80059c0 <UART_SetConfig+0x414>)
 80059ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059be:	bf00      	nop
 80059c0:	080059e5 	.word	0x080059e5
 80059c4:	080059ed 	.word	0x080059ed
 80059c8:	080059f5 	.word	0x080059f5
 80059cc:	08005a0b 	.word	0x08005a0b
 80059d0:	080059fb 	.word	0x080059fb
 80059d4:	08005a0b 	.word	0x08005a0b
 80059d8:	08005a0b 	.word	0x08005a0b
 80059dc:	08005a0b 	.word	0x08005a0b
 80059e0:	08005a03 	.word	0x08005a03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059e4:	f7fe f9ae 	bl	8003d44 <HAL_RCC_GetPCLK1Freq>
 80059e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059ea:	e014      	b.n	8005a16 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059ec:	f7fe f9bc 	bl	8003d68 <HAL_RCC_GetPCLK2Freq>
 80059f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80059f2:	e010      	b.n	8005a16 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059f4:	4b26      	ldr	r3, [pc, #152]	@ (8005a90 <UART_SetConfig+0x4e4>)
 80059f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80059f8:	e00d      	b.n	8005a16 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059fa:	f7fe f8ef 	bl	8003bdc <HAL_RCC_GetSysClockFreq>
 80059fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005a00:	e009      	b.n	8005a16 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005a08:	e005      	b.n	8005a16 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005a14:	bf00      	nop
    }

    if (pclk != 0U)
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d021      	beq.n	8005a60 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a20:	4a1a      	ldr	r2, [pc, #104]	@ (8005a8c <UART_SetConfig+0x4e0>)
 8005a22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a26:	461a      	mov	r2, r3
 8005a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	085b      	lsrs	r3, r3, #1
 8005a34:	441a      	add	r2, r3
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	2b0f      	cmp	r3, #15
 8005a44:	d909      	bls.n	8005a5a <UART_SetConfig+0x4ae>
 8005a46:	6a3b      	ldr	r3, [r7, #32]
 8005a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a4c:	d205      	bcs.n	8005a5a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a4e:	6a3b      	ldr	r3, [r7, #32]
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	60da      	str	r2, [r3, #12]
 8005a58:	e002      	b.n	8005a60 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	2201      	movs	r2, #1
 8005a64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	2200      	movs	r2, #0
 8005a74:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005a7c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3730      	adds	r7, #48	@ 0x30
 8005a84:	46bd      	mov	sp, r7
 8005a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a8a:	bf00      	nop
 8005a8c:	0800799c 	.word	0x0800799c
 8005a90:	00f42400 	.word	0x00f42400

08005a94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa0:	f003 0308 	and.w	r3, r3, #8
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d00a      	beq.n	8005abe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00a      	beq.n	8005ae0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae4:	f003 0302 	and.w	r3, r3, #2
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00a      	beq.n	8005b02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	430a      	orrs	r2, r1
 8005b00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b06:	f003 0304 	and.w	r3, r3, #4
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d00a      	beq.n	8005b24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b28:	f003 0310 	and.w	r3, r3, #16
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d00a      	beq.n	8005b46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d00a      	beq.n	8005b68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01a      	beq.n	8005baa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b92:	d10a      	bne.n	8005baa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	430a      	orrs	r2, r1
 8005ba8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00a      	beq.n	8005bcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	605a      	str	r2, [r3, #4]
  }
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bc80      	pop	{r7}
 8005bd4:	4770      	bx	lr

08005bd6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b086      	sub	sp, #24
 8005bda:	af02      	add	r7, sp, #8
 8005bdc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005be6:	f7fc fcab 	bl	8002540 <HAL_GetTick>
 8005bea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d10e      	bne.n	8005c18 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bfa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f832 	bl	8005c72 <UART_WaitOnFlagUntilTimeout>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e028      	b.n	8005c6a <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	d10e      	bne.n	8005c44 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c26:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 f81c 	bl	8005c72 <UART_WaitOnFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e012      	b.n	8005c6a <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2220      	movs	r2, #32
 8005c48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2220      	movs	r2, #32
 8005c50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b09c      	sub	sp, #112	@ 0x70
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	60f8      	str	r0, [r7, #12]
 8005c7a:	60b9      	str	r1, [r7, #8]
 8005c7c:	603b      	str	r3, [r7, #0]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c82:	e0af      	b.n	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c8a:	f000 80ab 	beq.w	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c8e:	f7fc fc57 	bl	8002540 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d302      	bcc.n	8005ca4 <UART_WaitOnFlagUntilTimeout+0x32>
 8005c9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d140      	bne.n	8005d26 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005caa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005cb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005cb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	461a      	mov	r2, r3
 8005cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005cc4:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005cc8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005cca:	e841 2300 	strex	r3, r2, [r1]
 8005cce:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005cd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1e6      	bne.n	8005ca4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3308      	adds	r3, #8
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce0:	e853 3f00 	ldrex	r3, [r3]
 8005ce4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce8:	f023 0301 	bic.w	r3, r3, #1
 8005cec:	663b      	str	r3, [r7, #96]	@ 0x60
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3308      	adds	r3, #8
 8005cf4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005cf6:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005cf8:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005cfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005d04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e5      	bne.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e06f      	b.n	8005e06 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d057      	beq.n	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	2b80      	cmp	r3, #128	@ 0x80
 8005d38:	d054      	beq.n	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	2b40      	cmp	r3, #64	@ 0x40
 8005d3e:	d051      	beq.n	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d4e:	d149      	bne.n	8005de4 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d58:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	e853 3f00 	ldrex	r3, [r3]
 8005d66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005d6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	461a      	mov	r2, r3
 8005d76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d7a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d80:	e841 2300 	strex	r3, r2, [r1]
 8005d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1e6      	bne.n	8005d5a <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	3308      	adds	r3, #8
 8005d92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	e853 3f00 	ldrex	r3, [r3]
 8005d9a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f023 0301 	bic.w	r3, r3, #1
 8005da2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	3308      	adds	r3, #8
 8005daa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005dac:	623a      	str	r2, [r7, #32]
 8005dae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db0:	69f9      	ldr	r1, [r7, #28]
 8005db2:	6a3a      	ldr	r2, [r7, #32]
 8005db4:	e841 2300 	strex	r3, r2, [r1]
 8005db8:	61bb      	str	r3, [r7, #24]
   return(result);
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d1e5      	bne.n	8005d8c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e010      	b.n	8005e06 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69da      	ldr	r2, [r3, #28]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4013      	ands	r3, r2
 8005dee:	68ba      	ldr	r2, [r7, #8]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	bf0c      	ite	eq
 8005df4:	2301      	moveq	r3, #1
 8005df6:	2300      	movne	r3, #0
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	79fb      	ldrb	r3, [r7, #7]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	f43f af40 	beq.w	8005c84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3770      	adds	r7, #112	@ 0x70
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}
	...

08005e10 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b0a3      	sub	sp, #140	@ 0x8c
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	60f8      	str	r0, [r7, #12]
 8005e18:	60b9      	str	r1, [r7, #8]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	88fa      	ldrh	r2, [r7, #6]
 8005e28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	88fa      	ldrh	r2, [r7, #6]
 8005e30:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2200      	movs	r2, #0
 8005e38:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e42:	d10e      	bne.n	8005e62 <UART_Start_Receive_IT+0x52>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d105      	bne.n	8005e58 <UART_Start_Receive_IT+0x48>
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005e52:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e56:	e02d      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	22ff      	movs	r2, #255	@ 0xff
 8005e5c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e60:	e028      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d10d      	bne.n	8005e86 <UART_Start_Receive_IT+0x76>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d104      	bne.n	8005e7c <UART_Start_Receive_IT+0x6c>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	22ff      	movs	r2, #255	@ 0xff
 8005e76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e7a:	e01b      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	227f      	movs	r2, #127	@ 0x7f
 8005e80:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005e84:	e016      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e8e:	d10d      	bne.n	8005eac <UART_Start_Receive_IT+0x9c>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d104      	bne.n	8005ea2 <UART_Start_Receive_IT+0x92>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	227f      	movs	r2, #127	@ 0x7f
 8005e9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005ea0:	e008      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	223f      	movs	r2, #63	@ 0x3f
 8005ea6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005eaa:	e003      	b.n	8005eb4 <UART_Start_Receive_IT+0xa4>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2222      	movs	r2, #34	@ 0x22
 8005ec0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3308      	adds	r3, #8
 8005eca:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005ed4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ed6:	f043 0301 	orr.w	r3, r3, #1
 8005eda:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	3308      	adds	r3, #8
 8005ee4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005ee8:	673a      	str	r2, [r7, #112]	@ 0x70
 8005eea:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005eee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005ef6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e3      	bne.n	8005ec4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f04:	d14f      	bne.n	8005fa6 <UART_Start_Receive_IT+0x196>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f0c:	88fa      	ldrh	r2, [r7, #6]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d349      	bcc.n	8005fa6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f1a:	d107      	bne.n	8005f2c <UART_Start_Receive_IT+0x11c>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d103      	bne.n	8005f2c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	4a46      	ldr	r2, [pc, #280]	@ (8006040 <UART_Start_Receive_IT+0x230>)
 8005f28:	675a      	str	r2, [r3, #116]	@ 0x74
 8005f2a:	e002      	b.n	8005f32 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4a45      	ldr	r2, [pc, #276]	@ (8006044 <UART_Start_Receive_IT+0x234>)
 8005f30:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d01a      	beq.n	8005f70 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005f48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	461a      	mov	r2, r3
 8005f58:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f5e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005f62:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005f64:	e841 2300 	strex	r3, r2, [r1]
 8005f68:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005f6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e4      	bne.n	8005f3a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	3308      	adds	r3, #8
 8005f76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f7a:	e853 3f00 	ldrex	r3, [r3]
 8005f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3308      	adds	r3, #8
 8005f8e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005f90:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005f92:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f94:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f98:	e841 2300 	strex	r3, r2, [r1]
 8005f9c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1e5      	bne.n	8005f70 <UART_Start_Receive_IT+0x160>
 8005fa4:	e046      	b.n	8006034 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d107      	bne.n	8005fc0 <UART_Start_Receive_IT+0x1b0>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d103      	bne.n	8005fc0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4a23      	ldr	r2, [pc, #140]	@ (8006048 <UART_Start_Receive_IT+0x238>)
 8005fbc:	675a      	str	r2, [r3, #116]	@ 0x74
 8005fbe:	e002      	b.n	8005fc6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	4a22      	ldr	r2, [pc, #136]	@ (800604c <UART_Start_Receive_IT+0x23c>)
 8005fc4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d019      	beq.n	8006002 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005fe2:	677b      	str	r3, [r7, #116]	@ 0x74
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005fec:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fee:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ff2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e6      	bne.n	8005fce <UART_Start_Receive_IT+0x1be>
 8006000:	e018      	b.n	8006034 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	613b      	str	r3, [r7, #16]
   return(result);
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f043 0320 	orr.w	r3, r3, #32
 8006016:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006020:	623b      	str	r3, [r7, #32]
 8006022:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	69f9      	ldr	r1, [r7, #28]
 8006026:	6a3a      	ldr	r2, [r7, #32]
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	61bb      	str	r3, [r7, #24]
   return(result);
 800602e:	69bb      	ldr	r3, [r7, #24]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e6      	bne.n	8006002 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	378c      	adds	r7, #140	@ 0x8c
 800603a:	46bd      	mov	sp, r7
 800603c:	bc80      	pop	{r7}
 800603e:	4770      	bx	lr
 8006040:	0800686d 	.word	0x0800686d
 8006044:	0800650d 	.word	0x0800650d
 8006048:	08006355 	.word	0x08006355
 800604c:	0800619d 	.word	0x0800619d

08006050 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006050:	b480      	push	{r7}
 8006052:	b095      	sub	sp, #84	@ 0x54
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800606c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006076:	643b      	str	r3, [r7, #64]	@ 0x40
 8006078:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800607c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1e6      	bne.n	8006058 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3308      	adds	r3, #8
 8006090:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006092:	6a3b      	ldr	r3, [r7, #32]
 8006094:	e853 3f00 	ldrex	r3, [r3]
 8006098:	61fb      	str	r3, [r7, #28]
   return(result);
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060a0:	f023 0301 	bic.w	r3, r3, #1
 80060a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	3308      	adds	r3, #8
 80060ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80060b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060b6:	e841 2300 	strex	r3, r2, [r1]
 80060ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d1e3      	bne.n	800608a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d118      	bne.n	80060fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f023 0310 	bic.w	r3, r3, #16
 80060de:	647b      	str	r3, [r7, #68]	@ 0x44
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060e8:	61bb      	str	r3, [r7, #24]
 80060ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	6979      	ldr	r1, [r7, #20]
 80060ee:	69ba      	ldr	r2, [r7, #24]
 80060f0:	e841 2300 	strex	r3, r2, [r1]
 80060f4:	613b      	str	r3, [r7, #16]
   return(result);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1e6      	bne.n	80060ca <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2220      	movs	r2, #32
 8006100:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006110:	bf00      	nop
 8006112:	3754      	adds	r7, #84	@ 0x54
 8006114:	46bd      	mov	sp, r7
 8006116:	bc80      	pop	{r7}
 8006118:	4770      	bx	lr

0800611a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800611a:	b580      	push	{r7, lr}
 800611c:	b084      	sub	sp, #16
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006126:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f7ff fa22 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800613e:	bf00      	nop
 8006140:	3710      	adds	r7, #16
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}

08006146 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006146:	b580      	push	{r7, lr}
 8006148:	b088      	sub	sp, #32
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	e853 3f00 	ldrex	r3, [r3]
 800615a:	60bb      	str	r3, [r7, #8]
   return(result);
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006162:	61fb      	str	r3, [r7, #28]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	461a      	mov	r2, r3
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	61bb      	str	r3, [r7, #24]
 800616e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	6979      	ldr	r1, [r7, #20]
 8006172:	69ba      	ldr	r2, [r7, #24]
 8006174:	e841 2300 	strex	r3, r2, [r1]
 8006178:	613b      	str	r3, [r7, #16]
   return(result);
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e6      	bne.n	800614e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2220      	movs	r2, #32
 8006184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f7ff f9ee 	bl	8005570 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006194:	bf00      	nop
 8006196:	3720      	adds	r7, #32
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b09c      	sub	sp, #112	@ 0x70
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80061aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061b4:	2b22      	cmp	r3, #34	@ 0x22
 80061b6:	f040 80be 	bne.w	8006336 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80061c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80061c8:	b2d9      	uxtb	r1, r3
 80061ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d4:	400a      	ands	r2, r1
 80061d6:	b2d2      	uxtb	r2, r2
 80061d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f040 80a1 	bne.w	8006346 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800620c:	e853 3f00 	ldrex	r3, [r3]
 8006210:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006212:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006218:	66bb      	str	r3, [r7, #104]	@ 0x68
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	461a      	mov	r2, r3
 8006220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006222:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006224:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006226:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006228:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800622a:	e841 2300 	strex	r3, r2, [r1]
 800622e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006230:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1e6      	bne.n	8006204 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	3308      	adds	r3, #8
 800623c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006240:	e853 3f00 	ldrex	r3, [r3]
 8006244:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006248:	f023 0301 	bic.w	r3, r3, #1
 800624c:	667b      	str	r3, [r7, #100]	@ 0x64
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	3308      	adds	r3, #8
 8006254:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006256:	647a      	str	r2, [r7, #68]	@ 0x44
 8006258:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800625c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800625e:	e841 2300 	strex	r3, r2, [r1]
 8006262:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006266:	2b00      	cmp	r3, #0
 8006268:	d1e5      	bne.n	8006236 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2220      	movs	r2, #32
 800626e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a33      	ldr	r2, [pc, #204]	@ (8006350 <UART_RxISR_8BIT+0x1b4>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d01f      	beq.n	80062c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d018      	beq.n	80062c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629e:	e853 3f00 	ldrex	r3, [r3]
 80062a2:	623b      	str	r3, [r7, #32]
   return(result);
 80062a4:	6a3b      	ldr	r3, [r7, #32]
 80062a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80062aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	461a      	mov	r2, r3
 80062b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80062b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062bc:	e841 2300 	strex	r3, r2, [r1]
 80062c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e6      	bne.n	8006296 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d12e      	bne.n	800632e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	e853 3f00 	ldrex	r3, [r3]
 80062e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f023 0310 	bic.w	r3, r3, #16
 80062ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	461a      	mov	r2, r3
 80062f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80062f4:	61fb      	str	r3, [r7, #28]
 80062f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f8:	69b9      	ldr	r1, [r7, #24]
 80062fa:	69fa      	ldr	r2, [r7, #28]
 80062fc:	e841 2300 	strex	r3, r2, [r1]
 8006300:	617b      	str	r3, [r7, #20]
   return(result);
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e6      	bne.n	80062d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	f003 0310 	and.w	r3, r3, #16
 8006312:	2b10      	cmp	r3, #16
 8006314:	d103      	bne.n	800631e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2210      	movs	r2, #16
 800631c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006324:	4619      	mov	r1, r3
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff f934 	bl	8005594 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800632c:	e00b      	b.n	8006346 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7fa faa2 	bl	8000878 <HAL_UART_RxCpltCallback>
}
 8006334:	e007      	b.n	8006346 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	699a      	ldr	r2, [r3, #24]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f042 0208 	orr.w	r2, r2, #8
 8006344:	619a      	str	r2, [r3, #24]
}
 8006346:	bf00      	nop
 8006348:	3770      	adds	r7, #112	@ 0x70
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	40008000 	.word	0x40008000

08006354 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b09c      	sub	sp, #112	@ 0x70
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006362:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800636c:	2b22      	cmp	r3, #34	@ 0x22
 800636e:	f040 80be 	bne.w	80064ee <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006378:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006380:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006382:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006386:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800638a:	4013      	ands	r3, r2
 800638c:	b29a      	uxth	r2, r3
 800638e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006390:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006396:	1c9a      	adds	r2, r3, #2
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f040 80a1 	bne.w	80064fe <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80063ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	461a      	mov	r2, r3
 80063d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80063da:	657b      	str	r3, [r7, #84]	@ 0x54
 80063dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80063e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80063e2:	e841 2300 	strex	r3, r2, [r1]
 80063e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80063e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1e6      	bne.n	80063bc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	3308      	adds	r3, #8
 80063f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063f8:	e853 3f00 	ldrex	r3, [r3]
 80063fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006400:	f023 0301 	bic.w	r3, r3, #1
 8006404:	663b      	str	r3, [r7, #96]	@ 0x60
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	3308      	adds	r3, #8
 800640c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800640e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006412:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006414:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006416:	e841 2300 	strex	r3, r2, [r1]
 800641a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800641c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1e5      	bne.n	80063ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a33      	ldr	r2, [pc, #204]	@ (8006508 <UART_RxISR_16BIT+0x1b4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d01f      	beq.n	8006480 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800644a:	2b00      	cmp	r3, #0
 800644c:	d018      	beq.n	8006480 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006454:	6a3b      	ldr	r3, [r7, #32]
 8006456:	e853 3f00 	ldrex	r3, [r3]
 800645a:	61fb      	str	r3, [r7, #28]
   return(result);
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006462:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	461a      	mov	r2, r3
 800646a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800646c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800646e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006470:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006472:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006474:	e841 2300 	strex	r3, r2, [r1]
 8006478:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800647a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647c:	2b00      	cmp	r3, #0
 800647e:	d1e6      	bne.n	800644e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006484:	2b01      	cmp	r3, #1
 8006486:	d12e      	bne.n	80064e6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2200      	movs	r2, #0
 800648c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	e853 3f00 	ldrex	r3, [r3]
 800649a:	60bb      	str	r3, [r7, #8]
   return(result);
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f023 0310 	bic.w	r3, r3, #16
 80064a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	461a      	mov	r2, r3
 80064aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b0:	6979      	ldr	r1, [r7, #20]
 80064b2:	69ba      	ldr	r2, [r7, #24]
 80064b4:	e841 2300 	strex	r3, r2, [r1]
 80064b8:	613b      	str	r3, [r7, #16]
   return(result);
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1e6      	bne.n	800648e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b10      	cmp	r3, #16
 80064cc:	d103      	bne.n	80064d6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	2210      	movs	r2, #16
 80064d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064dc:	4619      	mov	r1, r3
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f7ff f858 	bl	8005594 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80064e4:	e00b      	b.n	80064fe <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f7fa f9c6 	bl	8000878 <HAL_UART_RxCpltCallback>
}
 80064ec:	e007      	b.n	80064fe <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699a      	ldr	r2, [r3, #24]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0208 	orr.w	r2, r2, #8
 80064fc:	619a      	str	r2, [r3, #24]
}
 80064fe:	bf00      	nop
 8006500:	3770      	adds	r7, #112	@ 0x70
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	40008000 	.word	0x40008000

0800650c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b0ac      	sub	sp, #176	@ 0xb0
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800651a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	69db      	ldr	r3, [r3, #28]
 8006524:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006542:	2b22      	cmp	r3, #34	@ 0x22
 8006544:	f040 8182 	bne.w	800684c <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800654e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006552:	e125      	b.n	80067a0 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800655e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006562:	b2d9      	uxtb	r1, r3
 8006564:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006568:	b2da      	uxtb	r2, r3
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800656e:	400a      	ands	r2, r1
 8006570:	b2d2      	uxtb	r2, r2
 8006572:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006578:	1c5a      	adds	r2, r3, #1
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006584:	b29b      	uxth	r3, r3
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800659a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800659e:	f003 0307 	and.w	r3, r3, #7
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d053      	beq.n	800664e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d011      	beq.n	80065d6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80065b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80065b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00b      	beq.n	80065d6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2201      	movs	r2, #1
 80065c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065cc:	f043 0201 	orr.w	r2, r3, #1
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d011      	beq.n	8006606 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80065e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2202      	movs	r2, #2
 80065f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fc:	f043 0204 	orr.w	r2, r3, #4
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006606:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800660a:	f003 0304 	and.w	r3, r3, #4
 800660e:	2b00      	cmp	r3, #0
 8006610:	d011      	beq.n	8006636 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00b      	beq.n	8006636 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2204      	movs	r2, #4
 8006624:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800662c:	f043 0202 	orr.w	r2, r3, #2
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800663c:	2b00      	cmp	r3, #0
 800663e:	d006      	beq.n	800664e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f7fe ff9e 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006654:	b29b      	uxth	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	f040 80a2 	bne.w	80067a0 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800666a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800666c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	461a      	mov	r2, r3
 800667a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800667e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006680:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006684:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800668c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e4      	bne.n	800665c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3308      	adds	r3, #8
 8006698:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800669c:	e853 3f00 	ldrex	r3, [r3]
 80066a0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80066a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066a8:	f023 0301 	bic.w	r3, r3, #1
 80066ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3308      	adds	r3, #8
 80066b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066ba:	66ba      	str	r2, [r7, #104]	@ 0x68
 80066bc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066be:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80066c0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80066c2:	e841 2300 	strex	r3, r2, [r1]
 80066c6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80066c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1e1      	bne.n	8006692 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a5f      	ldr	r2, [pc, #380]	@ (8006864 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d021      	beq.n	8006730 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d01a      	beq.n	8006730 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800670a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800670e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	461a      	mov	r2, r3
 8006718:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800671c:	657b      	str	r3, [r7, #84]	@ 0x54
 800671e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006720:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006722:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006724:	e841 2300 	strex	r3, r2, [r1]
 8006728:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800672a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800672c:	2b00      	cmp	r3, #0
 800672e:	d1e4      	bne.n	80066fa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006734:	2b01      	cmp	r3, #1
 8006736:	d130      	bne.n	800679a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006746:	e853 3f00 	ldrex	r3, [r3]
 800674a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800674c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800674e:	f023 0310 	bic.w	r3, r3, #16
 8006752:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	461a      	mov	r2, r3
 800675c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006760:	643b      	str	r3, [r7, #64]	@ 0x40
 8006762:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006764:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006766:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006768:	e841 2300 	strex	r3, r2, [r1]
 800676c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800676e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1e4      	bne.n	800673e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	69db      	ldr	r3, [r3, #28]
 800677a:	f003 0310 	and.w	r3, r3, #16
 800677e:	2b10      	cmp	r3, #16
 8006780:	d103      	bne.n	800678a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2210      	movs	r2, #16
 8006788:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006790:	4619      	mov	r1, r3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f7fe fefe 	bl	8005594 <HAL_UARTEx_RxEventCallback>
 8006798:	e002      	b.n	80067a0 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7fa f86c 	bl	8000878 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80067a0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d006      	beq.n	80067b6 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 80067a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f47f aecf 	bne.w	8006554 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067bc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80067c0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d049      	beq.n	800685c <UART_RxISR_8BIT_FIFOEN+0x350>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80067ce:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d242      	bcs.n	800685c <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3308      	adds	r3, #8
 80067dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067de:	6a3b      	ldr	r3, [r7, #32]
 80067e0:	e853 3f00 	ldrex	r3, [r3]
 80067e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	3308      	adds	r3, #8
 80067f6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80067fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006800:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006802:	e841 2300 	strex	r3, r2, [r1]
 8006806:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680a:	2b00      	cmp	r3, #0
 800680c:	d1e3      	bne.n	80067d6 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006812:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	e853 3f00 	ldrex	r3, [r3]
 8006820:	60bb      	str	r3, [r7, #8]
   return(result);
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	f043 0320 	orr.w	r3, r3, #32
 8006828:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	461a      	mov	r2, r3
 8006832:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006836:	61bb      	str	r3, [r7, #24]
 8006838:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800683a:	6979      	ldr	r1, [r7, #20]
 800683c:	69ba      	ldr	r2, [r7, #24]
 800683e:	e841 2300 	strex	r3, r2, [r1]
 8006842:	613b      	str	r3, [r7, #16]
   return(result);
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1e4      	bne.n	8006814 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800684a:	e007      	b.n	800685c <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699a      	ldr	r2, [r3, #24]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0208 	orr.w	r2, r2, #8
 800685a:	619a      	str	r2, [r3, #24]
}
 800685c:	bf00      	nop
 800685e:	37b0      	adds	r7, #176	@ 0xb0
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	40008000 	.word	0x40008000
 8006868:	0800619d 	.word	0x0800619d

0800686c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b0ae      	sub	sp, #184	@ 0xb8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800687a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69db      	ldr	r3, [r3, #28]
 8006884:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068a2:	2b22      	cmp	r3, #34	@ 0x22
 80068a4:	f040 8186 	bne.w	8006bb4 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80068ae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80068b2:	e129      	b.n	8006b08 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80068c6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80068ca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80068ce:	4013      	ands	r3, r2
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068dc:	1c9a      	adds	r2, r3, #2
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b01      	subs	r3, #1
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	69db      	ldr	r3, [r3, #28]
 80068fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80068fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006902:	f003 0307 	and.w	r3, r3, #7
 8006906:	2b00      	cmp	r3, #0
 8006908:	d053      	beq.n	80069b2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800690a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800690e:	f003 0301 	and.w	r3, r3, #1
 8006912:	2b00      	cmp	r3, #0
 8006914:	d011      	beq.n	800693a <UART_RxISR_16BIT_FIFOEN+0xce>
 8006916:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800691a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00b      	beq.n	800693a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2201      	movs	r2, #1
 8006928:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006930:	f043 0201 	orr.w	r2, r3, #1
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800693a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800693e:	f003 0302 	and.w	r3, r3, #2
 8006942:	2b00      	cmp	r3, #0
 8006944:	d011      	beq.n	800696a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006946:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00b      	beq.n	800696a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2202      	movs	r2, #2
 8006958:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006960:	f043 0204 	orr.w	r2, r3, #4
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800696a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800696e:	f003 0304 	and.w	r3, r3, #4
 8006972:	2b00      	cmp	r3, #0
 8006974:	d011      	beq.n	800699a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006976:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00b      	beq.n	800699a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2204      	movs	r2, #4
 8006988:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006990:	f043 0202 	orr.w	r2, r3, #2
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d006      	beq.n	80069b2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	f7fe fdec 	bl	8005582 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	f040 80a4 	bne.w	8006b08 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069c8:	e853 3f00 	ldrex	r3, [r3]
 80069cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80069ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	461a      	mov	r2, r3
 80069de:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80069ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80069ee:	e841 2300 	strex	r3, r2, [r1]
 80069f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80069f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d1e2      	bne.n	80069c0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	3308      	adds	r3, #8
 8006a00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a04:	e853 3f00 	ldrex	r3, [r3]
 8006a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a10:	f023 0301 	bic.w	r3, r3, #1
 8006a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3308      	adds	r3, #8
 8006a1e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006a22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a2a:	e841 2300 	strex	r3, r2, [r1]
 8006a2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d1e1      	bne.n	80069fa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2220      	movs	r2, #32
 8006a3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2200      	movs	r2, #0
 8006a42:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a5f      	ldr	r2, [pc, #380]	@ (8006bcc <UART_RxISR_16BIT_FIFOEN+0x360>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d021      	beq.n	8006a98 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d01a      	beq.n	8006a98 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a6a:	e853 3f00 	ldrex	r3, [r3]
 8006a6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006a76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	461a      	mov	r2, r3
 8006a80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006a84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a86:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a8c:	e841 2300 	strex	r3, r2, [r1]
 8006a90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d1e4      	bne.n	8006a62 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d130      	bne.n	8006b02 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aae:	e853 3f00 	ldrex	r3, [r3]
 8006ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ab6:	f023 0310 	bic.w	r3, r3, #16
 8006aba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006ac8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ace:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e4      	bne.n	8006aa6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	f003 0310 	and.w	r3, r3, #16
 8006ae6:	2b10      	cmp	r3, #16
 8006ae8:	d103      	bne.n	8006af2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2210      	movs	r2, #16
 8006af0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006af8:	4619      	mov	r1, r3
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f7fe fd4a 	bl	8005594 <HAL_UARTEx_RxEventCallback>
 8006b00:	e002      	b.n	8006b08 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f7f9 feb8 	bl	8000878 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b08:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d006      	beq.n	8006b1e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8006b10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006b14:	f003 0320 	and.w	r3, r3, #32
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	f47f aecb 	bne.w	80068b4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b24:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006b28:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d049      	beq.n	8006bc4 <UART_RxISR_16BIT_FIFOEN+0x358>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006b36:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d242      	bcs.n	8006bc4 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3308      	adds	r3, #8
 8006b44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b48:	e853 3f00 	ldrex	r3, [r3]
 8006b4c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b4e:	6a3b      	ldr	r3, [r7, #32]
 8006b50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	3308      	adds	r3, #8
 8006b5e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006b62:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b6a:	e841 2300 	strex	r3, r2, [r1]
 8006b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1e3      	bne.n	8006b3e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a15      	ldr	r2, [pc, #84]	@ (8006bd0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006b7a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	e853 3f00 	ldrex	r3, [r3]
 8006b88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f043 0320 	orr.w	r3, r3, #32
 8006b90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	461a      	mov	r2, r3
 8006b9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006b9e:	61fb      	str	r3, [r7, #28]
 8006ba0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba2:	69b9      	ldr	r1, [r7, #24]
 8006ba4:	69fa      	ldr	r2, [r7, #28]
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	617b      	str	r3, [r7, #20]
   return(result);
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1e4      	bne.n	8006b7c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006bb2:	e007      	b.n	8006bc4 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	699a      	ldr	r2, [r3, #24]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f042 0208 	orr.w	r2, r2, #8
 8006bc2:	619a      	str	r2, [r3, #24]
}
 8006bc4:	bf00      	nop
 8006bc6:	37b8      	adds	r7, #184	@ 0xb8
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	40008000 	.word	0x40008000
 8006bd0:	08006355 	.word	0x08006355

08006bd4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bc80      	pop	{r7}
 8006be4:	4770      	bx	lr

08006be6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b083      	sub	sp, #12
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006bee:	bf00      	nop
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bc80      	pop	{r7}
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bc80      	pop	{r7}
 8006c08:	4770      	bx	lr

08006c0a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006c0a:	b480      	push	{r7}
 8006c0c:	b085      	sub	sp, #20
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d101      	bne.n	8006c20 <HAL_UARTEx_DisableFifoMode+0x16>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	e027      	b.n	8006c70 <HAL_UARTEx_DisableFifoMode+0x66>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2224      	movs	r2, #36	@ 0x24
 8006c2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f022 0201 	bic.w	r2, r2, #1
 8006c46:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006c4e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2220      	movs	r2, #32
 8006c62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bc80      	pop	{r7}
 8006c78:	4770      	bx	lr

08006c7a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006c7a:	b580      	push	{r7, lr}
 8006c7c:	b084      	sub	sp, #16
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d101      	bne.n	8006c92 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006c8e:	2302      	movs	r3, #2
 8006c90:	e02d      	b.n	8006cee <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2224      	movs	r2, #36	@ 0x24
 8006c9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0201 	bic.w	r2, r2, #1
 8006cb8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	683a      	ldr	r2, [r7, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f850 	bl	8006d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3710      	adds	r7, #16
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}

08006cf6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006cf6:	b580      	push	{r7, lr}
 8006cf8:	b084      	sub	sp, #16
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
 8006cfe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d101      	bne.n	8006d0e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006d0a:	2302      	movs	r3, #2
 8006d0c:	e02d      	b.n	8006d6a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2224      	movs	r2, #36	@ 0x24
 8006d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f022 0201 	bic.w	r2, r2, #1
 8006d34:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	683a      	ldr	r2, [r7, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f812 	bl	8006d74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68fa      	ldr	r2, [r7, #12]
 8006d56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d68:	2300      	movs	r3, #0
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
	...

08006d74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d108      	bne.n	8006d96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d94:	e031      	b.n	8006dfa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d96:	2308      	movs	r3, #8
 8006d98:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d9a:	2308      	movs	r3, #8
 8006d9c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	0e5b      	lsrs	r3, r3, #25
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	0f5b      	lsrs	r3, r3, #29
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dbe:	7bbb      	ldrb	r3, [r7, #14]
 8006dc0:	7b3a      	ldrb	r2, [r7, #12]
 8006dc2:	4910      	ldr	r1, [pc, #64]	@ (8006e04 <UARTEx_SetNbDataToProcess+0x90>)
 8006dc4:	5c8a      	ldrb	r2, [r1, r2]
 8006dc6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006dca:	7b3a      	ldrb	r2, [r7, #12]
 8006dcc:	490e      	ldr	r1, [pc, #56]	@ (8006e08 <UARTEx_SetNbDataToProcess+0x94>)
 8006dce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006dd0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ddc:	7bfb      	ldrb	r3, [r7, #15]
 8006dde:	7b7a      	ldrb	r2, [r7, #13]
 8006de0:	4908      	ldr	r1, [pc, #32]	@ (8006e04 <UARTEx_SetNbDataToProcess+0x90>)
 8006de2:	5c8a      	ldrb	r2, [r1, r2]
 8006de4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006de8:	7b7a      	ldrb	r2, [r7, #13]
 8006dea:	4907      	ldr	r1, [pc, #28]	@ (8006e08 <UARTEx_SetNbDataToProcess+0x94>)
 8006dec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006dee:	fb93 f3f2 	sdiv	r3, r3, r2
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006dfa:	bf00      	nop
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bc80      	pop	{r7}
 8006e02:	4770      	bx	lr
 8006e04:	080079b4 	.word	0x080079b4
 8006e08:	080079bc 	.word	0x080079bc

08006e0c <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	460b      	mov	r3, r1
 8006e16:	70fb      	strb	r3, [r7, #3]
 8006e18:	4613      	mov	r3, r2
 8006e1a:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8006e20:	e004      	b.n	8006e2c <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	60fa      	str	r2, [r7, #12]
 8006e28:	78fa      	ldrb	r2, [r7, #3]
 8006e2a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8006e2c:	883b      	ldrh	r3, [r7, #0]
 8006e2e:	1e5a      	subs	r2, r3, #1
 8006e30:	803a      	strh	r2, [r7, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1f5      	bne.n	8006e22 <UTIL_MEM_set_8+0x16>
  }
}
 8006e36:	bf00      	nop
 8006e38:	bf00      	nop
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	bc80      	pop	{r7}
 8006e40:	4770      	bx	lr
	...

08006e44 <sniprintf>:
 8006e44:	b40c      	push	{r2, r3}
 8006e46:	b530      	push	{r4, r5, lr}
 8006e48:	4b18      	ldr	r3, [pc, #96]	@ (8006eac <sniprintf+0x68>)
 8006e4a:	1e0c      	subs	r4, r1, #0
 8006e4c:	681d      	ldr	r5, [r3, #0]
 8006e4e:	b09d      	sub	sp, #116	@ 0x74
 8006e50:	da08      	bge.n	8006e64 <sniprintf+0x20>
 8006e52:	238b      	movs	r3, #139	@ 0x8b
 8006e54:	602b      	str	r3, [r5, #0]
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	b01d      	add	sp, #116	@ 0x74
 8006e5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e60:	b002      	add	sp, #8
 8006e62:	4770      	bx	lr
 8006e64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006e68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e6c:	f04f 0300 	mov.w	r3, #0
 8006e70:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006e72:	bf14      	ite	ne
 8006e74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e78:	4623      	moveq	r3, r4
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	9307      	str	r3, [sp, #28]
 8006e7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006e82:	9002      	str	r0, [sp, #8]
 8006e84:	9006      	str	r0, [sp, #24]
 8006e86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006e8c:	ab21      	add	r3, sp, #132	@ 0x84
 8006e8e:	a902      	add	r1, sp, #8
 8006e90:	4628      	mov	r0, r5
 8006e92:	9301      	str	r3, [sp, #4]
 8006e94:	f000 f9b6 	bl	8007204 <_svfiprintf_r>
 8006e98:	1c43      	adds	r3, r0, #1
 8006e9a:	bfbc      	itt	lt
 8006e9c:	238b      	movlt	r3, #139	@ 0x8b
 8006e9e:	602b      	strlt	r3, [r5, #0]
 8006ea0:	2c00      	cmp	r4, #0
 8006ea2:	d0da      	beq.n	8006e5a <sniprintf+0x16>
 8006ea4:	9b02      	ldr	r3, [sp, #8]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	701a      	strb	r2, [r3, #0]
 8006eaa:	e7d6      	b.n	8006e5a <sniprintf+0x16>
 8006eac:	20000034 	.word	0x20000034

08006eb0 <siprintf>:
 8006eb0:	b40e      	push	{r1, r2, r3}
 8006eb2:	b510      	push	{r4, lr}
 8006eb4:	b09d      	sub	sp, #116	@ 0x74
 8006eb6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006eb8:	9002      	str	r0, [sp, #8]
 8006eba:	9006      	str	r0, [sp, #24]
 8006ebc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ec0:	480a      	ldr	r0, [pc, #40]	@ (8006eec <siprintf+0x3c>)
 8006ec2:	9107      	str	r1, [sp, #28]
 8006ec4:	9104      	str	r1, [sp, #16]
 8006ec6:	490a      	ldr	r1, [pc, #40]	@ (8006ef0 <siprintf+0x40>)
 8006ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ecc:	9105      	str	r1, [sp, #20]
 8006ece:	2400      	movs	r4, #0
 8006ed0:	a902      	add	r1, sp, #8
 8006ed2:	6800      	ldr	r0, [r0, #0]
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006ed8:	f000 f994 	bl	8007204 <_svfiprintf_r>
 8006edc:	9b02      	ldr	r3, [sp, #8]
 8006ede:	701c      	strb	r4, [r3, #0]
 8006ee0:	b01d      	add	sp, #116	@ 0x74
 8006ee2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ee6:	b003      	add	sp, #12
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000034 	.word	0x20000034
 8006ef0:	ffff0208 	.word	0xffff0208

08006ef4 <memset>:
 8006ef4:	4402      	add	r2, r0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d100      	bne.n	8006efe <memset+0xa>
 8006efc:	4770      	bx	lr
 8006efe:	f803 1b01 	strb.w	r1, [r3], #1
 8006f02:	e7f9      	b.n	8006ef8 <memset+0x4>

08006f04 <__errno>:
 8006f04:	4b01      	ldr	r3, [pc, #4]	@ (8006f0c <__errno+0x8>)
 8006f06:	6818      	ldr	r0, [r3, #0]
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	20000034 	.word	0x20000034

08006f10 <__libc_init_array>:
 8006f10:	b570      	push	{r4, r5, r6, lr}
 8006f12:	4d0d      	ldr	r5, [pc, #52]	@ (8006f48 <__libc_init_array+0x38>)
 8006f14:	4c0d      	ldr	r4, [pc, #52]	@ (8006f4c <__libc_init_array+0x3c>)
 8006f16:	1b64      	subs	r4, r4, r5
 8006f18:	10a4      	asrs	r4, r4, #2
 8006f1a:	2600      	movs	r6, #0
 8006f1c:	42a6      	cmp	r6, r4
 8006f1e:	d109      	bne.n	8006f34 <__libc_init_array+0x24>
 8006f20:	4d0b      	ldr	r5, [pc, #44]	@ (8006f50 <__libc_init_array+0x40>)
 8006f22:	4c0c      	ldr	r4, [pc, #48]	@ (8006f54 <__libc_init_array+0x44>)
 8006f24:	f000 fc64 	bl	80077f0 <_init>
 8006f28:	1b64      	subs	r4, r4, r5
 8006f2a:	10a4      	asrs	r4, r4, #2
 8006f2c:	2600      	movs	r6, #0
 8006f2e:	42a6      	cmp	r6, r4
 8006f30:	d105      	bne.n	8006f3e <__libc_init_array+0x2e>
 8006f32:	bd70      	pop	{r4, r5, r6, pc}
 8006f34:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f38:	4798      	blx	r3
 8006f3a:	3601      	adds	r6, #1
 8006f3c:	e7ee      	b.n	8006f1c <__libc_init_array+0xc>
 8006f3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f42:	4798      	blx	r3
 8006f44:	3601      	adds	r6, #1
 8006f46:	e7f2      	b.n	8006f2e <__libc_init_array+0x1e>
 8006f48:	08007a00 	.word	0x08007a00
 8006f4c:	08007a00 	.word	0x08007a00
 8006f50:	08007a00 	.word	0x08007a00
 8006f54:	08007a04 	.word	0x08007a04

08006f58 <__retarget_lock_acquire_recursive>:
 8006f58:	4770      	bx	lr

08006f5a <__retarget_lock_release_recursive>:
 8006f5a:	4770      	bx	lr

08006f5c <_free_r>:
 8006f5c:	b538      	push	{r3, r4, r5, lr}
 8006f5e:	4605      	mov	r5, r0
 8006f60:	2900      	cmp	r1, #0
 8006f62:	d041      	beq.n	8006fe8 <_free_r+0x8c>
 8006f64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f68:	1f0c      	subs	r4, r1, #4
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	bfb8      	it	lt
 8006f6e:	18e4      	addlt	r4, r4, r3
 8006f70:	f000 f8e0 	bl	8007134 <__malloc_lock>
 8006f74:	4a1d      	ldr	r2, [pc, #116]	@ (8006fec <_free_r+0x90>)
 8006f76:	6813      	ldr	r3, [r2, #0]
 8006f78:	b933      	cbnz	r3, 8006f88 <_free_r+0x2c>
 8006f7a:	6063      	str	r3, [r4, #4]
 8006f7c:	6014      	str	r4, [r2, #0]
 8006f7e:	4628      	mov	r0, r5
 8006f80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f84:	f000 b8dc 	b.w	8007140 <__malloc_unlock>
 8006f88:	42a3      	cmp	r3, r4
 8006f8a:	d908      	bls.n	8006f9e <_free_r+0x42>
 8006f8c:	6820      	ldr	r0, [r4, #0]
 8006f8e:	1821      	adds	r1, r4, r0
 8006f90:	428b      	cmp	r3, r1
 8006f92:	bf01      	itttt	eq
 8006f94:	6819      	ldreq	r1, [r3, #0]
 8006f96:	685b      	ldreq	r3, [r3, #4]
 8006f98:	1809      	addeq	r1, r1, r0
 8006f9a:	6021      	streq	r1, [r4, #0]
 8006f9c:	e7ed      	b.n	8006f7a <_free_r+0x1e>
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	b10b      	cbz	r3, 8006fa8 <_free_r+0x4c>
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	d9fa      	bls.n	8006f9e <_free_r+0x42>
 8006fa8:	6811      	ldr	r1, [r2, #0]
 8006faa:	1850      	adds	r0, r2, r1
 8006fac:	42a0      	cmp	r0, r4
 8006fae:	d10b      	bne.n	8006fc8 <_free_r+0x6c>
 8006fb0:	6820      	ldr	r0, [r4, #0]
 8006fb2:	4401      	add	r1, r0
 8006fb4:	1850      	adds	r0, r2, r1
 8006fb6:	4283      	cmp	r3, r0
 8006fb8:	6011      	str	r1, [r2, #0]
 8006fba:	d1e0      	bne.n	8006f7e <_free_r+0x22>
 8006fbc:	6818      	ldr	r0, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	6053      	str	r3, [r2, #4]
 8006fc2:	4408      	add	r0, r1
 8006fc4:	6010      	str	r0, [r2, #0]
 8006fc6:	e7da      	b.n	8006f7e <_free_r+0x22>
 8006fc8:	d902      	bls.n	8006fd0 <_free_r+0x74>
 8006fca:	230c      	movs	r3, #12
 8006fcc:	602b      	str	r3, [r5, #0]
 8006fce:	e7d6      	b.n	8006f7e <_free_r+0x22>
 8006fd0:	6820      	ldr	r0, [r4, #0]
 8006fd2:	1821      	adds	r1, r4, r0
 8006fd4:	428b      	cmp	r3, r1
 8006fd6:	bf04      	itt	eq
 8006fd8:	6819      	ldreq	r1, [r3, #0]
 8006fda:	685b      	ldreq	r3, [r3, #4]
 8006fdc:	6063      	str	r3, [r4, #4]
 8006fde:	bf04      	itt	eq
 8006fe0:	1809      	addeq	r1, r1, r0
 8006fe2:	6021      	streq	r1, [r4, #0]
 8006fe4:	6054      	str	r4, [r2, #4]
 8006fe6:	e7ca      	b.n	8006f7e <_free_r+0x22>
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
 8006fea:	bf00      	nop
 8006fec:	200005bc 	.word	0x200005bc

08006ff0 <sbrk_aligned>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	4e0f      	ldr	r6, [pc, #60]	@ (8007030 <sbrk_aligned+0x40>)
 8006ff4:	460c      	mov	r4, r1
 8006ff6:	6831      	ldr	r1, [r6, #0]
 8006ff8:	4605      	mov	r5, r0
 8006ffa:	b911      	cbnz	r1, 8007002 <sbrk_aligned+0x12>
 8006ffc:	f000 fba4 	bl	8007748 <_sbrk_r>
 8007000:	6030      	str	r0, [r6, #0]
 8007002:	4621      	mov	r1, r4
 8007004:	4628      	mov	r0, r5
 8007006:	f000 fb9f 	bl	8007748 <_sbrk_r>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	d103      	bne.n	8007016 <sbrk_aligned+0x26>
 800700e:	f04f 34ff 	mov.w	r4, #4294967295
 8007012:	4620      	mov	r0, r4
 8007014:	bd70      	pop	{r4, r5, r6, pc}
 8007016:	1cc4      	adds	r4, r0, #3
 8007018:	f024 0403 	bic.w	r4, r4, #3
 800701c:	42a0      	cmp	r0, r4
 800701e:	d0f8      	beq.n	8007012 <sbrk_aligned+0x22>
 8007020:	1a21      	subs	r1, r4, r0
 8007022:	4628      	mov	r0, r5
 8007024:	f000 fb90 	bl	8007748 <_sbrk_r>
 8007028:	3001      	adds	r0, #1
 800702a:	d1f2      	bne.n	8007012 <sbrk_aligned+0x22>
 800702c:	e7ef      	b.n	800700e <sbrk_aligned+0x1e>
 800702e:	bf00      	nop
 8007030:	200005b8 	.word	0x200005b8

08007034 <_malloc_r>:
 8007034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007038:	1ccd      	adds	r5, r1, #3
 800703a:	f025 0503 	bic.w	r5, r5, #3
 800703e:	3508      	adds	r5, #8
 8007040:	2d0c      	cmp	r5, #12
 8007042:	bf38      	it	cc
 8007044:	250c      	movcc	r5, #12
 8007046:	2d00      	cmp	r5, #0
 8007048:	4606      	mov	r6, r0
 800704a:	db01      	blt.n	8007050 <_malloc_r+0x1c>
 800704c:	42a9      	cmp	r1, r5
 800704e:	d904      	bls.n	800705a <_malloc_r+0x26>
 8007050:	230c      	movs	r3, #12
 8007052:	6033      	str	r3, [r6, #0]
 8007054:	2000      	movs	r0, #0
 8007056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007130 <_malloc_r+0xfc>
 800705e:	f000 f869 	bl	8007134 <__malloc_lock>
 8007062:	f8d8 3000 	ldr.w	r3, [r8]
 8007066:	461c      	mov	r4, r3
 8007068:	bb44      	cbnz	r4, 80070bc <_malloc_r+0x88>
 800706a:	4629      	mov	r1, r5
 800706c:	4630      	mov	r0, r6
 800706e:	f7ff ffbf 	bl	8006ff0 <sbrk_aligned>
 8007072:	1c43      	adds	r3, r0, #1
 8007074:	4604      	mov	r4, r0
 8007076:	d158      	bne.n	800712a <_malloc_r+0xf6>
 8007078:	f8d8 4000 	ldr.w	r4, [r8]
 800707c:	4627      	mov	r7, r4
 800707e:	2f00      	cmp	r7, #0
 8007080:	d143      	bne.n	800710a <_malloc_r+0xd6>
 8007082:	2c00      	cmp	r4, #0
 8007084:	d04b      	beq.n	800711e <_malloc_r+0xea>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	4639      	mov	r1, r7
 800708a:	4630      	mov	r0, r6
 800708c:	eb04 0903 	add.w	r9, r4, r3
 8007090:	f000 fb5a 	bl	8007748 <_sbrk_r>
 8007094:	4581      	cmp	r9, r0
 8007096:	d142      	bne.n	800711e <_malloc_r+0xea>
 8007098:	6821      	ldr	r1, [r4, #0]
 800709a:	1a6d      	subs	r5, r5, r1
 800709c:	4629      	mov	r1, r5
 800709e:	4630      	mov	r0, r6
 80070a0:	f7ff ffa6 	bl	8006ff0 <sbrk_aligned>
 80070a4:	3001      	adds	r0, #1
 80070a6:	d03a      	beq.n	800711e <_malloc_r+0xea>
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	442b      	add	r3, r5
 80070ac:	6023      	str	r3, [r4, #0]
 80070ae:	f8d8 3000 	ldr.w	r3, [r8]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	bb62      	cbnz	r2, 8007110 <_malloc_r+0xdc>
 80070b6:	f8c8 7000 	str.w	r7, [r8]
 80070ba:	e00f      	b.n	80070dc <_malloc_r+0xa8>
 80070bc:	6822      	ldr	r2, [r4, #0]
 80070be:	1b52      	subs	r2, r2, r5
 80070c0:	d420      	bmi.n	8007104 <_malloc_r+0xd0>
 80070c2:	2a0b      	cmp	r2, #11
 80070c4:	d917      	bls.n	80070f6 <_malloc_r+0xc2>
 80070c6:	1961      	adds	r1, r4, r5
 80070c8:	42a3      	cmp	r3, r4
 80070ca:	6025      	str	r5, [r4, #0]
 80070cc:	bf18      	it	ne
 80070ce:	6059      	strne	r1, [r3, #4]
 80070d0:	6863      	ldr	r3, [r4, #4]
 80070d2:	bf08      	it	eq
 80070d4:	f8c8 1000 	streq.w	r1, [r8]
 80070d8:	5162      	str	r2, [r4, r5]
 80070da:	604b      	str	r3, [r1, #4]
 80070dc:	4630      	mov	r0, r6
 80070de:	f000 f82f 	bl	8007140 <__malloc_unlock>
 80070e2:	f104 000b 	add.w	r0, r4, #11
 80070e6:	1d23      	adds	r3, r4, #4
 80070e8:	f020 0007 	bic.w	r0, r0, #7
 80070ec:	1ac2      	subs	r2, r0, r3
 80070ee:	bf1c      	itt	ne
 80070f0:	1a1b      	subne	r3, r3, r0
 80070f2:	50a3      	strne	r3, [r4, r2]
 80070f4:	e7af      	b.n	8007056 <_malloc_r+0x22>
 80070f6:	6862      	ldr	r2, [r4, #4]
 80070f8:	42a3      	cmp	r3, r4
 80070fa:	bf0c      	ite	eq
 80070fc:	f8c8 2000 	streq.w	r2, [r8]
 8007100:	605a      	strne	r2, [r3, #4]
 8007102:	e7eb      	b.n	80070dc <_malloc_r+0xa8>
 8007104:	4623      	mov	r3, r4
 8007106:	6864      	ldr	r4, [r4, #4]
 8007108:	e7ae      	b.n	8007068 <_malloc_r+0x34>
 800710a:	463c      	mov	r4, r7
 800710c:	687f      	ldr	r7, [r7, #4]
 800710e:	e7b6      	b.n	800707e <_malloc_r+0x4a>
 8007110:	461a      	mov	r2, r3
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	42a3      	cmp	r3, r4
 8007116:	d1fb      	bne.n	8007110 <_malloc_r+0xdc>
 8007118:	2300      	movs	r3, #0
 800711a:	6053      	str	r3, [r2, #4]
 800711c:	e7de      	b.n	80070dc <_malloc_r+0xa8>
 800711e:	230c      	movs	r3, #12
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	4630      	mov	r0, r6
 8007124:	f000 f80c 	bl	8007140 <__malloc_unlock>
 8007128:	e794      	b.n	8007054 <_malloc_r+0x20>
 800712a:	6005      	str	r5, [r0, #0]
 800712c:	e7d6      	b.n	80070dc <_malloc_r+0xa8>
 800712e:	bf00      	nop
 8007130:	200005bc 	.word	0x200005bc

08007134 <__malloc_lock>:
 8007134:	4801      	ldr	r0, [pc, #4]	@ (800713c <__malloc_lock+0x8>)
 8007136:	f7ff bf0f 	b.w	8006f58 <__retarget_lock_acquire_recursive>
 800713a:	bf00      	nop
 800713c:	200005b4 	.word	0x200005b4

08007140 <__malloc_unlock>:
 8007140:	4801      	ldr	r0, [pc, #4]	@ (8007148 <__malloc_unlock+0x8>)
 8007142:	f7ff bf0a 	b.w	8006f5a <__retarget_lock_release_recursive>
 8007146:	bf00      	nop
 8007148:	200005b4 	.word	0x200005b4

0800714c <__ssputs_r>:
 800714c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007150:	688e      	ldr	r6, [r1, #8]
 8007152:	461f      	mov	r7, r3
 8007154:	42be      	cmp	r6, r7
 8007156:	680b      	ldr	r3, [r1, #0]
 8007158:	4682      	mov	sl, r0
 800715a:	460c      	mov	r4, r1
 800715c:	4690      	mov	r8, r2
 800715e:	d82d      	bhi.n	80071bc <__ssputs_r+0x70>
 8007160:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007164:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007168:	d026      	beq.n	80071b8 <__ssputs_r+0x6c>
 800716a:	6965      	ldr	r5, [r4, #20]
 800716c:	6909      	ldr	r1, [r1, #16]
 800716e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007172:	eba3 0901 	sub.w	r9, r3, r1
 8007176:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800717a:	1c7b      	adds	r3, r7, #1
 800717c:	444b      	add	r3, r9
 800717e:	106d      	asrs	r5, r5, #1
 8007180:	429d      	cmp	r5, r3
 8007182:	bf38      	it	cc
 8007184:	461d      	movcc	r5, r3
 8007186:	0553      	lsls	r3, r2, #21
 8007188:	d527      	bpl.n	80071da <__ssputs_r+0x8e>
 800718a:	4629      	mov	r1, r5
 800718c:	f7ff ff52 	bl	8007034 <_malloc_r>
 8007190:	4606      	mov	r6, r0
 8007192:	b360      	cbz	r0, 80071ee <__ssputs_r+0xa2>
 8007194:	6921      	ldr	r1, [r4, #16]
 8007196:	464a      	mov	r2, r9
 8007198:	f000 fae6 	bl	8007768 <memcpy>
 800719c:	89a3      	ldrh	r3, [r4, #12]
 800719e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80071a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071a6:	81a3      	strh	r3, [r4, #12]
 80071a8:	6126      	str	r6, [r4, #16]
 80071aa:	6165      	str	r5, [r4, #20]
 80071ac:	444e      	add	r6, r9
 80071ae:	eba5 0509 	sub.w	r5, r5, r9
 80071b2:	6026      	str	r6, [r4, #0]
 80071b4:	60a5      	str	r5, [r4, #8]
 80071b6:	463e      	mov	r6, r7
 80071b8:	42be      	cmp	r6, r7
 80071ba:	d900      	bls.n	80071be <__ssputs_r+0x72>
 80071bc:	463e      	mov	r6, r7
 80071be:	6820      	ldr	r0, [r4, #0]
 80071c0:	4632      	mov	r2, r6
 80071c2:	4641      	mov	r1, r8
 80071c4:	f000 faa6 	bl	8007714 <memmove>
 80071c8:	68a3      	ldr	r3, [r4, #8]
 80071ca:	1b9b      	subs	r3, r3, r6
 80071cc:	60a3      	str	r3, [r4, #8]
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	4433      	add	r3, r6
 80071d2:	6023      	str	r3, [r4, #0]
 80071d4:	2000      	movs	r0, #0
 80071d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071da:	462a      	mov	r2, r5
 80071dc:	f000 fad2 	bl	8007784 <_realloc_r>
 80071e0:	4606      	mov	r6, r0
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d1e0      	bne.n	80071a8 <__ssputs_r+0x5c>
 80071e6:	6921      	ldr	r1, [r4, #16]
 80071e8:	4650      	mov	r0, sl
 80071ea:	f7ff feb7 	bl	8006f5c <_free_r>
 80071ee:	230c      	movs	r3, #12
 80071f0:	f8ca 3000 	str.w	r3, [sl]
 80071f4:	89a3      	ldrh	r3, [r4, #12]
 80071f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80071fa:	81a3      	strh	r3, [r4, #12]
 80071fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007200:	e7e9      	b.n	80071d6 <__ssputs_r+0x8a>
	...

08007204 <_svfiprintf_r>:
 8007204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007208:	4698      	mov	r8, r3
 800720a:	898b      	ldrh	r3, [r1, #12]
 800720c:	061b      	lsls	r3, r3, #24
 800720e:	b09d      	sub	sp, #116	@ 0x74
 8007210:	4607      	mov	r7, r0
 8007212:	460d      	mov	r5, r1
 8007214:	4614      	mov	r4, r2
 8007216:	d510      	bpl.n	800723a <_svfiprintf_r+0x36>
 8007218:	690b      	ldr	r3, [r1, #16]
 800721a:	b973      	cbnz	r3, 800723a <_svfiprintf_r+0x36>
 800721c:	2140      	movs	r1, #64	@ 0x40
 800721e:	f7ff ff09 	bl	8007034 <_malloc_r>
 8007222:	6028      	str	r0, [r5, #0]
 8007224:	6128      	str	r0, [r5, #16]
 8007226:	b930      	cbnz	r0, 8007236 <_svfiprintf_r+0x32>
 8007228:	230c      	movs	r3, #12
 800722a:	603b      	str	r3, [r7, #0]
 800722c:	f04f 30ff 	mov.w	r0, #4294967295
 8007230:	b01d      	add	sp, #116	@ 0x74
 8007232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007236:	2340      	movs	r3, #64	@ 0x40
 8007238:	616b      	str	r3, [r5, #20]
 800723a:	2300      	movs	r3, #0
 800723c:	9309      	str	r3, [sp, #36]	@ 0x24
 800723e:	2320      	movs	r3, #32
 8007240:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007244:	f8cd 800c 	str.w	r8, [sp, #12]
 8007248:	2330      	movs	r3, #48	@ 0x30
 800724a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80073e8 <_svfiprintf_r+0x1e4>
 800724e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007252:	f04f 0901 	mov.w	r9, #1
 8007256:	4623      	mov	r3, r4
 8007258:	469a      	mov	sl, r3
 800725a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800725e:	b10a      	cbz	r2, 8007264 <_svfiprintf_r+0x60>
 8007260:	2a25      	cmp	r2, #37	@ 0x25
 8007262:	d1f9      	bne.n	8007258 <_svfiprintf_r+0x54>
 8007264:	ebba 0b04 	subs.w	fp, sl, r4
 8007268:	d00b      	beq.n	8007282 <_svfiprintf_r+0x7e>
 800726a:	465b      	mov	r3, fp
 800726c:	4622      	mov	r2, r4
 800726e:	4629      	mov	r1, r5
 8007270:	4638      	mov	r0, r7
 8007272:	f7ff ff6b 	bl	800714c <__ssputs_r>
 8007276:	3001      	adds	r0, #1
 8007278:	f000 80a7 	beq.w	80073ca <_svfiprintf_r+0x1c6>
 800727c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800727e:	445a      	add	r2, fp
 8007280:	9209      	str	r2, [sp, #36]	@ 0x24
 8007282:	f89a 3000 	ldrb.w	r3, [sl]
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 809f 	beq.w	80073ca <_svfiprintf_r+0x1c6>
 800728c:	2300      	movs	r3, #0
 800728e:	f04f 32ff 	mov.w	r2, #4294967295
 8007292:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007296:	f10a 0a01 	add.w	sl, sl, #1
 800729a:	9304      	str	r3, [sp, #16]
 800729c:	9307      	str	r3, [sp, #28]
 800729e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80072a4:	4654      	mov	r4, sl
 80072a6:	2205      	movs	r2, #5
 80072a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ac:	484e      	ldr	r0, [pc, #312]	@ (80073e8 <_svfiprintf_r+0x1e4>)
 80072ae:	f7f8 ff6f 	bl	8000190 <memchr>
 80072b2:	9a04      	ldr	r2, [sp, #16]
 80072b4:	b9d8      	cbnz	r0, 80072ee <_svfiprintf_r+0xea>
 80072b6:	06d0      	lsls	r0, r2, #27
 80072b8:	bf44      	itt	mi
 80072ba:	2320      	movmi	r3, #32
 80072bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072c0:	0711      	lsls	r1, r2, #28
 80072c2:	bf44      	itt	mi
 80072c4:	232b      	movmi	r3, #43	@ 0x2b
 80072c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072ca:	f89a 3000 	ldrb.w	r3, [sl]
 80072ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80072d0:	d015      	beq.n	80072fe <_svfiprintf_r+0xfa>
 80072d2:	9a07      	ldr	r2, [sp, #28]
 80072d4:	4654      	mov	r4, sl
 80072d6:	2000      	movs	r0, #0
 80072d8:	f04f 0c0a 	mov.w	ip, #10
 80072dc:	4621      	mov	r1, r4
 80072de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072e2:	3b30      	subs	r3, #48	@ 0x30
 80072e4:	2b09      	cmp	r3, #9
 80072e6:	d94b      	bls.n	8007380 <_svfiprintf_r+0x17c>
 80072e8:	b1b0      	cbz	r0, 8007318 <_svfiprintf_r+0x114>
 80072ea:	9207      	str	r2, [sp, #28]
 80072ec:	e014      	b.n	8007318 <_svfiprintf_r+0x114>
 80072ee:	eba0 0308 	sub.w	r3, r0, r8
 80072f2:	fa09 f303 	lsl.w	r3, r9, r3
 80072f6:	4313      	orrs	r3, r2
 80072f8:	9304      	str	r3, [sp, #16]
 80072fa:	46a2      	mov	sl, r4
 80072fc:	e7d2      	b.n	80072a4 <_svfiprintf_r+0xa0>
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	1d19      	adds	r1, r3, #4
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	9103      	str	r1, [sp, #12]
 8007306:	2b00      	cmp	r3, #0
 8007308:	bfbb      	ittet	lt
 800730a:	425b      	neglt	r3, r3
 800730c:	f042 0202 	orrlt.w	r2, r2, #2
 8007310:	9307      	strge	r3, [sp, #28]
 8007312:	9307      	strlt	r3, [sp, #28]
 8007314:	bfb8      	it	lt
 8007316:	9204      	strlt	r2, [sp, #16]
 8007318:	7823      	ldrb	r3, [r4, #0]
 800731a:	2b2e      	cmp	r3, #46	@ 0x2e
 800731c:	d10a      	bne.n	8007334 <_svfiprintf_r+0x130>
 800731e:	7863      	ldrb	r3, [r4, #1]
 8007320:	2b2a      	cmp	r3, #42	@ 0x2a
 8007322:	d132      	bne.n	800738a <_svfiprintf_r+0x186>
 8007324:	9b03      	ldr	r3, [sp, #12]
 8007326:	1d1a      	adds	r2, r3, #4
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	9203      	str	r2, [sp, #12]
 800732c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007330:	3402      	adds	r4, #2
 8007332:	9305      	str	r3, [sp, #20]
 8007334:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80073ec <_svfiprintf_r+0x1e8>
 8007338:	7821      	ldrb	r1, [r4, #0]
 800733a:	2203      	movs	r2, #3
 800733c:	4650      	mov	r0, sl
 800733e:	f7f8 ff27 	bl	8000190 <memchr>
 8007342:	b138      	cbz	r0, 8007354 <_svfiprintf_r+0x150>
 8007344:	9b04      	ldr	r3, [sp, #16]
 8007346:	eba0 000a 	sub.w	r0, r0, sl
 800734a:	2240      	movs	r2, #64	@ 0x40
 800734c:	4082      	lsls	r2, r0
 800734e:	4313      	orrs	r3, r2
 8007350:	3401      	adds	r4, #1
 8007352:	9304      	str	r3, [sp, #16]
 8007354:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007358:	4825      	ldr	r0, [pc, #148]	@ (80073f0 <_svfiprintf_r+0x1ec>)
 800735a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800735e:	2206      	movs	r2, #6
 8007360:	f7f8 ff16 	bl	8000190 <memchr>
 8007364:	2800      	cmp	r0, #0
 8007366:	d036      	beq.n	80073d6 <_svfiprintf_r+0x1d2>
 8007368:	4b22      	ldr	r3, [pc, #136]	@ (80073f4 <_svfiprintf_r+0x1f0>)
 800736a:	bb1b      	cbnz	r3, 80073b4 <_svfiprintf_r+0x1b0>
 800736c:	9b03      	ldr	r3, [sp, #12]
 800736e:	3307      	adds	r3, #7
 8007370:	f023 0307 	bic.w	r3, r3, #7
 8007374:	3308      	adds	r3, #8
 8007376:	9303      	str	r3, [sp, #12]
 8007378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800737a:	4433      	add	r3, r6
 800737c:	9309      	str	r3, [sp, #36]	@ 0x24
 800737e:	e76a      	b.n	8007256 <_svfiprintf_r+0x52>
 8007380:	fb0c 3202 	mla	r2, ip, r2, r3
 8007384:	460c      	mov	r4, r1
 8007386:	2001      	movs	r0, #1
 8007388:	e7a8      	b.n	80072dc <_svfiprintf_r+0xd8>
 800738a:	2300      	movs	r3, #0
 800738c:	3401      	adds	r4, #1
 800738e:	9305      	str	r3, [sp, #20]
 8007390:	4619      	mov	r1, r3
 8007392:	f04f 0c0a 	mov.w	ip, #10
 8007396:	4620      	mov	r0, r4
 8007398:	f810 2b01 	ldrb.w	r2, [r0], #1
 800739c:	3a30      	subs	r2, #48	@ 0x30
 800739e:	2a09      	cmp	r2, #9
 80073a0:	d903      	bls.n	80073aa <_svfiprintf_r+0x1a6>
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0c6      	beq.n	8007334 <_svfiprintf_r+0x130>
 80073a6:	9105      	str	r1, [sp, #20]
 80073a8:	e7c4      	b.n	8007334 <_svfiprintf_r+0x130>
 80073aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80073ae:	4604      	mov	r4, r0
 80073b0:	2301      	movs	r3, #1
 80073b2:	e7f0      	b.n	8007396 <_svfiprintf_r+0x192>
 80073b4:	ab03      	add	r3, sp, #12
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	462a      	mov	r2, r5
 80073ba:	4b0f      	ldr	r3, [pc, #60]	@ (80073f8 <_svfiprintf_r+0x1f4>)
 80073bc:	a904      	add	r1, sp, #16
 80073be:	4638      	mov	r0, r7
 80073c0:	f3af 8000 	nop.w
 80073c4:	1c42      	adds	r2, r0, #1
 80073c6:	4606      	mov	r6, r0
 80073c8:	d1d6      	bne.n	8007378 <_svfiprintf_r+0x174>
 80073ca:	89ab      	ldrh	r3, [r5, #12]
 80073cc:	065b      	lsls	r3, r3, #25
 80073ce:	f53f af2d 	bmi.w	800722c <_svfiprintf_r+0x28>
 80073d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073d4:	e72c      	b.n	8007230 <_svfiprintf_r+0x2c>
 80073d6:	ab03      	add	r3, sp, #12
 80073d8:	9300      	str	r3, [sp, #0]
 80073da:	462a      	mov	r2, r5
 80073dc:	4b06      	ldr	r3, [pc, #24]	@ (80073f8 <_svfiprintf_r+0x1f4>)
 80073de:	a904      	add	r1, sp, #16
 80073e0:	4638      	mov	r0, r7
 80073e2:	f000 f879 	bl	80074d8 <_printf_i>
 80073e6:	e7ed      	b.n	80073c4 <_svfiprintf_r+0x1c0>
 80073e8:	080079c4 	.word	0x080079c4
 80073ec:	080079ca 	.word	0x080079ca
 80073f0:	080079ce 	.word	0x080079ce
 80073f4:	00000000 	.word	0x00000000
 80073f8:	0800714d 	.word	0x0800714d

080073fc <_printf_common>:
 80073fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007400:	4616      	mov	r6, r2
 8007402:	4698      	mov	r8, r3
 8007404:	688a      	ldr	r2, [r1, #8]
 8007406:	690b      	ldr	r3, [r1, #16]
 8007408:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800740c:	4293      	cmp	r3, r2
 800740e:	bfb8      	it	lt
 8007410:	4613      	movlt	r3, r2
 8007412:	6033      	str	r3, [r6, #0]
 8007414:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007418:	4607      	mov	r7, r0
 800741a:	460c      	mov	r4, r1
 800741c:	b10a      	cbz	r2, 8007422 <_printf_common+0x26>
 800741e:	3301      	adds	r3, #1
 8007420:	6033      	str	r3, [r6, #0]
 8007422:	6823      	ldr	r3, [r4, #0]
 8007424:	0699      	lsls	r1, r3, #26
 8007426:	bf42      	ittt	mi
 8007428:	6833      	ldrmi	r3, [r6, #0]
 800742a:	3302      	addmi	r3, #2
 800742c:	6033      	strmi	r3, [r6, #0]
 800742e:	6825      	ldr	r5, [r4, #0]
 8007430:	f015 0506 	ands.w	r5, r5, #6
 8007434:	d106      	bne.n	8007444 <_printf_common+0x48>
 8007436:	f104 0a19 	add.w	sl, r4, #25
 800743a:	68e3      	ldr	r3, [r4, #12]
 800743c:	6832      	ldr	r2, [r6, #0]
 800743e:	1a9b      	subs	r3, r3, r2
 8007440:	42ab      	cmp	r3, r5
 8007442:	dc26      	bgt.n	8007492 <_printf_common+0x96>
 8007444:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007448:	6822      	ldr	r2, [r4, #0]
 800744a:	3b00      	subs	r3, #0
 800744c:	bf18      	it	ne
 800744e:	2301      	movne	r3, #1
 8007450:	0692      	lsls	r2, r2, #26
 8007452:	d42b      	bmi.n	80074ac <_printf_common+0xb0>
 8007454:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007458:	4641      	mov	r1, r8
 800745a:	4638      	mov	r0, r7
 800745c:	47c8      	blx	r9
 800745e:	3001      	adds	r0, #1
 8007460:	d01e      	beq.n	80074a0 <_printf_common+0xa4>
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	6922      	ldr	r2, [r4, #16]
 8007466:	f003 0306 	and.w	r3, r3, #6
 800746a:	2b04      	cmp	r3, #4
 800746c:	bf02      	ittt	eq
 800746e:	68e5      	ldreq	r5, [r4, #12]
 8007470:	6833      	ldreq	r3, [r6, #0]
 8007472:	1aed      	subeq	r5, r5, r3
 8007474:	68a3      	ldr	r3, [r4, #8]
 8007476:	bf0c      	ite	eq
 8007478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800747c:	2500      	movne	r5, #0
 800747e:	4293      	cmp	r3, r2
 8007480:	bfc4      	itt	gt
 8007482:	1a9b      	subgt	r3, r3, r2
 8007484:	18ed      	addgt	r5, r5, r3
 8007486:	2600      	movs	r6, #0
 8007488:	341a      	adds	r4, #26
 800748a:	42b5      	cmp	r5, r6
 800748c:	d11a      	bne.n	80074c4 <_printf_common+0xc8>
 800748e:	2000      	movs	r0, #0
 8007490:	e008      	b.n	80074a4 <_printf_common+0xa8>
 8007492:	2301      	movs	r3, #1
 8007494:	4652      	mov	r2, sl
 8007496:	4641      	mov	r1, r8
 8007498:	4638      	mov	r0, r7
 800749a:	47c8      	blx	r9
 800749c:	3001      	adds	r0, #1
 800749e:	d103      	bne.n	80074a8 <_printf_common+0xac>
 80074a0:	f04f 30ff 	mov.w	r0, #4294967295
 80074a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074a8:	3501      	adds	r5, #1
 80074aa:	e7c6      	b.n	800743a <_printf_common+0x3e>
 80074ac:	18e1      	adds	r1, r4, r3
 80074ae:	1c5a      	adds	r2, r3, #1
 80074b0:	2030      	movs	r0, #48	@ 0x30
 80074b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80074b6:	4422      	add	r2, r4
 80074b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80074bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80074c0:	3302      	adds	r3, #2
 80074c2:	e7c7      	b.n	8007454 <_printf_common+0x58>
 80074c4:	2301      	movs	r3, #1
 80074c6:	4622      	mov	r2, r4
 80074c8:	4641      	mov	r1, r8
 80074ca:	4638      	mov	r0, r7
 80074cc:	47c8      	blx	r9
 80074ce:	3001      	adds	r0, #1
 80074d0:	d0e6      	beq.n	80074a0 <_printf_common+0xa4>
 80074d2:	3601      	adds	r6, #1
 80074d4:	e7d9      	b.n	800748a <_printf_common+0x8e>
	...

080074d8 <_printf_i>:
 80074d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074dc:	7e0f      	ldrb	r7, [r1, #24]
 80074de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80074e0:	2f78      	cmp	r7, #120	@ 0x78
 80074e2:	4691      	mov	r9, r2
 80074e4:	4680      	mov	r8, r0
 80074e6:	460c      	mov	r4, r1
 80074e8:	469a      	mov	sl, r3
 80074ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80074ee:	d807      	bhi.n	8007500 <_printf_i+0x28>
 80074f0:	2f62      	cmp	r7, #98	@ 0x62
 80074f2:	d80a      	bhi.n	800750a <_printf_i+0x32>
 80074f4:	2f00      	cmp	r7, #0
 80074f6:	f000 80d1 	beq.w	800769c <_printf_i+0x1c4>
 80074fa:	2f58      	cmp	r7, #88	@ 0x58
 80074fc:	f000 80b8 	beq.w	8007670 <_printf_i+0x198>
 8007500:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007504:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007508:	e03a      	b.n	8007580 <_printf_i+0xa8>
 800750a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800750e:	2b15      	cmp	r3, #21
 8007510:	d8f6      	bhi.n	8007500 <_printf_i+0x28>
 8007512:	a101      	add	r1, pc, #4	@ (adr r1, 8007518 <_printf_i+0x40>)
 8007514:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007518:	08007571 	.word	0x08007571
 800751c:	08007585 	.word	0x08007585
 8007520:	08007501 	.word	0x08007501
 8007524:	08007501 	.word	0x08007501
 8007528:	08007501 	.word	0x08007501
 800752c:	08007501 	.word	0x08007501
 8007530:	08007585 	.word	0x08007585
 8007534:	08007501 	.word	0x08007501
 8007538:	08007501 	.word	0x08007501
 800753c:	08007501 	.word	0x08007501
 8007540:	08007501 	.word	0x08007501
 8007544:	08007683 	.word	0x08007683
 8007548:	080075af 	.word	0x080075af
 800754c:	0800763d 	.word	0x0800763d
 8007550:	08007501 	.word	0x08007501
 8007554:	08007501 	.word	0x08007501
 8007558:	080076a5 	.word	0x080076a5
 800755c:	08007501 	.word	0x08007501
 8007560:	080075af 	.word	0x080075af
 8007564:	08007501 	.word	0x08007501
 8007568:	08007501 	.word	0x08007501
 800756c:	08007645 	.word	0x08007645
 8007570:	6833      	ldr	r3, [r6, #0]
 8007572:	1d1a      	adds	r2, r3, #4
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6032      	str	r2, [r6, #0]
 8007578:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800757c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007580:	2301      	movs	r3, #1
 8007582:	e09c      	b.n	80076be <_printf_i+0x1e6>
 8007584:	6833      	ldr	r3, [r6, #0]
 8007586:	6820      	ldr	r0, [r4, #0]
 8007588:	1d19      	adds	r1, r3, #4
 800758a:	6031      	str	r1, [r6, #0]
 800758c:	0606      	lsls	r6, r0, #24
 800758e:	d501      	bpl.n	8007594 <_printf_i+0xbc>
 8007590:	681d      	ldr	r5, [r3, #0]
 8007592:	e003      	b.n	800759c <_printf_i+0xc4>
 8007594:	0645      	lsls	r5, r0, #25
 8007596:	d5fb      	bpl.n	8007590 <_printf_i+0xb8>
 8007598:	f9b3 5000 	ldrsh.w	r5, [r3]
 800759c:	2d00      	cmp	r5, #0
 800759e:	da03      	bge.n	80075a8 <_printf_i+0xd0>
 80075a0:	232d      	movs	r3, #45	@ 0x2d
 80075a2:	426d      	negs	r5, r5
 80075a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075a8:	4858      	ldr	r0, [pc, #352]	@ (800770c <_printf_i+0x234>)
 80075aa:	230a      	movs	r3, #10
 80075ac:	e011      	b.n	80075d2 <_printf_i+0xfa>
 80075ae:	6821      	ldr	r1, [r4, #0]
 80075b0:	6833      	ldr	r3, [r6, #0]
 80075b2:	0608      	lsls	r0, r1, #24
 80075b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80075b8:	d402      	bmi.n	80075c0 <_printf_i+0xe8>
 80075ba:	0649      	lsls	r1, r1, #25
 80075bc:	bf48      	it	mi
 80075be:	b2ad      	uxthmi	r5, r5
 80075c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80075c2:	4852      	ldr	r0, [pc, #328]	@ (800770c <_printf_i+0x234>)
 80075c4:	6033      	str	r3, [r6, #0]
 80075c6:	bf14      	ite	ne
 80075c8:	230a      	movne	r3, #10
 80075ca:	2308      	moveq	r3, #8
 80075cc:	2100      	movs	r1, #0
 80075ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80075d2:	6866      	ldr	r6, [r4, #4]
 80075d4:	60a6      	str	r6, [r4, #8]
 80075d6:	2e00      	cmp	r6, #0
 80075d8:	db05      	blt.n	80075e6 <_printf_i+0x10e>
 80075da:	6821      	ldr	r1, [r4, #0]
 80075dc:	432e      	orrs	r6, r5
 80075de:	f021 0104 	bic.w	r1, r1, #4
 80075e2:	6021      	str	r1, [r4, #0]
 80075e4:	d04b      	beq.n	800767e <_printf_i+0x1a6>
 80075e6:	4616      	mov	r6, r2
 80075e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80075ec:	fb03 5711 	mls	r7, r3, r1, r5
 80075f0:	5dc7      	ldrb	r7, [r0, r7]
 80075f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80075f6:	462f      	mov	r7, r5
 80075f8:	42bb      	cmp	r3, r7
 80075fa:	460d      	mov	r5, r1
 80075fc:	d9f4      	bls.n	80075e8 <_printf_i+0x110>
 80075fe:	2b08      	cmp	r3, #8
 8007600:	d10b      	bne.n	800761a <_printf_i+0x142>
 8007602:	6823      	ldr	r3, [r4, #0]
 8007604:	07df      	lsls	r7, r3, #31
 8007606:	d508      	bpl.n	800761a <_printf_i+0x142>
 8007608:	6923      	ldr	r3, [r4, #16]
 800760a:	6861      	ldr	r1, [r4, #4]
 800760c:	4299      	cmp	r1, r3
 800760e:	bfde      	ittt	le
 8007610:	2330      	movle	r3, #48	@ 0x30
 8007612:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007616:	f106 36ff 	addle.w	r6, r6, #4294967295
 800761a:	1b92      	subs	r2, r2, r6
 800761c:	6122      	str	r2, [r4, #16]
 800761e:	f8cd a000 	str.w	sl, [sp]
 8007622:	464b      	mov	r3, r9
 8007624:	aa03      	add	r2, sp, #12
 8007626:	4621      	mov	r1, r4
 8007628:	4640      	mov	r0, r8
 800762a:	f7ff fee7 	bl	80073fc <_printf_common>
 800762e:	3001      	adds	r0, #1
 8007630:	d14a      	bne.n	80076c8 <_printf_i+0x1f0>
 8007632:	f04f 30ff 	mov.w	r0, #4294967295
 8007636:	b004      	add	sp, #16
 8007638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763c:	6823      	ldr	r3, [r4, #0]
 800763e:	f043 0320 	orr.w	r3, r3, #32
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	4832      	ldr	r0, [pc, #200]	@ (8007710 <_printf_i+0x238>)
 8007646:	2778      	movs	r7, #120	@ 0x78
 8007648:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800764c:	6823      	ldr	r3, [r4, #0]
 800764e:	6831      	ldr	r1, [r6, #0]
 8007650:	061f      	lsls	r7, r3, #24
 8007652:	f851 5b04 	ldr.w	r5, [r1], #4
 8007656:	d402      	bmi.n	800765e <_printf_i+0x186>
 8007658:	065f      	lsls	r7, r3, #25
 800765a:	bf48      	it	mi
 800765c:	b2ad      	uxthmi	r5, r5
 800765e:	6031      	str	r1, [r6, #0]
 8007660:	07d9      	lsls	r1, r3, #31
 8007662:	bf44      	itt	mi
 8007664:	f043 0320 	orrmi.w	r3, r3, #32
 8007668:	6023      	strmi	r3, [r4, #0]
 800766a:	b11d      	cbz	r5, 8007674 <_printf_i+0x19c>
 800766c:	2310      	movs	r3, #16
 800766e:	e7ad      	b.n	80075cc <_printf_i+0xf4>
 8007670:	4826      	ldr	r0, [pc, #152]	@ (800770c <_printf_i+0x234>)
 8007672:	e7e9      	b.n	8007648 <_printf_i+0x170>
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	f023 0320 	bic.w	r3, r3, #32
 800767a:	6023      	str	r3, [r4, #0]
 800767c:	e7f6      	b.n	800766c <_printf_i+0x194>
 800767e:	4616      	mov	r6, r2
 8007680:	e7bd      	b.n	80075fe <_printf_i+0x126>
 8007682:	6833      	ldr	r3, [r6, #0]
 8007684:	6825      	ldr	r5, [r4, #0]
 8007686:	6961      	ldr	r1, [r4, #20]
 8007688:	1d18      	adds	r0, r3, #4
 800768a:	6030      	str	r0, [r6, #0]
 800768c:	062e      	lsls	r6, r5, #24
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	d501      	bpl.n	8007696 <_printf_i+0x1be>
 8007692:	6019      	str	r1, [r3, #0]
 8007694:	e002      	b.n	800769c <_printf_i+0x1c4>
 8007696:	0668      	lsls	r0, r5, #25
 8007698:	d5fb      	bpl.n	8007692 <_printf_i+0x1ba>
 800769a:	8019      	strh	r1, [r3, #0]
 800769c:	2300      	movs	r3, #0
 800769e:	6123      	str	r3, [r4, #16]
 80076a0:	4616      	mov	r6, r2
 80076a2:	e7bc      	b.n	800761e <_printf_i+0x146>
 80076a4:	6833      	ldr	r3, [r6, #0]
 80076a6:	1d1a      	adds	r2, r3, #4
 80076a8:	6032      	str	r2, [r6, #0]
 80076aa:	681e      	ldr	r6, [r3, #0]
 80076ac:	6862      	ldr	r2, [r4, #4]
 80076ae:	2100      	movs	r1, #0
 80076b0:	4630      	mov	r0, r6
 80076b2:	f7f8 fd6d 	bl	8000190 <memchr>
 80076b6:	b108      	cbz	r0, 80076bc <_printf_i+0x1e4>
 80076b8:	1b80      	subs	r0, r0, r6
 80076ba:	6060      	str	r0, [r4, #4]
 80076bc:	6863      	ldr	r3, [r4, #4]
 80076be:	6123      	str	r3, [r4, #16]
 80076c0:	2300      	movs	r3, #0
 80076c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80076c6:	e7aa      	b.n	800761e <_printf_i+0x146>
 80076c8:	6923      	ldr	r3, [r4, #16]
 80076ca:	4632      	mov	r2, r6
 80076cc:	4649      	mov	r1, r9
 80076ce:	4640      	mov	r0, r8
 80076d0:	47d0      	blx	sl
 80076d2:	3001      	adds	r0, #1
 80076d4:	d0ad      	beq.n	8007632 <_printf_i+0x15a>
 80076d6:	6823      	ldr	r3, [r4, #0]
 80076d8:	079b      	lsls	r3, r3, #30
 80076da:	d413      	bmi.n	8007704 <_printf_i+0x22c>
 80076dc:	68e0      	ldr	r0, [r4, #12]
 80076de:	9b03      	ldr	r3, [sp, #12]
 80076e0:	4298      	cmp	r0, r3
 80076e2:	bfb8      	it	lt
 80076e4:	4618      	movlt	r0, r3
 80076e6:	e7a6      	b.n	8007636 <_printf_i+0x15e>
 80076e8:	2301      	movs	r3, #1
 80076ea:	4632      	mov	r2, r6
 80076ec:	4649      	mov	r1, r9
 80076ee:	4640      	mov	r0, r8
 80076f0:	47d0      	blx	sl
 80076f2:	3001      	adds	r0, #1
 80076f4:	d09d      	beq.n	8007632 <_printf_i+0x15a>
 80076f6:	3501      	adds	r5, #1
 80076f8:	68e3      	ldr	r3, [r4, #12]
 80076fa:	9903      	ldr	r1, [sp, #12]
 80076fc:	1a5b      	subs	r3, r3, r1
 80076fe:	42ab      	cmp	r3, r5
 8007700:	dcf2      	bgt.n	80076e8 <_printf_i+0x210>
 8007702:	e7eb      	b.n	80076dc <_printf_i+0x204>
 8007704:	2500      	movs	r5, #0
 8007706:	f104 0619 	add.w	r6, r4, #25
 800770a:	e7f5      	b.n	80076f8 <_printf_i+0x220>
 800770c:	080079d5 	.word	0x080079d5
 8007710:	080079e6 	.word	0x080079e6

08007714 <memmove>:
 8007714:	4288      	cmp	r0, r1
 8007716:	b510      	push	{r4, lr}
 8007718:	eb01 0402 	add.w	r4, r1, r2
 800771c:	d902      	bls.n	8007724 <memmove+0x10>
 800771e:	4284      	cmp	r4, r0
 8007720:	4623      	mov	r3, r4
 8007722:	d807      	bhi.n	8007734 <memmove+0x20>
 8007724:	1e43      	subs	r3, r0, #1
 8007726:	42a1      	cmp	r1, r4
 8007728:	d008      	beq.n	800773c <memmove+0x28>
 800772a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800772e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007732:	e7f8      	b.n	8007726 <memmove+0x12>
 8007734:	4402      	add	r2, r0
 8007736:	4601      	mov	r1, r0
 8007738:	428a      	cmp	r2, r1
 800773a:	d100      	bne.n	800773e <memmove+0x2a>
 800773c:	bd10      	pop	{r4, pc}
 800773e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007746:	e7f7      	b.n	8007738 <memmove+0x24>

08007748 <_sbrk_r>:
 8007748:	b538      	push	{r3, r4, r5, lr}
 800774a:	4d06      	ldr	r5, [pc, #24]	@ (8007764 <_sbrk_r+0x1c>)
 800774c:	2300      	movs	r3, #0
 800774e:	4604      	mov	r4, r0
 8007750:	4608      	mov	r0, r1
 8007752:	602b      	str	r3, [r5, #0]
 8007754:	f7f9 fba6 	bl	8000ea4 <_sbrk>
 8007758:	1c43      	adds	r3, r0, #1
 800775a:	d102      	bne.n	8007762 <_sbrk_r+0x1a>
 800775c:	682b      	ldr	r3, [r5, #0]
 800775e:	b103      	cbz	r3, 8007762 <_sbrk_r+0x1a>
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	bd38      	pop	{r3, r4, r5, pc}
 8007764:	200005b0 	.word	0x200005b0

08007768 <memcpy>:
 8007768:	440a      	add	r2, r1
 800776a:	4291      	cmp	r1, r2
 800776c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007770:	d100      	bne.n	8007774 <memcpy+0xc>
 8007772:	4770      	bx	lr
 8007774:	b510      	push	{r4, lr}
 8007776:	f811 4b01 	ldrb.w	r4, [r1], #1
 800777a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800777e:	4291      	cmp	r1, r2
 8007780:	d1f9      	bne.n	8007776 <memcpy+0xe>
 8007782:	bd10      	pop	{r4, pc}

08007784 <_realloc_r>:
 8007784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007788:	4607      	mov	r7, r0
 800778a:	4614      	mov	r4, r2
 800778c:	460d      	mov	r5, r1
 800778e:	b921      	cbnz	r1, 800779a <_realloc_r+0x16>
 8007790:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007794:	4611      	mov	r1, r2
 8007796:	f7ff bc4d 	b.w	8007034 <_malloc_r>
 800779a:	b92a      	cbnz	r2, 80077a8 <_realloc_r+0x24>
 800779c:	f7ff fbde 	bl	8006f5c <_free_r>
 80077a0:	4625      	mov	r5, r4
 80077a2:	4628      	mov	r0, r5
 80077a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077a8:	f000 f81a 	bl	80077e0 <_malloc_usable_size_r>
 80077ac:	4284      	cmp	r4, r0
 80077ae:	4606      	mov	r6, r0
 80077b0:	d802      	bhi.n	80077b8 <_realloc_r+0x34>
 80077b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80077b6:	d8f4      	bhi.n	80077a2 <_realloc_r+0x1e>
 80077b8:	4621      	mov	r1, r4
 80077ba:	4638      	mov	r0, r7
 80077bc:	f7ff fc3a 	bl	8007034 <_malloc_r>
 80077c0:	4680      	mov	r8, r0
 80077c2:	b908      	cbnz	r0, 80077c8 <_realloc_r+0x44>
 80077c4:	4645      	mov	r5, r8
 80077c6:	e7ec      	b.n	80077a2 <_realloc_r+0x1e>
 80077c8:	42b4      	cmp	r4, r6
 80077ca:	4622      	mov	r2, r4
 80077cc:	4629      	mov	r1, r5
 80077ce:	bf28      	it	cs
 80077d0:	4632      	movcs	r2, r6
 80077d2:	f7ff ffc9 	bl	8007768 <memcpy>
 80077d6:	4629      	mov	r1, r5
 80077d8:	4638      	mov	r0, r7
 80077da:	f7ff fbbf 	bl	8006f5c <_free_r>
 80077de:	e7f1      	b.n	80077c4 <_realloc_r+0x40>

080077e0 <_malloc_usable_size_r>:
 80077e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077e4:	1f18      	subs	r0, r3, #4
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	bfbc      	itt	lt
 80077ea:	580b      	ldrlt	r3, [r1, r0]
 80077ec:	18c0      	addlt	r0, r0, r3
 80077ee:	4770      	bx	lr

080077f0 <_init>:
 80077f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f2:	bf00      	nop
 80077f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077f6:	bc08      	pop	{r3}
 80077f8:	469e      	mov	lr, r3
 80077fa:	4770      	bx	lr

080077fc <_fini>:
 80077fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077fe:	bf00      	nop
 8007800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007802:	bc08      	pop	{r3}
 8007804:	469e      	mov	lr, r3
 8007806:	4770      	bx	lr
