<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Physical Design Interview Guide</title>
    <link>http://localhost:1313/</link>
    <description>Recent content on Physical Design Interview Guide</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Sat, 23 Aug 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Can an AND gate replace an ICG if glitch is handled</title>
      <link>http://localhost:1313/posts/2025-08-23-can-and-gate-replace-icg-if-glitch-is/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-can-and-gate-replace-icg-if-glitch-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;If used AND gate as gater, we need to make sure&#xA;that, EN only switched when clock is low. Otherwise, it can create glitches.&#xA;Let’s say this is taken care somehow.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Command to balance two clock trees? Command to check latency?  Command to do useful skew?</title>
      <link>http://localhost:1313/posts/2025-08-23-command-to-balance-two-clock-trees/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-command-to-balance-two-clock-trees/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Balance Two Clock Trees:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 36.0pt; mso-list: l0 level1 lfo1; tab-stops: list 36.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: Symbol; font-size: 10.0pt; line-height: 107%; mso-bidi-font-family: Symbol; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: Symbol;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;·&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Innovus:&lt;/b&gt; create_skew_group -name&#xA;&amp;lt;group_name&amp;gt; -clocks {&amp;lt;clock1&amp;gt; &amp;lt;clock2&amp;gt;}&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Different CTS types? What are benefits of those?</title>
      <link>http://localhost:1313/posts/2025-08-23-different-cts-types-what-are-benefits/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-different-cts-types-what-are-benefits/</guid>
      <description>&lt;p&gt;&amp;nbsp;To be updated...&lt;/p&gt;&lt;div class=&#34;separator&#34; style=&#34;clear: both; text-align: center;&#34;&gt;&lt;a href=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEgOUXVoXNmisutN2hK_WXtJIGpVKnns6hHKsJsQJrTQI3HigIlovhxicJOx_-CsN5ipO_3Q9yCvQwvjiIoCxYztNpxkvfyPd_sn1ZfAXHOfXmUIbmT44LstdBaECnAFMB53lMBidkwYYBk4Ht4fAMjHV-b0UVpSHGWLkeaAF9AwiPjHhhFOP5yQzjDDmhlN&#34; style=&#34;margin-left: 1em; margin-right: 1em;&#34;&gt;&lt;img alt=&#34;&#34; data-original-height=&#34;458&#34; data-original-width=&#34;750&#34; height=&#34;390&#34; src=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEgOUXVoXNmisutN2hK_WXtJIGpVKnns6hHKsJsQJrTQI3HigIlovhxicJOx_-CsN5ipO_3Q9yCvQwvjiIoCxYztNpxkvfyPd_sn1ZfAXHOfXmUIbmT44LstdBaECnAFMB53lMBidkwYYBk4Ht4fAMjHV-b0UVpSHGWLkeaAF9AwiPjHhhFOP5yQzjDDmhlN=w640-h390&#34; width=&#34;640&#34; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;&lt;p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How can you manually tune the clock or force specific flops to have lower latency?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-can-you-manually-tune-clock-or/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-can-you-manually-tune-clock-or/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Create Specific Skew Groups:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Place a few&#xA;critical flops that need very low latency into their own skew group. The CTS&#xA;tool will then build a dedicated, shorter path to balance just those flops.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How is clock gater cloning done?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-is-clock-gater-cloning-done/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-is-clock-gater-cloning-done/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Single ICG cell driving a large number of&#xA;flip-flops (high fanout) is replicated into multiple identical ICG cells, each&#xA;driving a smaller subset of the original flip-flops. All cloned ICG cells share&#xA;the same input clock and enable signal.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to build/synthesize the clock tree? What types of cells are used?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-buildsynthesize-clock-tree-what/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-buildsynthesize-clock-tree-what/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Conventional&#xA;CTS (Buffer/Inverter Tree):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The most common approach. The tool starts from&#xA;the sinks and works backward or starts from the root and works forward,&#xA;clustering nearby sinks, inserting buffers/inverters to meet skew, latency, and&#xA;DRC targets, and progressively building a tree structure. The exact topology&#xA;isn&#39;t strictly predefined but emerges based on sink locations and optimization&#xA;goals. Modern tools use sophisticated algorithms (e.g., clock concurrent&#xA;optimization - CCOpt) that optimize the clock tree and logic paths concurrently.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to control transition and skew during CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-control-transition-and-skew/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-control-transition-and-skew/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Transition Time (Slew):&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Set a max_transition constraint. tool will&#xA;automatically insert buffers as needed to ensure no segment of the clock tree&#xA;exceeds this targeted trans limit.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to decide maximum transition value for clock path?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-decide-maximum-transition-value/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-decide-maximum-transition-value/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Library Characterization:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The cell&#xA;library (.lib file) specifies a maximum transition time for which the cell&#xA;delays are accurately characterized. Exceeding this can lead to inaccurate&#xA;timing analysis. Your max_transition value must be within this characterized&#xA;range.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to ensure clock tree quality?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-ensure-clock-tree-quality/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-ensure-clock-tree-quality/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Meeting&#xA;Skew Targets:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Verify achieved skew (global and local/group) against&#xA;specified targets using CTS reports (report_clock_timing).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l1 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Meeting&#xA;Latency Targets:&lt;/b&gt; Check min/max insertion delays against requirements.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to improve timing QOR at CTS and post-CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-improve-timing-qor-at-cts-and/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-improve-timing-qor-at-cts-and/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;During CTS:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Optimize Skew Groups:&lt;/b&gt; Define logical skew&#xA;groups for paths to ensure they are balanced together.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to manage generated clock while building CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-how-to-manage-generated-clock-while/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-how-to-manage-generated-clock-while/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Correct SDC Definition:&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; Correctly define the generated clock in the SDC&#xA;file, specifying its source pin (master clock) and the division/multiplication&#xA;logic&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;line-height: normal; margin-left: 18.15pt; mso-add-space: auto; mso-list: l0 level1 lfo1; mso-margin-bottom-alt: auto; mso-margin-top-alt: auto; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;Automatic Tool Handling:&lt;/span&gt;&lt;/b&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt; The CTS tool reads the SDC and understands the&#xA;relationship between the master clock and the generated clock.&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to manage generated clock while building CTS?</title>
      <link>http://localhost:1313/posts/how-to-manage-generated-clock-while-building-cts/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/how-to-manage-generated-clock-while-building-cts/</guid>
      <description>&lt;ul&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;&lt;strong&gt;Correct SDC Definition:&lt;/strong&gt; Correctly define the generated clock in the SDC file, specifying its source pin (master clock) and the division/multiplication logic.&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;&lt;strong&gt;Automatic Tool Handling:&lt;/strong&gt; The CTS tool reads the SDC and understands the relationship between the master clock and the generated clock.&lt;/p&gt;&#xA;&lt;/li&gt;&#xA;&lt;li&gt;&#xA;&lt;p&gt;&lt;strong&gt;Balancing:&lt;/strong&gt; When balancing, the tool traces the generated clock&amp;rsquo;s path back to its source on the master clock&amp;rsquo;s tree. It then balances the latency from the clock source all the way to the sinks of both the master and generated clocks, ensuring they are properly aligned according to their defined relationship.&lt;/p&gt;</description>
    </item>
    <item>
      <title>Is moving to a higher layer for clock always helpful in reducing delay?</title>
      <link>http://localhost:1313/posts/2025-08-23-is-moving-to-higher-layer-for-clock/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-is-moving-to-higher-layer-for-clock/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt;Moving to a higher layer is &lt;b&gt;not always helpful&lt;/b&gt;&#xA;in reducing delay. It&#39;s a trade-off.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;line-height: normal; margin-left: 54.15pt; mso-add-space: auto; mso-list: l1 level2 lfo2; mso-margin-bottom-alt: auto; mso-margin-top-alt: auto; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;Resistance (R):&lt;/span&gt;&lt;/b&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt; Higher&#xA;layers have thicker wires, which &lt;b&gt;decreases resistance&lt;/b&gt;. This part helps&#xA;reduce delay (R×C).&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Pros and cons of H-tree? Advantage of using both buffers and inverters?</title>
      <link>http://localhost:1313/posts/2025-08-23-pros-and-cons-of-h-tree-advantage-of/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-pros-and-cons-of-h-tree-advantage-of/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;H-Tree:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.15pt; mso-list: l0 level2 lfo1; tab-stops: list 54.15pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Advantages:&lt;/b&gt;&#xA;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are clock gating checks? Why do we do them?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-are-clock-gating-checks-why-do-we/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-are-clock-gating-checks-why-do-we/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Clock&#xA;Gating Checks:&lt;/b&gt; setup and hold timing checks applied to the enable signal of&#xA;Integrated Clock Gating (ICG) cells.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt;&#34;&gt;&lt;br /&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt;&#34;&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&lt;div class=&#34;separator&#34; style=&#34;clear: both; text-align: center;&#34;&gt;&lt;a href=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEhQY7KFXDR-LSGgcJOlvPlm3wOxReMhOMDhdJKGZs64D7YMO61taapBmYcExWxMlSpi7HCaoYBBqu3Dj2OijhC4o8ZtW54EUA9xuOokgEvz_g3AogeOFO1-_LJ_QGd4t1EZwsaYtlRqKjT2kh-_AZsS3TW0H18k0nas_bTLWlXxGN6EcI4YVGsvwJuBbiyR&#34; style=&#34;margin-left: 1em; margin-right: 1em;&#34;&gt;&lt;img alt=&#34;&#34; data-original-height=&#34;506&#34; data-original-width=&#34;958&#34; height=&#34;338&#34; src=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEhQY7KFXDR-LSGgcJOlvPlm3wOxReMhOMDhdJKGZs64D7YMO61taapBmYcExWxMlSpi7HCaoYBBqu3Dj2OijhC4o8ZtW54EUA9xuOokgEvz_g3AogeOFO1-_LJ_QGd4t1EZwsaYtlRqKjT2kh-_AZsS3TW0H18k0nas_bTLWlXxGN6EcI4YVGsvwJuBbiyR=w640-h338&#34; width=&#34;640&#34; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;&lt;p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt;&#34;&gt;&lt;/p&gt;&lt;div class=&#34;separator&#34; style=&#34;clear: both; text-align: center;&#34;&gt;&lt;a href=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEhNgAmQ2vFDq59Why3rlrs8o5qh6zfkpQDzIyp9e5UcEbuEbfT0D34KMpfBTKqLLYx5GbUlJwyNnjdluFto6xsqZPjmhGd3guLXLraLOwo8C63CZydlY7uZ13S1KtOWAGzLveA2F9xuHZ2gr2-Mv-9EJRN4A3U-zlW31eVClqs3QAclgJdF7qrNLUfd6vBR&#34; style=&#34;margin-left: 1em; margin-right: 1em;&#34;&gt;&lt;img alt=&#34;&#34; data-original-height=&#34;516&#34; data-original-width=&#34;940&#34; height=&#34;352&#34; src=&#34;https://blogger.googleusercontent.com/img/a/AVvXsEhNgAmQ2vFDq59Why3rlrs8o5qh6zfkpQDzIyp9e5UcEbuEbfT0D34KMpfBTKqLLYx5GbUlJwyNnjdluFto6xsqZPjmhGd3guLXLraLOwo8C63CZydlY7uZ13S1KtOWAGzLveA2F9xuHZ2gr2-Mv-9EJRN4A3U-zlW31eVClqs3QAclgJdF7qrNLUfd6vBR=w640-h352&#34; width=&#34;640&#34; /&gt;&lt;/a&gt;&lt;/div&gt;&lt;br /&gt;&lt;br /&gt;&lt;p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are inputs required to star CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-are-inputs-required-to-star-cts/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-are-inputs-required-to-star-cts/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraph&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l3 level1 lfo3; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Placement Database:&lt;/b&gt; The design database&#xA;after placement is complete, containing the locations of all standard cells&#xA;(including clock sinks like flip-flops and clock gates) and macros. – it covers&#xA;Timing lib. Tech lef, std cell lef, SDC etc.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l2 level1 lfo1; tab-stops: list 18.6pt 35.25pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;CTS&#xA;Specification File &lt;/b&gt;.ctstch&lt;b&gt;, &lt;/b&gt;.cts_spec&lt;b&gt;, &lt;/b&gt;This file (or&#xA;equivalent tool settings) provides detailed instructions for building the clock&#xA;tree: &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the checks after CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-are-checks-after-cts/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-are-checks-after-cts/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;1.&lt;span style=&#34;font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Clock&#xA;Tree Reports:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level3 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: Wingdings; font-size: 10.0pt; line-height: 107%; mso-bidi-font-family: Wingdings; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: Wingdings;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;§&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Skew&#xA;Report:&lt;/b&gt; Verify that the achieved maximum skew (global and potentially per&#xA;skew group) meets the target specified in the CTS spec/constraints.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the goals of CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-are-goals-of-cts/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-are-goals-of-cts/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Minimize&#xA;Clock Skew&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Meet&#xA;Insertion Delay Targets&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Achieve&#xA;Target Transition Times (Slew):&lt;/b&gt; Ensure the clock signal edges are sharp&#xA;(fast transitions) throughout the network to guarantee reliable clocking of&#xA;sequential elements and minimize sensitivity to noise. Meet max_transition DRC&#xA;constraints.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What checks are needed when applying useful skew and how to apply limit?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-checks-are-needed-when-applying/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-checks-are-needed-when-applying/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Setting&#xA;Limits:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; setUsefulSkewMode -maxAllowedDelay &amp;lt;Value&amp;gt;&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Checks&#xA;Needed When Applying Useful Skew:&lt;/b&gt; when usefulSkew is enabled in preCTS and&#xA;at CTS, tool does all the checks before applying for the skew. At ECO if doing&#xA;manual adjustment, below things to be checked:&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is clock latency? How to reduce latency?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-is-clock-latency-how-to-reduce/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-is-clock-latency-how-to-reduce/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Clock&#xA;Latency (Insertion Delay):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The time it takes for the clock signal to&#xA;propagate from its source (the point where the clock is defined, e.g., a&#xA;primary input port) to the clock pin of a specific sequential element (sink&#xA;pin, e.g., a flip-flop&#39;s CK pin).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is clock skew? What causes skew? How to balance skew?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-is-clock-skew-what-causes-skew-how/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-is-clock-skew-what-causes-skew-how/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Clock&#xA;Skew:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The difference in arrival time of the clock at capture FF and launch&#xA;FF.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.15pt; mso-list: l0 level2 lfo1; tab-stops: list 54.15pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Local&#xA;Skew:&lt;/b&gt; Skew between two specific, related flops (e.g., launch and capture&#xA;flop of a timing path).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the issue with higher latency?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-is-issue-with-higher-latency/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-is-issue-with-higher-latency/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Increased&#xA;Power Consumption:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Longer clock trees generally contain more&#xA;buffers/inverters and longer nets. This leads to higher power consumption.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Increased&#xA;Area:&lt;/b&gt; More buffers/inverters consume more silicon area.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is useful skew? How can it be used to fix setup violations? Command for useful skew?</title>
      <link>http://localhost:1313/posts/2025-08-23-what-is-useful-skew-how-can-it-be-used/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-what-is-useful-skew-how-can-it-be-used/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Useful&#xA;Skew: &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;The deliberate introduction of a controlled amount of clock skew&#xA;between specific launch and capture flops to help meet timing requirements&#xA;(either setup or hold). Instead of minimizing skew everywhere (the default CTS&#xA;goal), useful skew leverages available timing margin from one path to fix a&#xA;violation on another.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Where should clock gaters be placed (near sink or source)?</title>
      <link>http://localhost:1313/posts/2025-08-23-where-should-clock-gaters-be-placed/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-where-should-clock-gaters-be-placed/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;If you place ICG near to source&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;, dynamic&#xA;power consumption will reduce. This is because most of the clock buffers are in&#xA;fanout of clock gater. These clock buffers will not toggle when clock gating is&#xA;enabled.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why clock gating timing is difficult to meet?</title>
      <link>http://localhost:1313/posts/2025-08-23-why-clock-gating-timing-is-difficult-to/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-why-clock-gating-timing-is-difficult-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Usually, data path logic is high&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;If gater is not cloned or not cloned&#xA;efficiently, can create balancing issues and result in timing vios.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why set different layers for trunk, leaf, and top clock nets? Why not shield all clock layers?</title>
      <link>http://localhost:1313/posts/2025-08-23-why-set-different-layers-for-trunk-leaf/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-why-set-different-layers-for-trunk-leaf/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Why Different Layers:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Top Nets:&lt;/b&gt; These are the initial long&#xA;branches of the clock tree. That distributes clock all over the block. They are&#xA;placed on &lt;b&gt;higher metal layers&lt;/b&gt; because these layers have thicker wires&#xA;with lower resistance, which is critical for minimizing the overall tree&#xA;latency.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why timing may degrade after CTS?</title>
      <link>http://localhost:1313/posts/2025-08-23-why-timing-may-degrade-after-cts/</link>
      <pubDate>Sat, 23 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-23-why-timing-may-degrade-after-cts/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Clock groups might be updated after CTS based on&#xA;new tree topologies causing new violation.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Physical Detours and Congestion:&lt;/b&gt; The&#xA;newly inserted clock buffers and routing can create congestion, forcing data&#xA;path signals to take longer routes (detours) around the clock tree structures,&#xA;thereby increasing their delay.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Have you seen setup fails in ATPG TEST mode?</title>
      <link>http://localhost:1313/posts/2025-08-22-have-you-seen-setup-fails-in-atpg-test/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-have-you-seen-setup-fails-in-atpg-test/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Scan shift runs at lower frequency but scan&#xA;capture runs at function or near functional frequency. In capture mode we can&#xA;see setup violations.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraph&#34; style=&#34;margin-left: 17.85pt; mso-list: l0 level1 lfo1; text-indent: -17.85pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;ATPG&#xA;patterns activate paths that might not be the most critical during normal&#xA;functional operation but become critical under specific test stimuli. These&#xA;paths might not have received sufficient optimization focus during PnR if only&#xA;functional mode was prioritized.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Hold timing is checked in which mode (Max or Min)? Why?</title>
      <link>http://localhost:1313/posts/2025-08-22-hold-timing-is-checked-in-which-mode/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-hold-timing-is-checked-in-which-mode/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Hold timing is checked using &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Minimum (Min)&#xA;path delays&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;. This is often referred to as &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Min Timing Analysis&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; or &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Best-Case&#xA;Analysis&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How are TEST mode &amp; FUNC mode defined and constrained?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-are-test-mode-func-mode-defined-and/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-are-test-mode-func-mode-defined-and/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Defining Modes:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Different operating modes&#xA;are : Functional mode - FUNC and test &lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&amp;nbsp;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Modes: Scan Shift, Scan Capture, BIST&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Defined in MCMM setup with &lt;b&gt;create_constraint_mode&lt;/b&gt;&#xA;command and given separate SDC of each mode.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you check/analyze routing congestion?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-do-you-checkanalyze-routing/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-do-you-checkanalyze-routing/</guid>
      <description>&lt;p&gt;We can analyse Congestion hotspot at different stage:&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l2 level2 lfo2; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;eGR&#xA;hotspot at preCTS or post-CTS opt - the step just before routing&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level1 lfo3; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;NR-GR hotspot before detail routing&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you fix setup violations? What if upsizing/layer change isn&#39;t possible?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-do-you-fix-setup-violations-what-if/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-do-you-fix-setup-violations-what-if/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;We&#xA;need to reduce cell delay or Net delay or use more skew – can use various&#xA;methods for each.&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;mso-list: l0 level1 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Reduce&#xA;Cell Delay:&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you handle timing when the capture flop frequency is twice the launch flop frequency?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-do-you-handle-timing-when-capture/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-do-you-handle-timing-when-capture/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Tools calculate phase shift as explained below.&#xA;If same clock drives launch and capture, phase shift is equal to one clock&#xA;period.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Phase shift represents the delay adjustment&#xA;being used for the projection of the most restrictive non-zero delta time into&#xA;the first clock cycles of the unrolled clocks.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to analyze a timing report?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-to-analyze-timing-report/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-to-analyze-timing-report/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Path Summary:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l1 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Startpoint:&lt;/b&gt; Where the path begins (input&#xA;port or flop clock pin).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to check and fix IR drop during routing?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-to-check-and-fix-ir-drop-during/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-to-check-and-fix-ir-drop-during/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;We can run IR aware full flow&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;IR aware placement&lt;/b&gt; : Spread high power&#xA;density hotspots to reduce IR drop. Tools settings using setPlaceMode. This is&#xA;useful even during routing as during optimization tool adds buf/inv and updates&#xA;placement increamentally.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to fix congestion at routing stage?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-to-fix-congestion-at-routing-stage/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-to-fix-congestion-at-routing-stage/</guid>
      <description>&lt;p&gt;Congestion reported by eGR fafter place or CTS is more as,&#xA;eGR detours less to avoid congestion, it helps finding congestion before hand&#xA;instead of detouring nets. Fixing congestion after route is usually difficult&#xA;and it should be addressed by placement stage.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Route&#xA;Effort:&lt;/b&gt; Increase the effort level of the detailed router (setRouteMode&#xA;-detEffort high). The tool will spend more time trying alternative paths or&#xA;rip-up and reroute techniques.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to fix hold violations?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-to-fix-hold-violations/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-to-fix-hold-violations/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Buffer/Delay Cell Insertion:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Insert&#xA;buffers or dedicated delay cells into the data path segment &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;between&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; the&#xA;launch and capture flops.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Cell Sizing (Downsizing):&lt;/b&gt; Replace cells&#xA;on the data path with &lt;i&gt;slower&lt;/i&gt;, smaller drive-strength variants (e.g., X4&#xA;-&amp;gt; X1). Smaller cells have higher intrinsic delay.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to fix max_cap violations?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-to-fix-maxcap-violations/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-to-fix-maxcap-violations/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Max_cap vio = the total capacitive load driven&#xA;by an output pin exceeds the limit specified in the library for that pin. This&#xA;load includes the input pin capacitance of all driven gates and the capacitance&#xA;of the interconnect wire. Fixing involves reducing the load seen by the driver&#xA;or increasing its driving capability:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How uncertainty and noise impact timing?</title>
      <link>http://localhost:1313/posts/2025-08-22-how-uncertainty-and-noise-impact-timing/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-how-uncertainty-and-noise-impact-timing/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Setup Uncertainty = Jitter +&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&amp;nbsp; &lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;skew + Margin&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Hold Uncertainty = Skew +&lt;span style=&#34;mso-spacerun: yes;&#34;&gt;&amp;nbsp; &lt;/span&gt;Margin – Jitter will not impact as hold is&#xA;checked on same edge and no clock period involved in hold check.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If MCP is 5 cycles, where is setup checked?</title>
      <link>http://localhost:1313/posts/2025-08-22-if-mcp-is-5-cycles-where-is-setup/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-if-mcp-is-5-cycles-where-is-setup/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;If a multicycle path constraint is set with&#xA;set_multicycle_path 5 -setup, the setup check is performed relative to the&#xA;active clock edge at the capture flop that occurs &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;5 clock cycles&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; after&#xA;the launching clock edge.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If setup &amp; hold are clean but there are clock DRVs, can the block be closed? How to identify and fix clock DRVs?</title>
      <link>http://localhost:1313/posts/2025-08-22-if-setup-hold-are-clean-but-there-are/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-if-setup-hold-are-clean-but-there-are/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;NO.&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Even if setup and hold timing checks&#xA;pass, significant Design Rule Violations (DRVs) either on data or clock needs&#xA;to be fixed.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l1 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Reliability:&lt;/b&gt; Slow transitions&#xA;(max_transition violation) make sequential elements susceptible to noise,&#xA;glitches, and potential metastability&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If there&#39;s no setup margin, how to fix hold?</title>
      <link>http://localhost:1313/posts/2025-08-22-if-theres-no-setup-margin-how-to-fix/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-if-theres-no-setup-margin-how-to-fix/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;If setup and hold both are critical on same&#xA;path, check if it is exact same path or if there is any diversion from combo&#xA;logic in setup and hold timing path.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If two nets of the same layer and length, but one has double width, which has more delay and why?</title>
      <link>http://localhost:1313/posts/2025-08-22-if-two-nets-of-same-layer-and-length/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-if-two-nets-of-same-layer-and-length/</guid>
      <description>&lt;p&gt;The net with &lt;b&gt;double width&lt;/b&gt; will generally have &lt;b&gt;less&#xA;delay&lt;/b&gt;.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Reasoning&#xA;(RC Delay):&lt;/b&gt; Wire delay is primarily determined by the product of its&#xA;resistance (R) and capacitance (C).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Resistance&#xA;(R):&lt;/b&gt; Resistance is inversely proportional to the cross-sectional area of&#xA;the wire. For a fixed thickness (T), resistance is inversely proportional to&#xA;width (W). R &lt;span style=&#34;font-family: &amp;quot;Cambria Math&amp;quot;,serif; mso-bidi-font-family: &amp;quot;Cambria Math&amp;quot;;&#34;&gt;∝&lt;/span&gt; 1 / (W * T). Doubling the width (W -&amp;gt; 2W)&#xA;approximately &lt;i&gt;halves&lt;/i&gt; the resistance (R -&amp;gt; R/2).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are sanity checks after route for STA?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-are-sanity-checks-after-route-for/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-are-sanity-checks-after-route-for/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Netlist&#xA;vs. Layout:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; LVS clean. If design has shorts, it results in inaccurate&#xA;extraction for those nets. So LVS clean is preferred.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;SPEF&#xA;File Validity:&lt;/b&gt; Check if any issues or critical warning in extraction flow.&#xA;If there are ignored nets during extraction, paths with those nets will not&#xA;have accurate timing.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the different types of timing path groups?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-are-different-types-of-timing-path/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-are-different-types-of-timing-path/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Register-to-Register&#xA;(Reg2Reg):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Starts at the clock pin of a launch flip-flop/latch and ends at&#xA;the data input pin (e.g., D) of a capture flip-flop/latch. Both launch and&#xA;capture elements are controlled by related clocks (often the same clock). This&#xA;is the most common type of path analyzed for setup/hold within a synchronous&#xA;design.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the inputs needed for STA?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-are-inputs-needed-for-sta/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-are-inputs-needed-for-sta/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Netlist:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Timing&#xA;Libraries (&lt;/b&gt;.lib&lt;b&gt;, &lt;/b&gt;.db&lt;b&gt;):&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is a via pillar? What is need of it?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-via-pillar-what-is-need-of-it/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-via-pillar-what-is-need-of-it/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Via&#xA;Pillar:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A structure used in advanced process nodes (like FinFET nodes) to&#xA;create a lower-resistance vertical connection between metal layers compared to&#xA;traditional single vias or via arrays. It typically consists of:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is CPPR (Common Path Pessimism Removal)? How is crosstalk considered in it for setup and hold?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-cppr-common-path-pessimism/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-cppr-common-path-pessimism/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;OCV analysis (like AOCV/POCV or simple derating)&#xA;applies different delay values for &#39;early&#39; (fast) and &#39;late&#39; (slow) conditions.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;For a setup check, the launch clock path uses&#xA;late delays, and the capture clock path uses early delays. For a hold check,&#xA;it&#39;s reversed. &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is min pulse width violation? How to solve it?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-min-pulse-width-violation-how/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-min-pulse-width-violation-how/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Min Pulse Width (MPW) Violation:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A timing&#xA;check ensuring that the duration of a clock pulse (either the high phase or the&#xA;low phase) at the clock pin of a sequential element (or other sensitive pins&#xA;like asynchronous resets) is sufficiently long for the cell to function&#xA;correctly. Libraries specify min_pulse_width_high and min_pulse_width_low&#xA;requirements. A violation occurs if the actual pulse width reaching the pin is&#xA;shorter than the required minimum.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is set_case_analysis?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-setcaseanalysis/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-setcaseanalysis/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;set_case_analysis:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; particular port or pin&#xA;in the design should be treated as having a constant logic value (0 or 1) for&#xA;the duration of the timing analysis run (or for specific modes).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between MCP (Multicycle Path) and false path?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-difference-between-mcp/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-difference-between-mcp/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;False Path (&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;set_false_path&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;):&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l1 level2 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Specific path between a startpoint and endpoint &lt;b&gt;cannot&#xA;be logically sensitized&lt;/b&gt; during normal circuit operation. Although a&#xA;physical path exists, signals will never actually propagate from the startpoint&#xA;to the endpoint along that path under functional conditions &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between the route and route_opt stage?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-difference-between-route-and/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-difference-between-route-and/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Routing&#xA;(&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;routeDesign&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt; or similar):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; This stage focuses on &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;physically&#xA;connecting&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; the pins of all standard cells and macros. goal is &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;connectivity&#xA;and DRC correctness&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is timing closure flow? What is the order of fixing?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-is-timing-closure-flow-what-is/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-is-timing-closure-flow-what-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;DRV – Setup -Hold&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Fixing DEV first can help reduce setup&#xA;violations as well.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What issues can arise if one of the SPEF files (or RC corner databases) is outdated, and how does that affect slack at the PnR stage?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-issues-can-arise-if-one-of-spef/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-issues-can-arise-if-one-of-spef/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Mismatch with Layout:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; An outdated SPEF&#xA;reflects an older version of the layout. If placement or routing has changed&#xA;since the SPEF was generated, the RC values in the SPEF will not accurately&#xA;represent the current physical structure. Wire lengths, adjacencies (coupling&#xA;capacitance), and via counts will be wrong.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What issues can cause timing degradation during routing?</title>
      <link>http://localhost:1313/posts/2025-08-22-what-issues-can-cause-timing/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-what-issues-can-cause-timing/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Increased&#xA;Wire Length (Detouring):&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; Due to congestion or blockages, detailed router&#xA;can detour nets. eGR doesn’t detour to report max congestion. This results in&#xA;difference in earlied net length estimation causing more RC delay and cell&#xA;delay if more bufs added.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which NDR  to use? Can we use 2w2s till leaf cells?</title>
      <link>http://localhost:1313/posts/2025-08-22-which-ndr-to-use-can-we-use-2w2s-till/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-which-ndr-to-use-can-we-use-2w2s-till/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;NDRs&#xA;Used:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The most common NDR applied was &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Double Width, Double Spacing&#xA;(2W2S)&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; for the main trunk and branch lines of the clock tree. For very&#xA;critical top-level clock spines, sometimes &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Triple Width (3W)&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; or wider&#xA;rules were considered, depending on EM requirements and foundry&#xA;recommendations.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which tool is used for STA? Commands to fix setup and hold?</title>
      <link>http://localhost:1313/posts/2025-08-22-which-tool-is-used-for-sta-commands-to/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-which-tool-is-used-for-sta-commands-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Tempus/ PT used for STA.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;PT – &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why timing correlation issues occur between block level and top level, even with the same clock source?</title>
      <link>http://localhost:1313/posts/2025-08-22-why-timing-correlation-issues-occur/</link>
      <pubDate>Fri, 22 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-22-why-timing-correlation-issues-occur/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;update_io_latency not done at block level. This&#xA;ensures proper clock tree built for IO paths and gives feedback to top level&#xA;tree so tree is balanced for io paths.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Difference between .vcd and .saif file?</title>
      <link>http://localhost:1313/posts/2025-08-21-difference-between-vcd-and-saif-file/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-difference-between-vcd-and-saif-file/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;SAIF contains Activity over time window but it&#xA;doesn’t have timestamp for each change in signal. VCD notes each timestamp for&#xA;change.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;So Saif has overall toggle count over time but&#xA;not exact waveform of change.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Difference between unresolved reference and blackbox?</title>
      <link>http://localhost:1313/posts/2025-08-21-difference-between-unresolved-reference/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-difference-between-unresolved-reference/</guid>
      <description>&lt;p&gt;If “MyIP” is instantiated at top level netlist, but if no&#xA;definition is found of MyIP, then it becomes unresolved reference.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;text-indent: 21.8pt;&#34;&gt;my_module u1 (.clk(clk),&#xA;.rst(rst)); // &#39;my_module&#39; is not defined anywhere in netlist or not found&#xA;definition through .lib as well.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Blackbox:&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 21.8pt;&#34;&gt;module my_module (input clk,&#xA;input rst);&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 21.8pt;&#34;&gt;&lt;span style=&#34;mso-spacerun: yes;&#34;&gt;&amp;nbsp;&#xA;&lt;/span&gt;// No internal implementation here&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 21.8pt;&#34;&gt;Endmodule&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;In this case, my_module is blackbox, as it is defined but&#xA;only ports, no internal logic defined.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Do we need to do DFM (Design for Manufacturability)? How is DFM introduced in the tech file?</title>
      <link>http://localhost:1313/posts/2025-08-21-do-we-need-to-do-dfm-design-for/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-do-we-need-to-do-dfm-design-for/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Do We Need DFM?&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;- YES&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;DFM (Design for Manufacturability):&lt;/b&gt; A set&#xA;of design methodologies and practices aimed at creating layouts that are not&#xA;only DRC-clean but are also robust against normal manufacturing process&#xA;variations, leading to higher yield. DFM often deals with &#34;preferred&#34;&#xA;or &#34;recommended&#34; configurations that are known to be more robust.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Explain SI. What does crosstalk noise/glitch mean?</title>
      <link>http://localhost:1313/posts/2025-08-21-explain-si-what-does-crosstalk/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-explain-si-what-does-crosstalk/</guid>
      <description>&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l1 level1 lfo2; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Signal&#xA;Integrity (SI):&lt;/b&gt; Quality of an electrical signal as it travels from a driver&#xA;to a receiver through an interconnect. Major SI concerns include: &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you decide which scenarios/corners to use for PnR vs. Signoff?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-decide-which/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-decide-which/</guid>
      <description>&lt;p&gt;The selection involves a trade-off between PnR&#xA;runtime/effort and signoff accuracy/coverage.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 21.95pt; mso-list: l0 level1 lfo1; tab-stops: list 21.95pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Signoff:&lt;/b&gt; Aims for comprehensive coverage&#xA;of all conditions the chip might experience. It typically includes:&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 57.95pt; mso-list: l0 level2 lfo1; tab-stops: list 57.95pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Multiple&#xA;PVT Corners:&lt;/b&gt; Extremes of Process (SS, FF, SF, FS), Voltage (min, max), and&#xA;Temperature (min, max), plus typical (TT).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you fix crosstalk violations? Why Downsize the Aggressor Driver?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-fix-crosstalk-violations-why/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-fix-crosstalk-violations-why/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;1.&lt;span style=&#34;font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Increase&#xA;Spacing:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Physically increase the distance between the victim and aggressor&#xA;nets during routing. This directly reduces coupling capacitance (Cc​). (Most&#xA;effective but consumes routing area).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level2 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;2.&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Shielding:&lt;/b&gt;&#xA;Insert a static net (tied to VDD or VSS) between the victim and aggressor. The&#xA;shield net intercepts coupling capacitance, preventing interference. This can&#xA;add coupling cap on signal net causing delay.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you handle cases of IR drop—both static and dynamic—especially if the standard methods are not applicable?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-handle-cases-of-ir-dropboth/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-handle-cases-of-ir-dropboth/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Handling&#xA;Static IR Drop: &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Static IR drop is primarily due to the resistance of the&#xA;power grid (Vdrop​=Iavg​×Rgrid​). If you cannot improve Rgrid​ (by widening&#xA;straps/adding vias):&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you instruct your tools to resolve post-clock violations? What role does “useful skew” play in these scenarios?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-instruct-your-tools-to/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-instruct-your-tools-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Enable Post-CTS/Post-Route Optimization:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l1 level2 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Innovus: optDesign -postCTS (after CTS),&#xA;optDesign -postRoute (after routing). These commands invoke timing-driven&#xA;optimization engines.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you interpret LVS report mismatches?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-interpret-lvs-report/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-interpret-lvs-report/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Incorrect Nets / Connectivity Errors:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;This section details discrepancies in how nets are connected.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Shorts:&lt;/b&gt; When Schematic has more nets but&#xA;layout has less nets, layout has short.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you solve/fix IR drop issues (at placement, ECO stage)?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-do-you-solvefix-ir-drop-issues-at/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-do-you-solvefix-ir-drop-issues-at/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt;Fixing&#xA;IR drop involves 1) strengthening the Power Distribution Network (PDN) to&#xA;reduce its resistance or &lt;/span&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt;&amp;nbsp;&lt;/span&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt;2) reducing the&#xA;current drawn by the logic.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How does crosstalk affect timing?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-does-crosstalk-affect-timing/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-does-crosstalk-affect-timing/</guid>
      <description>&lt;p&gt;Crosstalk delay affects timing. This occurs when both the&#xA;aggressor net and the victim net are &lt;b&gt;switching simultaneously or within a&#xA;close timing window&lt;/b&gt;.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Opposite Direction Switching:&lt;/b&gt; If the&#xA;aggressor switches in the opposite direction to the victim (e.g., aggressor&#xA;rises 0-&amp;gt;1 while victim falls 1-&amp;gt;0), &lt;b&gt;the effect is increased delay on&#xA;the victim net.&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to perform manual clock tuning during ECOs?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-to-perform-manual-clock-tuning/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-to-perform-manual-clock-tuning/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;It requires careful analysis and is typically&#xA;done for critical paths where there is no scope in data path.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l2 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;For&#xA;setup:&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to resolve LEC mismatches? What is non-equivalent point?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-to-resolve-lec-mismatches-what-is/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-to-resolve-lec-mismatches-what-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;LEC (Logical Equivalence Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Compares&#xA;Golden netlist or RTL with netlist at any given point in PnR flow to check&#xA;functionality is same or not.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to solve IR/setup violations at the ECO stage?</title>
      <link>http://localhost:1313/posts/2025-08-21-how-to-solve-irsetup-violations-at-eco/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-how-to-solve-irsetup-violations-at-eco/</guid>
      <description>&lt;p&gt;&lt;b&gt;Understanding the Interaction:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;ul style=&#34;margin-top: 0cm;&#34; type=&#34;circle&#34;&gt;&#xA; &lt;li class=&#34;MsoNormal&#34; style=&#34;mso-list: l0 level1 lfo1; tab-stops: list 36.0pt;&#34;&gt;&lt;b&gt;IR&#xA;     Drop -&amp;gt; Setup Violation:&lt;/b&gt; Voltage drop (IR drop) at a cell reduces&#xA;     its effective supply voltage, making it slower. This increased cell delay&#xA;     can directly cause or worsen a setup violation.&lt;o:p&gt;&lt;/o:p&gt;&lt;/li&gt;&#xA; &lt;li class=&#34;MsoNormal&#34; style=&#34;mso-list: l0 level1 lfo1; tab-stops: list 36.0pt;&#34;&gt;&lt;b&gt;Setup&#xA;     Fix -&amp;gt; IR Drop:&lt;/b&gt; Some setup fixes, like upsizing cells or swapping&#xA;     to lower Vt, increase the current draw (both peak and average) of those&#xA;     cells. This can worsen IR drop in the local region if the power grid is&#xA;     already marginal.&lt;o:p&gt;&lt;/o:p&gt;&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;ul style=&#34;margin-top: 0cm;&#34; type=&#34;circle&#34;&gt;&#xA; &lt;li class=&#34;MsoNormal&#34; style=&#34;mso-list: l0 level1 lfo2; tab-stops: list 36.0pt;&#34;&gt;&lt;b&gt;Correlate:&lt;/b&gt;&#xA;     Check if the cells in the failing setup paths are also located in regions&#xA;     with high IR drop. This helps determine if IR drop is a primary&#xA;     contributor to the setup violation.&lt;o:p&gt;&lt;/o:p&gt;&lt;/li&gt;&#xA;&lt;/ul&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;o:p&gt;&amp;nbsp;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If high leakage by adding Antenna cell, what to do? Can jogging to upper layers cause new antenna violations? How floating cell addition helps in antenna fixing any disadvantages of it?</title>
      <link>http://localhost:1313/posts/2025-08-21-if-high-leakage-by-adding-antenna-cell/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-if-high-leakage-by-adding-antenna-cell/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;High Leakage from Antenna Cells:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Antenna&#xA;cells typically contain protection diodes connected to the input pins. These&#xA;diodes, even when reverse-biased during normal operation, contribute a small&#xA;amount of junction leakage current. If many antenna cells are added throughout&#xA;the design, this cumulative leakage can become significant, especially in&#xA;low-power designs.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If you have high utilization and need buffers for functional ECO (20k) vs scan ECO (10k), which one you will apply?</title>
      <link>http://localhost:1313/posts/2025-08-21-if-you-have-high-utilization-and-need/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-if-you-have-high-utilization-and-need/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Functional&#xA;ECOs generally take precedence over DFT ECOs if the bug impacts core&#xA;functionality. For scan ECO, test coverage target need to be checked, if&#xA;without scan ECO, test coverage is below required target, it is must and other&#xA;options must be evaluated.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>In a low power project with multiple corners (e.g., low_svs, turbo), how do you choose the appropriate timing corner for each step?</title>
      <link>http://localhost:1313/posts/2025-08-21-in-low-power-project-with-multiple/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-in-low-power-project-with-multiple/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;In a low-power project with specific operating&#xA;performance points (OPPs) like:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&#34;low_svs&#34; (Low Standard Voltage Swing,&#xA;likely a power-saving mode) &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Inputs Needed for Static IR Analysis</title>
      <link>http://localhost:1313/posts/2025-08-21-inputs-needed-for-static-ir-analysis/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-inputs-needed-for-static-ir-analysis/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Physical Design Database (DEF):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Contains&#xA;the placed locations of all cells and the layout of the power grid&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Parasitic Resistance (RC Extraction or SPEF):&lt;/b&gt;&#xA;Accurate resistance values for all segments of the PDN (metal wires and vias).&#xA;This usually comes from an RC extraction tool run on the power grid layout&#xA;(e.g., from Quantus/StarRC). Sometimes derived from LEF/tech files for early&#xA;estimates.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>IR flow based on vector or vectorless? Is toggle rate given? twf fiile, what&#39;s its contents?</title>
      <link>http://localhost:1313/posts/2025-08-21-ir-flow-based-on-vector-or-vectorless/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-ir-flow-based-on-vector-or-vectorless/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Vector-based Analysis:&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; Used VCD (Value&#xA;Change Dump) or FSDB files generated from gate-level simulations of specific,&#xA;high-activity scenarios (e.g., boot-up sequence, high-performance benchmark&#xA;execution, specific test modes). These vectors provide accurate, cycle-by-cycle&#xA;switching activity for those specific scenarios, allowing us to identify peak&#xA;IR drop and EM stress under known critical operating conditions&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are Physical Verification checks?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-are-physical-verification-checks/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-are-physical-verification-checks/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;DRC (Design Rule Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Verifies that&#xA;the layout geometry adheres to the manufacturing constraints (design rules)&#xA;specified by the foundry for the target technology node. This includes checks&#xA;for minimum width, spacing, area, enclosure, overlap, etc., for all layers&#xA;(metal, poly, diffusion, vias, etc.). Ensures the layout can be physically&#xA;manufactured with acceptable yield.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are sync flops ? How will you model them?  what all are setup and  hold check required?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-are-sync-flops-how-will-you-model/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-are-sync-flops-how-will-you-model/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;background: white; font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;background: white; text-indent: -18pt;&#34;&gt;They are used when signal crosses asynchronous clock&#xA;domains.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;line-height: 115%; margin-bottom: 0cm; margin-left: 18.0pt; margin-right: 0cm; margin-top: 0cm; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;background: white; font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;; mso-highlight: white;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;span style=&#34;background: white; mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-highlight: white;&#34;&gt;Sync Flop added between two flops operating on&#xA;asynchronous clocks to avoid metastability.&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the things needed to be taken from sub-blocks to the main block? How do you take logical information of sub-blocks?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-are-things-needed-to-be-taken-from/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-are-things-needed-to-be-taken-from/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Logical View (Timing Model - &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.lib&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt; or &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.db&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;):&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 54.0pt; mso-add-space: auto; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Provides the timing characteristics of the&#xA;sub-block&#39;s input/output pins (setup/hold times, clock-to-output delays,&#xA;internal path delays)&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What checks can be done using redhawk?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-checks-can-be-done-using-redhawk/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-checks-can-be-done-using-redhawk/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Static IR Drop Analysis:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Calculates the&#xA;average voltage drop across the PDN based on average current consumption&#xA;(leakage + average switching).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Dynamic IR Drop Analysis (Voltage Droop):&lt;/b&gt;&#xA;Simulates transient voltage drops based on switching activity.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What flow is followed for ECO / timing closure?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-flow-is-followed-for-eco-timing/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-flow-is-followed-for-eco-timing/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt;After&#xA;post route database has acceptable timing and drc numbers, we start ECO phase.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraph&#34; style=&#34;margin-left: 17.85pt; mso-list: l0 level1 lfo1; text-indent: -17.85pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;If&#xA;power recovery is reuired, start with power recovery where tool downsize or VT swap&#xA;cells in timing paths with positive slack to save power.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What if cells are low drive strength and no space for decaps to fix IR?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-if-cells-are-low-drive-strength/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-if-cells-are-low-drive-strength/</guid>
      <description>&lt;p&gt;We have dynamic IR issue where specific location; cells are&#xA;already low drive strength and no space to add decaps. We can still reduce IR&#xA;by following ways:&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Improve PDN: add extra stripes or vias in that&#xA;region if possible.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Change in switching window: Analyze the&#xA;switching activity. If many cells (even low-drive ones) in the area switch&#xA;simultaneously causing the droop, try to introduce small timing delays on&#xA;non-critical paths feeding into this region to slightly spread out the&#xA;switching events over time. This reduces the peak current demand at any single&#xA;instant.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What inputs are needed at CTS for sub-blocks?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-at-cts-for-sub/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-at-cts-for-sub/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;The&#xA;top-level SDC must correctly define the clocks reaching the input clock ports&#xA;of the sub-blocks.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;If&#xA;a sub-block generates clocks that are used by other blocks or the top level,&#xA;these generated clocks must also be properly defined (e.g., using&#xA;create_generated_clock sourced from a sub-block&#39;s output pin).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What inputs are needed for crosstalk/noise analysis?  Which SPEF is needed?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-for/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-inputs-are-needed-for/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: Symbol; font-size: 10pt; line-height: 107%; text-indent: -18pt;&#34;&gt;·&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Inputs for Crosstalk/Noise Analysis:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;mso-bidi-font-family: Calibri; mso-bidi-theme-font: minor-latin;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;1.&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Timing&#xA;Libraries (&lt;/b&gt;.lib&lt;b&gt;, &lt;/b&gt;.db&lt;b&gt;):&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is a loop violation in DRC fixing?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-loop-violation-in-drc-fixing/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-loop-violation-in-drc-fixing/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;In terms of&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&amp;nbsp;&#xA;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;STA:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;When in timing path, there is output of combo&#xA;logic is used as input in same timing path, it forms, loop causing instability&#xA;and difficulty in modelling timing for that path.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is Antenna Effect? How to solve antenna violations?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-antenna-effect-how-to-solve/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-antenna-effect-how-to-solve/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Antenna&#xA;Effect (Plasma-Induced Gate Oxide Damage):&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; During semiconductor&#xA;manufacturing, plasma etching processes are used to remove material. In these&#xA;processes, charged particles (ions, electrons) bombard the wafer surface. If a&#xA;long metal wire (acting like an &#34;antenna&#34;) connected only to a transistor&#xA;gate is exposed during etching, it can accumulate significant charge from the&#xA;plasma. If this charge builds up enough voltage, it can exceed the breakdown&#xA;voltage of the thin gate oxide layer beneath the transistor gate, causing&#xA;damage (latent defects or immediate breakdown). This damage can lead to&#xA;reliability issues or functional failure. The risk increases with the Increase&#xA;in metal area compared to gate area. Which is called antenna ration.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is DRC (Design Rule Check)? How to fix drcs if in huge numbers?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-drc-design-rule-check-how-to/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-drc-design-rule-check-how-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10pt; line-height: 107%; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;DRC&#xA;(Design Rule Check):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; checks if the physical layout is as per foundry rules,&#xA;ensure it can be manufactured reliably with acceptable yield.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is EM (Electro migration)? How to solve EM violations?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-em-electro-migration-how-to/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-em-electro-migration-how-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10pt; line-height: 107%; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Electromigration&#xA;(EM):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The gradual displacement and migration of metal atoms in an&#xA;interconnect (wire or via) caused by the momentum transfer from flowing&#xA;electrons. Over time, at high current densities and temperatures, this movement&#xA;can lead to:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is functional vs timing ECOs? How to implement them?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-functional-vs-timing-ecos-how/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-functional-vs-timing-ecos-how/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -17.85pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;Functional ECO:&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; An Engineering Change&#xA;Order implemented to fix a &lt;/span&gt;&lt;b style=&#34;text-indent: -17.85pt;&#34;&gt;logical bug&lt;/b&gt;&lt;span style=&#34;text-indent: -17.85pt;&#34;&gt; in the design&#39;s functionality or&#xA;to add/modify a feature. The change originates from an RTL modification.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is IR drop (Static/Dynamic)? Why consider it?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-ir-drop-staticdynamic-why/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-ir-drop-staticdynamic-why/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: Symbol; text-indent: -18pt;&#34;&gt;·&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;For power analysis, each cell&#39;s power&#xA;dissipation has been characterized in the library (.lib) file. For leakage&#xA;power, the EDA tool simply adds up the leakage power of each cell. (Note:&#xA;Leakage power is usually state dependent) For dynamic power, the EDA tool&#xA;either estimates net capacitance before P&amp;amp;R or calculates net capacitance&#xA;after P&amp;amp;R. The designer has to provide the toggle rate. This can be based&#xA;on educated guess, experience, simulation, or emulation.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is LVS and Inputs required? Difference between schematic and layout views? Is it a functional check?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-lvs-and-inputs-required/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-lvs-and-inputs-required/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;LVS (Layout Versus Schematic):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A critical&#xA;physical verification process that compares the electrical circuit extracted&#xA;from the physical layout database (e.g., GDSII, OASIS) against the intended&#xA;circuit described by the source schematic netlist (e.g., SPICE or Verilog&#xA;netlist).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is recovery and removal time?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-recovery-and-removal-time/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-recovery-and-removal-time/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Recovery time &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;is the minimum amount of&#xA;time required between the release of an asynchronous signal from the active&#xA;state to the next active clock edge.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is temperature inversion?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-temperature-inversion/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-temperature-inversion/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Temperature Inversion effect is seen at lower&#xA;technology nodes (28nm and below), where cell delay is inversely proportional&#xA;to the temperature. This is mainly because of reduced supply voltage at lower&#xA;nodes.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between cworst/rcworst and C / RC corners? Why do we need to consider different RC corners?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-difference-between/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-difference-between/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Traditional&#xA;Corners (Simplified View - often just called C corners initially): &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Used for&#xA;short nets where resistance can be ignored or very less.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Cworst&#xA;(Maximum Capacitance, Cmax):&lt;/b&gt; Models process variations that maximize&#xA;interconnect capacitance (e.g., wider wires, thicker metal, smaller spacing,&#xA;higher dielectric constant). Often assumes minimum resistance for these&#xA;conditions (though not always explicitly linked). Used primarily for &lt;i&gt;setup&#xA;timing analysis&lt;/i&gt; (longest path delay). &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between LVS netlist and PT (Primetime) netlist?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-difference-between-lvs-netlist/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-difference-between-lvs-netlist/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Netlist used for LVS is PG netlist, meaning it&#xA;has all PG related components, physical only cells etc. Netlist used for PT has&#xA;cells required for functionality.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the significance of the Global skew?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-significance-of-global-skew/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-significance-of-global-skew/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;CTS tools on global skew to start implementing&#xA;clock tree. The idea is that minimizing the global skew will automatically&#xA;minimize the local skew as global skew is the upper bound of local skew.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Global skew balancing attempts to make the&#xA;propagated clock timing match the ideal mode clock timing by balancing the&#xA;insertion delay (clock latency) between all sinks.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is TSV (Through-Silicon Via)? How is it implemented/validated in the tech file?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-is-tsv-through-silicon-via-how-is/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-is-tsv-through-silicon-via-how-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;TSV (Through-Silicon Via):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A vertical&#xA;electrical connection (via) that passes completely &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;through&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; a silicon&#xA;wafer or die. Used in 3DIC or 2.5D Chips, allowing different dies to be stacked&#xA;vertically and interconnected directly using TSV and bumps.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What type of DRCs are related to advanced nodes (e.g., 3nm)?</title>
      <link>http://localhost:1313/posts/2025-08-21-what-type-of-drcs-are-related-to/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-what-type-of-drcs-are-related-to/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Multi-Patterning Rules&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;: Assigning diff&#xA;masks to shapes based on adjacent mask, if it is odd cycle violation, loop&#xA;violation.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Via Rules:&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which cells and which VT types have high variation between SS and FF corners?</title>
      <link>http://localhost:1313/posts/2025-08-21-which-cells-and-which-vt-types-have/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-which-cells-and-which-vt-types-have/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;VT&#xA;Types:&lt;/b&gt; &lt;b&gt;Lower Vt has less delay variation across corners compared to&#xA;higher vt&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Cell&#xA;Types:&lt;/b&gt; delay buffers&lt;span style=&#34;mso-spacerun: yes;&#34;&gt;&amp;nbsp; &lt;/span&gt;and complex&#xA;cells has higher variation compared to normal buf/inverter.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why applying a hold ECO causes legalization errors?</title>
      <link>http://localhost:1313/posts/2025-08-21-why-applying-hold-eco-causes/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-why-applying-hold-eco-causes/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;A &#34;cell cannot be legalized&#34; error&#xA;during an ECO (especially a hold ECO, which often involves adding buffers)&#xA;means the PnR tool cannot find a valid, DRC-clean placement location for the&#xA;newly added or modified cells that aligns with the site rows and doesn&#39;t&#xA;overlap with other cells.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why use average current for static IR?</title>
      <link>http://localhost:1313/posts/2025-08-21-why-use-average-current-for-static-ir/</link>
      <pubDate>Thu, 21 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-21-why-use-average-current-for-static-ir/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Static IR drop analysis aims to determine the&#xA;**average, steady-state voltage drop** across the power grid.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;the baseline voltage level experienced by cells&#xA;over a longer period, primarily influenced by leakage and the average rate of&#xA;switching.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Can we see negative setup and hold values in the library? Why? What is the impact?</title>
      <link>http://localhost:1313/posts/2025-08-20-can-we-see-negative-setup-and-hold/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-can-we-see-negative-setup-and-hold/</guid>
      <description>&lt;p&gt;Yes, it is possible and quite common to see negative setup&#xA;and hold times specified in standard cell timing libraries (.lib).&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.3pt; mso-list: l0 level2 lfo1; tab-stops: list 54.3pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;There&#xA;are internal delays along the clock path and data path &lt;i&gt;within&lt;/i&gt; the cell,&#xA;from the input pins to the internal latch. &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Command for placement? Command for cell padding?</title>
      <link>http://localhost:1313/posts/2025-08-20-command-for-placement-command-for-cell/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-command-for-placement-command-for-cell/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;placeDesign / place_opt&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;setPlaceMode -cell_padding &amp;lt;value&amp;gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Difference between check_timing and report_timing</title>
      <link>http://localhost:1313/posts/2025-08-20-difference-between-check-timing-and-report-timing/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-difference-between-check-timing-and-report-timing/</guid>
      <description>&lt;p&gt;&amp;nbsp;Check_timing : It looks for issues in the design and&#xA;constraint setup, such as&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;span&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;/span&gt;• Unconstrained&#xA;endpoints&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;span&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/span&gt;• Combinational&#xA;feedback loops&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;span&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;/span&gt;• Empty or unclocked registers&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;span&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;/span&gt;• Generated clocks&#xA;with no source&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;span&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;&lt;/span&gt;• Timing exceptions&#xA;(false/multicycle paths) without valid paths&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34;&gt;Report_timing: Used to check various timing reports like, setup, hold, etc...&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;o:p&gt;&amp;nbsp;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Difference between Static and Dynamic power. How can dynamic power be fixed/reduced?</title>
      <link>http://localhost:1313/posts/2025-08-20-difference-between-static-and-dynamic/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-difference-between-static-and-dynamic/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Static&#xA;Power:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Power consumed when the circuit is powered ON but &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;not&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;actively switching. It&#39;s primarily due to leakage currents flowing through&#xA;transistors that are supposed to be OFF.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Explain CMOS technology basics</title>
      <link>http://localhost:1313/posts/2025-08-20-explain-cmos-technology-basics/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-explain-cmos-technology-basics/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;CMOS&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; stands for &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Complementary&#xA;Metal-Oxide-Semiconductor&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;. It&#39;s the dominant technology for constructing&#xA;integrated circuits.&lt;/span&gt;&lt;/p&gt;&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Complementary:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; It uses both NMOS&#xA;(N-channel Metal-Oxide-Semiconductor) and PMOS (P-channel&#xA;Metal-Oxide-Semiconductor) transistors, typically paired together.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Explain physical-only cells. What is the need for physical cells?</title>
      <link>http://localhost:1313/posts/2025-08-20-explain-physical-only-cells-what-is/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-explain-physical-only-cells-what-is/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Decap&#xA;Cells (Decoupling Capacitors):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; These are essentially capacitors (often&#xA;MOSCAPs) placed near switching logic.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; tab-stops: list 54.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Need:&lt;/b&gt;&#xA;to supply instantaneous current demands during fast switching events,&#xA;stabilizing the power supply voltage (VDD/VSS) and mitigating dynamic IR drop&#xA;and voltage noise on the power grid&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Have you abutted any macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-have-you-abutted-any-macros/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-have-you-abutted-any-macros/</guid>
      <description>&lt;p&gt;If macros having pins in middle&#xA;or side with no pins can be abutted if technology allows.&lt;/p&gt;</description>
    </item>
    <item>
      <title>How are decap cells placed?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-are-decap-cells-placed/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-are-decap-cells-placed/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Filler&#xA;Replacement:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Tools often place decaps in available whitespace within&#xA;standard cell rows, replacing filler cells. This is the most common method.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Near&#xA;High-Switching Logic:&lt;/b&gt; Targeted placement near blocks or cells known to have&#xA;high switching activity (e.g., clock buffers, data path muxes, bus drivers).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do we do power recovery (other than VT swapping)?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-we-do-power-recovery-other-than/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-we-do-power-recovery-other-than/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list -17.7pt 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Cell&#xA;Sizing / (Downsizing):&lt;/b&gt; Replace cells on non-critical timing paths with&#xA;smaller drive-strength variants (e.g., X4 -&amp;gt; X2 -&amp;gt; X1).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list -17.7pt 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Removing&#xA;unnecessary buf/inverters:&lt;/b&gt; If added on short nets, may not be really&#xA;required and can be deleted.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you check the logic depth after synthesis? How do you report logic depth if PnR tool is not reporting correctly?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-check-logic-depth-after/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-check-logic-depth-after/</guid>
      <description>&lt;p&gt;Scripting:&#xA;      Tcl scripts can be written to trace paths between registers (e.g., using&#xA;      all_fanin/all_fanout recursively or dedicated path tracing commands) and&#xA;      count the number of combinational cells encountered.&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you create a voltage area in floorplan? What is the difference between a voltage domain and a power domain?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-create-voltage-area-in/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-create-voltage-area-in/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Creating&#xA;a Voltage Area (Physical Implementation):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; A voltage area is a &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;physical&#xA;region&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; on the chip floorplan designated to contain logic operating at a&#xA;specific voltage level different from other regions, or logic that can be&#xA;power-gated:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you decide if the final netlist is good to go for PnR?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-decide-if-final-netlist-is-good/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-decide-if-final-netlist-is-good/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Clean Sanity Checks:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The netlist must&#xA;pass all critical sanity checks:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 36.0pt; mso-list: l0 level1 lfo2; tab-stops: list 36.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;No&#xA;fatal errors in check_design / check_netlist (no multi-driven nets, no floating&#xA;inputs on critical paths, correct connectivity).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you decide the max_trans value for PnR, considering the library limit?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-decide-maxtrans-value-for/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-decide-maxtrans-value-for/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;PnR Target:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The target set in the PnR&#xA;tool (e.g., via SDC set_max_transition command) is usually a fraction of the&#xA;library limit, often around &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;70-80% of &lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Lib_Max_Trans.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you do power planning? Which power plan strategies do you follow? Command used for power plan?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-do-power-planning/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-do-power-planning/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Requirement Analysis:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Understand the&#xA;power consumption estimate of the design (static and dynamic), voltage levels&#xA;required, number of power domains, IR drop targets, and EM limits.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you fix setup violations at the placement stage?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-fix-setup-violations-at/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-fix-setup-violations-at/</guid>
      <description>&lt;p&gt;Cell Sizing, VT Swap to allowed VT at placement, Buffer&#xA;insertion, Logic optimization, These optimizations are typically performed&#xA;automatically by the place_opt / optDesign -preCTS commands based on the timing&#xA;constraints (SDC) and available libraries and don’t use settings.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Need manual observation of critical paths,&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you handle pin placement?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-handle-pin-placement/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-handle-pin-placement/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Minimize&#xA;wire length between pins and the internal logic/macros they connect to.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Reduce&#xA;routing congestion, especially near the block boundary.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you initialize the design if given netlist, SDC, and lib?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-initialize-design/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-initialize-design/</guid>
      <description>&lt;p&gt;&amp;nbsp;Configure the tool to find the required library files (.lib,&#xA;.lef).&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 21.8pt; mso-add-space: auto; mso-list: l2 level1 lfo2; tab-stops: list 21.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Innovus:&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 21.8pt; mso-add-space: auto; mso-list: l2 level1 lfo2; tab-stops: list 21.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;ICC2: set_app_var search_path ./libs ;&#xA;set_app_var target_library {slow.db} ; set_app_var link_library &#34;*&#xA;slow.db&#34; (Specify LEF via read_tech_lef, read_cell_lef or read_ndm)&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you plan the die size and estimate the chip area?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-plan-die-size/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-plan-die-size/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Gather&#xA;Inputs:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo4; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Gate Count:&lt;/b&gt; Number of standard logic&#xA;gates from synthesis (excluding memories/macros).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to Analyze and Fix Post-Placement Congestion?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-do-you-analyse-and-fix-congestion/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-do-you-analyse-and-fix-congestion/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Congestion Maps:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Use the PnR tool&#39;s GUI&#xA;to visualize the congestion map generated after trial/global routing. Identify&#xA;hotspots (high overflow areas, usually color-coded red/orange). Check both&#xA;horizontal and vertical layer congestion.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to decide how many site rows needed for cell padding?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-decide-how-many-site-rows-needed/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-decide-how-many-site-rows-needed/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Usually iterative to find best value for padding&#xA;but can be generalise like,&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;If local congestion in one module, depending on&#xA;congestion %, we can increase.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to decide power domain area?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-decide-power-domain-area/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-decide-power-domain-area/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Logical Grouping (UPF &lt;/b&gt;create_power_domain&#xA;-elements&lt;b&gt;):&lt;/b&gt; All instances specified as elements of a power domain&#xA;ideally need to be placed together physically.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Area Estimation:&lt;/b&gt; Estimate the total area&#xA;required for all the standard cells and macros belonging to the power domain. Add&#xA;margin for internal routing, CTS buffers, and special cells (power switches,&#xA;isolation cells often placed at the boundary).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to handle congestion in vertical blocks (H &gt; W)?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-handle-congestion-in-vertical/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-handle-congestion-in-vertical/</guid>
      <description>&lt;p&gt;If height is more, block has longer vertical tracks but less&#xA;in number. Block has more number of horizontal tracks available. Chances are&#xA;there will be higher congestion on vertical tracks. So place pins and macros&#xA;such that it utilises more number of horizontal tracks.&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to place macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-place-macros/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-place-macros/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Analyze Connectivity (Flylines) – all fanin,&#xA;all_fanout.&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l1 level1 lfo3; tab-stops: list 18.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Use trace macro feature of Innovus.&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How to solve congestion if uniform density spread is not working?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-to-solve-congestion-if-uniform/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-to-solve-congestion-if-uniform/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Identify&#xA;the Bottleneck:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Determine &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;why&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; the hotspot exists even with uniform&#xA;density targets. Is it due to:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 90.0pt; mso-list: l0 level3 lfo1; tab-stops: list 90.0pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: Wingdings; font-size: 10.0pt; line-height: 107%; mso-bidi-font-family: Wingdings; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: Wingdings;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;§&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Macro&#xA;pin congestion?&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How will you handle high utilization?</title>
      <link>http://localhost:1313/posts/2025-08-20-how-will-you-handle-high-utilization/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-how-will-you-handle-high-utilization/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 17.85pt;&#34;&gt;Use area aware synthesis and&#xA;placement.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 17.85pt;&#34;&gt;Place macros carefully to give&#xA;maximum std cell placeable area. Use congestion driven placement to reduce high&#xA;utilization impact on congestion.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If cells are sitting at the corner in a partial blockage (not spread), what can be done?</title>
      <link>http://localhost:1313/posts/2025-08-20-if-cells-are-sitting-at-corner-in/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-if-cells-are-sitting-at-corner-in/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Ensure that partial blockages are not too&#xA;restrictive. If a region is 50% blocked, and nearby area is full, cells may&#xA;crowd into corners.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Create blockage in distributed area. &lt;a href=&#34;https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009mFGeEAM&amp;amp;pageName=ArticleContent&#34;&gt;https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O3w000009mFGeEAM&amp;amp;pageName=ArticleContent&lt;/a&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If macros are placed in the core area, what issues might be observed?</title>
      <link>http://localhost:1313/posts/2025-08-20-if-macros-are-placed-in-core-area-what/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-if-macros-are-placed-in-core-area-what/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Routing Congestion&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;: Macros create&#xA;&#34;pinch points&#34; or areas of high congestion around the corners and&#xA;between adjacent macros, making it difficult for the router to connect signals.&#xA;And creates Routing Detours resulting in longer wire lengths, increased delay,&#xA;and potentially new timing violations.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>If my utilization is 70% except optimization and physical cells what things we should consider in estimated utilization at route?</title>
      <link>http://localhost:1313/posts/2025-08-20-if-my-utilization-is-70-except/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-if-my-utilization-is-70-except/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Buffers/inverters for optimization&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Physical only cells added like decap, endcaps,&#xA;well taps etc.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Up to what layer do you drop vias to macros and why? Why might via dropping be restricted differently for different macros?</title>
      <link>http://localhost:1313/posts/2025-08-20-up-to-what-layer-do-you-drop-vias-to/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-up-to-what-layer-do-you-drop-vias-to/</guid>
      <description>&lt;p&gt;Based on, on which layer macros&#xA;has pins, we can drop via on top of that layer or do direct connection on pin&#xA;layer. Different macros may have different internal structure and hence pins at&#xA;different layers.&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the challenges in floorplan? What extra care is needed for 7nm?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-challenges-in-floorplan/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-challenges-in-floorplan/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Power&#xA;Grid Integrity: &lt;/b&gt;Due to lower Vdd and higher current density, the power grid&#xA;must be extremely robust. This means more metal layers allocated for power&lt;b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-bidi-font-weight: bold; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Pin&#xA;Placement Complexity:&lt;/b&gt; Higher pin counts and tighter bump pitches make I/O&#xA;pin placement challenging.&lt;b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/b&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the checks done after placement?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-checks-done-after-placement/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-checks-done-after-placement/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Placement Legality:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; check for &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Overlaps:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;Verify that no standard cells overlap each other (checkPlace, checkLegality).&#xA;All cells must occupy legal sites defined by the floorplan rows.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the differences between lower technology nodes and higher nodes?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-differences-between-lower-tech-node/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-differences-between-lower-tech-node/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;/p&gt;&lt;table border=&#34;0&#34; cellpadding=&#34;0&#34; cellspacing=&#34;0&#34; class=&#34;MsoNormalTable&#34; style=&#34;border-collapse: collapse; margin-left: 20.8pt; mso-padding-alt: 0cm 5.4pt 0cm 5.4pt; mso-yfti-tbllook: 1184; width: 605px;&#34;&gt;&#xA; &lt;tbody&gt;&lt;tr style=&#34;height: 15pt; mso-yfti-firstrow: yes; mso-yfti-irow: 0;&#34;&gt;&#xA;  &lt;td style=&#34;border: 1pt solid windowtext; height: 15pt; mso-border-alt: solid windowtext 1.0pt; mso-border-right-alt: solid windowtext .5pt; padding: 0cm 5.4pt; width: 114.2pt;&#34; valign=&#34;bottom&#34; width=&#34;152&#34;&gt;&#xA;  &lt;p class=&#34;MsoNormal&#34; style=&#34;line-height: normal; margin-bottom: 0cm;&#34;&gt;&lt;b&gt;&lt;span face=&#34;&amp;quot;Arial&amp;quot;,sans-serif&#34; style=&#34;color: black; font-size: 10pt; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;Feature&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/b&gt;&lt;/p&gt;&#xA;  &lt;/td&gt;&#xA;  &lt;td style=&#34;border-left: none; border: 1pt solid windowtext; height: 15pt; mso-border-bottom-alt: solid windowtext 1.0pt; mso-border-right-alt: solid windowtext .5pt; mso-border-top-alt: solid windowtext 1.0pt; padding: 0cm 5.4pt; width: 197pt;&#34; valign=&#34;bottom&#34; width=&#34;263&#34;&gt;&#xA;  &lt;p class=&#34;MsoNormal&#34; style=&#34;line-height: normal; margin-bottom: 0cm;&#34;&gt;&lt;b&gt;&lt;span face=&#34;&amp;quot;Arial&amp;quot;,sans-serif&#34; style=&#34;color: black; font-size: 10pt; mso-fareast-font-family: &amp;quot;Times New Roman&amp;quot;; mso-fareast-language: EN-IN; mso-font-kerning: 0pt; mso-ligatures: none;&#34;&gt;Lower Nodes (e.g., ≤7nm, 5nm, 3nm)&lt;o:p&gt;&lt;/o:p&gt;&lt;/span&gt;&lt;/b&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the different types of placement bounds/blockages?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-different-types-of-placement-blockage/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-different-types-of-placement-blockage/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Placement&#xA;blockage of type &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;&#34;Hard&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#34; means that placeDesign will not place&#xA;any cells in this area. Use this blockage type to totally restrict standard&#xA;cells from being placed here.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What are the inputs required at the start of PnR?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-are-inputs-required-at-start-of-pnr/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-are-inputs-required-at-start-of-pnr/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Gate-Level Netlist:&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Timing Libraries (&lt;/b&gt;.lib&lt;b&gt; or &lt;/b&gt;.db&lt;b&gt;)&lt;/b&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpMiddle&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Physical Libraries (&lt;/b&gt;.lef&lt;b&gt;):&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What can cause bad timing at the placement stage?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-can-cause-bad-timing-at-placement/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-can-cause-bad-timing-at-placement/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Inaccurate&#xA;Wire Load Models (WLMs) in Synthesis:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Synthesis often uses statistical WLMs&#xA;to estimate interconnect delay, which can be highly inaccurate compared to the&#xA;actual delays based on physical placement.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What challenges in power planning for 7nm and advanced nodes?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-challenges-in-power-planning-for/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-challenges-in-power-planning-for/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Increased Resistance:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Interconnect wires&#xA;become thinner and taller (to try and mitigate R increase, but R still&#xA;dominates over C). Via resistance also increases dramatically. This makes the&#xA;power grid inherently more resistive, leading to higher IR drop (V=I×R).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What checks are done after floorplan?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-checks-are-done-after-floorplan/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-checks-are-done-after-floorplan/</guid>
      <description>&lt;p&gt;&lt;b&gt;Area and Utilization: &lt;/b&gt;within limit.&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Macro Placement Legality:&lt;/b&gt; Ensure all macros are&#xA;placed legally (not overlapping) and are aligned to the site grid.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Pin Placement:&lt;/b&gt; Check that all I/O pins are placed and&#xA;that their locations are reasonable for top-level connectivity.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;&lt;b&gt;Early IR Drop Analysis&lt;/b&gt;: A static IR drop analysis is&#xA;run on the power distribution network (PDN) to check for significant voltage&#xA;drops. This helps validate that the power grid structure (straps, rails, and&#xA;vias) is robust enough.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What does max transition and max capacitance mean? Which one is given priority and why?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-does-max-transition-and-max/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-does-max-transition-and-max/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Max&#xA;Transition (or Max Slew):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; This is a design rule constraint specified in the&#xA;library (.lib) that defines the &lt;/span&gt;&lt;i style=&#34;text-indent: -18pt;&#34;&gt;longest permissible time&lt;/i&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; for a signal to&#xA;transition from one logic level to another (e.g., 10% to 90% of Vdd).&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What extra care is needed in lower nodes?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-extra-care-is-needed-in-lower-nodes/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-extra-care-is-needed-in-lower-nodes/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Variability&#xA;Management:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Use advanced modeling (AOCV/POCV) and variation-aware design&#xA;techniques. Statistical timing and yield analysis become crucial.&lt;/span&gt;&lt;/p&gt;&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Complex&#xA;Design Rules:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; multi-patterning rules (coloring, masks), pitch restrictions,&#xA;via rules, and DFM (Design for Manufacturability) requirements like dummy fill,&#xA;via ladders, etc.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What if timing is critical and spreading isn&#39;t an option?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-if-timing-is-critical-and/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-if-timing-is-critical-and/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34;&gt;Delay is due to cell and interconnect. When area is&#xA;congested, when tool calculates timing, it may consider detour routes, adding&#xA;more delay.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;When cells are spreaded just enough to solve congestion, it&#xA;may reduce route length as well, helping in congestion and timing both.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34;&gt;Instead of broad spreading, use more localized techniques:&#xA;Apply partial blockages with lower blockage percentages (e.g., 10%) only in the&#xA;absolute peak congestion GCells, rather than large areas.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is cell delay and why is max transition important?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-is-cell-delay-and-why-is-max/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-is-cell-delay-and-why-is-max/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Cell&#xA;Delay:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; &lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&amp;nbsp;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;the time it takes for a&#xA;signal change at the input of a standard cell (like an AND gate, OR gate,&#xA;flip-flop) to propagate and cause a corresponding change at its output. It&#39;s&#xA;typically measured between the 50% voltage points of the input and output waveforms.&#xA;Cell delay depends on:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the content inside an SDC file? How is the clock defined? Why is delay defined on IO ports?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-is-content-inside-sdc-file-how-is/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-is-content-inside-sdc-file-how-is/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;SDC Version:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Specifies the SDC standard&#xA;version used (e.g., set sdc_version 2.1).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 18.0pt; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Units:&lt;/b&gt; Defines units for time,&#xA;capacitance, resistance, voltage, current, power (e.g., set_units -time ns&#xA;...).&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between std. cell LEF and tech LEF? What content is in tech LEF?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-is-difference-between-std-cell-lef/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-is-difference-between-std-cell-lef/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Technology&#xA;LEF (&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;tech.lef&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;):&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Defines the process technology rules and properties.&#xA;It contains information common to the entire chip manufacturing process,&#xA;independent of specific standard cells.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is your Reg2Reg WNS/TNS in the final netlist? What if it&#39;s extremely high? What about ICG WNS?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-is-your-reg2reg-wnstns-in-final/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-is-your-reg2reg-wnstns-in-final/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Reg2Reg WNS/TNS:&lt;/b&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 39.95pt; mso-list: l0 level2 lfo1; tab-stops: list 39.95pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Acceptable:&lt;/b&gt;&#xA;A small negative WNS (e.g., -50ps to -200ps for a multi-GHz design, perhaps&#xA;-10% to -20% of the clock period) might be considered acceptable as a starting&#xA;point for PnR. TNS should ideally be manageable.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What sanity checks are performed before starting floorplan / after receiving the synthesized netlist?</title>
      <link>http://localhost:1313/posts/2025-08-20-sanity-checks-before-floorplan/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-sanity-checks-before-floorplan/</guid>
      <description>&lt;p class=&#34;MsoListParagraph&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l1 level1 lfo2; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Netlist Checks:&lt;/b&gt; &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 39.95pt; mso-list: l0 level2 lfo1; tab-stops: list 39.95pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Syntactic&#xA;Correctness:&lt;/b&gt; Ensure the Verilog netlist format is correct and parsable by&#xA;the PnR tool.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>What utilization do you target at the start? Considering a design with 70% vs 50% utilization, which would you take?</title>
      <link>http://localhost:1313/posts/2025-08-20-what-utilization-do-you-target-at-start/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-what-utilization-do-you-target-at-start/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Target&#xA;Utilization at Start:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The initial target core utilization for PnR typically&#xA;ranges from &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;50% to 70%&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;.&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 57.8pt; mso-list: l0 level2 lfo1; tab-stops: list 57.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Lower&#xA;utilization (e.g., 50-60%) provides more whitespace, making routing easier,&#xA;reducing congestion, potentially improving timing (less detour), and offering&#xA;more flexibility for CTS and ECOs. This is often preferred for high-performance&#xA;designs or designs with known congestion challenges.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which state (switching or not switching) consumes more power? Which VT leaks more (HVT vs LVT)?</title>
      <link>http://localhost:1313/posts/2025-08-20-which-state-switching-or-not-switching/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-which-state-switching-or-not-switching/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Switching State:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; The &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;switching state&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;consumes significantly more power in CMOS circuits. This is called &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;dynamic&#xA;power&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; and has two main components:&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Which type of switches are used in low power domains?</title>
      <link>http://localhost:1313/posts/2025-08-20-which-type-of-switches-are-used-in-low/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-which-type-of-switches-are-used-in-low/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Header Switches:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; Use &lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;PMOS&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;&#xA;transistors placed between the main VDD grid (always-on supply) and the&#xA;switchable VDD rail of the power domain (VDD_SW). The PMOS gate is controlled&#xA;by the sleep/enable signal. When OFF (sleep signal asserted), they disconnect&#xA;the domain from VDD.&lt;/span&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why build voltage islands? What are the requirements for low power design?</title>
      <link>http://localhost:1313/posts/2025-08-20-why-build-voltage-islands-what-are/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-why-build-voltage-islands-what-are/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt;Voltage islands (or power domains operating at&#xA;different voltage levels) are created primarily to reduce overall power&#xA;consumption (both dynamic and static).&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 39.8pt; mso-list: l2 level2 lfo1; tab-stops: list 39.8pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; font-size: 10.0pt; line-height: 107%; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Dynamic&#xA;Power Reduction:&lt;/b&gt; Pdynamic​&lt;span style=&#34;font-family: &amp;quot;Cambria Math&amp;quot;,serif; mso-bidi-font-family: &amp;quot;Cambria Math&amp;quot;;&#34;&gt;∝&lt;/span&gt;Vdd2​. By operating&#xA;non-performance-critical blocks (islands) at a lower supply voltage (e.g.,&#xA;0.7V) compared to performance-critical blocks (e.g., 0.9V), the dynamic power&#xA;consumption of the low-voltage blocks is significantly reduced.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why do we use isolation cells?</title>
      <link>http://localhost:1313/posts/2025-08-20-why-do-we-use-isolation-cells/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-why-do-we-use-isolation-cells/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;p class=&#34;MsoListParagraphCxSpFirst&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Primary Purpose:&lt;/b&gt; To prevent &lt;b&gt;signal&#xA;corruption&lt;/b&gt; from propagating from an inactive domain to an active domain.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoListParagraphCxSpLast&#34; style=&#34;margin-left: 18.0pt; mso-add-space: auto; mso-list: l0 level1 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;Isolation &amp;amp; Level Shifters: &lt;a href=&#34;https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/&#34; target=&#34;_blank&#34;&gt;https://vlsitutorials.com/isolation-cells-level-shifter-cells-low-power-vlsi/&lt;/a&gt;&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>Why don&#39;t we check hold during placement?</title>
      <link>http://localhost:1313/posts/2025-08-20-why-dont-we-check-hold-during-placement/</link>
      <pubDate>Wed, 20 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-20-why-dont-we-check-hold-during-placement/</guid>
      <description>&lt;p&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; text-indent: -18pt;&#34;&gt;o&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;b style=&#34;text-indent: -18pt;&#34;&gt;Ideal Clock Network:&lt;/b&gt;&lt;span style=&#34;text-indent: -18pt;&#34;&gt; During placement&#xA;(pre-CTS), the PnR tool assumes an &#34;ideal&#34; clock network. This means:&lt;/span&gt;&lt;/p&gt;&#xA;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 54.0pt; mso-list: l0 level2 lfo1; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: &amp;quot;Courier New&amp;quot;; mso-fareast-font-family: &amp;quot;Courier New&amp;quot;;&#34;&gt;&lt;span style=&#34;mso-list: Ignore;&#34;&gt;o&lt;span style=&#34;font: 7.0pt &amp;quot;Times New Roman&amp;quot;;&#34;&gt;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;Zero Skew:&lt;/b&gt; All flip-flops receive the&#xA;clock edge at the exact same time.&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>How do you approach AOCV in your design? What kind of library do you need for AOCV?</title>
      <link>http://localhost:1313/posts/2025-08-19-how-do-you-approach-aocv-in-your-design/</link>
      <pubDate>Tue, 19 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-19-how-do-you-approach-aocv-in-your-design/</guid>
      <description>&lt;p&gt;&amp;nbsp;&lt;b style=&#34;text-indent: 18pt;&#34;&gt;Enable AOCV&#xA;Mode:&lt;/b&gt;&lt;span style=&#34;text-indent: 18pt;&#34;&gt; Set the appropriate variables/commands in the STA tool (e.g.,&#xA;PrimeTime, Tempus)&lt;/span&gt;&lt;/p&gt;&lt;p&gt;&lt;b&gt;Specify AOCV Files:&lt;/b&gt; Ensure&#xA;the tool points to the necessary AOCV library files (often provided as separate&#xA;.aocv files or tables within the .lib).&lt;/p&gt;&lt;p&gt;&lt;b&gt;Select Analysis Mode:&lt;/b&gt;&#xA;Choose between &#39;clock only&#39; or &#39;clock and data&#39; modes. &#39;Clock only&#39; applies&#xA;AOCV derates just to clock paths for faster runtime, while &#39;clock and data&#39;&#xA;applies them to both for higher accuracy.&lt;/p&gt;</description>
    </item>
    <item>
      <title>What is the difference between OCV, AOCV, and POCV? Why POCV?</title>
      <link>http://localhost:1313/posts/2025-08-19-1-what-is-difference-between-ocv-aocv/</link>
      <pubDate>Tue, 19 Aug 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/posts/2025-08-19-1-what-is-difference-between-ocv-aocv/</guid>
      <description>&lt;p&gt;&lt;/p&gt;&lt;div aria-label=&#34;Enter a prompt here&#34; aria-multiline=&#34;true&#34; class=&#34;ql-editor textarea new-input-ui&#34; contenteditable=&#34;false&#34; data-gramm=&#34;false&#34; data-placeholder=&#34;Ask Gemini&#34; role=&#34;textbox&#34;&gt;&lt;p&gt;&lt;/p&gt;&lt;/div&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 31.2pt;&#34;&gt;&lt;b&gt;Sources of Variation:&lt;/b&gt; The&#xA;primary sources of variation that necessitate derates are:&lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;&lt;p class=&#34;MsoNormal&#34; style=&#34;margin-left: 49.2pt; mso-list: l1 level1 lfo1; tab-stops: list 49.2pt; text-indent: -18.0pt;&#34;&gt;&lt;!--[if !supportLists]--&gt;&lt;span style=&#34;font-family: Symbol; font-size: 10.0pt; line-height: 107%; mso-bidi-font-family: Symbol; mso-bidi-font-size: 11.0pt; mso-fareast-font-family: Symbol;&#34;&gt;·&lt;span style=&#34;font-family: &amp;quot;Times New Roman&amp;quot;; font-feature-settings: normal; font-kerning: auto; font-optical-sizing: auto; font-size-adjust: none; font-size: 7pt; font-stretch: normal; font-variant-alternates: normal; font-variant-east-asian: normal; font-variant-emoji: normal; font-variant-numeric: normal; font-variant-position: normal; font-variation-settings: normal; line-height: normal;&#34;&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&#xA;&lt;/span&gt;&lt;/span&gt;&lt;!--[endif]--&gt;&lt;b&gt;PVT (Process, Voltage, Temperature)&#xA;Variations:&lt;/b&gt; These are inter-chip variations. &lt;o:p&gt;&lt;/o:p&gt;&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
