*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/jkoczwara/VDIC/.dvt/lab01.build
    -F /home/student/jkoczwara/VDIC/lab01/tb.f
        -F /home/student/jkoczwara/VDIC/lab01/dut.f
*** Done analyzing build configuration [45 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/jkoczwara/VDIC/lab01/alu/mtm_Alu.vp ...
Done /home/student/jkoczwara/VDIC/lab01/alu/mtm_Alu.vp [32 ms, 474 lines, SystemVerilog_2012] ...
Loading (2) /home/student/jkoczwara/VDIC/lab01/alu_tb.sv ...
Done /home/student/jkoczwara/VDIC/lab01/alu_tb.sv [22 ms, 509 lines, SystemVerilog_2012] ...
*** Done invocation #1 [43 ms] ***
*** Done parsing [LT 18.0 ms, PT 43.0 ms] ***
*** Total number of lines [983] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [76 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [3 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [51 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [357 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [19 ms] ***
*** Total build time [480 ms] ***
