INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.12 BIT SWIZZLING/HDL Example 4.12 BIT SWIZZLING.srcs/sources_1/imports/HDL Example 4.12 BIT SWIZZLING/BIT_SWIZZLING.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIT_SWIZZLING_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.12 BIT SWIZZLING/HDL Example 4.12 BIT SWIZZLING.srcs/sim_1/imports/HDL Example 4.12 BIT SWIZZLING/Simulation_BIT_SWIZZLING.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_12
