SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -5
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc3s500e
SET_PREFERENCE projectname icon
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fg320
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name icon
SET_PARAMETER user_scan_chain USER1
SET_PARAMETER example_design false
SET_PARAMETER use_softbscan false
SET_PARAMETER use_ext_bscan false
SET_PARAMETER number_control_ports 1
SET_PARAMETER use_unused_bscan false
SET_PARAMETER enable_jtag_bufg true
SET_CORE_CLASS PSF
SET_CORE_PATH /CMC/tools/xilinx/13.4/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_05_a/
SET_CORE_GUIPATH /CMC/tools/xilinx/13.4/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_05_a/tooldata/coregen/gui/chipscope_icon.tcl
SET_CORE_NAME ICON (ChipScope Pro - Integrated Controller)
SET_CORE_VERSION 1.05.a
SET_CORE_VLNV xilinx.com:ip:chipscope_icon:1.05.a
SET_CORE_DATASHEET /CMC/tools/xilinx/13.4/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_05_a/doc/chipscope_icon.pdf
ADD_CORE_DOCUMENT </CMC/tools/xilinx/13.4/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_05_a/doc/chipscope_icon.pdf><Data Sheet>
ADD_CORE_DOCUMENT </CMC/tools/xilinx/13.4/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_05_a/doc/html/change_log.html><Version Information>
