static inline T_1 F_1 ( T_1 V_1 )\r\n{\r\nF_2 ( V_2 + V_3 , V_1 ) ;\r\nF_2 ( V_2 + V_4 , V_5 ) ;\r\nwhile ( ! ( F_3 ( V_2 + V_6 ) & V_7 ) )\r\n;\r\nreturn F_3 ( V_2 + V_8 ) ;\r\n}\r\nstatic T_2 F_4 ( int V_9 , void * V_10 )\r\n{\r\nT_1 V_11 = F_3 ( V_2 + V_6 ) ;\r\nif ( V_11 & V_12 ) {\r\nT_1 V_1 = F_1 ( 0x42000000 ) ;\r\nF_5 ( V_13 L_1 ,\r\nV_1 ) ;\r\n}\r\nif ( V_11 & V_14 ) {\r\nT_1 V_1 = F_1 ( 0x82000000 ) >> 16 ;\r\nF_5 ( V_13 L_2 ,\r\nV_1 ) ;\r\n}\r\nif ( V_11 & ( V_12 | V_14 ) ) {\r\nF_2 ( V_2 + V_3 , 0 ) ;\r\nF_2 ( V_2 + V_4 , V_15 | V_16 ) ;\r\n} else {\r\nF_5 ( V_13 L_3 ) ;\r\n}\r\nreturn V_17 ;\r\n}\r\nstatic int T_3 F_6 ( void )\r\n{\r\nstruct V_18 * V_19 ;\r\nT_1 V_20 ;\r\nunsigned long V_21 ;\r\nint V_9 ;\r\nconst T_1 * V_22 ;\r\nT_1 V_23 ;\r\nint V_24 ;\r\nconst T_1 * V_25 ;\r\nT_1 V_26 ;\r\nV_19 = F_7 ( NULL , NULL , L_4 ) ;\r\nif ( ! V_19 )\r\nreturn 0 ;\r\nV_25 = F_8 ( V_19 , L_5 , NULL ) ;\r\nif ( V_25 == NULL ) {\r\nF_5 ( V_27 L_6 , V_19 -> V_28 ) ;\r\nF_9 ( V_19 ) ;\r\nreturn - V_29 ;\r\n}\r\nV_26 = V_25 [ 0 ] ;\r\nV_22 = F_8 ( V_19 , L_7 , & V_24 ) ;\r\nif ( ! V_22 || ( V_24 != 4 * sizeof( T_1 ) ) ) {\r\nF_5 ( V_27 L_8 ,\r\nV_19 -> V_28 ) ;\r\nF_9 ( V_19 ) ;\r\nreturn - V_29 ;\r\n}\r\nV_23 = V_22 [ 0 ] ;\r\nV_2 = V_22 [ 2 ] ;\r\nV_9 = F_10 ( V_19 , 0 ) ;\r\nif ( V_9 == V_30 ) {\r\nF_5 ( V_27 L_9 ) ;\r\nF_9 ( V_19 ) ;\r\nreturn - V_29 ;\r\n}\r\nif ( F_11 ( V_9 , F_4 , 0 , L_10 , 0 ) < 0 ) {\r\nF_5 ( V_27 L_11\r\nL_12 ) ;\r\nF_9 ( V_19 ) ;\r\nreturn - V_29 ;\r\n}\r\nF_12 ( V_21 ) ;\r\nasm volatile ("sync" ::: "memory");\r\nF_2 ( V_23 + V_31 ,\r\nF_3 ( V_23 + V_31 ) & ~ V_32 ) ;\r\nF_2 ( V_23 + V_33 ,\r\nF_3 ( V_23 + V_33 ) & ~ V_34 ) ;\r\nF_2 ( V_23 + V_35 ,\r\nF_3 ( V_23 + V_35 ) & ~ V_34 ) ;\r\nF_2 ( V_23 + V_36 ,\r\nF_3 ( V_23 + V_36 ) & ~ V_34 ) ;\r\nF_2 ( V_23 + V_37 ,\r\nF_3 ( V_23 + V_37 ) & ~ V_34 ) ;\r\nV_20 = F_3 ( V_2 + V_38 ) &\r\n~ ( V_39 | V_40 | V_41 ) ;\r\nV_20 |= V_42 | V_43 ;\r\nF_2 ( V_2 + V_38 , V_20 ) ;\r\nF_2 ( V_2 + V_3 , 0 ) ;\r\nF_2 ( V_2 + V_4 , V_44 ) ;\r\nwhile ( ! ( F_3 ( V_2 + V_6 ) & V_7 ) )\r\n;\r\nF_2 ( V_2 + V_4 , V_15 | V_16 ) ;\r\nV_20 = F_3 ( V_2 + V_45 ) &\r\n~ ( V_46 | V_47 ) ;\r\nV_20 |= V_48 | V_49 ;\r\nF_2 ( V_2 + V_45 , V_20 ) ;\r\nV_20 = F_3 ( V_2 + V_50 ) &\r\n~ ( V_46 | V_47 ) ;\r\nV_20 |= 0x80000000 | V_48 | V_49 ;\r\nF_2 ( V_2 + V_50 , V_20 ) ;\r\nasm volatile ("sync" ::: "memory");\r\nV_20 = F_3 ( V_2 + V_38 ) ;\r\nV_20 &= ~ ( V_51 | V_52 | V_53\r\n| V_54 | V_55 | V_56 | V_57 ) ;\r\nV_20 |= V_39 | V_40 | V_58 | V_59 | V_60\r\n| V_61 | V_62 | V_63 | V_64 ;\r\nif ( F_13 ( V_19 , L_13 ) ||\r\nF_13 ( V_19 , L_14 ) )\r\nV_20 |= V_65 ;\r\nF_2 ( V_2 + V_38 , V_20 ) ;\r\nasm volatile ("sync; isync" ::: "memory");\r\nF_14 ( V_21 ) ;\r\nF_5 ( V_66 L_15 , V_26 >> 10 ) ;\r\nF_9 ( V_19 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_15 ( char * V_67 )\r\n{\r\nstruct V_18 * V_19 ;\r\nT_1 V_68 = V_69 ;\r\nconst T_1 * V_25 ;\r\nV_19 = F_16 ( NULL , L_16 ) ;\r\nif ( V_19 ) {\r\nV_25 = F_8 ( V_19 , L_17 , NULL ) ;\r\nif ( ( V_25 ) && ( ( V_25 [ 0 ] >= 1 ) && ( V_25 [ 0 ] <= 3 ) ) )\r\nV_68 = V_25 [ 0 ] << 28 ;\r\n}\r\nF_17 ( V_70 , F_18 ( V_70 ) | V_68 ) ;\r\nwhile ( 1 )\r\n;\r\n}
