-- VHDL for IBM SMS ALD page 41.40.01.1
-- Title: CONSOLE PROGRAM PRINT OUT CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/24/2020 8:28:29 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_41_40_01_1_CONSOLE_PROGRAM_PRINT_OUT_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_MASTER_ERROR:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT:	 in STD_LOGIC;
		PS_E_CH_IN_PROCESS:	 in STD_LOGIC;
		PS_E_CH_MOVE_MODE:	 in STD_LOGIC;
		PS_CONSOLE_HOME_POSITION:	 in STD_LOGIC;
		MS_CONSOLE_WRITE_OP:	 out STD_LOGIC;
		PS_CONSOLE_WRITE_OP:	 out STD_LOGIC;
		PS_CONS_MOVE_WRITE_OP:	 out STD_LOGIC;
		MS_CONS_PRG_PRT_OUT_MX_GATE:	 out STD_LOGIC);
end ALD_41_40_01_1_CONSOLE_PROGRAM_PRINT_OUT_CONTROL;

architecture behavioral of ALD_41_40_01_1_CONSOLE_PROGRAM_PRINT_OUT_CONTROL is 

	signal OUT_5B_R: STD_LOGIC;
	signal OUT_5B_R_Latch: STD_LOGIC;
	signal OUT_4B_K: STD_LOGIC;
	signal OUT_4B_K_Latch: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_5D_D: STD_LOGIC;
	signal OUT_4D_F: STD_LOGIC;
	signal OUT_3E_NoPin: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;

begin

	OUT_5B_R_Latch <= NOT(OUT_4B_K AND MS_MASTER_ERROR );
	OUT_4B_K_Latch <= NOT(OUT_DOT_5B AND OUT_5D_D );
	OUT_5C_C <= NOT(PS_E_CH_IN_PROCESS );
	OUT_3C_G <= NOT(OUT_4D_F );
	OUT_5D_D <= NOT(PS_CONSOLE_HOME_POSITION AND PS_E_CH_SELECT_UNIT_T_DOT_OUTPUT AND PS_E_CH_IN_PROCESS );
	OUT_4D_F <= NOT OUT_DOT_5B;
	OUT_3E_NoPin <= NOT(OUT_4D_F AND PS_E_CH_MOVE_MODE );
	OUT_1E_D <= NOT(OUT_3E_NoPin );
	OUT_3F_C <= NOT(OUT_4D_F AND PS_CONSOLE_HOME_POSITION );
	OUT_DOT_5B <= OUT_5B_R OR OUT_5C_C;

	MS_CONSOLE_WRITE_OP <= OUT_3C_G;
	PS_CONSOLE_WRITE_OP <= OUT_4D_F;
	PS_CONS_MOVE_WRITE_OP <= OUT_1E_D;
	MS_CONS_PRG_PRT_OUT_MX_GATE <= OUT_3F_C;

	Latch_5B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5B_R_Latch,
		Q => OUT_5B_R,
		QBar => OPEN );

	Latch_4B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4B_K_Latch,
		Q => OUT_4B_K,
		QBar => OPEN );


end;
