se ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cgen2 is
	port(	P, G		  		: in std_logic_vector(1 downto 0);			
			cin				: in std_logic;
			cout     	  	: out std_logic_vector(1 downto 0);
			BP, BG			: out std_logic);
end cgen2;

architecture cgen2_arc of cgen2 is
	
	
begin --arc1   

end cgen2_arc;