// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=132952,HLS_SYN_TPT=none,HLS_SYN_MEM=72,HLS_SYN_DSP=0,HLS_SYN_FF=31771,HLS_SYN_LUT=29888,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_A_AWVALID,
        m_axi_A_AWREADY,
        m_axi_A_AWADDR,
        m_axi_A_AWID,
        m_axi_A_AWLEN,
        m_axi_A_AWSIZE,
        m_axi_A_AWBURST,
        m_axi_A_AWLOCK,
        m_axi_A_AWCACHE,
        m_axi_A_AWPROT,
        m_axi_A_AWQOS,
        m_axi_A_AWREGION,
        m_axi_A_AWUSER,
        m_axi_A_WVALID,
        m_axi_A_WREADY,
        m_axi_A_WDATA,
        m_axi_A_WSTRB,
        m_axi_A_WLAST,
        m_axi_A_WID,
        m_axi_A_WUSER,
        m_axi_A_ARVALID,
        m_axi_A_ARREADY,
        m_axi_A_ARADDR,
        m_axi_A_ARID,
        m_axi_A_ARLEN,
        m_axi_A_ARSIZE,
        m_axi_A_ARBURST,
        m_axi_A_ARLOCK,
        m_axi_A_ARCACHE,
        m_axi_A_ARPROT,
        m_axi_A_ARQOS,
        m_axi_A_ARREGION,
        m_axi_A_ARUSER,
        m_axi_A_RVALID,
        m_axi_A_RREADY,
        m_axi_A_RDATA,
        m_axi_A_RLAST,
        m_axi_A_RID,
        m_axi_A_RUSER,
        m_axi_A_RRESP,
        m_axi_A_BVALID,
        m_axi_A_BREADY,
        m_axi_A_BRESP,
        m_axi_A_BID,
        m_axi_A_BUSER,
        m_axi_C_AWVALID,
        m_axi_C_AWREADY,
        m_axi_C_AWADDR,
        m_axi_C_AWID,
        m_axi_C_AWLEN,
        m_axi_C_AWSIZE,
        m_axi_C_AWBURST,
        m_axi_C_AWLOCK,
        m_axi_C_AWCACHE,
        m_axi_C_AWPROT,
        m_axi_C_AWQOS,
        m_axi_C_AWREGION,
        m_axi_C_AWUSER,
        m_axi_C_WVALID,
        m_axi_C_WREADY,
        m_axi_C_WDATA,
        m_axi_C_WSTRB,
        m_axi_C_WLAST,
        m_axi_C_WID,
        m_axi_C_WUSER,
        m_axi_C_ARVALID,
        m_axi_C_ARREADY,
        m_axi_C_ARADDR,
        m_axi_C_ARID,
        m_axi_C_ARLEN,
        m_axi_C_ARSIZE,
        m_axi_C_ARBURST,
        m_axi_C_ARLOCK,
        m_axi_C_ARCACHE,
        m_axi_C_ARPROT,
        m_axi_C_ARQOS,
        m_axi_C_ARREGION,
        m_axi_C_ARUSER,
        m_axi_C_RVALID,
        m_axi_C_RREADY,
        m_axi_C_RDATA,
        m_axi_C_RLAST,
        m_axi_C_RID,
        m_axi_C_RUSER,
        m_axi_C_RRESP,
        m_axi_C_BVALID,
        m_axi_C_BREADY,
        m_axi_C_BRESP,
        m_axi_C_BID,
        m_axi_C_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_A_ID_WIDTH = 1;
parameter    C_M_AXI_A_ADDR_WIDTH = 64;
parameter    C_M_AXI_A_DATA_WIDTH = 32;
parameter    C_M_AXI_A_AWUSER_WIDTH = 1;
parameter    C_M_AXI_A_ARUSER_WIDTH = 1;
parameter    C_M_AXI_A_WUSER_WIDTH = 1;
parameter    C_M_AXI_A_RUSER_WIDTH = 1;
parameter    C_M_AXI_A_BUSER_WIDTH = 1;
parameter    C_M_AXI_A_USER_VALUE = 0;
parameter    C_M_AXI_A_PROT_VALUE = 0;
parameter    C_M_AXI_A_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_C_ID_WIDTH = 1;
parameter    C_M_AXI_C_ADDR_WIDTH = 64;
parameter    C_M_AXI_C_DATA_WIDTH = 32;
parameter    C_M_AXI_C_AWUSER_WIDTH = 1;
parameter    C_M_AXI_C_ARUSER_WIDTH = 1;
parameter    C_M_AXI_C_WUSER_WIDTH = 1;
parameter    C_M_AXI_C_RUSER_WIDTH = 1;
parameter    C_M_AXI_C_BUSER_WIDTH = 1;
parameter    C_M_AXI_C_USER_VALUE = 0;
parameter    C_M_AXI_C_PROT_VALUE = 0;
parameter    C_M_AXI_C_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_A_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_C_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_A_AWVALID;
input   m_axi_A_AWREADY;
output  [C_M_AXI_A_ADDR_WIDTH - 1:0] m_axi_A_AWADDR;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_AWID;
output  [7:0] m_axi_A_AWLEN;
output  [2:0] m_axi_A_AWSIZE;
output  [1:0] m_axi_A_AWBURST;
output  [1:0] m_axi_A_AWLOCK;
output  [3:0] m_axi_A_AWCACHE;
output  [2:0] m_axi_A_AWPROT;
output  [3:0] m_axi_A_AWQOS;
output  [3:0] m_axi_A_AWREGION;
output  [C_M_AXI_A_AWUSER_WIDTH - 1:0] m_axi_A_AWUSER;
output   m_axi_A_WVALID;
input   m_axi_A_WREADY;
output  [C_M_AXI_A_DATA_WIDTH - 1:0] m_axi_A_WDATA;
output  [C_M_AXI_A_WSTRB_WIDTH - 1:0] m_axi_A_WSTRB;
output   m_axi_A_WLAST;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_WID;
output  [C_M_AXI_A_WUSER_WIDTH - 1:0] m_axi_A_WUSER;
output   m_axi_A_ARVALID;
input   m_axi_A_ARREADY;
output  [C_M_AXI_A_ADDR_WIDTH - 1:0] m_axi_A_ARADDR;
output  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_ARID;
output  [7:0] m_axi_A_ARLEN;
output  [2:0] m_axi_A_ARSIZE;
output  [1:0] m_axi_A_ARBURST;
output  [1:0] m_axi_A_ARLOCK;
output  [3:0] m_axi_A_ARCACHE;
output  [2:0] m_axi_A_ARPROT;
output  [3:0] m_axi_A_ARQOS;
output  [3:0] m_axi_A_ARREGION;
output  [C_M_AXI_A_ARUSER_WIDTH - 1:0] m_axi_A_ARUSER;
input   m_axi_A_RVALID;
output   m_axi_A_RREADY;
input  [C_M_AXI_A_DATA_WIDTH - 1:0] m_axi_A_RDATA;
input   m_axi_A_RLAST;
input  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_RID;
input  [C_M_AXI_A_RUSER_WIDTH - 1:0] m_axi_A_RUSER;
input  [1:0] m_axi_A_RRESP;
input   m_axi_A_BVALID;
output   m_axi_A_BREADY;
input  [1:0] m_axi_A_BRESP;
input  [C_M_AXI_A_ID_WIDTH - 1:0] m_axi_A_BID;
input  [C_M_AXI_A_BUSER_WIDTH - 1:0] m_axi_A_BUSER;
output   m_axi_C_AWVALID;
input   m_axi_C_AWREADY;
output  [C_M_AXI_C_ADDR_WIDTH - 1:0] m_axi_C_AWADDR;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_AWID;
output  [7:0] m_axi_C_AWLEN;
output  [2:0] m_axi_C_AWSIZE;
output  [1:0] m_axi_C_AWBURST;
output  [1:0] m_axi_C_AWLOCK;
output  [3:0] m_axi_C_AWCACHE;
output  [2:0] m_axi_C_AWPROT;
output  [3:0] m_axi_C_AWQOS;
output  [3:0] m_axi_C_AWREGION;
output  [C_M_AXI_C_AWUSER_WIDTH - 1:0] m_axi_C_AWUSER;
output   m_axi_C_WVALID;
input   m_axi_C_WREADY;
output  [C_M_AXI_C_DATA_WIDTH - 1:0] m_axi_C_WDATA;
output  [C_M_AXI_C_WSTRB_WIDTH - 1:0] m_axi_C_WSTRB;
output   m_axi_C_WLAST;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_WID;
output  [C_M_AXI_C_WUSER_WIDTH - 1:0] m_axi_C_WUSER;
output   m_axi_C_ARVALID;
input   m_axi_C_ARREADY;
output  [C_M_AXI_C_ADDR_WIDTH - 1:0] m_axi_C_ARADDR;
output  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_ARID;
output  [7:0] m_axi_C_ARLEN;
output  [2:0] m_axi_C_ARSIZE;
output  [1:0] m_axi_C_ARBURST;
output  [1:0] m_axi_C_ARLOCK;
output  [3:0] m_axi_C_ARCACHE;
output  [2:0] m_axi_C_ARPROT;
output  [3:0] m_axi_C_ARQOS;
output  [3:0] m_axi_C_ARREGION;
output  [C_M_AXI_C_ARUSER_WIDTH - 1:0] m_axi_C_ARUSER;
input   m_axi_C_RVALID;
output   m_axi_C_RREADY;
input  [C_M_AXI_C_DATA_WIDTH - 1:0] m_axi_C_RDATA;
input   m_axi_C_RLAST;
input  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_RID;
input  [C_M_AXI_C_RUSER_WIDTH - 1:0] m_axi_C_RUSER;
input  [1:0] m_axi_C_RRESP;
input   m_axi_C_BVALID;
output   m_axi_C_BREADY;
input  [1:0] m_axi_C_BRESP;
input  [C_M_AXI_C_ID_WIDTH - 1:0] m_axi_C_BID;
input  [C_M_AXI_C_BUSER_WIDTH - 1:0] m_axi_C_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] A_DRAM;
wire   [63:0] C_DRAM;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
reg    A_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    A_blk_n_R;
wire    ap_CS_fsm_state12;
reg    C_blk_n_AW;
wire    ap_CS_fsm_state19;
reg    C_blk_n_W;
wire    ap_CS_fsm_state24;
reg    C_blk_n_B;
wire    ap_CS_fsm_state29;
reg   [63:0] C_DRAM_read_reg_2352;
reg   [63:0] A_addr_reg_3195;
wire   [8:0] add_ln15_fu_1241_p2;
reg   [8:0] add_ln15_reg_3204;
wire    ap_CS_fsm_state10;
wire   [13:0] tmp_1_fu_1251_p3;
reg   [13:0] tmp_1_reg_3209;
wire   [6:0] add_ln16_fu_1590_p2;
reg   [6:0] add_ln16_reg_3224;
wire    ap_CS_fsm_state11;
wire   [13:0] add_ln17_fu_1600_p2;
reg   [13:0] add_ln17_reg_3229;
wire   [23:0] trunc_ln17_fu_1609_p1;
reg   [23:0] trunc_ln17_reg_3234;
wire   [7:0] trunc_ln44_fu_1632_p1;
reg   [7:0] trunc_ln44_reg_3242;
wire    ap_CS_fsm_state14;
wire   [13:0] tmp_2_fu_1636_p3;
reg   [13:0] tmp_2_reg_3247;
reg   [63:0] C_addr_reg_3579;
wire   [23:0] denom_1_fu_1989_p3;
reg   [23:0] denom_1_reg_3586;
wire    ap_CS_fsm_state16;
wire   [8:0] add_ln90_fu_2263_p2;
reg   [8:0] add_ln90_reg_3786;
wire    ap_CS_fsm_state21;
wire   [7:0] trunc_ln90_fu_2269_p1;
reg   [7:0] trunc_ln90_reg_3791;
wire   [6:0] add_ln91_fu_2279_p2;
reg   [6:0] add_ln91_reg_3799;
wire    ap_CS_fsm_state22;
wire   [1:0] trunc_ln91_fu_2285_p1;
reg   [1:0] trunc_ln91_reg_3804;
wire   [23:0] tmp_75_fu_2318_p11;
reg   [23:0] tmp_75_reg_3829;
wire    ap_CS_fsm_state23;
reg   [13:0] A_1_address0;
reg    A_1_ce0;
wire   [23:0] A_1_q0;
reg   [11:0] C_1_37_address0;
reg    C_1_37_ce0;
reg    C_1_37_we0;
wire   [23:0] C_1_37_q0;
reg    C_1_37_ce1;
reg    C_1_37_we1;
reg   [11:0] C_1_address0;
reg    C_1_ce0;
reg    C_1_we0;
wire   [23:0] C_1_q0;
reg    C_1_ce1;
reg    C_1_we1;
reg   [11:0] C_2_address0;
reg    C_2_ce0;
reg    C_2_we0;
wire   [23:0] C_2_q0;
reg    C_2_ce1;
reg    C_2_we1;
reg   [11:0] C_3_address0;
reg    C_3_ce0;
reg    C_3_we0;
wire   [23:0] C_3_q0;
reg    C_3_ce1;
reg    C_3_we1;
reg   [2:0] row_buf_address0;
reg    row_buf_ce0;
reg    row_buf_we0;
wire   [23:0] row_buf_q0;
reg   [2:0] row_buf_1_address0;
reg    row_buf_1_ce0;
reg    row_buf_1_we0;
wire   [23:0] row_buf_1_q0;
reg   [2:0] row_buf_2_address0;
reg    row_buf_2_ce0;
reg    row_buf_2_we0;
wire   [23:0] row_buf_2_q0;
reg   [2:0] row_buf_3_address0;
reg    row_buf_3_ce0;
reg    row_buf_3_we0;
wire   [23:0] row_buf_3_q0;
reg   [2:0] row_buf_4_address0;
reg    row_buf_4_ce0;
reg    row_buf_4_we0;
wire   [23:0] row_buf_4_q0;
reg   [2:0] row_buf_5_address0;
reg    row_buf_5_ce0;
reg    row_buf_5_we0;
wire   [23:0] row_buf_5_q0;
reg   [2:0] row_buf_6_address0;
reg    row_buf_6_ce0;
reg    row_buf_6_we0;
wire   [23:0] row_buf_6_q0;
reg   [2:0] row_buf_7_address0;
reg    row_buf_7_ce0;
reg    row_buf_7_we0;
wire   [23:0] row_buf_7_q0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_ce0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_d0;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_d0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o_ap_vld;
wire   [2:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_ready;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d0;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d1;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d0;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d1;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d0;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d1;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d0;
wire   [11:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d1;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
wire    A_0_AWREADY;
wire    A_0_WREADY;
reg    A_0_ARVALID;
wire    A_0_ARREADY;
wire   [31:0] A_0_ARLEN;
wire    A_0_RVALID;
reg    A_0_RREADY;
wire   [31:0] A_0_RDATA;
wire   [8:0] A_0_RFIFONUM;
wire    A_0_BVALID;
reg    C_0_AWVALID;
wire    C_0_AWREADY;
wire   [31:0] C_0_AWLEN;
reg    C_0_WVALID;
wire    C_0_WREADY;
wire   [31:0] C_0_WDATA;
wire    C_0_ARREADY;
wire    C_0_RVALID;
wire   [31:0] C_0_RDATA;
wire   [8:0] C_0_RFIFONUM;
wire    C_0_BVALID;
reg    C_0_BREADY;
reg   [6:0] j_reg_856;
wire   [0:0] icmp_ln15_fu_1235_p2;
wire    ap_CS_fsm_state13;
reg   [6:0] j_3_reg_867;
wire   [0:0] icmp_ln90_fu_2257_p2;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg;
wire   [0:0] icmp_ln44_fu_1620_p2;
wire    ap_CS_fsm_state15;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg;
reg   [23:0] col_sum_7_fu_516;
wire    ap_CS_fsm_state17;
reg   [23:0] col_sum_15_fu_548;
reg   [23:0] col_sum_23_fu_580;
reg   [23:0] col_sum_31_fu_612;
reg   [23:0] col_sum_39_fu_644;
reg   [23:0] col_sum_47_fu_676;
reg   [23:0] col_sum_55_fu_708;
reg   [23:0] col_sum_63_fu_740;
reg   [23:0] col_sum_6_fu_512;
reg   [23:0] col_sum_14_fu_544;
reg   [23:0] col_sum_22_fu_576;
reg   [23:0] col_sum_30_fu_608;
reg   [23:0] col_sum_38_fu_640;
reg   [23:0] col_sum_46_fu_672;
reg   [23:0] col_sum_54_fu_704;
reg   [23:0] col_sum_62_fu_736;
reg   [23:0] col_sum_5_fu_508;
reg   [23:0] col_sum_13_fu_540;
reg   [23:0] col_sum_21_fu_572;
reg   [23:0] col_sum_29_fu_604;
reg   [23:0] col_sum_37_fu_636;
reg   [23:0] col_sum_45_fu_668;
reg   [23:0] col_sum_53_fu_700;
reg   [23:0] col_sum_61_fu_732;
reg   [23:0] col_sum_4_fu_504;
reg   [23:0] col_sum_12_fu_536;
reg   [23:0] col_sum_20_fu_568;
reg   [23:0] col_sum_28_fu_600;
reg   [23:0] col_sum_36_fu_632;
reg   [23:0] col_sum_44_fu_664;
reg   [23:0] col_sum_52_fu_696;
reg   [23:0] col_sum_60_fu_728;
reg   [23:0] col_sum_3_fu_500;
reg   [23:0] col_sum_11_fu_532;
reg   [23:0] col_sum_19_fu_564;
reg   [23:0] col_sum_27_fu_596;
reg   [23:0] col_sum_35_fu_628;
reg   [23:0] col_sum_43_fu_660;
reg   [23:0] col_sum_51_fu_692;
reg   [23:0] col_sum_59_fu_724;
reg   [23:0] col_sum_2_fu_496;
reg   [23:0] col_sum_10_fu_528;
reg   [23:0] col_sum_18_fu_560;
reg   [23:0] col_sum_26_fu_592;
reg   [23:0] col_sum_34_fu_624;
reg   [23:0] col_sum_42_fu_656;
reg   [23:0] col_sum_50_fu_688;
reg   [23:0] col_sum_58_fu_720;
reg   [23:0] col_sum_1_fu_492;
reg   [23:0] col_sum_9_fu_524;
reg   [23:0] col_sum_17_fu_556;
reg   [23:0] col_sum_25_fu_588;
reg   [23:0] col_sum_33_fu_620;
reg   [23:0] col_sum_41_fu_652;
reg   [23:0] col_sum_49_fu_684;
reg   [23:0] col_sum_57_fu_716;
reg   [23:0] col_sum_fu_488;
reg   [23:0] col_sum_56_fu_712;
reg   [23:0] col_sum_48_fu_680;
reg   [23:0] col_sum_40_fu_648;
reg   [23:0] col_sum_32_fu_616;
reg   [23:0] col_sum_24_fu_584;
reg   [23:0] col_sum_16_fu_552;
reg   [23:0] col_sum_8_fu_520;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln17_1_fu_1613_p1;
wire   [63:0] zext_ln92_1_fu_2306_p1;
wire   [0:0] icmp_ln91_fu_2273_p2;
wire  signed [63:0] sext_ln15_fu_1217_p1;
wire  signed [63:0] sext_ln90_fu_1915_p1;
reg   [8:0] i_fu_172;
wire   [0:0] icmp_ln16_fu_1584_p2;
reg   [8:0] i_1_fu_744;
wire   [8:0] add_ln44_fu_1626_p2;
reg   [8:0] i_3_fu_748;
reg    A_1_we0_local;
reg    A_1_ce0_local;
reg    C_1_37_ce0_local;
reg    C_1_ce0_local;
reg    C_2_ce0_local;
reg    C_3_ce0_local;
wire   [61:0] trunc_ln_fu_1207_p4;
wire   [7:0] trunc_ln15_fu_1247_p1;
wire   [13:0] zext_ln17_fu_1596_p1;
wire   [61:0] trunc_ln4_fu_1906_p4;
wire  signed [24:0] sext_ln56_fu_1933_p1;
wire   [24:0] add_ln56_fu_1937_p2;
wire   [0:0] tmp_fu_1943_p3;
wire   [0:0] tmp_113_fu_1955_p3;
wire   [0:0] xor_ln56_fu_1963_p2;
wire   [0:0] and_ln56_fu_1969_p2;
wire   [0:0] xor_ln56_1_fu_1975_p2;
wire   [23:0] select_ln56_fu_1981_p3;
wire   [23:0] denom_fu_1951_p1;
wire   [3:0] lshr_ln3_fu_2289_p4;
wire   [11:0] tmp_s_fu_2299_p3;
wire   [23:0] tmp_75_fu_2318_p9;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire   [1:0] tmp_75_fu_2318_p1;
wire   [1:0] tmp_75_fu_2318_p3;
wire  signed [1:0] tmp_75_fu_2318_p5;
wire  signed [1:0] tmp_75_fu_2318_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg = 1'b0;
#0 col_sum_7_fu_516 = 24'd0;
#0 col_sum_15_fu_548 = 24'd0;
#0 col_sum_23_fu_580 = 24'd0;
#0 col_sum_31_fu_612 = 24'd0;
#0 col_sum_39_fu_644 = 24'd0;
#0 col_sum_47_fu_676 = 24'd0;
#0 col_sum_55_fu_708 = 24'd0;
#0 col_sum_63_fu_740 = 24'd0;
#0 col_sum_6_fu_512 = 24'd0;
#0 col_sum_14_fu_544 = 24'd0;
#0 col_sum_22_fu_576 = 24'd0;
#0 col_sum_30_fu_608 = 24'd0;
#0 col_sum_38_fu_640 = 24'd0;
#0 col_sum_46_fu_672 = 24'd0;
#0 col_sum_54_fu_704 = 24'd0;
#0 col_sum_62_fu_736 = 24'd0;
#0 col_sum_5_fu_508 = 24'd0;
#0 col_sum_13_fu_540 = 24'd0;
#0 col_sum_21_fu_572 = 24'd0;
#0 col_sum_29_fu_604 = 24'd0;
#0 col_sum_37_fu_636 = 24'd0;
#0 col_sum_45_fu_668 = 24'd0;
#0 col_sum_53_fu_700 = 24'd0;
#0 col_sum_61_fu_732 = 24'd0;
#0 col_sum_4_fu_504 = 24'd0;
#0 col_sum_12_fu_536 = 24'd0;
#0 col_sum_20_fu_568 = 24'd0;
#0 col_sum_28_fu_600 = 24'd0;
#0 col_sum_36_fu_632 = 24'd0;
#0 col_sum_44_fu_664 = 24'd0;
#0 col_sum_52_fu_696 = 24'd0;
#0 col_sum_60_fu_728 = 24'd0;
#0 col_sum_3_fu_500 = 24'd0;
#0 col_sum_11_fu_532 = 24'd0;
#0 col_sum_19_fu_564 = 24'd0;
#0 col_sum_27_fu_596 = 24'd0;
#0 col_sum_35_fu_628 = 24'd0;
#0 col_sum_43_fu_660 = 24'd0;
#0 col_sum_51_fu_692 = 24'd0;
#0 col_sum_59_fu_724 = 24'd0;
#0 col_sum_2_fu_496 = 24'd0;
#0 col_sum_10_fu_528 = 24'd0;
#0 col_sum_18_fu_560 = 24'd0;
#0 col_sum_26_fu_592 = 24'd0;
#0 col_sum_34_fu_624 = 24'd0;
#0 col_sum_42_fu_656 = 24'd0;
#0 col_sum_50_fu_688 = 24'd0;
#0 col_sum_58_fu_720 = 24'd0;
#0 col_sum_1_fu_492 = 24'd0;
#0 col_sum_9_fu_524 = 24'd0;
#0 col_sum_17_fu_556 = 24'd0;
#0 col_sum_25_fu_588 = 24'd0;
#0 col_sum_33_fu_620 = 24'd0;
#0 col_sum_41_fu_652 = 24'd0;
#0 col_sum_49_fu_684 = 24'd0;
#0 col_sum_57_fu_716 = 24'd0;
#0 col_sum_fu_488 = 24'd0;
#0 col_sum_56_fu_712 = 24'd0;
#0 col_sum_48_fu_680 = 24'd0;
#0 col_sum_40_fu_648 = 24'd0;
#0 col_sum_32_fu_616 = 24'd0;
#0 col_sum_24_fu_584 = 24'd0;
#0 col_sum_16_fu_552 = 24'd0;
#0 col_sum_8_fu_520 = 24'd0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg = 1'b0;
#0 i_fu_172 = 9'd0;
#0 i_1_fu_744 = 9'd0;
#0 i_3_fu_748 = 9'd0;
end

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0)
);

top_kernel_A_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 16384 ),
    .AddressWidth( 14 ))
A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_1_address0),
    .ce0(A_1_ce0),
    .we0(A_1_we0_local),
    .d0(trunc_ln17_reg_3234),
    .q0(A_1_q0)
);

top_kernel_C_1_37_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
C_1_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_1_37_address0),
    .ce0(C_1_37_ce0),
    .we0(C_1_37_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d0),
    .q0(C_1_37_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address1),
    .ce1(C_1_37_ce1),
    .we1(C_1_37_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d1)
);

top_kernel_C_1_37_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
C_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_1_address0),
    .ce0(C_1_ce0),
    .we0(C_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d0),
    .q0(C_1_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address1),
    .ce1(C_1_ce1),
    .we1(C_1_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d1)
);

top_kernel_C_1_37_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
C_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_2_address0),
    .ce0(C_2_ce0),
    .we0(C_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d0),
    .q0(C_2_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address1),
    .ce1(C_2_ce1),
    .we1(C_2_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d1)
);

top_kernel_C_1_37_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
C_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_3_address0),
    .ce0(C_3_ce0),
    .we0(C_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d0),
    .q0(C_3_q0),
    .address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address1),
    .ce1(C_3_ce1),
    .we1(C_3_we1),
    .d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d1)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_address0),
    .ce0(row_buf_ce0),
    .we0(row_buf_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_d0),
    .q0(row_buf_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_1_address0),
    .ce0(row_buf_1_ce0),
    .we0(row_buf_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_d0),
    .q0(row_buf_1_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_2_address0),
    .ce0(row_buf_2_ce0),
    .we0(row_buf_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_d0),
    .q0(row_buf_2_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_3_address0),
    .ce0(row_buf_3_ce0),
    .we0(row_buf_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_d0),
    .q0(row_buf_3_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_4_address0),
    .ce0(row_buf_4_ce0),
    .we0(row_buf_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_d0),
    .q0(row_buf_4_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_5_address0),
    .ce0(row_buf_5_ce0),
    .we0(row_buf_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_d0),
    .q0(row_buf_5_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_6_address0),
    .ce0(row_buf_6_ce0),
    .we0(row_buf_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_d0),
    .q0(row_buf_6_q0)
);

top_kernel_row_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
row_buf_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(row_buf_7_address0),
    .ce0(row_buf_7_ce0),
    .we0(row_buf_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_d0),
    .q0(row_buf_7_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_5 grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_ready),
    .zext_ln50(tmp_2_reg_3247),
    .A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_address0),
    .A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_ce0),
    .A_1_q0(A_1_q0),
    .row_buf_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_address0),
    .row_buf_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_ce0),
    .row_buf_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_we0),
    .row_buf_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_d0),
    .row_buf_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_address0),
    .row_buf_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_ce0),
    .row_buf_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_we0),
    .row_buf_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_d0),
    .row_buf_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_address0),
    .row_buf_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_ce0),
    .row_buf_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_we0),
    .row_buf_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_d0),
    .row_buf_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_address0),
    .row_buf_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_ce0),
    .row_buf_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_we0),
    .row_buf_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_d0),
    .row_buf_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_address0),
    .row_buf_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_ce0),
    .row_buf_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_we0),
    .row_buf_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_d0),
    .row_buf_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_address0),
    .row_buf_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_ce0),
    .row_buf_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_we0),
    .row_buf_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_d0),
    .row_buf_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_address0),
    .row_buf_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_ce0),
    .row_buf_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_we0),
    .row_buf_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_d0),
    .row_buf_address0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_address0),
    .row_buf_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_ce0),
    .row_buf_we0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_we0),
    .row_buf_d0(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_d0),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_8 grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_ready),
    .col_sum_load(col_sum_fu_488),
    .col_sum_1_load(col_sum_1_fu_492),
    .col_sum_2_load(col_sum_2_fu_496),
    .col_sum_3_load(col_sum_3_fu_500),
    .col_sum_4_load(col_sum_4_fu_504),
    .col_sum_5_load(col_sum_5_fu_508),
    .col_sum_6_load(col_sum_6_fu_512),
    .col_sum_7_load(col_sum_7_fu_516),
    .col_sum_8_load(col_sum_8_fu_520),
    .col_sum_9_load(col_sum_9_fu_524),
    .col_sum_10_load(col_sum_10_fu_528),
    .col_sum_11_load(col_sum_11_fu_532),
    .col_sum_12_load(col_sum_12_fu_536),
    .col_sum_13_load(col_sum_13_fu_540),
    .col_sum_14_load(col_sum_14_fu_544),
    .col_sum_15_load(col_sum_15_fu_548),
    .col_sum_16_load(col_sum_16_fu_552),
    .col_sum_17_load(col_sum_17_fu_556),
    .col_sum_18_load(col_sum_18_fu_560),
    .col_sum_19_load(col_sum_19_fu_564),
    .col_sum_20_load(col_sum_20_fu_568),
    .col_sum_21_load(col_sum_21_fu_572),
    .col_sum_22_load(col_sum_22_fu_576),
    .col_sum_23_load(col_sum_23_fu_580),
    .col_sum_24_load(col_sum_24_fu_584),
    .col_sum_25_load(col_sum_25_fu_588),
    .col_sum_26_load(col_sum_26_fu_592),
    .col_sum_27_load(col_sum_27_fu_596),
    .col_sum_28_load(col_sum_28_fu_600),
    .col_sum_29_load(col_sum_29_fu_604),
    .col_sum_30_load(col_sum_30_fu_608),
    .col_sum_31_load(col_sum_31_fu_612),
    .col_sum_32_load(col_sum_32_fu_616),
    .col_sum_33_load(col_sum_33_fu_620),
    .col_sum_34_load(col_sum_34_fu_624),
    .col_sum_35_load(col_sum_35_fu_628),
    .col_sum_36_load(col_sum_36_fu_632),
    .col_sum_37_load(col_sum_37_fu_636),
    .col_sum_38_load(col_sum_38_fu_640),
    .col_sum_39_load(col_sum_39_fu_644),
    .col_sum_40_load(col_sum_40_fu_648),
    .col_sum_41_load(col_sum_41_fu_652),
    .col_sum_42_load(col_sum_42_fu_656),
    .col_sum_43_load(col_sum_43_fu_660),
    .col_sum_44_load(col_sum_44_fu_664),
    .col_sum_45_load(col_sum_45_fu_668),
    .col_sum_46_load(col_sum_46_fu_672),
    .col_sum_47_load(col_sum_47_fu_676),
    .col_sum_48_load(col_sum_48_fu_680),
    .col_sum_49_load(col_sum_49_fu_684),
    .col_sum_50_load(col_sum_50_fu_688),
    .col_sum_51_load(col_sum_51_fu_692),
    .col_sum_52_load(col_sum_52_fu_696),
    .col_sum_53_load(col_sum_53_fu_700),
    .col_sum_54_load(col_sum_54_fu_704),
    .col_sum_55_load(col_sum_55_fu_708),
    .col_sum_56_load(col_sum_56_fu_712),
    .col_sum_57_load(col_sum_57_fu_716),
    .col_sum_58_load(col_sum_58_fu_720),
    .col_sum_59_load(col_sum_59_fu_724),
    .col_sum_60_load(col_sum_60_fu_728),
    .col_sum_61_load(col_sum_61_fu_732),
    .col_sum_62_load(col_sum_62_fu_736),
    .col_sum_63_load(col_sum_63_fu_740),
    .scale_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_63_out),
    .scale_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_63_out_ap_vld),
    .scale_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_62_out),
    .scale_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_62_out_ap_vld),
    .scale_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_61_out),
    .scale_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_61_out_ap_vld),
    .scale_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_60_out),
    .scale_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_60_out_ap_vld),
    .scale_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_59_out),
    .scale_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_59_out_ap_vld),
    .scale_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_58_out),
    .scale_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_58_out_ap_vld),
    .scale_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_57_out),
    .scale_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_57_out_ap_vld),
    .scale_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_56_out),
    .scale_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_56_out_ap_vld),
    .scale_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_55_out),
    .scale_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_55_out_ap_vld),
    .scale_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_54_out),
    .scale_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_54_out_ap_vld),
    .scale_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_53_out),
    .scale_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_53_out_ap_vld),
    .scale_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_52_out),
    .scale_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_52_out_ap_vld),
    .scale_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_51_out),
    .scale_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_51_out_ap_vld),
    .scale_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_50_out),
    .scale_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_50_out_ap_vld),
    .scale_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_49_out),
    .scale_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_49_out_ap_vld),
    .scale_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_48_out),
    .scale_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_48_out_ap_vld),
    .scale_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_47_out),
    .scale_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_47_out_ap_vld),
    .scale_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_46_out),
    .scale_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_46_out_ap_vld),
    .scale_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_45_out),
    .scale_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_45_out_ap_vld),
    .scale_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_44_out),
    .scale_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_44_out_ap_vld),
    .scale_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_43_out),
    .scale_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_43_out_ap_vld),
    .scale_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_42_out),
    .scale_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_42_out_ap_vld),
    .scale_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_41_out),
    .scale_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_41_out_ap_vld),
    .scale_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_40_out),
    .scale_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_40_out_ap_vld),
    .scale_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_39_out),
    .scale_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_39_out_ap_vld),
    .scale_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_38_out),
    .scale_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_38_out_ap_vld),
    .scale_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_37_out),
    .scale_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_37_out_ap_vld),
    .scale_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_36_out),
    .scale_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_36_out_ap_vld),
    .scale_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_35_out),
    .scale_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_35_out_ap_vld),
    .scale_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_34_out),
    .scale_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_34_out_ap_vld),
    .scale_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_33_out),
    .scale_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_33_out_ap_vld),
    .scale_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_32_out),
    .scale_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_32_out_ap_vld),
    .scale_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_31_out),
    .scale_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_31_out_ap_vld),
    .scale_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_30_out),
    .scale_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_30_out_ap_vld),
    .scale_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_29_out),
    .scale_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_29_out_ap_vld),
    .scale_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_28_out),
    .scale_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_28_out_ap_vld),
    .scale_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_27_out),
    .scale_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_27_out_ap_vld),
    .scale_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_26_out),
    .scale_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_26_out_ap_vld),
    .scale_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_25_out),
    .scale_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_25_out_ap_vld),
    .scale_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_24_out),
    .scale_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_24_out_ap_vld),
    .scale_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_23_out),
    .scale_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_23_out_ap_vld),
    .scale_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_22_out),
    .scale_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_22_out_ap_vld),
    .scale_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_21_out),
    .scale_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_21_out_ap_vld),
    .scale_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_20_out),
    .scale_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_20_out_ap_vld),
    .scale_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_19_out),
    .scale_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_19_out_ap_vld),
    .scale_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_18_out),
    .scale_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_18_out_ap_vld),
    .scale_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_17_out),
    .scale_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_17_out_ap_vld),
    .scale_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_16_out),
    .scale_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_16_out_ap_vld),
    .scale_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_15_out),
    .scale_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_15_out_ap_vld),
    .scale_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_14_out),
    .scale_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_14_out_ap_vld),
    .scale_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_13_out),
    .scale_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_13_out_ap_vld),
    .scale_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_12_out),
    .scale_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_12_out_ap_vld),
    .scale_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_11_out),
    .scale_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_11_out_ap_vld),
    .scale_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_10_out),
    .scale_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_10_out_ap_vld),
    .scale_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_9_out),
    .scale_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_9_out_ap_vld),
    .scale_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_8_out),
    .scale_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_8_out_ap_vld),
    .scale_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_7_out),
    .scale_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_7_out_ap_vld),
    .scale_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_6_out),
    .scale_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_6_out_ap_vld),
    .scale_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_5_out),
    .scale_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_5_out_ap_vld),
    .scale_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_4_out),
    .scale_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_4_out_ap_vld),
    .scale_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_3_out),
    .scale_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_3_out_ap_vld),
    .scale_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_2_out),
    .scale_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_2_out_ap_vld),
    .scale_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_1_out),
    .scale_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_1_out_ap_vld),
    .scale_out(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_out),
    .scale_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6 grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_ready),
    .col_sum_7_i(col_sum_7_fu_516),
    .col_sum_7_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o),
    .col_sum_7_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o_ap_vld),
    .row_buf_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_address0),
    .row_buf_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_ce0),
    .row_buf_7_q0(row_buf_7_q0),
    .conv_i347(denom_1_reg_3586),
    .col_sum_15_i(col_sum_15_fu_548),
    .col_sum_15_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o),
    .col_sum_15_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o_ap_vld),
    .col_sum_23_i(col_sum_23_fu_580),
    .col_sum_23_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o),
    .col_sum_23_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o_ap_vld),
    .col_sum_31_i(col_sum_31_fu_612),
    .col_sum_31_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o),
    .col_sum_31_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o_ap_vld),
    .col_sum_39_i(col_sum_39_fu_644),
    .col_sum_39_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o),
    .col_sum_39_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o_ap_vld),
    .col_sum_47_i(col_sum_47_fu_676),
    .col_sum_47_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o),
    .col_sum_47_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o_ap_vld),
    .col_sum_55_i(col_sum_55_fu_708),
    .col_sum_55_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o),
    .col_sum_55_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o_ap_vld),
    .col_sum_63_i(col_sum_63_fu_740),
    .col_sum_63_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o),
    .col_sum_63_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o_ap_vld),
    .col_sum_6_i(col_sum_6_fu_512),
    .col_sum_6_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o),
    .col_sum_6_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o_ap_vld),
    .row_buf_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_address0),
    .row_buf_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_ce0),
    .row_buf_6_q0(row_buf_6_q0),
    .col_sum_14_i(col_sum_14_fu_544),
    .col_sum_14_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o),
    .col_sum_14_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o_ap_vld),
    .col_sum_22_i(col_sum_22_fu_576),
    .col_sum_22_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o),
    .col_sum_22_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o_ap_vld),
    .col_sum_30_i(col_sum_30_fu_608),
    .col_sum_30_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o),
    .col_sum_30_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o_ap_vld),
    .col_sum_38_i(col_sum_38_fu_640),
    .col_sum_38_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o),
    .col_sum_38_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o_ap_vld),
    .col_sum_46_i(col_sum_46_fu_672),
    .col_sum_46_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o),
    .col_sum_46_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o_ap_vld),
    .col_sum_54_i(col_sum_54_fu_704),
    .col_sum_54_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o),
    .col_sum_54_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o_ap_vld),
    .col_sum_62_i(col_sum_62_fu_736),
    .col_sum_62_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o),
    .col_sum_62_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o_ap_vld),
    .col_sum_5_i(col_sum_5_fu_508),
    .col_sum_5_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o),
    .col_sum_5_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o_ap_vld),
    .row_buf_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_address0),
    .row_buf_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_ce0),
    .row_buf_5_q0(row_buf_5_q0),
    .col_sum_13_i(col_sum_13_fu_540),
    .col_sum_13_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o),
    .col_sum_13_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o_ap_vld),
    .col_sum_21_i(col_sum_21_fu_572),
    .col_sum_21_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o),
    .col_sum_21_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o_ap_vld),
    .col_sum_29_i(col_sum_29_fu_604),
    .col_sum_29_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o),
    .col_sum_29_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o_ap_vld),
    .col_sum_37_i(col_sum_37_fu_636),
    .col_sum_37_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o),
    .col_sum_37_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o_ap_vld),
    .col_sum_45_i(col_sum_45_fu_668),
    .col_sum_45_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o),
    .col_sum_45_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o_ap_vld),
    .col_sum_53_i(col_sum_53_fu_700),
    .col_sum_53_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o),
    .col_sum_53_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o_ap_vld),
    .col_sum_61_i(col_sum_61_fu_732),
    .col_sum_61_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o),
    .col_sum_61_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o_ap_vld),
    .col_sum_4_i(col_sum_4_fu_504),
    .col_sum_4_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o),
    .col_sum_4_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o_ap_vld),
    .row_buf_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_address0),
    .row_buf_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_ce0),
    .row_buf_4_q0(row_buf_4_q0),
    .col_sum_12_i(col_sum_12_fu_536),
    .col_sum_12_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o),
    .col_sum_12_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o_ap_vld),
    .col_sum_20_i(col_sum_20_fu_568),
    .col_sum_20_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o),
    .col_sum_20_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o_ap_vld),
    .col_sum_28_i(col_sum_28_fu_600),
    .col_sum_28_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o),
    .col_sum_28_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o_ap_vld),
    .col_sum_36_i(col_sum_36_fu_632),
    .col_sum_36_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o),
    .col_sum_36_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o_ap_vld),
    .col_sum_44_i(col_sum_44_fu_664),
    .col_sum_44_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o),
    .col_sum_44_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o_ap_vld),
    .col_sum_52_i(col_sum_52_fu_696),
    .col_sum_52_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o),
    .col_sum_52_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o_ap_vld),
    .col_sum_60_i(col_sum_60_fu_728),
    .col_sum_60_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o),
    .col_sum_60_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o_ap_vld),
    .col_sum_3_i(col_sum_3_fu_500),
    .col_sum_3_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o),
    .col_sum_3_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o_ap_vld),
    .row_buf_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_address0),
    .row_buf_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_ce0),
    .row_buf_3_q0(row_buf_3_q0),
    .col_sum_11_i(col_sum_11_fu_532),
    .col_sum_11_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o),
    .col_sum_11_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o_ap_vld),
    .col_sum_19_i(col_sum_19_fu_564),
    .col_sum_19_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o),
    .col_sum_19_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o_ap_vld),
    .col_sum_27_i(col_sum_27_fu_596),
    .col_sum_27_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o),
    .col_sum_27_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o_ap_vld),
    .col_sum_35_i(col_sum_35_fu_628),
    .col_sum_35_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o),
    .col_sum_35_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o_ap_vld),
    .col_sum_43_i(col_sum_43_fu_660),
    .col_sum_43_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o),
    .col_sum_43_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o_ap_vld),
    .col_sum_51_i(col_sum_51_fu_692),
    .col_sum_51_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o),
    .col_sum_51_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o_ap_vld),
    .col_sum_59_i(col_sum_59_fu_724),
    .col_sum_59_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o),
    .col_sum_59_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o_ap_vld),
    .col_sum_2_i(col_sum_2_fu_496),
    .col_sum_2_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o),
    .col_sum_2_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o_ap_vld),
    .row_buf_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_address0),
    .row_buf_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_ce0),
    .row_buf_2_q0(row_buf_2_q0),
    .col_sum_10_i(col_sum_10_fu_528),
    .col_sum_10_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o),
    .col_sum_10_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o_ap_vld),
    .col_sum_18_i(col_sum_18_fu_560),
    .col_sum_18_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o),
    .col_sum_18_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o_ap_vld),
    .col_sum_26_i(col_sum_26_fu_592),
    .col_sum_26_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o),
    .col_sum_26_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o_ap_vld),
    .col_sum_34_i(col_sum_34_fu_624),
    .col_sum_34_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o),
    .col_sum_34_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o_ap_vld),
    .col_sum_42_i(col_sum_42_fu_656),
    .col_sum_42_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o),
    .col_sum_42_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o_ap_vld),
    .col_sum_50_i(col_sum_50_fu_688),
    .col_sum_50_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o),
    .col_sum_50_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o_ap_vld),
    .col_sum_58_i(col_sum_58_fu_720),
    .col_sum_58_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o),
    .col_sum_58_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o_ap_vld),
    .col_sum_1_i(col_sum_1_fu_492),
    .col_sum_1_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o),
    .col_sum_1_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o_ap_vld),
    .row_buf_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_address0),
    .row_buf_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_ce0),
    .row_buf_1_q0(row_buf_1_q0),
    .col_sum_9_i(col_sum_9_fu_524),
    .col_sum_9_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o),
    .col_sum_9_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o_ap_vld),
    .col_sum_17_i(col_sum_17_fu_556),
    .col_sum_17_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o),
    .col_sum_17_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o_ap_vld),
    .col_sum_25_i(col_sum_25_fu_588),
    .col_sum_25_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o),
    .col_sum_25_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o_ap_vld),
    .col_sum_33_i(col_sum_33_fu_620),
    .col_sum_33_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o),
    .col_sum_33_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o_ap_vld),
    .col_sum_41_i(col_sum_41_fu_652),
    .col_sum_41_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o),
    .col_sum_41_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o_ap_vld),
    .col_sum_49_i(col_sum_49_fu_684),
    .col_sum_49_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o),
    .col_sum_49_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o_ap_vld),
    .col_sum_57_i(col_sum_57_fu_716),
    .col_sum_57_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o),
    .col_sum_57_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o_ap_vld),
    .col_sum_i(col_sum_fu_488),
    .col_sum_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o),
    .col_sum_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o_ap_vld),
    .i_1(trunc_ln44_reg_3242),
    .col_sum_56_i(col_sum_56_fu_712),
    .col_sum_56_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o),
    .col_sum_56_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o_ap_vld),
    .col_sum_48_i(col_sum_48_fu_680),
    .col_sum_48_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o),
    .col_sum_48_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o_ap_vld),
    .col_sum_40_i(col_sum_40_fu_648),
    .col_sum_40_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o),
    .col_sum_40_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o_ap_vld),
    .col_sum_32_i(col_sum_32_fu_616),
    .col_sum_32_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o),
    .col_sum_32_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o_ap_vld),
    .col_sum_24_i(col_sum_24_fu_584),
    .col_sum_24_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o),
    .col_sum_24_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o_ap_vld),
    .col_sum_16_i(col_sum_16_fu_552),
    .col_sum_16_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o),
    .col_sum_16_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o_ap_vld),
    .col_sum_8_i(col_sum_8_fu_520),
    .col_sum_8_o(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o),
    .col_sum_8_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o_ap_vld),
    .row_buf_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_address0),
    .row_buf_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_ce0),
    .row_buf_q0(row_buf_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10 grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_ready),
    .C_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address0),
    .C_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce0),
    .C_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we0),
    .C_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d0),
    .C_1_address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address1),
    .C_1_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce1),
    .C_1_we1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we1),
    .C_1_d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_d1),
    .C_1_19_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address0),
    .C_1_19_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce0),
    .C_1_19_we0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we0),
    .C_1_19_d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d0),
    .C_1_19_address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address1),
    .C_1_19_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce1),
    .C_1_19_we1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we1),
    .C_1_19_d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_d1),
    .C_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address0),
    .C_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce0),
    .C_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we0),
    .C_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d0),
    .C_2_address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address1),
    .C_2_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce1),
    .C_2_we1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we1),
    .C_2_d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_d1),
    .C_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address0),
    .C_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce0),
    .C_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we0),
    .C_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d0),
    .C_3_address1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address1),
    .C_3_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce1),
    .C_3_we1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we1),
    .C_3_d1(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_d1),
    .scale_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_out),
    .scale_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_8_out),
    .scale_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_16_out),
    .scale_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_24_out),
    .scale_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_32_out),
    .scale_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_40_out),
    .scale_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_48_out),
    .scale_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_56_out),
    .scale_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_1_out),
    .scale_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_9_out),
    .scale_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_17_out),
    .scale_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_25_out),
    .scale_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_33_out),
    .scale_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_41_out),
    .scale_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_49_out),
    .scale_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_57_out),
    .scale_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_2_out),
    .scale_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_10_out),
    .scale_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_18_out),
    .scale_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_26_out),
    .scale_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_34_out),
    .scale_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_42_out),
    .scale_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_50_out),
    .scale_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_58_out),
    .scale_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_3_out),
    .scale_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_11_out),
    .scale_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_19_out),
    .scale_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_27_out),
    .scale_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_35_out),
    .scale_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_43_out),
    .scale_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_51_out),
    .scale_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_59_out),
    .scale_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_4_out),
    .scale_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_12_out),
    .scale_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_20_out),
    .scale_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_28_out),
    .scale_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_36_out),
    .scale_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_44_out),
    .scale_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_52_out),
    .scale_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_60_out),
    .scale_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_5_out),
    .scale_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_13_out),
    .scale_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_21_out),
    .scale_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_29_out),
    .scale_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_37_out),
    .scale_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_45_out),
    .scale_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_53_out),
    .scale_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_61_out),
    .scale_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_6_out),
    .scale_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_14_out),
    .scale_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_22_out),
    .scale_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_30_out),
    .scale_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_38_out),
    .scale_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_46_out),
    .scale_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_54_out),
    .scale_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_62_out),
    .scale_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_7_out),
    .scale_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_15_out),
    .scale_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_23_out),
    .scale_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_31_out),
    .scale_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_39_out),
    .scale_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_47_out),
    .scale_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_55_out),
    .scale_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_scale_63_out),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0)
);

top_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A_DRAM(A_DRAM),
    .C_DRAM(C_DRAM),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_kernel_A_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_A_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_A_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_A_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_A_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_A_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_A_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_A_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_A_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_A_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_A_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_A_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
A_m_axi_U(
    .AWVALID(m_axi_A_AWVALID),
    .AWREADY(m_axi_A_AWREADY),
    .AWADDR(m_axi_A_AWADDR),
    .AWID(m_axi_A_AWID),
    .AWLEN(m_axi_A_AWLEN),
    .AWSIZE(m_axi_A_AWSIZE),
    .AWBURST(m_axi_A_AWBURST),
    .AWLOCK(m_axi_A_AWLOCK),
    .AWCACHE(m_axi_A_AWCACHE),
    .AWPROT(m_axi_A_AWPROT),
    .AWQOS(m_axi_A_AWQOS),
    .AWREGION(m_axi_A_AWREGION),
    .AWUSER(m_axi_A_AWUSER),
    .WVALID(m_axi_A_WVALID),
    .WREADY(m_axi_A_WREADY),
    .WDATA(m_axi_A_WDATA),
    .WSTRB(m_axi_A_WSTRB),
    .WLAST(m_axi_A_WLAST),
    .WID(m_axi_A_WID),
    .WUSER(m_axi_A_WUSER),
    .ARVALID(m_axi_A_ARVALID),
    .ARREADY(m_axi_A_ARREADY),
    .ARADDR(m_axi_A_ARADDR),
    .ARID(m_axi_A_ARID),
    .ARLEN(m_axi_A_ARLEN),
    .ARSIZE(m_axi_A_ARSIZE),
    .ARBURST(m_axi_A_ARBURST),
    .ARLOCK(m_axi_A_ARLOCK),
    .ARCACHE(m_axi_A_ARCACHE),
    .ARPROT(m_axi_A_ARPROT),
    .ARQOS(m_axi_A_ARQOS),
    .ARREGION(m_axi_A_ARREGION),
    .ARUSER(m_axi_A_ARUSER),
    .RVALID(m_axi_A_RVALID),
    .RREADY(m_axi_A_RREADY),
    .RDATA(m_axi_A_RDATA),
    .RLAST(m_axi_A_RLAST),
    .RID(m_axi_A_RID),
    .RUSER(m_axi_A_RUSER),
    .RRESP(m_axi_A_RRESP),
    .BVALID(m_axi_A_BVALID),
    .BREADY(m_axi_A_BREADY),
    .BRESP(m_axi_A_BRESP),
    .BID(m_axi_A_BID),
    .BUSER(m_axi_A_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(A_0_ARVALID),
    .I_CH0_ARREADY(A_0_ARREADY),
    .I_CH0_ARADDR(A_addr_reg_3195),
    .I_CH0_ARLEN(A_0_ARLEN),
    .I_CH0_RVALID(A_0_RVALID),
    .I_CH0_RREADY(A_0_RREADY),
    .I_CH0_RDATA(A_0_RDATA),
    .I_CH0_RFIFONUM(A_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(A_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(A_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(A_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

top_kernel_C_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_C_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_C_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_C_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_C_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_C_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_C_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_C_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_C_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_C_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_C_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_C_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
C_m_axi_U(
    .AWVALID(m_axi_C_AWVALID),
    .AWREADY(m_axi_C_AWREADY),
    .AWADDR(m_axi_C_AWADDR),
    .AWID(m_axi_C_AWID),
    .AWLEN(m_axi_C_AWLEN),
    .AWSIZE(m_axi_C_AWSIZE),
    .AWBURST(m_axi_C_AWBURST),
    .AWLOCK(m_axi_C_AWLOCK),
    .AWCACHE(m_axi_C_AWCACHE),
    .AWPROT(m_axi_C_AWPROT),
    .AWQOS(m_axi_C_AWQOS),
    .AWREGION(m_axi_C_AWREGION),
    .AWUSER(m_axi_C_AWUSER),
    .WVALID(m_axi_C_WVALID),
    .WREADY(m_axi_C_WREADY),
    .WDATA(m_axi_C_WDATA),
    .WSTRB(m_axi_C_WSTRB),
    .WLAST(m_axi_C_WLAST),
    .WID(m_axi_C_WID),
    .WUSER(m_axi_C_WUSER),
    .ARVALID(m_axi_C_ARVALID),
    .ARREADY(m_axi_C_ARREADY),
    .ARADDR(m_axi_C_ARADDR),
    .ARID(m_axi_C_ARID),
    .ARLEN(m_axi_C_ARLEN),
    .ARSIZE(m_axi_C_ARSIZE),
    .ARBURST(m_axi_C_ARBURST),
    .ARLOCK(m_axi_C_ARLOCK),
    .ARCACHE(m_axi_C_ARCACHE),
    .ARPROT(m_axi_C_ARPROT),
    .ARQOS(m_axi_C_ARQOS),
    .ARREGION(m_axi_C_ARREGION),
    .ARUSER(m_axi_C_ARUSER),
    .RVALID(m_axi_C_RVALID),
    .RREADY(m_axi_C_RREADY),
    .RDATA(m_axi_C_RDATA),
    .RLAST(m_axi_C_RLAST),
    .RID(m_axi_C_RID),
    .RUSER(m_axi_C_RUSER),
    .RRESP(m_axi_C_RRESP),
    .BVALID(m_axi_C_BVALID),
    .BREADY(m_axi_C_BREADY),
    .BRESP(m_axi_C_BRESP),
    .BID(m_axi_C_BID),
    .BUSER(m_axi_C_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(C_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(C_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(C_0_RDATA),
    .I_CH0_RFIFONUM(C_0_RFIFONUM),
    .I_CH0_AWVALID(C_0_AWVALID),
    .I_CH0_AWREADY(C_0_AWREADY),
    .I_CH0_AWADDR(C_addr_reg_3579),
    .I_CH0_AWLEN(C_0_AWLEN),
    .I_CH0_WVALID(C_0_WVALID),
    .I_CH0_WREADY(C_0_WREADY),
    .I_CH0_WDATA(C_0_WDATA),
    .I_CH0_WSTRB(4'd15),
    .I_CH0_BVALID(C_0_BVALID),
    .I_CH0_BREADY(C_0_BREADY)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_2_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
sparsemux_9_2_24_1_1_U335(
    .din0(C_1_37_q0),
    .din1(C_1_q0),
    .din2(C_2_q0),
    .din3(C_3_q0),
    .def(tmp_75_fu_2318_p9),
    .sel(trunc_ln91_reg_3804),
    .dout(tmp_75_fu_2318_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln44_fu_1620_p2 == 1'd0))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln44_fu_1620_p2 == 1'd1))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state19) & (1'b1 == C_0_AWREADY))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_10_fu_528 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_10_fu_528 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_11_fu_532 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_11_fu_532 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_12_fu_536 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_12_fu_536 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_13_fu_540 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_13_fu_540 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_14_fu_544 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_14_fu_544 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_15_fu_548 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_15_fu_548 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_16_fu_552 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o_ap_vld == 1'b1))) begin
        col_sum_16_fu_552 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_17_fu_556 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o_ap_vld == 1'b1))) begin
        col_sum_17_fu_556 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_18_fu_560 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_18_fu_560 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_19_fu_564 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_19_fu_564 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_1_fu_492 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o_ap_vld == 1'b1))) begin
        col_sum_1_fu_492 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_20_fu_568 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_20_fu_568 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_21_fu_572 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_21_fu_572 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_22_fu_576 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_22_fu_576 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_23_fu_580 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_23_fu_580 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_24_fu_584 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o_ap_vld == 1'b1))) begin
        col_sum_24_fu_584 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_25_fu_588 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o_ap_vld == 1'b1))) begin
        col_sum_25_fu_588 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_26_fu_592 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_26_fu_592 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_27_fu_596 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_27_fu_596 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_28_fu_600 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_28_fu_600 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_29_fu_604 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_29_fu_604 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_2_fu_496 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_2_fu_496 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_30_fu_608 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_30_fu_608 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_31_fu_612 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_31_fu_612 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_31_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_32_fu_616 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o_ap_vld == 1'b1))) begin
        col_sum_32_fu_616 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_32_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_33_fu_620 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o_ap_vld == 1'b1))) begin
        col_sum_33_fu_620 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_33_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_34_fu_624 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_34_fu_624 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_34_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_35_fu_628 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_35_fu_628 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_35_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_36_fu_632 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_36_fu_632 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_36_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_37_fu_636 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_37_fu_636 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_37_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_38_fu_640 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_38_fu_640 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_38_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_39_fu_644 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_39_fu_644 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_39_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_3_fu_500 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_3_fu_500 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_40_fu_648 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o_ap_vld == 1'b1))) begin
        col_sum_40_fu_648 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_40_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_41_fu_652 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o_ap_vld == 1'b1))) begin
        col_sum_41_fu_652 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_41_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_42_fu_656 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o_ap_vld == 1'b1))) begin
        col_sum_42_fu_656 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_42_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_43_fu_660 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_43_fu_660 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_43_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_44_fu_664 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_44_fu_664 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_44_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_45_fu_668 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_45_fu_668 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_45_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_46_fu_672 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_46_fu_672 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_46_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_47_fu_676 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_47_fu_676 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_47_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_48_fu_680 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o_ap_vld == 1'b1))) begin
        col_sum_48_fu_680 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_48_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_49_fu_684 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o_ap_vld == 1'b1))) begin
        col_sum_49_fu_684 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_49_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_4_fu_504 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_4_fu_504 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_50_fu_688 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o_ap_vld == 1'b1))) begin
        col_sum_50_fu_688 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_50_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_51_fu_692 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_51_fu_692 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_51_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_52_fu_696 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_52_fu_696 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_52_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_53_fu_700 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_53_fu_700 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_53_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_54_fu_704 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_54_fu_704 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_54_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_55_fu_708 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_55_fu_708 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_55_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_56_fu_712 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o_ap_vld == 1'b1))) begin
        col_sum_56_fu_712 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_56_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_57_fu_716 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o_ap_vld == 1'b1))) begin
        col_sum_57_fu_716 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_57_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_58_fu_720 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o_ap_vld == 1'b1))) begin
        col_sum_58_fu_720 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_58_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_59_fu_724 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_59_fu_724 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_59_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_5_fu_508 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_5_fu_508 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_60_fu_728 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_60_fu_728 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_60_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_61_fu_732 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_61_fu_732 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_61_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_62_fu_736 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_62_fu_736 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_62_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_63_fu_740 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_63_fu_740 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_63_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_6_fu_512 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_6_fu_512 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_7_fu_516 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        col_sum_7_fu_516 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_8_fu_520 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o_ap_vld == 1'b1))) begin
        col_sum_8_fu_520 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_9_fu_524 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o_ap_vld == 1'b1))) begin
        col_sum_9_fu_524 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_9_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        col_sum_fu_488 <= 24'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o_ap_vld == 1'b1))) begin
        col_sum_fu_488 <= grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_col_sum_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
        i_1_fu_744 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln44_fu_1620_p2 == 1'd0))) begin
        i_1_fu_744 <= add_ln44_fu_1626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln44_fu_1620_p2 == 1'd1))) begin
        i_3_fu_748 <= 9'd0;
    end else if (((icmp_ln91_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        i_3_fu_748 <= add_ln90_reg_3786;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_172 <= 9'd0;
    end else if (((icmp_ln16_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        i_fu_172 <= add_ln15_reg_3204;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_WREADY))) begin
        j_3_reg_867 <= add_ln91_reg_3799;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln90_fu_2257_p2 == 1'd0))) begin
        j_3_reg_867 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        j_reg_856 <= add_ln16_reg_3224;
    end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd0))) begin
        j_reg_856 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        A_addr_reg_3195 <= sext_ln15_fu_1217_p1;
        C_DRAM_read_reg_2352 <= C_DRAM;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        C_addr_reg_3579 <= sext_ln90_fu_1915_p1;
        tmp_2_reg_3247[13 : 6] <= tmp_2_fu_1636_p3[13 : 6];
        trunc_ln44_reg_3242 <= trunc_ln44_fu_1632_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln15_reg_3204 <= add_ln15_fu_1241_p2;
        tmp_1_reg_3209[13 : 6] <= tmp_1_fu_1251_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln16_reg_3224 <= add_ln16_fu_1590_p2;
        add_ln17_reg_3229 <= add_ln17_fu_1600_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln90_reg_3786 <= add_ln90_fu_2263_p2;
        trunc_ln90_reg_3791 <= trunc_ln90_fu_2269_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        add_ln91_reg_3799 <= add_ln91_fu_2279_p2;
        trunc_ln91_reg_3804 <= trunc_ln91_fu_2285_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        denom_1_reg_3586 <= denom_1_fu_1989_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_75_reg_3829 <= tmp_75_fu_2318_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln17_reg_3234 <= trunc_ln17_fu_1609_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == A_0_ARREADY))) begin
        A_0_ARVALID = 1'b1;
    end else begin
        A_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'b1 == A_0_RVALID))) begin
        A_0_RREADY = 1'b1;
    end else begin
        A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_address0;
    end else begin
        A_1_address0 = zext_ln17_1_fu_1613_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_A_1_ce0;
    end else begin
        A_1_ce0 = A_1_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_1_we0_local = 1'b1;
    end else begin
        A_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_blk_n_AR = m_axi_A_ARREADY;
    end else begin
        A_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_blk_n_R = m_axi_A_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (1'b1 == C_0_AWREADY))) begin
        C_0_AWVALID = 1'b1;
    end else begin
        C_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b1 == C_0_BVALID))) begin
        C_0_BREADY = 1'b1;
    end else begin
        C_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_WREADY))) begin
        C_0_WVALID = 1'b1;
    end else begin
        C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_37_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_address0;
    end else begin
        C_1_37_address0 = zext_ln92_1_fu_2306_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_37_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce0;
    end else begin
        C_1_37_ce0 = C_1_37_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        C_1_37_ce0_local = 1'b1;
    end else begin
        C_1_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_37_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_ce1;
    end else begin
        C_1_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_37_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we0;
    end else begin
        C_1_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_37_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_we1;
    end else begin
        C_1_37_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_address0;
    end else begin
        C_1_address0 = zext_ln92_1_fu_2306_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce0;
    end else begin
        C_1_ce0 = C_1_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        C_1_ce0_local = 1'b1;
    end else begin
        C_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_ce1;
    end else begin
        C_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we0;
    end else begin
        C_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_1_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_1_19_we1;
    end else begin
        C_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_address0;
    end else begin
        C_2_address0 = zext_ln92_1_fu_2306_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce0;
    end else begin
        C_2_ce0 = C_2_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        C_2_ce0_local = 1'b1;
    end else begin
        C_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_2_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_ce1;
    end else begin
        C_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we0;
    end else begin
        C_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_2_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_2_we1;
    end else begin
        C_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_address0;
    end else begin
        C_3_address0 = zext_ln92_1_fu_2306_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce0;
    end else begin
        C_3_ce0 = C_3_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        C_3_ce0_local = 1'b1;
    end else begin
        C_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_3_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_ce1;
    end else begin
        C_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we0;
    end else begin
        C_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        C_3_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_C_3_we1;
    end else begin
        C_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        C_blk_n_AW = m_axi_C_AWREADY;
    end else begin
        C_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        C_blk_n_B = m_axi_C_BVALID;
    end else begin
        C_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        C_blk_n_W = m_axi_C_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == A_0_RVALID)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == C_0_AWREADY)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == C_0_WREADY)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == C_0_BVALID)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == A_0_ARREADY)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b1 == C_0_BVALID))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (1'b1 == C_0_BVALID))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_address0;
    end else begin
        row_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_ce0;
    end else begin
        row_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_1_we0;
    end else begin
        row_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_address0;
    end else begin
        row_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_ce0;
    end else begin
        row_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_2_we0;
    end else begin
        row_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_address0;
    end else begin
        row_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_ce0;
    end else begin
        row_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_3_we0;
    end else begin
        row_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_address0;
    end else begin
        row_buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_ce0;
    end else begin
        row_buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_4_we0;
    end else begin
        row_buf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_address0;
    end else begin
        row_buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_ce0;
    end else begin
        row_buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_5_we0;
    end else begin
        row_buf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_address0;
    end else begin
        row_buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_ce0;
    end else begin
        row_buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_6_we0;
    end else begin
        row_buf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_address0;
    end else begin
        row_buf_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_ce0;
    end else begin
        row_buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_7_we0;
    end else begin
        row_buf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_address0;
    end else begin
        row_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        row_buf_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_row_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_ce0;
    end else begin
        row_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        row_buf_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_row_buf_we0;
    end else begin
        row_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == A_0_ARREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln15_fu_1235_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln16_fu_1584_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'b1 == A_0_RVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln44_fu_1620_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'b1 == C_0_AWREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln90_fu_2257_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln91_fu_2273_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (1'b1 == C_0_WREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (1'b1 == C_0_BVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_0_ARLEN = 64'd16384;

assign C_0_AWLEN = 64'd16384;

assign C_0_WDATA = tmp_75_reg_3829;

assign add_ln15_fu_1241_p2 = (i_fu_172 + 9'd1);

assign add_ln16_fu_1590_p2 = (j_reg_856 + 7'd1);

assign add_ln17_fu_1600_p2 = (tmp_1_reg_3209 + zext_ln17_fu_1596_p1);

assign add_ln44_fu_1626_p2 = (i_1_fu_744 + 9'd1);

assign add_ln56_fu_1937_p2 = ($signed(sext_ln56_fu_1933_p1) + $signed(25'd16384));

assign add_ln90_fu_2263_p2 = (i_3_fu_748 + 9'd1);

assign add_ln91_fu_2279_p2 = (j_3_reg_867 + 7'd1);

assign and_ln56_fu_1969_p2 = (xor_ln56_fu_1963_p2 & tmp_113_fu_1955_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign denom_1_fu_1989_p3 = ((xor_ln56_1_fu_1975_p2[0:0] == 1'b1) ? select_ln56_fu_1981_p3 : denom_fu_1951_p1);

assign denom_fu_1951_p1 = add_ln56_fu_1937_p2[23:0];

assign grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119_ap_start_reg;

assign icmp_ln15_fu_1235_p2 = ((i_fu_172 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_1584_p2 = ((j_reg_856 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_1620_p2 = ((i_1_fu_744 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_2257_p2 = ((i_3_fu_748 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_2273_p2 = ((j_3_reg_867 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_2289_p4 = {{j_3_reg_867[5:2]}};

assign select_ln56_fu_1981_p3 = ((and_ln56_fu_1969_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln15_fu_1217_p1 = $signed(trunc_ln_fu_1207_p4);

assign sext_ln56_fu_1933_p1 = $signed(grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878_p_out);

assign sext_ln90_fu_1915_p1 = $signed(trunc_ln4_fu_1906_p4);

assign tmp_113_fu_1955_p3 = add_ln56_fu_1937_p2[32'd23];

assign tmp_1_fu_1251_p3 = {{trunc_ln15_fu_1247_p1}, {6'd0}};

assign tmp_2_fu_1636_p3 = {{trunc_ln44_fu_1632_p1}, {6'd0}};

assign tmp_75_fu_2318_p9 = 'bx;

assign tmp_fu_1943_p3 = add_ln56_fu_1937_p2[32'd24];

assign tmp_s_fu_2299_p3 = {{trunc_ln90_reg_3791}, {lshr_ln3_fu_2289_p4}};

assign trunc_ln15_fu_1247_p1 = i_fu_172[7:0];

assign trunc_ln17_fu_1609_p1 = A_0_RDATA[23:0];

assign trunc_ln44_fu_1632_p1 = i_1_fu_744[7:0];

assign trunc_ln4_fu_1906_p4 = {{C_DRAM_read_reg_2352[63:2]}};

assign trunc_ln90_fu_2269_p1 = i_3_fu_748[7:0];

assign trunc_ln91_fu_2285_p1 = j_3_reg_867[1:0];

assign trunc_ln_fu_1207_p4 = {{A_DRAM[63:2]}};

assign xor_ln56_1_fu_1975_p2 = (tmp_fu_1943_p3 ^ tmp_113_fu_1955_p3);

assign xor_ln56_fu_1963_p2 = (tmp_fu_1943_p3 ^ 1'd1);

assign zext_ln17_1_fu_1613_p1 = add_ln17_reg_3229;

assign zext_ln17_fu_1596_p1 = j_reg_856;

assign zext_ln92_1_fu_2306_p1 = tmp_s_fu_2299_p3;

always @ (posedge ap_clk) begin
    tmp_1_reg_3209[5:0] <= 6'b000000;
    tmp_2_reg_3247[5:0] <= 6'b000000;
end

endmodule //top_kernel
