|uart_pc_test
clk => clk.IN2
reset => reset.IN2
rx => rx.IN1
btn => btn.IN1
led[0] <= rec_data[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= rec_data[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= rec_data[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= rec_data[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= rec_data[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= rec_data[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= rec_data[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= rec_data[7].DB_MAX_OUTPUT_PORT_TYPE
tx <= uart_core:uart_unit.tx
tx_full <= uart_core:uart_unit.tx_full
rx_empty <= uart_core:uart_unit.rx_empty


|uart_pc_test|uart_core:uart_unit
clk => clk.IN4
reset => reset.IN4
rd_uart => rd_uart.IN1
wr_uart => wr_uart.IN1
rx => rx.IN1
w_data[0] => ~NO_FANOUT~
w_data[1] => ~NO_FANOUT~
w_data[2] => ~NO_FANOUT~
w_data[3] => ~NO_FANOUT~
w_data[4] => ~NO_FANOUT~
w_data[5] => ~NO_FANOUT~
w_data[6] => ~NO_FANOUT~
w_data[7] => ~NO_FANOUT~
tx_full <= fifo:fifo_rx_unit.full
rx_empty <= fifo:fifo_rx_unit.empty
tx <= uart_tx:uart_tx_unit.tx
r_data[0] <= r_data[0].DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= r_data[1].DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= r_data[2].DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= r_data[3].DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= r_data[4].DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= r_data[5].DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= r_data[6].DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= r_data[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_pc_test|uart_core:uart_unit|modMCounter:baud_gen_unit
clk => r_reg[0].CLK
clk => r_reg[1].CLK
clk => r_reg[2].CLK
clk => r_reg[3].CLK
clk => r_reg[4].CLK
clk => r_reg[5].CLK
clk => r_reg[6].CLK
clk => r_reg[7].CLK
clk => r_reg[8].CLK
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
reset => r_reg[2].ACLR
reset => r_reg[3].ACLR
reset => r_reg[4].ACLR
reset => r_reg[5].ACLR
reset => r_reg[6].ACLR
reset => r_reg[7].ACLR
reset => r_reg[8].ACLR
max_tick <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= r_reg[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= r_reg[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= r_reg[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= r_reg[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= r_reg[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= r_reg[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= r_reg[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= r_reg[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= r_reg[8].DB_MAX_OUTPUT_PORT_TYPE


|uart_pc_test|uart_core:uart_unit|uart_rx:uart_rx_unit
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => n_reg[0].CLK
clk => n_reg[1].CLK
clk => n_reg[2].CLK
clk => s_reg[0].CLK
clk => s_reg[1].CLK
clk => s_reg[2].CLK
clk => s_reg[3].CLK
clk => state_reg~1.DATAIN
reset_in => b_reg[0].ACLR
reset_in => b_reg[1].ACLR
reset_in => b_reg[2].ACLR
reset_in => b_reg[3].ACLR
reset_in => b_reg[4].ACLR
reset_in => b_reg[5].ACLR
reset_in => b_reg[6].ACLR
reset_in => b_reg[7].ACLR
reset_in => n_reg[0].ACLR
reset_in => n_reg[1].ACLR
reset_in => n_reg[2].ACLR
reset_in => s_reg[0].ACLR
reset_in => s_reg[1].ACLR
reset_in => s_reg[2].ACLR
reset_in => s_reg[3].ACLR
reset_in => state_reg~3.DATAIN
receiver_in => b_next.DATAB
receiver_in => state_next.OUTPUTSELECT
receiver_in => state_next.OUTPUTSELECT
receiver_in => state_next.OUTPUTSELECT
receiver_in => state_next.OUTPUTSELECT
receiver_in => s_next.OUTPUTSELECT
receiver_in => s_next.OUTPUTSELECT
receiver_in => s_next.OUTPUTSELECT
receiver_in => s_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => receiver_done_tick.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
receiver_done_tick <= receiver_done_tick.DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[0] <= b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[1] <= b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[2] <= b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[3] <= b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[4] <= b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[5] <= b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[6] <= b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
receiver_data_out[7] <= b_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= b_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= b_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= b_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= b_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= b_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= b_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= b_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= b_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|uart_pc_test|uart_core:uart_unit|fifo:fifo_rx_unit
clk => array_reg[0][0].CLK
clk => array_reg[0][1].CLK
clk => array_reg[0][2].CLK
clk => array_reg[0][3].CLK
clk => array_reg[0][4].CLK
clk => array_reg[0][5].CLK
clk => array_reg[0][6].CLK
clk => array_reg[0][7].CLK
clk => array_reg[1][0].CLK
clk => array_reg[1][1].CLK
clk => array_reg[1][2].CLK
clk => array_reg[1][3].CLK
clk => array_reg[1][4].CLK
clk => array_reg[1][5].CLK
clk => array_reg[1][6].CLK
clk => array_reg[1][7].CLK
clk => array_reg[2][0].CLK
clk => array_reg[2][1].CLK
clk => array_reg[2][2].CLK
clk => array_reg[2][3].CLK
clk => array_reg[2][4].CLK
clk => array_reg[2][5].CLK
clk => array_reg[2][6].CLK
clk => array_reg[2][7].CLK
clk => array_reg[3][0].CLK
clk => array_reg[3][1].CLK
clk => array_reg[3][2].CLK
clk => array_reg[3][3].CLK
clk => array_reg[3][4].CLK
clk => array_reg[3][5].CLK
clk => array_reg[3][6].CLK
clk => array_reg[3][7].CLK
clk => empty_reg.CLK
clk => full_reg.CLK
clk => r_ptr_reg[0].CLK
clk => r_ptr_reg[1].CLK
clk => w_ptr_reg[0].CLK
clk => w_ptr_reg[1].CLK
reset => array_reg[0][0].ACLR
reset => array_reg[0][1].ACLR
reset => array_reg[0][2].ACLR
reset => array_reg[0][3].ACLR
reset => array_reg[0][4].ACLR
reset => array_reg[0][5].ACLR
reset => array_reg[0][6].ACLR
reset => array_reg[0][7].ACLR
reset => array_reg[1][0].ACLR
reset => array_reg[1][1].ACLR
reset => array_reg[1][2].ACLR
reset => array_reg[1][3].ACLR
reset => array_reg[1][4].ACLR
reset => array_reg[1][5].ACLR
reset => array_reg[1][6].ACLR
reset => array_reg[1][7].ACLR
reset => array_reg[2][0].ACLR
reset => array_reg[2][1].ACLR
reset => array_reg[2][2].ACLR
reset => array_reg[2][3].ACLR
reset => array_reg[2][4].ACLR
reset => array_reg[2][5].ACLR
reset => array_reg[2][6].ACLR
reset => array_reg[2][7].ACLR
reset => array_reg[3][0].ACLR
reset => array_reg[3][1].ACLR
reset => array_reg[3][2].ACLR
reset => array_reg[3][3].ACLR
reset => array_reg[3][4].ACLR
reset => array_reg[3][5].ACLR
reset => array_reg[3][6].ACLR
reset => array_reg[3][7].ACLR
reset => empty_reg.PRESET
reset => full_reg.ACLR
reset => r_ptr_reg[0].ACLR
reset => r_ptr_reg[1].ACLR
reset => w_ptr_reg[0].ACLR
reset => w_ptr_reg[1].ACLR
rd => Mux8.IN1
rd => Mux9.IN1
rd => Mux10.IN1
rd => Mux11.IN1
rd => Mux12.IN2
rd => Mux13.IN2
wr => wr_en.IN1
wr => Mux8.IN2
wr => Mux9.IN2
wr => Mux10.IN2
wr => Mux11.IN2
wr => Mux12.IN3
wr => Mux13.IN3
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[0] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[1] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[2] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[3] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[4] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[5] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[6] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
w_data[7] => array_reg.DATAB
empty <= empty_reg.DB_MAX_OUTPUT_PORT_TYPE
full <= full_reg.DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|uart_pc_test|uart_core:uart_unit|uart_tx:uart_tx_unit
clk => tx_reg.CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => n_reg[0].CLK
clk => n_reg[1].CLK
clk => n_reg[2].CLK
clk => s_reg[0].CLK
clk => s_reg[1].CLK
clk => s_reg[2].CLK
clk => s_reg[3].CLK
clk => state_reg~1.DATAIN
reset_in => tx_reg.PRESET
reset_in => b_reg[0].ACLR
reset_in => b_reg[1].ACLR
reset_in => b_reg[2].ACLR
reset_in => b_reg[3].ACLR
reset_in => b_reg[4].ACLR
reset_in => b_reg[5].ACLR
reset_in => b_reg[6].ACLR
reset_in => b_reg[7].ACLR
reset_in => n_reg[0].ACLR
reset_in => n_reg[1].ACLR
reset_in => n_reg[2].ACLR
reset_in => s_reg[0].ACLR
reset_in => s_reg[1].ACLR
reset_in => s_reg[2].ACLR
reset_in => s_reg[3].ACLR
reset_in => state_reg~3.DATAIN
transmitter_start => state_next.OUTPUTSELECT
transmitter_start => state_next.OUTPUTSELECT
transmitter_start => state_next.OUTPUTSELECT
transmitter_start => state_next.OUTPUTSELECT
transmitter_start => s_next.OUTPUTSELECT
transmitter_start => s_next.OUTPUTSELECT
transmitter_start => s_next.OUTPUTSELECT
transmitter_start => s_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => b_next.OUTPUTSELECT
transmitter_start => n_next.OUTPUTSELECT
transmitter_start => n_next.OUTPUTSELECT
transmitter_start => n_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => b_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => n_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => state_next.OUTPUTSELECT
s_tick => tx_done_tick.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
s_tick => s_next.OUTPUTSELECT
din[0] => b_next.DATAB
din[1] => b_next.DATAB
din[2] => b_next.DATAB
din[3] => b_next.DATAB
din[4] => b_next.DATAB
din[5] => b_next.DATAB
din[6] => b_next.DATAB
din[7] => b_next.DATAB
tx_done_tick <= tx_done_tick.DB_MAX_OUTPUT_PORT_TYPE
tx <= tx_reg.DB_MAX_OUTPUT_PORT_TYPE


|uart_pc_test|debounce:btn_db_unit
clk => q_reg[0].CLK
clk => q_reg[1].CLK
clk => q_reg[2].CLK
clk => q_reg[3].CLK
clk => q_reg[4].CLK
clk => q_reg[5].CLK
clk => q_reg[6].CLK
clk => q_reg[7].CLK
clk => q_reg[8].CLK
clk => q_reg[9].CLK
clk => q_reg[10].CLK
clk => q_reg[11].CLK
clk => q_reg[12].CLK
clk => q_reg[13].CLK
clk => q_reg[14].CLK
clk => q_reg[15].CLK
clk => q_reg[16].CLK
clk => q_reg[17].CLK
clk => q_reg[18].CLK
clk => q_reg[19].CLK
clk => q_reg[20].CLK
clk => state_reg~1.DATAIN
reset => q_reg[0].ACLR
reset => q_reg[1].ACLR
reset => q_reg[2].ACLR
reset => q_reg[3].ACLR
reset => q_reg[4].ACLR
reset => q_reg[5].ACLR
reset => q_reg[6].ACLR
reset => q_reg[7].ACLR
reset => q_reg[8].ACLR
reset => q_reg[9].ACLR
reset => q_reg[10].ACLR
reset => q_reg[11].ACLR
reset => q_reg[12].ACLR
reset => q_reg[13].ACLR
reset => q_reg[14].ACLR
reset => q_reg[15].ACLR
reset => q_reg[16].ACLR
reset => q_reg[17].ACLR
reset => q_reg[18].ACLR
reset => q_reg[19].ACLR
reset => q_reg[20].ACLR
reset => state_reg~3.DATAIN
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => db_tick.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => state_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
sw => q_next.OUTPUTSELECT
db_level <= db_level.DB_MAX_OUTPUT_PORT_TYPE
db_tick <= db_tick.DB_MAX_OUTPUT_PORT_TYPE


