#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26f2150 .scope module, "bancopruebas" "bancopruebas" 2 6;
 .timescale -9 -12;
v0x2715e90_0 .net "IDLE", 0 0, v0x2715340_0;  1 drivers
v0x2715f50_0 .net "clk_32f", 0 0, v0x27153e0_0;  1 drivers
v0x27160a0_0 .net "in0", 7 0, v0x27154a0_0;  1 drivers
v0x2716170_0 .net "in1", 7 0, v0x2715570_0;  1 drivers
v0x2716210_0 .net "in2", 7 0, v0x2715640_0;  1 drivers
v0x2716320_0 .net "in3", 7 0, v0x27156e0_0;  1 drivers
v0x2716430_0 .net "rst", 0 0, v0x27157b0_0;  1 drivers
v0x27164d0_0 .net "salida_tx", 0 0, v0x27101c0_0;  1 drivers
v0x2716570_0 .net "selector_2f", 0 0, v0x27158f0_0;  1 drivers
v0x27166a0_0 .net "valid_in0", 0 0, v0x2715a20_0;  1 drivers
v0x2716790_0 .net "valid_in1", 0 0, v0x2715af0_0;  1 drivers
v0x2716880_0 .net "valid_in2", 0 0, v0x2715bc0_0;  1 drivers
v0x2716970_0 .net "valid_in3", 0 0, v0x2715c90_0;  1 drivers
S_0x26c2ff0 .scope module, "phy_cond" "phy_tx" 2 29, 3 8 0, S_0x26f2150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_32f"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "selector_2f"
    .port_info 3 /INPUT 1 "IDLE"
    .port_info 4 /INPUT 1 "valid_in0"
    .port_info 5 /INPUT 1 "valid_in1"
    .port_info 6 /INPUT 1 "valid_in2"
    .port_info 7 /INPUT 1 "valid_in3"
    .port_info 8 /INPUT 8 "in0"
    .port_info 9 /INPUT 8 "in1"
    .port_info 10 /INPUT 8 "in2"
    .port_info 11 /INPUT 8 "in3"
    .port_info 12 /OUTPUT 1 "salida_tx"
v0x2712fb0_0 .net "IDLE", 0 0, v0x2715340_0;  alias, 1 drivers
v0x2713070_0 .net "clk_32f", 0 0, v0x27153e0_0;  alias, 1 drivers
v0x2713110_0 .net "data_out1", 7 0, L_0x2719b30;  1 drivers
v0x2713240_0 .net "data_out2", 7 0, L_0x271a0c0;  1 drivers
v0x2713370_0 .net "data_out_L2", 7 0, L_0x271a530;  1 drivers
v0x2713430_0 .var "data_reg_0", 7 0;
v0x27134f0_0 .var "data_reg_1", 7 0;
v0x2713590_0 .var "data_reg_2", 7 0;
v0x2713630_0 .var "data_reg_3", 7 0;
v0x2713760_0 .net "in0", 7 0, v0x27154a0_0;  alias, 1 drivers
v0x2713820_0 .net "in1", 7 0, v0x2715570_0;  alias, 1 drivers
v0x2713900_0 .net "in2", 7 0, v0x2715640_0;  alias, 1 drivers
v0x27139e0_0 .net "in3", 7 0, v0x27156e0_0;  alias, 1 drivers
v0x2713ac0_0 .net "outf0", 7 0, v0x2710ef0_0;  1 drivers
v0x2713b80_0 .net "outf1", 7 0, v0x2711000_0;  1 drivers
v0x2713c40_0 .net "outf2", 7 0, v0x2711110_0;  1 drivers
v0x2713d00_0 .net "outf3", 7 0, v0x2711220_0;  1 drivers
v0x2713eb0_0 .net "reloj_2f", 0 0, v0x2712ad0_0;  1 drivers
v0x2713f50_0 .net "reloj_4f", 0 0, v0x2712ca0_0;  1 drivers
v0x2713ff0_0 .net "reloj_f", 0 0, v0x2712d40_0;  1 drivers
v0x27141a0_0 .net "rst", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x2714240_0 .net "salida_tx", 0 0, v0x27101c0_0;  alias, 1 drivers
v0x27142e0_0 .net "selector_2f", 0 0, v0x27158f0_0;  alias, 1 drivers
v0x2714380_0 .net "valid_bit_L2", 0 0, v0x270da50_0;  1 drivers
v0x2714420_0 .net "valid_bit_out1", 0 0, v0x2707d20_0;  1 drivers
v0x27144c0_0 .net "valid_bit_out2", 0 0, v0x270a3c0_0;  1 drivers
v0x2714560_0 .net "valid_in0", 0 0, v0x2715a20_0;  alias, 1 drivers
v0x2714600_0 .net "valid_in1", 0 0, v0x2715af0_0;  alias, 1 drivers
v0x27146a0_0 .net "valid_in2", 0 0, v0x2715bc0_0;  alias, 1 drivers
v0x2714740_0 .net "valid_in3", 0 0, v0x2715c90_0;  alias, 1 drivers
v0x2714800_0 .net "valid_outf0", 0 0, v0x2711ae0_0;  1 drivers
v0x27148a0_0 .net "valid_outf1", 0 0, v0x2711c10_0;  1 drivers
v0x2714940_0 .net "valid_outf2", 0 0, v0x2711d40_0;  1 drivers
v0x2713da0_0 .net "valid_outf3", 0 0, v0x2711e70_0;  1 drivers
v0x2714bf0_0 .var "valid_reg_0", 0 0;
v0x2714c90_0 .var "valid_reg_1", 0 0;
v0x2714d30_0 .var "valid_reg_2", 0 0;
v0x2714e00_0 .var "valid_reg_3", 0 0;
E_0x26d7690 .event posedge, v0x2707ae0_0;
S_0x26d7ab0 .scope module, "muxL1" "mux_4to1L1" 3 153, 4 2 0, S_0x26c2ff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_2f"
    .port_info 1 /INPUT 1 "selector"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 8 "in0"
    .port_info 4 /INPUT 8 "in1"
    .port_info 5 /INPUT 8 "in2"
    .port_info 6 /INPUT 8 "in3"
    .port_info 7 /INPUT 1 "valid_bit0"
    .port_info 8 /INPUT 1 "valid_bit1"
    .port_info 9 /INPUT 1 "valid_bit2"
    .port_info 10 /INPUT 1 "valid_bit3"
    .port_info 11 /OUTPUT 1 "valid_bit_out1"
    .port_info 12 /OUTPUT 1 "valid_bit_out2"
    .port_info 13 /OUTPUT 8 "data_out1"
    .port_info 14 /OUTPUT 8 "data_out2"
v0x270bc80_0 .net "clk_2f", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x270bd40_0 .net "data_out1", 7 0, L_0x2719b30;  alias, 1 drivers
v0x270be00_0 .net "data_out2", 7 0, L_0x271a0c0;  alias, 1 drivers
v0x270bed0_0 .net "in0", 7 0, v0x2710ef0_0;  alias, 1 drivers
v0x270bfa0_0 .net "in1", 7 0, v0x2711000_0;  alias, 1 drivers
v0x270c040_0 .net "in2", 7 0, v0x2711110_0;  alias, 1 drivers
v0x270c110_0 .net "in3", 7 0, v0x2711220_0;  alias, 1 drivers
v0x270c1e0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
o0x7f975a008fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x270c280_0 .net "selector", 0 0, o0x7f975a008fd8;  0 drivers
v0x270c3b0_0 .net "valid_bit0", 0 0, v0x2711ae0_0;  alias, 1 drivers
v0x270c450_0 .net "valid_bit1", 0 0, v0x2711c10_0;  alias, 1 drivers
v0x270c4f0_0 .net "valid_bit2", 0 0, v0x2711d40_0;  alias, 1 drivers
v0x270c590_0 .net "valid_bit3", 0 0, v0x2711e70_0;  alias, 1 drivers
v0x270c630_0 .net "valid_bit_out1", 0 0, v0x2707d20_0;  alias, 1 drivers
v0x270c6d0_0 .net "valid_bit_out2", 0 0, v0x270a3c0_0;  alias, 1 drivers
S_0x2669550 .scope module, "mux1" "mux_2to1_4bits" 4 24, 5 2 0, S_0x26d7ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 8 "data_out"
v0x2708d80_0 .net "bittemporal", 0 0, v0x2708af0_0;  1 drivers
v0x2708e70_0 .net "data_out", 7 0, L_0x2719b30;  alias, 1 drivers
v0x2708f30_0 .net "in0", 7 0, v0x2710ef0_0;  alias, 1 drivers
v0x2708fd0_0 .net "in1", 7 0, v0x2711000_0;  alias, 1 drivers
v0x2709070_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x27091b0_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x27092a0_0 .net "valid_bit0", 0 0, v0x2711ae0_0;  alias, 1 drivers
v0x2709390_0 .net "valid_bit1", 0 0, v0x2711c10_0;  alias, 1 drivers
v0x2709480_0 .net "valid_bit_out", 0 0, v0x2707d20_0;  alias, 1 drivers
L_0x2719790 .part v0x2710ef0_0, 0, 4;
L_0x27198c0 .part v0x2711000_0, 0, 4;
L_0x27199f0 .part v0x2710ef0_0, 4, 4;
L_0x2719a90 .part v0x2711000_0, 4, 4;
L_0x2719b30 .concat8 [ 4 4 0 0], v0x2707720_0, v0x27084e0_0;
S_0x2668330 .scope module, "mux1" "mux_conductual" 5 13, 6 1 0, S_0x2669550;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x26ec1a0_0 .var "A", 3 0;
v0x2707720_0 .var "data_out", 3 0;
v0x2707800_0 .net "in0", 3 0, L_0x2719790;  1 drivers
v0x27078f0_0 .net "in1", 3 0, L_0x27198c0;  1 drivers
v0x27079d0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x2707ae0_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x2707ba0_0 .net "valid_bit0", 0 0, v0x2711ae0_0;  alias, 1 drivers
v0x2707c60_0 .net "valid_bit1", 0 0, v0x2711c10_0;  alias, 1 drivers
v0x2707d20_0 .var "valid_bit_out", 0 0;
v0x2707e70_0 .var "validotemporal", 0 0;
E_0x26f1d30 .event edge, v0x2707e70_0, v0x27079d0_0, v0x26ec1a0_0;
E_0x26efb80/0 .event edge, v0x2707ae0_0, v0x2707ba0_0, v0x2707800_0, v0x2707c60_0;
E_0x26efb80/1 .event edge, v0x27078f0_0;
E_0x26efb80 .event/or E_0x26efb80/0, E_0x26efb80/1;
S_0x2708030 .scope module, "mux2" "mux_conductual" 5 14, 6 1 0, S_0x2669550;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x27083e0_0 .var "A", 3 0;
v0x27084e0_0 .var "data_out", 3 0;
v0x27085c0_0 .net "in0", 3 0, L_0x27199f0;  1 drivers
v0x27086b0_0 .net "in1", 3 0, L_0x2719a90;  1 drivers
v0x2708790_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x2708880_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x2708950_0 .net "valid_bit0", 0 0, v0x2711ae0_0;  alias, 1 drivers
v0x2708a20_0 .net "valid_bit1", 0 0, v0x2711c10_0;  alias, 1 drivers
v0x2708af0_0 .var "valid_bit_out", 0 0;
v0x2708c20_0 .var "validotemporal", 0 0;
E_0x2708340 .event edge, v0x2708c20_0, v0x27079d0_0, v0x27083e0_0;
E_0x27083a0/0 .event edge, v0x2707ae0_0, v0x2707ba0_0, v0x27085c0_0, v0x2707c60_0;
E_0x27083a0/1 .event edge, v0x27086b0_0;
E_0x27083a0 .event/or E_0x27083a0/0, E_0x27083a0/1;
S_0x2709670 .scope module, "mux2" "mux_2to1_4bits" 4 25, 5 2 0, S_0x26d7ab0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 8 "data_out"
v0x270b470_0 .net "bittemporal", 0 0, v0x270b1a0_0;  1 drivers
v0x270b560_0 .net "data_out", 7 0, L_0x271a0c0;  alias, 1 drivers
v0x270b620_0 .net "in0", 7 0, v0x2711110_0;  alias, 1 drivers
v0x270b710_0 .net "in1", 7 0, v0x2711220_0;  alias, 1 drivers
v0x270b7f0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270b890_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x270b930_0 .net "valid_bit0", 0 0, v0x2711d40_0;  alias, 1 drivers
v0x270b9d0_0 .net "valid_bit1", 0 0, v0x2711e70_0;  alias, 1 drivers
v0x270ba70_0 .net "valid_bit_out", 0 0, v0x270a3c0_0;  alias, 1 drivers
L_0x2719c30 .part v0x2711110_0, 0, 4;
L_0x2719d90 .part v0x2711220_0, 0, 4;
L_0x2719ef0 .part v0x2711110_0, 4, 4;
L_0x2719fc0 .part v0x2711220_0, 4, 4;
L_0x271a0c0 .concat8 [ 4 4 0 0], v0x2709e30_0, v0x270ab30_0;
S_0x2709980 .scope module, "mux1" "mux_conductual" 5 13, 6 1 0, S_0x2709670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x2709d30_0 .var "A", 3 0;
v0x2709e30_0 .var "data_out", 3 0;
v0x2709f10_0 .net "in0", 3 0, L_0x2719c30;  1 drivers
v0x2709fd0_0 .net "in1", 3 0, L_0x2719d90;  1 drivers
v0x270a0b0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270a1a0_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x270a240_0 .net "valid_bit0", 0 0, v0x2711d40_0;  alias, 1 drivers
v0x270a300_0 .net "valid_bit1", 0 0, v0x2711e70_0;  alias, 1 drivers
v0x270a3c0_0 .var "valid_bit_out", 0 0;
v0x270a510_0 .var "validotemporal", 0 0;
E_0x2709c70 .event edge, v0x270a510_0, v0x27079d0_0, v0x2709d30_0;
E_0x2709cf0/0 .event edge, v0x2707ae0_0, v0x270a240_0, v0x2709f10_0, v0x270a300_0;
E_0x2709cf0/1 .event edge, v0x2709fd0_0;
E_0x2709cf0 .event/or E_0x2709cf0/0, E_0x2709cf0/1;
S_0x270a6d0 .scope module, "mux2" "mux_conductual" 5 14, 6 1 0, S_0x2709670;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x270aa30_0 .var "A", 3 0;
v0x270ab30_0 .var "data_out", 3 0;
v0x270ac10_0 .net "in0", 3 0, L_0x2719ef0;  1 drivers
v0x270acd0_0 .net "in1", 3 0, L_0x2719fc0;  1 drivers
v0x270adb0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270af30_0 .net "selector", 0 0, v0x2712d40_0;  alias, 1 drivers
v0x270b060_0 .net "valid_bit0", 0 0, v0x2711d40_0;  alias, 1 drivers
v0x270b100_0 .net "valid_bit1", 0 0, v0x2711e70_0;  alias, 1 drivers
v0x270b1a0_0 .var "valid_bit_out", 0 0;
v0x270b2d0_0 .var "validotemporal", 0 0;
E_0x270a990 .event edge, v0x270b2d0_0, v0x27079d0_0, v0x270aa30_0;
E_0x270a9f0/0 .event edge, v0x2707ae0_0, v0x270a240_0, v0x270ac10_0, v0x270a300_0;
E_0x270a9f0/1 .event edge, v0x270acd0_0;
E_0x270a9f0 .event/or E_0x270a9f0/0, E_0x270a9f0/1;
S_0x270ca00 .scope module, "muxL2" "mux2to1_L2" 3 176, 7 2 0, S_0x26c2ff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "selector"
    .port_info 2 /INPUT 1 "reset_L"
    .port_info 3 /INPUT 8 "in0_L2"
    .port_info 4 /INPUT 8 "in1_L2"
    .port_info 5 /INPUT 1 "valid_bit0"
    .port_info 6 /INPUT 1 "valid_bit1"
    .port_info 7 /OUTPUT 1 "valid_bit_L2"
    .port_info 8 /OUTPUT 8 "data_out_L2"
v0x270f3f0_0 .net "clk_4f", 0 0, v0x2712ad0_0;  alias, 1 drivers
v0x270f4b0_0 .net "data_out_L2", 7 0, L_0x271a530;  alias, 1 drivers
v0x270f570_0 .net "in0_L2", 7 0, L_0x2719b30;  alias, 1 drivers
v0x270f610_0 .net "in1_L2", 7 0, L_0x271a0c0;  alias, 1 drivers
v0x270f6b0_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
o0x7f975a0099f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x270f750_0 .net "selector", 0 0, o0x7f975a0099f8;  0 drivers
v0x270f810_0 .net "valid_bit0", 0 0, v0x2707d20_0;  alias, 1 drivers
v0x270f8b0_0 .net "valid_bit1", 0 0, v0x270a3c0_0;  alias, 1 drivers
v0x270f950_0 .net "valid_bit_L2", 0 0, v0x270da50_0;  alias, 1 drivers
S_0x270cd20 .scope module, "mux1_L2" "mux_2to1_4bits" 7 18, 5 2 0, S_0x270ca00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 8 "data_out"
v0x270ebd0_0 .net "bittemporal", 0 0, v0x270e8e0_0;  1 drivers
v0x270ecc0_0 .net "data_out", 7 0, L_0x271a530;  alias, 1 drivers
v0x270ed80_0 .net "in0", 7 0, L_0x2719b30;  alias, 1 drivers
v0x270ee50_0 .net "in1", 7 0, L_0x271a0c0;  alias, 1 drivers
v0x270ef10_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270efb0_0 .net "selector", 0 0, v0x2712ad0_0;  alias, 1 drivers
v0x270f0a0_0 .net "valid_bit0", 0 0, v0x2707d20_0;  alias, 1 drivers
v0x270f140_0 .net "valid_bit1", 0 0, v0x270a3c0_0;  alias, 1 drivers
v0x270f1e0_0 .net "valid_bit_out", 0 0, v0x270da50_0;  alias, 1 drivers
L_0x271a1c0 .part L_0x2719b30, 0, 4;
L_0x271a290 .part L_0x271a0c0, 0, 4;
L_0x271a360 .part L_0x2719b30, 4, 4;
L_0x271a430 .part L_0x271a0c0, 4, 4;
L_0x271a530 .concat8 [ 4 4 0 0], v0x270d4e0_0, v0x270e1c0_0;
S_0x270d010 .scope module, "mux1" "mux_conductual" 5 13, 6 1 0, S_0x270cd20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x270d3e0_0 .var "A", 3 0;
v0x270d4e0_0 .var "data_out", 3 0;
v0x270d5c0_0 .net "in0", 3 0, L_0x271a1c0;  1 drivers
v0x270d680_0 .net "in1", 3 0, L_0x271a290;  1 drivers
v0x270d760_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270d850_0 .net "selector", 0 0, v0x2712ad0_0;  alias, 1 drivers
v0x270d910_0 .net "valid_bit0", 0 0, v0x2707d20_0;  alias, 1 drivers
v0x270d9b0_0 .net "valid_bit1", 0 0, v0x270a3c0_0;  alias, 1 drivers
v0x270da50_0 .var "valid_bit_out", 0 0;
v0x270dba0_0 .var "validotemporal", 0 0;
E_0x270d320 .event edge, v0x270dba0_0, v0x27079d0_0, v0x270d3e0_0;
E_0x270d3a0/0 .event edge, v0x270d850_0, v0x2707d20_0, v0x270d5c0_0, v0x270a3c0_0;
E_0x270d3a0/1 .event edge, v0x270d680_0;
E_0x270d3a0 .event/or E_0x270d3a0/0, E_0x270d3a0/1;
S_0x270dd60 .scope module, "mux2" "mux_conductual" 5 14, 6 1 0, S_0x270cd20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x270e0c0_0 .var "A", 3 0;
v0x270e1c0_0 .var "data_out", 3 0;
v0x270e2a0_0 .net "in0", 3 0, L_0x271a360;  1 drivers
v0x270e390_0 .net "in1", 3 0, L_0x271a430;  1 drivers
v0x270e470_0 .net "reset_L", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x270e670_0 .net "selector", 0 0, v0x2712ad0_0;  alias, 1 drivers
v0x270e710_0 .net "valid_bit0", 0 0, v0x2707d20_0;  alias, 1 drivers
v0x270e7b0_0 .net "valid_bit1", 0 0, v0x270a3c0_0;  alias, 1 drivers
v0x270e8e0_0 .var "valid_bit_out", 0 0;
v0x270ea10_0 .var "validotemporal", 0 0;
E_0x270e020 .event edge, v0x270ea10_0, v0x27079d0_0, v0x270e0c0_0;
E_0x270e080/0 .event edge, v0x270d850_0, v0x2707d20_0, v0x270e2a0_0, v0x270a3c0_0;
E_0x270e080/1 .event edge, v0x270e390_0;
E_0x270e080 .event/or E_0x270e080/0, E_0x270e080/1;
S_0x270fbf0 .scope module, "par2ser" "partoserial" 3 191, 8 1 0, S_0x26c2ff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in"
    .port_info 1 /INPUT 1 "valid_in"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk_32f"
    .port_info 4 /OUTPUT 1 "data_out_P2S"
v0x270fe30_0 .net "clk_32f", 0 0, v0x27153e0_0;  alias, 1 drivers
v0x270ff10_0 .var "contador", 3 0;
v0x270fff0_0 .var "data2send", 7 0;
v0x27100b0_0 .net "data_in", 7 0, L_0x271a530;  alias, 1 drivers
v0x27101c0_0 .var "data_out_P2S", 0 0;
v0x27102d0_0 .net "reset", 0 0, v0x27157b0_0;  alias, 1 drivers
v0x2710370_0 .net "valid_in", 0 0, v0x270da50_0;  alias, 1 drivers
E_0x270fd70 .event posedge, v0x270fe30_0;
E_0x270fdd0 .event edge, v0x27079d0_0, v0x270da50_0, v0x270ecc0_0;
S_0x27104b0 .scope module, "recirculacion" "circulacion" 3 119, 9 1 0, S_0x26c2ff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "IDLE"
    .port_info 1 /INPUT 1 "valid_in0"
    .port_info 2 /INPUT 1 "valid_in1"
    .port_info 3 /INPUT 1 "valid_in2"
    .port_info 4 /INPUT 1 "valid_in3"
    .port_info 5 /INPUT 8 "in0"
    .port_info 6 /INPUT 8 "in1"
    .port_info 7 /INPUT 8 "in2"
    .port_info 8 /INPUT 8 "in3"
    .port_info 9 /OUTPUT 1 "valid_outp0"
    .port_info 10 /OUTPUT 1 "valid_outp1"
    .port_info 11 /OUTPUT 1 "valid_outp2"
    .port_info 12 /OUTPUT 1 "valid_outp3"
    .port_info 13 /OUTPUT 8 "outp0"
    .port_info 14 /OUTPUT 8 "outp1"
    .port_info 15 /OUTPUT 8 "outp2"
    .port_info 16 /OUTPUT 8 "outp3"
    .port_info 17 /OUTPUT 1 "valid_outf0"
    .port_info 18 /OUTPUT 1 "valid_outf1"
    .port_info 19 /OUTPUT 1 "valid_outf2"
    .port_info 20 /OUTPUT 1 "valid_outf3"
    .port_info 21 /OUTPUT 8 "outf0"
    .port_info 22 /OUTPUT 8 "outf1"
    .port_info 23 /OUTPUT 8 "outf2"
    .port_info 24 /OUTPUT 8 "outf3"
v0x2710a60_0 .net "IDLE", 0 0, v0x2715340_0;  alias, 1 drivers
v0x2710b40_0 .net "in0", 7 0, v0x2713430_0;  1 drivers
v0x2710c20_0 .net "in1", 7 0, v0x27134f0_0;  1 drivers
v0x2710ce0_0 .net "in2", 7 0, v0x2713590_0;  1 drivers
v0x2710dc0_0 .net "in3", 7 0, v0x2713630_0;  1 drivers
v0x2710ef0_0 .var "outf0", 7 0;
v0x2711000_0 .var "outf1", 7 0;
v0x2711110_0 .var "outf2", 7 0;
v0x2711220_0 .var "outf3", 7 0;
v0x2711370_0 .var "outp0", 7 0;
v0x2711450_0 .var "outp1", 7 0;
v0x2711530_0 .var "outp2", 7 0;
v0x2711610_0 .var "outp3", 7 0;
v0x27116f0_0 .net "valid_in0", 0 0, v0x2714bf0_0;  1 drivers
v0x27117b0_0 .net "valid_in1", 0 0, v0x2714c90_0;  1 drivers
v0x2711870_0 .net "valid_in2", 0 0, v0x2714d30_0;  1 drivers
v0x2711930_0 .net "valid_in3", 0 0, v0x2714e00_0;  1 drivers
v0x2711ae0_0 .var "valid_outf0", 0 0;
v0x2711c10_0 .var "valid_outf1", 0 0;
v0x2711d40_0 .var "valid_outf2", 0 0;
v0x2711e70_0 .var "valid_outf3", 0 0;
v0x2711fa0_0 .var "valid_outp0", 0 0;
v0x2712040_0 .var "valid_outp1", 0 0;
v0x27120e0_0 .var "valid_outp2", 0 0;
v0x2712180_0 .var "valid_outp3", 0 0;
E_0x27109b0/0 .event edge, v0x2710a60_0, v0x2710b40_0, v0x27116f0_0, v0x2710c20_0;
E_0x27109b0/1 .event edge, v0x27117b0_0, v0x2710ce0_0, v0x2711870_0, v0x2710dc0_0;
E_0x27109b0/2 .event edge, v0x2711930_0;
E_0x27109b0 .event/or E_0x27109b0/0, E_0x27109b0/1, E_0x27109b0/2;
S_0x2712630 .scope module, "reloj" "gen_clk" 3 106, 10 3 0, S_0x26c2ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reloj_32f"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "reloj_4f"
    .port_info 3 /OUTPUT 1 "reloj_2f"
    .port_info 4 /OUTPUT 1 "reloj_f"
v0x27127b0_0 .var "bandera", 0 0;
v0x2712850_0 .var "counter2f", 4 0;
v0x2712930_0 .var "counter4f", 3 0;
v0x27129f0_0 .var "counterf", 5 0;
v0x2712ad0_0 .var "reloj_2f", 0 0;
v0x2712c00_0 .net "reloj_32f", 0 0, v0x27153e0_0;  alias, 1 drivers
v0x2712ca0_0 .var "reloj_4f", 0 0;
v0x2712d40_0 .var "reloj_f", 0 0;
v0x2712de0_0 .net "rst", 0 0, v0x27157b0_0;  alias, 1 drivers
S_0x2715060 .scope module, "probadorinst" "probador" 2 59, 11 1 0, S_0x26f2150;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "salida_tx"
    .port_info 1 /OUTPUT 1 "IDLE"
    .port_info 2 /OUTPUT 1 "rst"
    .port_info 3 /OUTPUT 1 "clk_32f"
    .port_info 4 /OUTPUT 8 "in0"
    .port_info 5 /OUTPUT 8 "in1"
    .port_info 6 /OUTPUT 8 "in2"
    .port_info 7 /OUTPUT 8 "in3"
    .port_info 8 /OUTPUT 1 "valid_in0"
    .port_info 9 /OUTPUT 1 "valid_in1"
    .port_info 10 /OUTPUT 1 "valid_in2"
    .port_info 11 /OUTPUT 1 "valid_in3"
    .port_info 12 /OUTPUT 1 "selector_2f"
v0x2715340_0 .var "IDLE", 0 0;
v0x27153e0_0 .var "clk_32f", 0 0;
v0x27154a0_0 .var "in0", 7 0;
v0x2715570_0 .var "in1", 7 0;
v0x2715640_0 .var "in2", 7 0;
v0x27156e0_0 .var "in3", 7 0;
v0x27157b0_0 .var "rst", 0 0;
v0x2715850_0 .net "salida_tx", 0 0, v0x27101c0_0;  alias, 1 drivers
v0x27158f0_0 .var "selector_2f", 0 0;
v0x2715a20_0 .var "valid_in0", 0 0;
v0x2715af0_0 .var "valid_in1", 0 0;
v0x2715bc0_0 .var "valid_in2", 0 0;
v0x2715c90_0 .var "valid_in3", 0 0;
S_0x26c3500 .scope module, "mux_2to1_4bitsL1" "mux_2to1_4bitsL1" 12 2;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 8 "data_out"
v0x2718450_0 .net "bittemporal", 0 0, v0x27181c0_0;  1 drivers
v0x2718510_0 .net "data_out", 7 0, L_0x271aa30;  1 drivers
o0x7f975a00b408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x27185d0_0 .net "in0", 7 0, o0x7f975a00b408;  0 drivers
o0x7f975a00b438 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x2718690_0 .net "in1", 7 0, o0x7f975a00b438;  0 drivers
o0x7f975a00ae98 .functor BUFZ 1, C4<z>; HiZ drive
v0x2718770_0 .net "reset_L", 0 0, o0x7f975a00ae98;  0 drivers
o0x7f975a00aec8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2718860_0 .net "selector", 0 0, o0x7f975a00aec8;  0 drivers
o0x7f975a00aef8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2718950_0 .net "valid_bit0", 0 0, o0x7f975a00aef8;  0 drivers
o0x7f975a00af28 .functor BUFZ 1, C4<z>; HiZ drive
v0x2718a40_0 .net "valid_bit1", 0 0, o0x7f975a00af28;  0 drivers
v0x2718b30_0 .net "valid_bit_out", 0 0, v0x2717500_0;  1 drivers
L_0x271a6c0 .part o0x7f975a00b408, 0, 4;
L_0x271a7c0 .part o0x7f975a00b438, 0, 4;
L_0x271a8c0 .part o0x7f975a00b408, 4, 4;
L_0x271a990 .part o0x7f975a00b438, 4, 4;
L_0x271aa30 .concat8 [ 4 4 0 0], v0x2716f30_0, v0x2717c70_0;
S_0x2716a60 .scope module, "mux1" "mux_conductual" 12 13, 6 1 0, S_0x26c3500;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x2716e30_0 .var "A", 3 0;
v0x2716f30_0 .var "data_out", 3 0;
v0x2717010_0 .net "in0", 3 0, L_0x271a6c0;  1 drivers
v0x27170d0_0 .net "in1", 3 0, L_0x271a7c0;  1 drivers
v0x27171b0_0 .net "reset_L", 0 0, o0x7f975a00ae98;  alias, 0 drivers
v0x27172c0_0 .net "selector", 0 0, o0x7f975a00aec8;  alias, 0 drivers
v0x2717380_0 .net "valid_bit0", 0 0, o0x7f975a00aef8;  alias, 0 drivers
v0x2717440_0 .net "valid_bit1", 0 0, o0x7f975a00af28;  alias, 0 drivers
v0x2717500_0 .var "valid_bit_out", 0 0;
v0x2717650_0 .var "validotemporal", 0 0;
E_0x2716d70 .event edge, v0x2717650_0, v0x27171b0_0, v0x2716e30_0;
E_0x2716df0/0 .event edge, v0x27172c0_0, v0x2717380_0, v0x2717010_0, v0x2717440_0;
E_0x2716df0/1 .event edge, v0x27170d0_0;
E_0x2716df0 .event/or E_0x2716df0/0, E_0x2716df0/1;
S_0x2717810 .scope module, "mux2" "mux_conductual" 12 14, 6 1 0, S_0x26c3500;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x2717b70_0 .var "A", 3 0;
v0x2717c70_0 .var "data_out", 3 0;
v0x2717d50_0 .net "in0", 3 0, L_0x271a8c0;  1 drivers
v0x2717e10_0 .net "in1", 3 0, L_0x271a990;  1 drivers
v0x2717ef0_0 .net "reset_L", 0 0, o0x7f975a00ae98;  alias, 0 drivers
v0x2717fe0_0 .net "selector", 0 0, o0x7f975a00aec8;  alias, 0 drivers
v0x2718080_0 .net "valid_bit0", 0 0, o0x7f975a00aef8;  alias, 0 drivers
v0x2718120_0 .net "valid_bit1", 0 0, o0x7f975a00af28;  alias, 0 drivers
v0x27181c0_0 .var "valid_bit_out", 0 0;
v0x27182f0_0 .var "validotemporal", 0 0;
E_0x2717ad0 .event edge, v0x27182f0_0, v0x27171b0_0, v0x2717b70_0;
E_0x2717b30/0 .event edge, v0x27172c0_0, v0x2717380_0, v0x2717d50_0, v0x2717440_0;
E_0x2717b30/1 .event edge, v0x2717e10_0;
E_0x2717b30 .event/or E_0x2717b30/0, E_0x2717b30/1;
S_0x26c3350 .scope module, "mux_conductualL1" "mux_conductualL1" 13 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "selector"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 4 "in0"
    .port_info 3 /INPUT 4 "in1"
    .port_info 4 /INPUT 1 "valid_bit0"
    .port_info 5 /INPUT 1 "valid_bit1"
    .port_info 6 /OUTPUT 1 "valid_bit_out"
    .port_info 7 /OUTPUT 4 "data_out"
v0x2718e00_0 .var "A", 3 0;
v0x2718f00_0 .var "data_out", 3 0;
o0x7f975a00b648 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x2718fe0_0 .net "in0", 3 0, o0x7f975a00b648;  0 drivers
o0x7f975a00b678 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x27190a0_0 .net "in1", 3 0, o0x7f975a00b678;  0 drivers
o0x7f975a00b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2719180_0 .net "reset_L", 0 0, o0x7f975a00b6a8;  0 drivers
o0x7f975a00b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x2719240_0 .net "selector", 0 0, o0x7f975a00b6d8;  0 drivers
o0x7f975a00b708 .functor BUFZ 1, C4<z>; HiZ drive
v0x2719300_0 .net "valid_bit0", 0 0, o0x7f975a00b708;  0 drivers
o0x7f975a00b738 .functor BUFZ 1, C4<z>; HiZ drive
v0x27193c0_0 .net "valid_bit1", 0 0, o0x7f975a00b738;  0 drivers
v0x2719480_0 .var "valid_bit_out", 0 0;
v0x27195d0_0 .var "validotemporal", 0 0;
E_0x2718d40 .event edge, v0x27195d0_0, v0x2719180_0, v0x2718e00_0;
E_0x2718dc0/0 .event edge, v0x2719240_0, v0x2719300_0, v0x2718fe0_0, v0x27193c0_0;
E_0x2718dc0/1 .event edge, v0x27190a0_0;
E_0x2718dc0 .event/or E_0x2718dc0/0, E_0x2718dc0/1;
    .scope S_0x2712630;
T_0 ;
    %wait E_0x270fd70;
    %load/vec4 v0x2712de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2712930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x2712850_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x27129f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2712ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2712ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2712d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27127b0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27127b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27127b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2712ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2712ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2712d40_0, 0;
T_0.2 ;
    %load/vec4 v0x2712930_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x2712930_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x2712930_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x2712930_0, 0;
    %load/vec4 v0x2712ca0_0;
    %inv;
    %assign/vec4 v0x2712ca0_0, 0;
T_0.5 ;
    %load/vec4 v0x2712850_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x2712850_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x2712850_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x2712850_0, 0;
    %load/vec4 v0x2712ad0_0;
    %inv;
    %assign/vec4 v0x2712ad0_0, 0;
T_0.7 ;
    %load/vec4 v0x27129f0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x27129f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x27129f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x27129f0_0, 0;
    %load/vec4 v0x2712d40_0;
    %inv;
    %assign/vec4 v0x2712d40_0, 0;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27104b0;
T_1 ;
    %wait E_0x27109b0;
    %load/vec4 v0x2710a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x2710b40_0;
    %store/vec4 v0x2710ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711370_0, 0, 8;
    %load/vec4 v0x27116f0_0;
    %store/vec4 v0x2711ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711fa0_0, 0, 1;
    %load/vec4 v0x2710c20_0;
    %store/vec4 v0x2711000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711450_0, 0, 8;
    %load/vec4 v0x27117b0_0;
    %store/vec4 v0x2711c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2712040_0, 0, 1;
    %load/vec4 v0x2710ce0_0;
    %store/vec4 v0x2711110_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711530_0, 0, 8;
    %load/vec4 v0x2711870_0;
    %store/vec4 v0x2711d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27120e0_0, 0, 1;
    %load/vec4 v0x2710dc0_0;
    %store/vec4 v0x2711220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711610_0, 0, 8;
    %load/vec4 v0x2711930_0;
    %store/vec4 v0x2711e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2712180_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2710b40_0;
    %store/vec4 v0x2711370_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2710ef0_0, 0, 8;
    %load/vec4 v0x27116f0_0;
    %store/vec4 v0x2711fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711ae0_0, 0, 1;
    %load/vec4 v0x2710c20_0;
    %store/vec4 v0x2711450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711000_0, 0, 8;
    %load/vec4 v0x27117b0_0;
    %store/vec4 v0x2712040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711c10_0, 0, 1;
    %load/vec4 v0x2710ce0_0;
    %store/vec4 v0x2711530_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711110_0, 0, 8;
    %load/vec4 v0x2711870_0;
    %store/vec4 v0x27120e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711d40_0, 0, 1;
    %load/vec4 v0x2710dc0_0;
    %store/vec4 v0x2711610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x2711220_0, 0, 8;
    %load/vec4 v0x2711930_0;
    %store/vec4 v0x2712180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711e70_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2668330;
T_2 ;
    %wait E_0x26efb80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26ec1a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2707e70_0, 0, 1;
    %load/vec4 v0x2707ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707e70_0, 0, 1;
    %load/vec4 v0x2707ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x2707800_0;
    %store/vec4 v0x26ec1a0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26ec1a0_0, 0, 4;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707e70_0, 0, 1;
    %load/vec4 v0x2707c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x27078f0_0;
    %store/vec4 v0x26ec1a0_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x26ec1a0_0, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2668330;
T_3 ;
    %wait E_0x26f1d30;
    %load/vec4 v0x2707e70_0;
    %assign/vec4 v0x2707d20_0, 0;
    %load/vec4 v0x27079d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2707720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x26ec1a0_0;
    %assign/vec4 v0x2707720_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2708030;
T_4 ;
    %wait E_0x27083a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x27083e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2708c20_0, 0, 1;
    %load/vec4 v0x2708880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2708c20_0, 0, 1;
    %load/vec4 v0x2708950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x27085c0_0;
    %store/vec4 v0x27083e0_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x27083e0_0, 0, 4;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2708c20_0, 0, 1;
    %load/vec4 v0x2708a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x27086b0_0;
    %store/vec4 v0x27083e0_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x27083e0_0, 0, 4;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2708030;
T_5 ;
    %wait E_0x2708340;
    %load/vec4 v0x2708c20_0;
    %assign/vec4 v0x2708af0_0, 0;
    %load/vec4 v0x2708790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27084e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27083e0_0;
    %assign/vec4 v0x27084e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2709980;
T_6 ;
    %wait E_0x2709cf0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2709d30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a510_0, 0, 1;
    %load/vec4 v0x270a1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a510_0, 0, 1;
    %load/vec4 v0x270a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x2709f10_0;
    %store/vec4 v0x2709d30_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2709d30_0, 0, 4;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a510_0, 0, 1;
    %load/vec4 v0x270a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x2709fd0_0;
    %store/vec4 v0x2709d30_0, 0, 4;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2709d30_0, 0, 4;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2709980;
T_7 ;
    %wait E_0x2709c70;
    %load/vec4 v0x270a510_0;
    %assign/vec4 v0x270a3c0_0, 0;
    %load/vec4 v0x270a0b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2709e30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2709d30_0;
    %assign/vec4 v0x2709e30_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x270a6d0;
T_8 ;
    %wait E_0x270a9f0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270aa30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270b2d0_0, 0, 1;
    %load/vec4 v0x270af30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270b2d0_0, 0, 1;
    %load/vec4 v0x270b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x270ac10_0;
    %store/vec4 v0x270aa30_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270aa30_0, 0, 4;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270b2d0_0, 0, 1;
    %load/vec4 v0x270b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x270acd0_0;
    %store/vec4 v0x270aa30_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270aa30_0, 0, 4;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x270a6d0;
T_9 ;
    %wait E_0x270a990;
    %load/vec4 v0x270b2d0_0;
    %assign/vec4 v0x270b1a0_0, 0;
    %load/vec4 v0x270adb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x270ab30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x270aa30_0;
    %assign/vec4 v0x270ab30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x270d010;
T_10 ;
    %wait E_0x270d3a0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270d3e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270dba0_0, 0, 1;
    %load/vec4 v0x270d850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270dba0_0, 0, 1;
    %load/vec4 v0x270d910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x270d5c0_0;
    %store/vec4 v0x270d3e0_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270d3e0_0, 0, 4;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270dba0_0, 0, 1;
    %load/vec4 v0x270d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x270d680_0;
    %store/vec4 v0x270d3e0_0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270d3e0_0, 0, 4;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x270d010;
T_11 ;
    %wait E_0x270d320;
    %load/vec4 v0x270dba0_0;
    %assign/vec4 v0x270da50_0, 0;
    %load/vec4 v0x270d760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x270d4e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x270d3e0_0;
    %assign/vec4 v0x270d4e0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x270dd60;
T_12 ;
    %wait E_0x270e080;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270e0c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ea10_0, 0, 1;
    %load/vec4 v0x270e670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ea10_0, 0, 1;
    %load/vec4 v0x270e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x270e2a0_0;
    %store/vec4 v0x270e0c0_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270e0c0_0, 0, 4;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ea10_0, 0, 1;
    %load/vec4 v0x270e7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x270e390_0;
    %store/vec4 v0x270e0c0_0, 0, 4;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x270e0c0_0, 0, 4;
T_12.5 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x270dd60;
T_13 ;
    %wait E_0x270e020;
    %load/vec4 v0x270ea10_0;
    %assign/vec4 v0x270e8e0_0, 0;
    %load/vec4 v0x270e470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x270e1c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x270e0c0_0;
    %assign/vec4 v0x270e1c0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x270fbf0;
T_14 ;
    %wait E_0x270fdd0;
    %load/vec4 v0x27102d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x270fff0_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x2710370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x27100b0_0;
    %store/vec4 v0x270fff0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x270fff0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x270fbf0;
T_15 ;
    %wait E_0x270fd70;
    %load/vec4 v0x27102d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27101c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x270ff10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x270fff0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x270ff10_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x27101c0_0, 0;
    %load/vec4 v0x270ff10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x270ff10_0, 0;
    %load/vec4 v0x270ff10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x270ff10_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x26c2ff0;
T_16 ;
    %wait E_0x26d7690;
    %load/vec4 v0x27141a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2713430_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27134f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2713590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2713630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2714bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2714c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2714d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2714e00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x2713760_0;
    %assign/vec4 v0x2713430_0, 0;
    %load/vec4 v0x2713820_0;
    %assign/vec4 v0x27134f0_0, 0;
    %load/vec4 v0x2713900_0;
    %assign/vec4 v0x2713590_0, 0;
    %load/vec4 v0x27139e0_0;
    %assign/vec4 v0x2713630_0, 0;
    %load/vec4 v0x2714560_0;
    %assign/vec4 v0x2714bf0_0, 0;
    %load/vec4 v0x2714600_0;
    %assign/vec4 v0x2714c90_0, 0;
    %load/vec4 v0x27146a0_0;
    %assign/vec4 v0x2714d30_0, 0;
    %load/vec4 v0x2714740_0;
    %assign/vec4 v0x2714e00_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2715060;
T_17 ;
    %vpi_call 11 22 "$dumpfile", "bancopruebas.vcd" {0 0 0};
    %vpi_call 11 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2715a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2715af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2715bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2715c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27158f0_0, 0, 1;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715c90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 186, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 186, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2715c90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 186, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 186, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 8000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27154a0_0, 0;
    %pushi/vec4 250, 0, 8;
    %assign/vec4 v0x2715570_0, 0;
    %pushi/vec4 186, 0, 8;
    %assign/vec4 v0x2715640_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x27156e0_0, 0;
    %delay 1000000, 0;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %wait E_0x270fd70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27157b0_0, 0;
    %vpi_call 11 167 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x2715060;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27153e0_0, 0;
    %end;
    .thread T_18;
    .scope S_0x2715060;
T_19 ;
    %delay 2000, 0;
    %load/vec4 v0x27153e0_0;
    %inv;
    %assign/vec4 v0x27153e0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2715060;
T_20 ;
    %delay 64000, 0;
    %load/vec4 v0x27158f0_0;
    %inv;
    %assign/vec4 v0x27158f0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2716a60;
T_21 ;
    %wait E_0x2716df0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2716e30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717650_0, 0, 1;
    %load/vec4 v0x27172c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717650_0, 0, 1;
    %load/vec4 v0x2717380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x2717010_0;
    %store/vec4 v0x2716e30_0, 0, 4;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2716e30_0, 0, 4;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717650_0, 0, 1;
    %load/vec4 v0x2717440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x27170d0_0;
    %store/vec4 v0x2716e30_0, 0, 4;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2716e30_0, 0, 4;
T_21.5 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2716a60;
T_22 ;
    %wait E_0x2716d70;
    %load/vec4 v0x2717650_0;
    %assign/vec4 v0x2717500_0, 0;
    %load/vec4 v0x27171b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2716f30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x2716e30_0;
    %assign/vec4 v0x2716f30_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x2717810;
T_23 ;
    %wait E_0x2717b30;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2717b70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27182f0_0, 0, 1;
    %load/vec4 v0x2717fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27182f0_0, 0, 1;
    %load/vec4 v0x2718080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x2717d50_0;
    %store/vec4 v0x2717b70_0, 0, 4;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2717b70_0, 0, 4;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27182f0_0, 0, 1;
    %load/vec4 v0x2718120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x2717e10_0;
    %store/vec4 v0x2717b70_0, 0, 4;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2717b70_0, 0, 4;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x2717810;
T_24 ;
    %wait E_0x2717ad0;
    %load/vec4 v0x27182f0_0;
    %assign/vec4 v0x27181c0_0, 0;
    %load/vec4 v0x2717ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2717c70_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x2717b70_0;
    %assign/vec4 v0x2717c70_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x26c3350;
T_25 ;
    %wait E_0x2718dc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2718e00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27195d0_0, 0, 1;
    %load/vec4 v0x2719240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x2719300_0;
    %store/vec4 v0x27195d0_0, 0, 1;
    %load/vec4 v0x2719300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x2718fe0_0;
    %store/vec4 v0x2718e00_0, 0, 4;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2718e00_0, 0, 4;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x27193c0_0;
    %store/vec4 v0x27195d0_0, 0, 1;
    %load/vec4 v0x27193c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x27190a0_0;
    %store/vec4 v0x2718e00_0, 0, 4;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2718e00_0, 0, 4;
T_25.5 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x26c3350;
T_26 ;
    %wait E_0x2718d40;
    %load/vec4 v0x27195d0_0;
    %assign/vec4 v0x2719480_0, 0;
    %load/vec4 v0x2719180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x2718f00_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x2718e00_0;
    %assign/vec4 v0x2718f00_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "bancopruebas.v";
    "./phy_tx.v";
    "./Mux4a2_descp_condL1.v";
    "./Mux2a1_ochobits.v";
    "./Mux2a1_cuatrobits.v";
    "./Mux2a1_descp_condL2.v";
    "./partoserial.v";
    "./circulacion.v";
    "./clks.v";
    "./probador.v";
    "./Mux2a1_ochobitsL1.v";
    "./Mux2a1_cuatrobitsL1.v";
