// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D_32_32_int_int_480_640_3_3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] p_025_0_i_reg_559;
wire   [13:0] cols_cast1_fu_926_p1;
reg   [13:0] cols_cast1_reg_2759;
wire   [12:0] heightloop_fu_934_p2;
reg   [12:0] heightloop_reg_2766;
wire   [12:0] widthloop_fu_940_p2;
reg   [12:0] widthloop_reg_2771;
wire   [12:0] tmp_1_fu_946_p2;
reg   [12:0] tmp_1_reg_2776;
wire   [1:0] p_neg218_i_cast_fu_956_p2;
reg   [1:0] p_neg218_i_cast_reg_2783;
wire   [12:0] ref_fu_962_p2;
reg   [12:0] ref_reg_2799;
wire   [1:0] tmp_5_fu_968_p1;
reg   [1:0] tmp_5_reg_2804;
wire   [11:0] i_V_fu_981_p2;
reg   [11:0] i_V_reg_2812;
wire   [0:0] tmp_4_fu_987_p2;
reg   [0:0] tmp_4_reg_2817;
wire   [0:0] tmp_3_fu_976_p2;
wire   [12:0] ImagLoc_y_fu_993_p2;
reg   [12:0] ImagLoc_y_reg_2822;
wire   [0:0] tmp_6_fu_999_p2;
reg   [0:0] tmp_6_reg_2829;
wire   [0:0] or_cond_2_fu_1026_p2;
reg   [0:0] or_cond_2_reg_2834;
reg   [0:0] tmp_9_reg_2839;
wire   [1:0] p_i_2_cast_cast_fu_1040_p3;
reg   [1:0] p_i_2_cast_cast_reg_2843;
wire   [12:0] y_1_2_fu_1047_p2;
reg   [12:0] y_1_2_reg_2862;
wire   [12:0] y_1_2_1_fu_1053_p2;
reg   [12:0] y_1_2_1_reg_2869;
wire   [0:0] tmp_7_fu_1063_p2;
reg   [0:0] tmp_7_reg_2876;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] brmerge_reg_2922;
reg   [0:0] or_cond3_reg_2934;
reg   [0:0] or_cond3_1_reg_2984;
reg   [0:0] or_cond3_2_reg_3034;
reg    ap_sig_bdd_149;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2876_pp0_it2;
reg   [0:0] or_cond217_i_reg_2885;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2;
reg    ap_sig_bdd_171;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_2876_pp0_it1;
wire   [11:0] j_V_fu_1068_p2;
wire   [0:0] or_cond217_i_fu_1090_p2;
reg   [0:0] ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1;
wire   [1:0] tmp_12_fu_1108_p1;
reg   [1:0] tmp_12_reg_2889;
wire   [1:0] tmp_15_fu_1116_p1;
reg   [1:0] tmp_15_reg_2899;
reg   [9:0] k_buf_0_val_0_addr_reg_2904;
reg   [9:0] k_buf_0_val_1_addr_reg_2910;
reg   [9:0] k_buf_0_val_2_addr_reg_2916;
wire   [0:0] brmerge_fu_1127_p2;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2922_pp0_it1;
wire   [1:0] locy_0_2_fu_1135_p2;
reg   [1:0] locy_0_2_reg_2926;
reg   [1:0] ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1;
wire   [0:0] tmp_13_fu_1154_p2;
reg   [0:0] tmp_13_reg_2930;
reg   [0:0] ap_reg_ppstg_tmp_13_reg_2930_pp0_it1;
wire   [0:0] or_cond3_fu_1159_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_reg_2934_pp0_it1;
reg   [0:0] tmp_17_reg_2938;
reg   [0:0] ap_reg_ppstg_tmp_17_reg_2938_pp0_it1;
wire   [0:0] tmp_14_fu_1173_p2;
reg   [0:0] tmp_14_reg_2942;
wire   [1:0] col_assign_fu_1178_p2;
reg   [1:0] col_assign_reg_2949;
wire   [1:0] tmp_28_fu_1187_p1;
reg   [1:0] tmp_28_reg_2953;
reg   [9:0] k_buf_1_val_0_addr_reg_2958;
reg   [9:0] k_buf_1_val_1_addr_reg_2964;
reg   [9:0] k_buf_1_val_2_addr_reg_2970;
wire   [1:0] locy_1_2_fu_1202_p2;
reg   [1:0] locy_1_2_reg_2976;
reg   [1:0] ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1;
wire   [0:0] tmp_39_1_fu_1221_p2;
reg   [0:0] tmp_39_1_reg_2980;
reg   [0:0] ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1;
wire   [0:0] or_cond3_1_fu_1226_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1;
reg   [0:0] tmp_30_reg_2988;
reg   [0:0] ap_reg_ppstg_tmp_30_reg_2988_pp0_it1;
wire   [0:0] tmp_42_1_fu_1240_p2;
reg   [0:0] tmp_42_1_reg_2992;
wire   [1:0] col_assign_1_fu_1245_p2;
reg   [1:0] col_assign_1_reg_2999;
wire   [1:0] tmp_38_fu_1254_p1;
reg   [1:0] tmp_38_reg_3003;
reg   [9:0] k_buf_2_val_0_addr_reg_3008;
reg   [9:0] k_buf_2_val_1_addr_reg_3014;
reg   [9:0] k_buf_2_val_2_addr_reg_3020;
wire   [1:0] locy_2_2_fu_1269_p2;
reg   [1:0] locy_2_2_reg_3026;
reg   [1:0] ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1;
wire   [0:0] tmp_39_2_fu_1288_p2;
reg   [0:0] tmp_39_2_reg_3030;
reg   [0:0] ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1;
wire   [0:0] or_cond3_2_fu_1293_p2;
reg   [0:0] ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1;
reg   [0:0] tmp_40_reg_3038;
reg   [0:0] ap_reg_ppstg_tmp_40_reg_3038_pp0_it1;
wire   [0:0] tmp_42_2_fu_1307_p2;
reg   [0:0] tmp_42_2_reg_3042;
wire   [1:0] col_assign_s_fu_1312_p2;
reg   [1:0] col_assign_s_reg_3049;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] right_border_buf_0_val_2_0_reg_3143;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] right_border_buf_0_val_1_0_reg_3148;
wire   [7:0] k_buf_0_val_2_q0;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3156;
wire   [1:0] col_assign_3_fu_1376_p2;
reg   [1:0] col_assign_3_reg_3163;
wire   [7:0] k_buf_1_val_0_q0;
reg   [7:0] right_border_buf_1_val_2_0_reg_3173;
wire   [7:0] k_buf_1_val_1_q0;
reg   [7:0] right_border_buf_1_val_1_0_reg_3178;
wire   [7:0] k_buf_1_val_2_q0;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3186;
wire   [1:0] col_assign_3_1_fu_1438_p2;
reg   [1:0] col_assign_3_1_reg_3193;
wire   [7:0] k_buf_2_val_0_q0;
reg   [7:0] right_border_buf_2_val_2_0_reg_3203;
wire   [7:0] k_buf_2_val_1_q0;
reg   [7:0] right_border_buf_2_val_1_0_reg_3208;
wire   [7:0] k_buf_2_val_2_q0;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3216;
wire   [1:0] col_assign_3_2_fu_1500_p2;
reg   [1:0] col_assign_3_2_reg_3223;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_3233;
reg   [7:0] src_kernel_win_0_val_2_1_9_reg_3238;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_3243;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_3248;
reg   [7:0] src_kernel_win_1_val_2_1_9_reg_3253;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_3258;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_3263;
reg   [7:0] src_kernel_win_2_val_2_1_9_reg_3268;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_3273;
wire   [9:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [9:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [9:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [9:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [9:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [9:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [9:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [9:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [9:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [9:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [9:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [9:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [9:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [9:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [9:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [9:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [9:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [9:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
wire   [12:0] x_borderInterpolate_fu_736_p;
wire   [11:0] x_borderInterpolate_fu_736_len;
wire   [4:0] x_borderInterpolate_fu_736_borderType;
wire   [14:0] x_borderInterpolate_fu_736_ap_return;
wire   [12:0] t_0_2_borderInterpolate_fu_744_p;
wire   [11:0] t_0_2_borderInterpolate_fu_744_len;
wire   [4:0] t_0_2_borderInterpolate_fu_744_borderType;
wire   [14:0] t_0_2_borderInterpolate_fu_744_ap_return;
wire   [12:0] x_1_borderInterpolate_fu_752_p;
wire   [11:0] x_1_borderInterpolate_fu_752_len;
wire   [4:0] x_1_borderInterpolate_fu_752_borderType;
wire   [14:0] x_1_borderInterpolate_fu_752_ap_return;
wire   [12:0] t_1_2_borderInterpolate_fu_760_p;
wire   [11:0] t_1_2_borderInterpolate_fu_760_len;
wire   [4:0] t_1_2_borderInterpolate_fu_760_borderType;
wire   [14:0] t_1_2_borderInterpolate_fu_760_ap_return;
wire   [12:0] x_2_borderInterpolate_fu_768_p;
wire   [11:0] x_2_borderInterpolate_fu_768_len;
wire   [4:0] x_2_borderInterpolate_fu_768_borderType;
wire   [14:0] x_2_borderInterpolate_fu_768_ap_return;
wire   [12:0] t_2_2_borderInterpolate_fu_776_p;
wire   [11:0] t_2_2_borderInterpolate_fu_776_len;
wire   [4:0] t_2_2_borderInterpolate_fu_776_borderType;
wire   [14:0] t_2_2_borderInterpolate_fu_776_ap_return;
wire   [12:0] t_borderInterpolate_fu_784_p;
wire   [11:0] t_borderInterpolate_fu_784_len;
wire   [4:0] t_borderInterpolate_fu_784_borderType;
wire   [14:0] t_borderInterpolate_fu_784_ap_return;
wire   [12:0] t_0_1_borderInterpolate_fu_792_p;
wire   [11:0] t_0_1_borderInterpolate_fu_792_len;
wire   [4:0] t_0_1_borderInterpolate_fu_792_borderType;
wire   [14:0] t_0_1_borderInterpolate_fu_792_ap_return;
wire   [12:0] t_1_borderInterpolate_fu_800_p;
wire   [11:0] t_1_borderInterpolate_fu_800_len;
wire   [4:0] t_1_borderInterpolate_fu_800_borderType;
wire   [14:0] t_1_borderInterpolate_fu_800_ap_return;
wire   [12:0] t_1_1_borderInterpolate_fu_808_p;
wire   [11:0] t_1_1_borderInterpolate_fu_808_len;
wire   [4:0] t_1_1_borderInterpolate_fu_808_borderType;
wire   [14:0] t_1_1_borderInterpolate_fu_808_ap_return;
wire   [12:0] t_2_borderInterpolate_fu_816_p;
wire   [11:0] t_2_borderInterpolate_fu_816_len;
wire   [4:0] t_2_borderInterpolate_fu_816_borderType;
wire   [14:0] t_2_borderInterpolate_fu_816_ap_return;
wire   [12:0] t_2_1_borderInterpolate_fu_824_p;
wire   [11:0] t_2_1_borderInterpolate_fu_824_len;
wire   [4:0] t_2_1_borderInterpolate_fu_824_borderType;
wire   [14:0] t_2_1_borderInterpolate_fu_824_ap_return;
reg   [11:0] p_012_0_i_reg_548;
wire   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
wire   [0:0] tmp_42_0_pr1_phi_fu_575_p8;
wire   [1:0] col_assign_4_fu_1395_p2;
reg   [0:0] tmp_42_0_pr_phi_fu_592_p8;
wire   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1;
wire   [0:0] tmp_42_1_pr1_phi_fu_608_p8;
wire   [1:0] col_assign_4_1_fu_1457_p2;
reg   [0:0] tmp_42_1_pr_phi_fu_625_p8;
wire   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1;
wire   [0:0] tmp_42_2_pr1_phi_fu_641_p8;
wire   [1:0] col_assign_4_2_fu_1519_p2;
reg   [0:0] tmp_42_2_pr_phi_fu_658_p8;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2;
wire   [12:0] ImagLoc_x_fu_1095_p2;
wire   [63:0] tmp_11_fu_1120_p1;
wire   [63:0] tmp_32_1_fu_1191_p1;
wire   [63:0] tmp_32_2_fu_1258_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_134;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1614_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_138;
reg   [7:0] col_buf_2_val_0_0_1_fu_142;
wire   [1:0] col_assign_4_2_1_fu_1538_p2;
reg   [7:0] src_kernel_win_0_val_2_1_fu_146;
reg   [7:0] src_kernel_win_0_val_1_1_fu_150;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1652_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_154;
reg   [7:0] col_buf_2_val_0_0_2_fu_158;
reg   [7:0] src_kernel_win_0_val_2_2_fu_162;
reg   [7:0] col_buf_2_val_0_0_3_fu_166;
reg   [7:0] src_kernel_win_1_val_0_1_fu_170;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_1726_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_174;
reg   [7:0] right_border_buf_2_val_1_2_fu_178;
reg   [7:0] src_kernel_win_1_val_2_1_fu_182;
reg   [7:0] src_kernel_win_1_val_1_1_fu_186;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_1764_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_190;
reg   [7:0] right_border_buf_2_val_1_2_1_fu_194;
reg   [7:0] src_kernel_win_1_val_2_2_fu_198;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_202;
reg   [7:0] src_kernel_win_2_val_0_1_fu_206;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_1838_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_210;
reg   [7:0] col_buf_1_val_0_0_1_fu_214;
wire   [1:0] col_assign_4_1_1_fu_1476_p2;
reg   [7:0] src_kernel_win_2_val_2_1_fu_218;
reg   [7:0] src_kernel_win_2_val_1_1_fu_222;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_1876_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_226;
reg   [7:0] col_buf_1_val_0_0_2_fu_230;
reg   [7:0] src_kernel_win_2_val_2_2_fu_234;
reg   [7:0] col_buf_1_val_0_0_3_fu_238;
reg   [7:0] right_border_buf_0_val_1_2_fu_242;
reg   [7:0] right_border_buf_0_val_1_2_1_fu_246;
reg   [7:0] right_border_buf_0_val_1_2_2_fu_250;
reg   [7:0] col_buf_0_val_0_0_1_fu_254;
wire   [1:0] col_assign_4_0_1_fu_1414_p2;
reg   [7:0] col_buf_0_val_0_0_2_fu_258;
reg   [7:0] col_buf_0_val_0_0_3_fu_262;
reg   [7:0] right_border_buf_1_val_1_2_fu_266;
reg   [7:0] right_border_buf_1_val_1_2_1_fu_270;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_274;
reg   [7:0] right_border_buf_0_val_0_0_fu_314;
reg   [7:0] right_border_buf_0_val_0_1_fu_318;
reg   [7:0] right_border_buf_0_val_0_2_fu_322;
reg   [7:0] right_border_buf_1_val_0_0_fu_326;
reg   [7:0] right_border_buf_1_val_0_1_fu_330;
reg   [7:0] right_border_buf_1_val_0_2_fu_334;
reg   [7:0] right_border_buf_2_val_0_0_fu_338;
reg   [7:0] right_border_buf_2_val_0_1_fu_342;
reg   [7:0] right_border_buf_2_val_0_2_fu_346;
reg   [7:0] col_buf_0_val_0_0_fu_350;
reg   [7:0] col_buf_1_val_0_0_fu_354;
reg   [7:0] col_buf_2_val_0_0_fu_358;
wire   [12:0] rows_cast_fu_922_p1;
wire   [12:0] cols_cast_fu_930_p1;
wire   [1:0] tmp_2_fu_952_p1;
wire   [12:0] tmp_2_cast_fu_972_p1;
wire   [11:0] tmp_8_fu_1005_p4;
wire   [0:0] icmp_fu_1015_p2;
wire   [0:0] tmp_34_2_fu_1021_p2;
wire   [12:0] tmp_12_cast_fu_1059_p1;
wire   [10:0] tmp_10_fu_1074_p4;
wire   [0:0] icmp1_fu_1084_p2;
wire   [31:0] tmp_11_fu_1120_p0;
wire   [1:0] tmp_20_fu_1131_p1;
wire   [0:0] tmp_16_fu_1140_p3;
wire   [13:0] tmp_13_fu_1154_p0;
wire   [13:0] ImagLoc_x_cast_fu_1104_p1;
wire   [0:0] rev_fu_1148_p2;
wire   [31:0] tmp_32_1_fu_1191_p0;
wire   [1:0] tmp_33_fu_1198_p1;
wire   [0:0] tmp_29_fu_1207_p3;
wire   [13:0] tmp_39_1_fu_1221_p0;
wire   [0:0] rev1_fu_1215_p2;
wire   [31:0] tmp_32_2_fu_1258_p0;
wire   [1:0] tmp_43_fu_1265_p1;
wire   [0:0] tmp_39_fu_1274_p3;
wire   [13:0] tmp_39_2_fu_1288_p0;
wire   [0:0] rev2_fu_1282_p2;
wire   [1:0] tmp_18_fu_1584_p1;
wire   [0:0] sel_tmp_fu_1596_p2;
wire   [1:0] locy_fu_1588_p2;
wire   [0:0] sel_tmp2_fu_1608_p2;
wire   [7:0] sel_tmp1_fu_1601_p3;
wire   [1:0] tmp_19_fu_1622_p1;
wire   [0:0] sel_tmp4_fu_1634_p2;
wire   [1:0] locy_0_1_fu_1626_p2;
wire   [0:0] sel_tmp6_fu_1646_p2;
wire   [7:0] sel_tmp5_fu_1639_p3;
wire   [1:0] tmp_31_fu_1696_p1;
wire   [0:0] sel_tmp8_fu_1708_p2;
wire   [1:0] locy_1_fu_1700_p2;
wire   [0:0] sel_tmp3_fu_1720_p2;
wire   [7:0] sel_tmp9_fu_1713_p3;
wire   [1:0] tmp_32_fu_1734_p1;
wire   [0:0] sel_tmp7_fu_1746_p2;
wire   [1:0] locy_1_1_fu_1738_p2;
wire   [0:0] sel_tmp11_fu_1758_p2;
wire   [7:0] sel_tmp10_fu_1751_p3;
wire   [1:0] tmp_41_fu_1808_p1;
wire   [0:0] sel_tmp12_fu_1820_p2;
wire   [1:0] locy_2_fu_1812_p2;
wire   [0:0] sel_tmp14_fu_1832_p2;
wire   [7:0] sel_tmp13_fu_1825_p3;
wire   [1:0] tmp_42_fu_1846_p1;
wire   [0:0] sel_tmp15_fu_1858_p2;
wire   [1:0] locy_2_1_fu_1850_p2;
wire   [0:0] sel_tmp17_fu_1870_p2;
wire   [7:0] sel_tmp16_fu_1863_p3;
wire   [8:0] OP1_V_0_0_2_cast_fu_1942_p1;
wire   [8:0] OP1_V_0_0_cast_fu_1938_p1;
wire   [8:0] p_Val2_2_0_0_2_fu_1946_p2;
wire   [8:0] p_shl_fu_1956_p3;
wire   [10:0] p_Val2_2_0_1_fu_1968_p0;
wire   [10:0] p_shl_cast_fu_1964_p1;
wire   [8:0] r_V_0_1_2_fu_1974_p3;
wire   [10:0] p_Val2_2_0_1_fu_1968_p2;
wire   [10:0] r_V_0_1_2_cast_fu_1982_p1;
wire   [10:0] p_Val2_2_0_1_2_fu_1986_p2;
wire   [10:0] OP1_V_0_2_cast_fu_1992_p1;
wire   [10:0] p_Val2_2_0_2_fu_1996_p2;
wire   [10:0] OP1_V_0_2_2_cast_fu_2002_p1;
wire   [10:0] p_Val2_1_fu_2006_p2;
wire   [0:0] isneg_fu_2012_p3;
wire   [2:0] tmp_21_fu_2024_p4;
wire   [0:0] not_i_i_i_fu_2040_p2;
wire   [0:0] tmp_i_i_fu_2034_p2;
wire   [0:0] overflow_fu_2046_p2;
wire   [0:0] tmp_i_i_98_fu_2056_p2;
wire   [7:0] p_Val2_9_fu_2062_p1;
wire   [7:0] p_Val2_2_fu_2020_p1;
wire   [8:0] OP1_V_1_0_2_cast_fu_2093_p1;
wire   [8:0] OP1_V_1_0_cast_fu_2089_p1;
wire   [8:0] p_Val2_2_1_0_2_fu_2097_p2;
wire   [8:0] p_shl1_fu_2107_p3;
wire   [10:0] p_Val2_2_1_1_fu_2119_p0;
wire   [10:0] p_shl1_cast_fu_2115_p1;
wire   [8:0] r_V_1_1_2_fu_2125_p3;
wire   [10:0] p_Val2_2_1_1_fu_2119_p2;
wire   [10:0] r_V_1_1_2_cast_fu_2133_p1;
wire   [10:0] p_Val2_2_1_1_2_fu_2137_p2;
wire   [10:0] OP1_V_1_2_cast_fu_2143_p1;
wire   [10:0] p_Val2_2_1_2_fu_2147_p2;
wire   [10:0] OP1_V_1_2_2_cast_fu_2153_p1;
wire   [10:0] p_Val2_4_fu_2157_p2;
wire   [0:0] isneg_1_fu_2163_p3;
wire   [2:0] tmp_23_fu_2175_p4;
wire   [0:0] not_i_i_i1_fu_2191_p2;
wire   [0:0] tmp_i_i1_fu_2185_p2;
wire   [0:0] overflow_1_fu_2197_p2;
wire   [0:0] tmp_i_i1_99_fu_2207_p2;
wire   [7:0] p_Val2_10_fu_2213_p1;
wire   [7:0] p_Val2_5_fu_2171_p1;
wire   [8:0] OP1_V_2_0_2_cast_fu_2244_p1;
wire   [8:0] OP1_V_2_0_cast_fu_2240_p1;
wire   [8:0] p_Val2_2_2_0_2_fu_2248_p2;
wire   [8:0] p_shl2_fu_2258_p3;
wire   [10:0] p_Val2_2_2_1_fu_2270_p0;
wire   [10:0] p_shl2_cast_fu_2266_p1;
wire   [8:0] r_V_2_1_2_fu_2276_p3;
wire   [10:0] p_Val2_2_2_1_fu_2270_p2;
wire   [10:0] r_V_2_1_2_cast_fu_2284_p1;
wire   [10:0] p_Val2_2_2_1_2_fu_2288_p2;
wire   [10:0] OP1_V_2_2_cast_fu_2294_p1;
wire   [10:0] p_Val2_2_2_2_fu_2298_p2;
wire   [10:0] OP1_V_2_2_2_cast_fu_2304_p1;
wire   [10:0] p_Val2_s_fu_2308_p2;
wire   [0:0] isneg_2_fu_2314_p3;
wire   [2:0] tmp_24_fu_2326_p4;
wire   [0:0] not_i_i_i2_fu_2342_p2;
wire   [0:0] tmp_i_i2_fu_2336_p2;
wire   [0:0] overflow_2_fu_2348_p2;
wire   [0:0] tmp_i_i2_101_fu_2358_p2;
wire   [7:0] p_Val2_11_fu_2364_p1;
wire   [7:0] p_Val2_7_fu_2322_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_362;
reg    ap_sig_bdd_730;
reg    ap_sig_bdd_737;
reg    ap_sig_bdd_314;
reg    ap_sig_bdd_376;
reg    ap_sig_bdd_746;
reg    ap_sig_bdd_753;
reg    ap_sig_bdd_390;
reg    ap_sig_bdd_762;
reg    ap_sig_bdd_769;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st7_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);

borderInterpolate x_borderInterpolate_fu_736(
    .p( x_borderInterpolate_fu_736_p ),
    .len( x_borderInterpolate_fu_736_len ),
    .borderType( x_borderInterpolate_fu_736_borderType ),
    .ap_return( x_borderInterpolate_fu_736_ap_return )
);

borderInterpolate t_0_2_borderInterpolate_fu_744(
    .p( t_0_2_borderInterpolate_fu_744_p ),
    .len( t_0_2_borderInterpolate_fu_744_len ),
    .borderType( t_0_2_borderInterpolate_fu_744_borderType ),
    .ap_return( t_0_2_borderInterpolate_fu_744_ap_return )
);

borderInterpolate x_1_borderInterpolate_fu_752(
    .p( x_1_borderInterpolate_fu_752_p ),
    .len( x_1_borderInterpolate_fu_752_len ),
    .borderType( x_1_borderInterpolate_fu_752_borderType ),
    .ap_return( x_1_borderInterpolate_fu_752_ap_return )
);

borderInterpolate t_1_2_borderInterpolate_fu_760(
    .p( t_1_2_borderInterpolate_fu_760_p ),
    .len( t_1_2_borderInterpolate_fu_760_len ),
    .borderType( t_1_2_borderInterpolate_fu_760_borderType ),
    .ap_return( t_1_2_borderInterpolate_fu_760_ap_return )
);

borderInterpolate x_2_borderInterpolate_fu_768(
    .p( x_2_borderInterpolate_fu_768_p ),
    .len( x_2_borderInterpolate_fu_768_len ),
    .borderType( x_2_borderInterpolate_fu_768_borderType ),
    .ap_return( x_2_borderInterpolate_fu_768_ap_return )
);

borderInterpolate t_2_2_borderInterpolate_fu_776(
    .p( t_2_2_borderInterpolate_fu_776_p ),
    .len( t_2_2_borderInterpolate_fu_776_len ),
    .borderType( t_2_2_borderInterpolate_fu_776_borderType ),
    .ap_return( t_2_2_borderInterpolate_fu_776_ap_return )
);

borderInterpolate t_borderInterpolate_fu_784(
    .p( t_borderInterpolate_fu_784_p ),
    .len( t_borderInterpolate_fu_784_len ),
    .borderType( t_borderInterpolate_fu_784_borderType ),
    .ap_return( t_borderInterpolate_fu_784_ap_return )
);

borderInterpolate t_0_1_borderInterpolate_fu_792(
    .p( t_0_1_borderInterpolate_fu_792_p ),
    .len( t_0_1_borderInterpolate_fu_792_len ),
    .borderType( t_0_1_borderInterpolate_fu_792_borderType ),
    .ap_return( t_0_1_borderInterpolate_fu_792_ap_return )
);

borderInterpolate t_1_borderInterpolate_fu_800(
    .p( t_1_borderInterpolate_fu_800_p ),
    .len( t_1_borderInterpolate_fu_800_len ),
    .borderType( t_1_borderInterpolate_fu_800_borderType ),
    .ap_return( t_1_borderInterpolate_fu_800_ap_return )
);

borderInterpolate t_1_1_borderInterpolate_fu_808(
    .p( t_1_1_borderInterpolate_fu_808_p ),
    .len( t_1_1_borderInterpolate_fu_808_len ),
    .borderType( t_1_1_borderInterpolate_fu_808_borderType ),
    .ap_return( t_1_1_borderInterpolate_fu_808_ap_return )
);

borderInterpolate t_2_borderInterpolate_fu_816(
    .p( t_2_borderInterpolate_fu_816_p ),
    .len( t_2_borderInterpolate_fu_816_len ),
    .borderType( t_2_borderInterpolate_fu_816_borderType ),
    .ap_return( t_2_borderInterpolate_fu_816_ap_return )
);

borderInterpolate t_2_1_borderInterpolate_fu_824(
    .p( t_2_1_borderInterpolate_fu_824_p ),
    .len( t_2_1_borderInterpolate_fu_824_len ),
    .borderType( t_2_1_borderInterpolate_fu_824_borderType ),
    .ap_return( t_2_1_borderInterpolate_fu_824_ap_return )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_737) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_1_fu_254;
        end else if (ap_sig_bdd_730) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_2_fu_258;
        end else if (ap_sig_bdd_362) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= col_buf_0_val_0_0_3_fu_262;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_737) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_fu_242;
        end else if (ap_sig_bdd_730) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_1_fu_246;
        end else if (ap_sig_bdd_362) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= right_border_buf_0_val_1_2_2_fu_250;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_753) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_3_fu_238;
        end else if (ap_sig_bdd_746) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_2_fu_230;
        end else if (ap_sig_bdd_376) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= col_buf_1_val_0_0_1_fu_214;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_753) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_fu_266;
        end else if (ap_sig_bdd_746) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_1_fu_270;
        end else if (ap_sig_bdd_376) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= right_border_buf_1_val_1_2_2_fu_274;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_769) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_3_fu_166;
        end else if (ap_sig_bdd_762) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_2_fu_158;
        end else if (ap_sig_bdd_390) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= col_buf_2_val_0_0_1_fu_142;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_314) begin
        if (ap_sig_bdd_769) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_2_fu_202;
        end else if (ap_sig_bdd_762) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_1_fu_194;
        end else if (ap_sig_bdd_390) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= right_border_buf_2_val_1_2_fu_178;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2) & ~(ap_const_lv1_0 == tmp_14_fu_1173_p2))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2) & (ap_const_lv1_0 == tmp_14_fu_1173_p2) & ~(col_assign_fu_1178_p2 == ap_const_lv2_1) & ~(col_assign_fu_1178_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2) & (ap_const_lv1_0 == tmp_14_fu_1173_p2) & (col_assign_fu_1178_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2) & (ap_const_lv1_0 == tmp_14_fu_1173_p2) & (col_assign_fu_1178_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2) & ~(ap_const_lv1_0 == tmp_42_1_fu_1240_p2))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1240_p2) & ~(col_assign_1_fu_1245_p2 == ap_const_lv2_1) & ~(col_assign_1_fu_1245_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1240_p2) & (col_assign_1_fu_1245_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1240_p2) & (col_assign_1_fu_1245_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2) & ~(ap_const_lv1_0 == tmp_42_2_fu_1307_p2))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1307_p2) & ~(col_assign_s_fu_1312_p2 == ap_const_lv2_1) & ~(col_assign_s_fu_1312_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1307_p2) & (col_assign_s_fu_1312_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1307_p2) & (col_assign_s_fu_1312_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st7_fsm_3 == ap_CS_fsm)) begin
        p_012_0_i_reg_548 <= i_V_reg_2812;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        p_012_0_i_reg_548 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        p_025_0_i_reg_559 <= j_V_fu_1068_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
        p_025_0_i_reg_559 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= right_border_buf_0_val_2_0_reg_3143;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & ~(col_assign_3_reg_3163 == ap_const_lv2_1) & ~(col_assign_3_reg_3163 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_134 <= src_kernel_win_0_val_0_1_3_fu_1614_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= right_border_buf_0_val_1_0_reg_3148;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & ~(col_assign_3_reg_3163 == ap_const_lv2_1) & ~(col_assign_3_reg_3163 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_150 <= src_kernel_win_0_val_1_1_3_fu_1652_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & ~(col_assign_3_reg_3163 == ap_const_lv2_1) & ~(col_assign_3_reg_3163 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_2_fu_322;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_0_fu_314;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_13_reg_2930_pp0_it1) & (col_assign_3_reg_3163 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_0_1_fu_318;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_17_reg_2938_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_reg_2934_pp0_it1)))) begin
        src_kernel_win_0_val_2_1_fu_146 <= src_kernel_win_0_val_2_0_reg_3156;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_146 <= col_buf_0_val_0_0_fu_350;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_146 <= right_border_buf_0_val_1_0_reg_3148;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= right_border_buf_1_val_2_0_reg_3173;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_170 <= src_kernel_win_1_val_0_1_3_fu_1726_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= right_border_buf_1_val_1_0_reg_3178;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_186 <= src_kernel_win_1_val_1_1_3_fu_1764_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_1) & ~(col_assign_3_1_reg_3193 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_2_fu_334;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_0_fu_326;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1) & (col_assign_3_1_reg_3193 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_0_1_fu_330;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_30_reg_2988_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1)))) begin
        src_kernel_win_1_val_2_1_fu_182 <= src_kernel_win_1_val_2_0_reg_3186;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_182 <= col_buf_1_val_0_0_fu_354;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_182 <= right_border_buf_1_val_1_0_reg_3178;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= right_border_buf_2_val_2_0_reg_3203;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_206 <= src_kernel_win_2_val_0_1_3_fu_1838_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= right_border_buf_2_val_1_0_reg_3208;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_222 <= src_kernel_win_2_val_1_1_3_fu_1876_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_1) & ~(col_assign_3_2_reg_3223 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_2_fu_346;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_0_fu_338;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1) & (col_assign_3_2_reg_3223 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_0_1_fu_342;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1) & ~(ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_40_reg_3038_pp0_it1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1)))) begin
        src_kernel_win_2_val_2_1_fu_218 <= src_kernel_win_2_val_2_0_reg_3216;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_218 <= col_buf_2_val_0_0_fu_358;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_9_reg_2839) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_2922_pp0_it1) & (ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_218 <= right_border_buf_2_val_1_0_reg_3208;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
        ImagLoc_y_reg_2822 <= ImagLoc_y_fu_993_p2;
        or_cond_2_reg_2834 <= or_cond_2_fu_1026_p2;
        p_i_2_cast_cast_reg_2843 <= p_i_2_cast_cast_fu_1040_p3;
        tmp_4_reg_2817 <= tmp_4_fu_987_p2;
        tmp_6_reg_2829 <= tmp_6_fu_999_p2;
        tmp_9_reg_2839 <= ImagLoc_y_fu_993_p2[ap_const_lv32_C];
        y_1_2_1_reg_2869 <= y_1_2_1_fu_1053_p2;
        y_1_2_reg_2862 <= y_1_2_fu_1047_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        ap_reg_ppstg_brmerge_reg_2922_pp0_it1 <= brmerge_reg_2922;
        ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1 <= locy_0_2_reg_2926;
        ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1 <= locy_1_2_reg_2976;
        ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1 <= locy_2_2_reg_3026;
        ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1 <= or_cond217_i_reg_2885;
        ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 <= ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it1;
        ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1 <= or_cond3_1_reg_2984;
        ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1 <= or_cond3_2_reg_3034;
        ap_reg_ppstg_or_cond3_reg_2934_pp0_it1 <= or_cond3_reg_2934;
        ap_reg_ppstg_tmp_13_reg_2930_pp0_it1 <= tmp_13_reg_2930;
        ap_reg_ppstg_tmp_17_reg_2938_pp0_it1 <= tmp_17_reg_2938;
        ap_reg_ppstg_tmp_30_reg_2988_pp0_it1 <= tmp_30_reg_2988;
        ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1 <= tmp_39_1_reg_2980;
        ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1 <= tmp_39_2_reg_3030;
        ap_reg_ppstg_tmp_40_reg_3038_pp0_it1 <= tmp_40_reg_3038;
        ap_reg_ppstg_tmp_7_reg_2876_pp0_it1 <= tmp_7_reg_2876;
        ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 <= ap_reg_ppstg_tmp_7_reg_2876_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        brmerge_reg_2922 <= brmerge_fu_1127_p2;
        k_buf_0_val_0_addr_reg_2904 <= tmp_11_fu_1120_p1;
        k_buf_0_val_1_addr_reg_2910 <= tmp_11_fu_1120_p1;
        k_buf_0_val_2_addr_reg_2916 <= tmp_11_fu_1120_p1;
        k_buf_1_val_0_addr_reg_2958 <= tmp_32_1_fu_1191_p1;
        k_buf_1_val_1_addr_reg_2964 <= tmp_32_1_fu_1191_p1;
        k_buf_1_val_2_addr_reg_2970 <= tmp_32_1_fu_1191_p1;
        k_buf_2_val_0_addr_reg_3008 <= tmp_32_2_fu_1258_p1;
        k_buf_2_val_1_addr_reg_3014 <= tmp_32_2_fu_1258_p1;
        k_buf_2_val_2_addr_reg_3020 <= tmp_32_2_fu_1258_p1;
        or_cond217_i_reg_2885 <= or_cond217_i_fu_1090_p2;
        tmp_12_reg_2889 <= tmp_12_fu_1108_p1;
        tmp_15_reg_2899 <= tmp_15_fu_1116_p1;
        tmp_28_reg_2953 <= tmp_28_fu_1187_p1;
        tmp_38_reg_3003 <= tmp_38_fu_1254_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1240_p2))) begin
        col_assign_1_reg_2999 <= col_assign_1_fu_1245_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_30_reg_2988) & (ap_const_lv1_0 == tmp_39_1_reg_2980))) begin
        col_assign_3_1_reg_3193 <= col_assign_3_1_fu_1438_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_40_reg_3038) & (ap_const_lv1_0 == tmp_39_2_reg_3030))) begin
        col_assign_3_2_reg_3223 <= col_assign_3_2_fu_1500_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_17_reg_2938) & (ap_const_lv1_0 == tmp_13_reg_2930))) begin
        col_assign_3_reg_3163 <= col_assign_3_fu_1376_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2) & (ap_const_lv1_0 == tmp_14_fu_1173_p2))) begin
        col_assign_reg_2949 <= col_assign_fu_1178_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1307_p2))) begin
        col_assign_s_reg_3049 <= col_assign_s_fu_1312_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_592_p8) & (ap_const_lv2_0 == col_assign_4_0_1_fu_1414_p2))) begin
        col_buf_0_val_0_0_1_fu_254 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_592_p8) & (ap_const_lv2_1 == col_assign_4_0_1_fu_1414_p2))) begin
        col_buf_0_val_0_0_2_fu_258 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_592_p8) & ~(ap_const_lv2_1 == col_assign_4_0_1_fu_1414_p2) & ~(ap_const_lv2_0 == col_assign_4_0_1_fu_1414_p2))) begin
        col_buf_0_val_0_0_3_fu_262 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        col_buf_0_val_0_0_fu_350 <= k_buf_0_val_0_q0;
        col_buf_1_val_0_0_fu_354 <= k_buf_1_val_0_q0;
        col_buf_2_val_0_0_fu_358 <= k_buf_2_val_0_q0;
        right_border_buf_0_val_1_0_reg_3148 <= k_buf_0_val_1_q0;
        right_border_buf_0_val_2_0_reg_3143 <= k_buf_0_val_0_q0;
        right_border_buf_1_val_1_0_reg_3178 <= k_buf_1_val_1_q0;
        right_border_buf_1_val_2_0_reg_3173 <= k_buf_1_val_0_q0;
        right_border_buf_2_val_1_0_reg_3208 <= k_buf_2_val_1_q0;
        right_border_buf_2_val_2_0_reg_3203 <= k_buf_2_val_0_q0;
        src_kernel_win_0_val_2_0_reg_3156 <= k_buf_0_val_2_q0;
        src_kernel_win_1_val_2_0_reg_3186 <= k_buf_1_val_2_q0;
        src_kernel_win_2_val_2_0_reg_3216 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_625_p8) & ~(ap_const_lv2_1 == col_assign_4_1_1_fu_1476_p2) & ~(ap_const_lv2_0 == col_assign_4_1_1_fu_1476_p2))) begin
        col_buf_1_val_0_0_1_fu_214 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_625_p8) & (ap_const_lv2_1 == col_assign_4_1_1_fu_1476_p2))) begin
        col_buf_1_val_0_0_2_fu_230 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_625_p8) & (ap_const_lv2_0 == col_assign_4_1_1_fu_1476_p2))) begin
        col_buf_1_val_0_0_3_fu_238 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_658_p8) & ~(ap_const_lv2_1 == col_assign_4_2_1_fu_1538_p2) & ~(ap_const_lv2_0 == col_assign_4_2_1_fu_1538_p2))) begin
        col_buf_2_val_0_0_1_fu_142 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_658_p8) & (ap_const_lv2_1 == col_assign_4_2_1_fu_1538_p2))) begin
        col_buf_2_val_0_0_2_fu_158 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_658_p8) & (ap_const_lv2_0 == col_assign_4_2_1_fu_1538_p2))) begin
        col_buf_2_val_0_0_3_fu_166 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        cols_cast1_reg_2759[0] <= cols_cast1_fu_926_p1[0];
cols_cast1_reg_2759[1] <= cols_cast1_fu_926_p1[1];
cols_cast1_reg_2759[2] <= cols_cast1_fu_926_p1[2];
cols_cast1_reg_2759[3] <= cols_cast1_fu_926_p1[3];
cols_cast1_reg_2759[4] <= cols_cast1_fu_926_p1[4];
cols_cast1_reg_2759[5] <= cols_cast1_fu_926_p1[5];
cols_cast1_reg_2759[6] <= cols_cast1_fu_926_p1[6];
cols_cast1_reg_2759[7] <= cols_cast1_fu_926_p1[7];
cols_cast1_reg_2759[8] <= cols_cast1_fu_926_p1[8];
cols_cast1_reg_2759[9] <= cols_cast1_fu_926_p1[9];
cols_cast1_reg_2759[10] <= cols_cast1_fu_926_p1[10];
cols_cast1_reg_2759[11] <= cols_cast1_fu_926_p1[11];
        heightloop_reg_2766 <= heightloop_fu_934_p2;
        p_neg218_i_cast_reg_2783 <= p_neg218_i_cast_fu_956_p2;
        ref_reg_2799 <= ref_fu_962_p2;
        tmp_1_reg_2776 <= tmp_1_fu_946_p2;
        tmp_5_reg_2804 <= tmp_5_fu_968_p1;
        widthloop_reg_2771 <= widthloop_fu_940_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2812 <= i_V_fu_981_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & (ap_const_lv1_0 == brmerge_fu_1127_p2) & (ap_const_lv1_0 == tmp_9_reg_2839))) begin
        locy_0_2_reg_2926 <= locy_0_2_fu_1135_p2;
        locy_1_2_reg_2976 <= locy_1_2_fu_1202_p2;
        locy_2_2_reg_3026 <= locy_2_2_fu_1269_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2))) begin
        or_cond3_1_reg_2984 <= or_cond3_1_fu_1226_p2;
        or_cond3_2_reg_3034 <= or_cond3_2_fu_1293_p2;
        or_cond3_reg_2934 <= or_cond3_fu_1159_p2;
        tmp_13_reg_2930 <= tmp_13_fu_1154_p2;
        tmp_39_1_reg_2980 <= tmp_39_1_fu_1221_p2;
        tmp_39_2_reg_3030 <= tmp_39_2_fu_1288_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_14_reg_2942) & (col_assign_reg_2949 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_314 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_14_reg_2942) & (col_assign_reg_2949 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_318 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_14_reg_2942) & ~(col_assign_reg_2949 == ap_const_lv2_1) & ~(col_assign_reg_2949 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_322 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (ap_const_lv2_1 == col_assign_4_fu_1395_p2))) begin
        right_border_buf_0_val_1_2_1_fu_246 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & ~(ap_const_lv2_1 == col_assign_4_fu_1395_p2) & ~(ap_const_lv2_0 == col_assign_4_fu_1395_p2))) begin
        right_border_buf_0_val_1_2_2_fu_250 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (ap_const_lv2_0 == col_assign_4_fu_1395_p2))) begin
        right_border_buf_0_val_1_2_fu_242 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_reg_2992) & (col_assign_1_reg_2999 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_326 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_reg_2992) & (col_assign_1_reg_2999 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_330 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_reg_2992) & ~(col_assign_1_reg_2999 == ap_const_lv2_1) & ~(col_assign_1_reg_2999 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_334 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & (ap_const_lv2_1 == col_assign_4_1_fu_1457_p2))) begin
        right_border_buf_1_val_1_2_1_fu_270 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & ~(ap_const_lv2_1 == col_assign_4_1_fu_1457_p2) & ~(ap_const_lv2_0 == col_assign_4_1_fu_1457_p2))) begin
        right_border_buf_1_val_1_2_2_fu_274 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & (ap_const_lv2_0 == col_assign_4_1_fu_1457_p2))) begin
        right_border_buf_1_val_1_2_fu_266 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_reg_3042) & (col_assign_s_reg_3049 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_338 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_reg_3042) & (col_assign_s_reg_3049 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_342 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_reg_3042) & ~(col_assign_s_reg_3049 == ap_const_lv2_1) & ~(col_assign_s_reg_3049 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_346 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & (ap_const_lv2_1 == col_assign_4_2_fu_1519_p2))) begin
        right_border_buf_2_val_1_2_1_fu_194 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & (ap_const_lv2_0 == col_assign_4_2_fu_1519_p2))) begin
        right_border_buf_2_val_1_2_2_fu_202 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & ~(ap_const_lv2_1 == col_assign_4_2_fu_1519_p2) & ~(ap_const_lv2_0 == col_assign_4_2_fu_1519_p2))) begin
        right_border_buf_2_val_1_2_fu_178 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        src_kernel_win_0_val_0_1_6_reg_3233 <= src_kernel_win_0_val_0_1_fu_134;
        src_kernel_win_0_val_1_1_6_reg_3243 <= src_kernel_win_0_val_1_1_fu_150;
        src_kernel_win_0_val_2_1_9_reg_3238 <= src_kernel_win_0_val_2_1_fu_146;
        src_kernel_win_1_val_0_1_6_reg_3248 <= src_kernel_win_1_val_0_1_fu_170;
        src_kernel_win_1_val_1_1_6_reg_3258 <= src_kernel_win_1_val_1_1_fu_186;
        src_kernel_win_1_val_2_1_9_reg_3253 <= src_kernel_win_1_val_2_1_fu_182;
        src_kernel_win_2_val_0_1_6_reg_3263 <= src_kernel_win_2_val_0_1_fu_206;
        src_kernel_win_2_val_1_1_6_reg_3273 <= src_kernel_win_2_val_1_1_fu_222;
        src_kernel_win_2_val_2_1_9_reg_3268 <= src_kernel_win_2_val_2_1_fu_218;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        src_kernel_win_0_val_0_2_fu_138 <= src_kernel_win_0_val_0_1_6_reg_3233;
        src_kernel_win_0_val_1_2_fu_154 <= src_kernel_win_0_val_1_1_6_reg_3243;
        src_kernel_win_0_val_2_2_fu_162 <= src_kernel_win_0_val_2_1_9_reg_3238;
        src_kernel_win_1_val_0_2_fu_174 <= src_kernel_win_1_val_0_1_6_reg_3248;
        src_kernel_win_1_val_1_2_fu_190 <= src_kernel_win_1_val_1_1_6_reg_3258;
        src_kernel_win_1_val_2_2_fu_198 <= src_kernel_win_1_val_2_1_9_reg_3253;
        src_kernel_win_2_val_0_2_fu_210 <= src_kernel_win_2_val_0_1_6_reg_3263;
        src_kernel_win_2_val_1_2_fu_226 <= src_kernel_win_2_val_1_1_6_reg_3273;
        src_kernel_win_2_val_2_2_fu_234 <= src_kernel_win_2_val_2_1_9_reg_3268;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_fu_1159_p2))) begin
        tmp_14_reg_2942 <= tmp_14_fu_1173_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & (ap_const_lv1_0 == or_cond3_fu_1159_p2))) begin
        tmp_17_reg_2938 <= ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & (ap_const_lv1_0 == or_cond3_1_fu_1226_p2))) begin
        tmp_30_reg_2988 <= ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & (ap_const_lv1_0 == or_cond3_2_fu_1293_p2))) begin
        tmp_40_reg_3038 <= ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_1_fu_1226_p2))) begin
        tmp_42_1_reg_2992 <= tmp_42_1_fu_1240_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2) & ~(ap_const_lv1_0 == brmerge_fu_1127_p2) & ~(ap_const_lv1_0 == or_cond3_2_fu_1293_p2))) begin
        tmp_42_2_reg_3042 <= tmp_42_2_fu_1307_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        tmp_7_reg_2876 <= tmp_7_fu_1063_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or tmp_3_fu_976_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm)) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_3_fu_976_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_3_fu_976_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_3_fu_976_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_7_fu_1063_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_lv1_0 == tmp_7_fu_1063_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 or ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 or ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 or ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end

/// tmp_42_0_pr_phi_fu_592_p8 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or ap_reg_ppiten_pp0_it1 or tmp_14_reg_2942 or tmp_42_0_pr1_phi_fu_575_p8 or col_assign_4_fu_1395_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8))) begin
        tmp_42_0_pr_phi_fu_592_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & ~(ap_const_lv2_1 == col_assign_4_fu_1395_p2) & ~(ap_const_lv2_0 == col_assign_4_fu_1395_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (ap_const_lv2_1 == col_assign_4_fu_1395_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_575_p8) & (ap_const_lv2_0 == col_assign_4_fu_1395_p2)))) begin
        tmp_42_0_pr_phi_fu_592_p8 = tmp_14_reg_2942;
    end else begin
        tmp_42_0_pr_phi_fu_592_p8 = ap_const_lv1_1;
    end
end

/// tmp_42_1_pr_phi_fu_625_p8 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or ap_reg_ppiten_pp0_it1 or tmp_42_1_reg_2992 or tmp_42_1_pr1_phi_fu_608_p8 or col_assign_4_1_fu_1457_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8))) begin
        tmp_42_1_pr_phi_fu_625_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & ~(ap_const_lv2_1 == col_assign_4_1_fu_1457_p2) & ~(ap_const_lv2_0 == col_assign_4_1_fu_1457_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & (ap_const_lv2_1 == col_assign_4_1_fu_1457_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_608_p8) & (ap_const_lv2_0 == col_assign_4_1_fu_1457_p2)))) begin
        tmp_42_1_pr_phi_fu_625_p8 = tmp_42_1_reg_2992;
    end else begin
        tmp_42_1_pr_phi_fu_625_p8 = ap_const_lv1_1;
    end
end

/// tmp_42_2_pr_phi_fu_658_p8 assign process. ///
always @ (ap_CS_fsm or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or ap_reg_ppiten_pp0_it1 or tmp_42_2_reg_3042 or tmp_42_2_pr1_phi_fu_641_p8 or col_assign_4_2_fu_1519_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8))) begin
        tmp_42_2_pr_phi_fu_658_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & ~(ap_const_lv2_1 == col_assign_4_2_fu_1519_p2) & ~(ap_const_lv2_0 == col_assign_4_2_fu_1519_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & (ap_const_lv2_1 == col_assign_4_2_fu_1519_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_641_p8) & (ap_const_lv2_0 == col_assign_4_2_fu_1519_p2)))) begin
        tmp_42_2_pr_phi_fu_658_p8 = tmp_42_2_reg_3042;
    end else begin
        tmp_42_2_pr_phi_fu_658_p8 = ap_const_lv1_1;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_3_fu_976_p2 or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_3_fu_976_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if (~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st7_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st7_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_cast_fu_1104_p1 = $signed(ImagLoc_x_fu_1095_p2);
assign ImagLoc_x_fu_1095_p2 = (tmp_12_cast_fu_1059_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_993_p2 = (tmp_2_cast_fu_972_p1 + ap_const_lv13_1FFC);
assign OP1_V_0_0_2_cast_fu_1942_p1 = $unsigned(src_kernel_win_0_val_2_1_fu_146);
assign OP1_V_0_0_cast_fu_1938_p1 = $unsigned(src_kernel_win_0_val_2_2_fu_162);
assign OP1_V_0_2_2_cast_fu_2002_p1 = $unsigned(src_kernel_win_0_val_0_1_fu_134);
assign OP1_V_0_2_cast_fu_1992_p1 = $unsigned(src_kernel_win_0_val_0_2_fu_138);
assign OP1_V_1_0_2_cast_fu_2093_p1 = $unsigned(src_kernel_win_1_val_2_1_fu_182);
assign OP1_V_1_0_cast_fu_2089_p1 = $unsigned(src_kernel_win_1_val_2_2_fu_198);
assign OP1_V_1_2_2_cast_fu_2153_p1 = $unsigned(src_kernel_win_1_val_0_1_fu_170);
assign OP1_V_1_2_cast_fu_2143_p1 = $unsigned(src_kernel_win_1_val_0_2_fu_174);
assign OP1_V_2_0_2_cast_fu_2244_p1 = $unsigned(src_kernel_win_2_val_2_1_fu_218);
assign OP1_V_2_0_cast_fu_2240_p1 = $unsigned(src_kernel_win_2_val_2_2_fu_234);
assign OP1_V_2_2_2_cast_fu_2304_p1 = $unsigned(src_kernel_win_2_val_0_1_fu_206);
assign OP1_V_2_2_cast_fu_2294_p1 = $unsigned(src_kernel_win_2_val_0_2_fu_210);
assign ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it1 = ap_const_lv8_1;
assign ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it0 = ap_const_lv1_1;

/// ap_sig_bdd_149 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or or_cond3_1_reg_2984 or or_cond3_2_reg_3034)
begin
    ap_sig_bdd_149 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & ~(ap_const_lv1_0 == or_cond3_reg_2934)) | (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond3_1_reg_2984)) | (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == or_cond3_2_reg_3034)));
end

/// ap_sig_bdd_171 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_7_reg_2876_pp0_it2 or ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)
begin
    ap_sig_bdd_171 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_7_reg_2876_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_reg_2885_pp0_it2) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_314 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_149 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it3)
begin
    ap_sig_bdd_314 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_149 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3))));
end

/// ap_sig_bdd_362 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or tmp_13_reg_2930 or tmp_17_reg_2938)
begin
    ap_sig_bdd_362 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_lv1_0 == tmp_17_reg_2938) & (ap_const_lv1_0 == tmp_13_reg_2930));
end

/// ap_sig_bdd_376 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or tmp_39_1_reg_2980 or tmp_30_reg_2988)
begin
    ap_sig_bdd_376 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_lv1_0 == tmp_30_reg_2988) & (ap_const_lv1_0 == tmp_39_1_reg_2980));
end

/// ap_sig_bdd_390 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or tmp_39_2_reg_3030 or tmp_40_reg_3038)
begin
    ap_sig_bdd_390 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_lv1_0 == tmp_40_reg_3038) & (ap_const_lv1_0 == tmp_39_2_reg_3030));
end

/// ap_sig_bdd_730 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or tmp_13_reg_2930 or tmp_17_reg_2938 or col_assign_3_fu_1376_p2)
begin
    ap_sig_bdd_730 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_lv1_0 == tmp_17_reg_2938) & (ap_const_lv1_0 == tmp_13_reg_2930) & (col_assign_3_fu_1376_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_737 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_reg_2934 or tmp_13_reg_2930 or tmp_17_reg_2938 or col_assign_3_fu_1376_p2)
begin
    ap_sig_bdd_737 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_reg_2934) & (ap_const_lv1_0 == tmp_17_reg_2938) & (ap_const_lv1_0 == tmp_13_reg_2930) & (col_assign_3_fu_1376_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_746 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or tmp_39_1_reg_2980 or tmp_30_reg_2988 or col_assign_3_1_fu_1438_p2)
begin
    ap_sig_bdd_746 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_lv1_0 == tmp_30_reg_2988) & (ap_const_lv1_0 == tmp_39_1_reg_2980) & (col_assign_3_1_fu_1438_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_753 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_1_reg_2984 or tmp_39_1_reg_2980 or tmp_30_reg_2988 or col_assign_3_1_fu_1438_p2)
begin
    ap_sig_bdd_753 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_1_reg_2984) & (ap_const_lv1_0 == tmp_30_reg_2988) & (ap_const_lv1_0 == tmp_39_1_reg_2980) & (col_assign_3_1_fu_1438_p2 == ap_const_lv2_0));
end

/// ap_sig_bdd_762 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or tmp_39_2_reg_3030 or tmp_40_reg_3038 or col_assign_3_2_fu_1500_p2)
begin
    ap_sig_bdd_762 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_lv1_0 == tmp_40_reg_3038) & (ap_const_lv1_0 == tmp_39_2_reg_3030) & (col_assign_3_2_fu_1500_p2 == ap_const_lv2_1));
end

/// ap_sig_bdd_769 assign process. ///
always @ (tmp_7_reg_2876 or brmerge_reg_2922 or or_cond3_2_reg_3034 or tmp_39_2_reg_3030 or tmp_40_reg_3038 or col_assign_3_2_fu_1500_p2)
begin
    ap_sig_bdd_769 = (~(ap_const_lv1_0 == tmp_7_reg_2876) & ~(ap_const_lv1_0 == brmerge_reg_2922) & (ap_const_lv1_0 == or_cond3_2_reg_3034) & (ap_const_lv1_0 == tmp_40_reg_3038) & (ap_const_lv1_0 == tmp_39_2_reg_3030) & (col_assign_3_2_fu_1500_p2 == ap_const_lv2_0));
end
assign brmerge_fu_1127_p2 = (tmp_6_reg_2829 | or_cond_2_reg_2834);
assign col_assign_1_fu_1245_p2 = (tmp_12_fu_1108_p1 + p_neg218_i_cast_reg_2783);
assign col_assign_3_1_fu_1438_p2 = (tmp_28_reg_2953 + p_neg218_i_cast_reg_2783);
assign col_assign_3_2_fu_1500_p2 = (tmp_38_reg_3003 + p_neg218_i_cast_reg_2783);
assign col_assign_3_fu_1376_p2 = (tmp_15_reg_2899 + p_neg218_i_cast_reg_2783);
assign col_assign_4_0_1_fu_1414_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_4_1_1_fu_1476_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_4_1_fu_1457_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_4_2_1_fu_1538_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_4_2_fu_1519_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_4_fu_1395_p2 = (tmp_12_reg_2889 + p_neg218_i_cast_reg_2783);
assign col_assign_fu_1178_p2 = (tmp_12_fu_1108_p1 + p_neg218_i_cast_reg_2783);
assign col_assign_s_fu_1312_p2 = (tmp_12_fu_1108_p1 + p_neg218_i_cast_reg_2783);
assign cols_cast1_fu_926_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_930_p1 = $unsigned(p_src_cols_V_read);
assign heightloop_fu_934_p2 = (rows_cast_fu_922_p1 + ap_const_lv13_5);
assign i_V_fu_981_p2 = (p_012_0_i_reg_548 + ap_const_lv12_1);
assign icmp1_fu_1084_p2 = (tmp_10_fu_1074_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_1015_p2 = ($signed(tmp_8_fu_1005_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign isneg_1_fu_2163_p3 = p_Val2_4_fu_2157_p2[ap_const_lv32_A];
assign isneg_2_fu_2314_p3 = p_Val2_s_fu_2308_p2[ap_const_lv32_A];
assign isneg_fu_2012_p3 = p_Val2_1_fu_2006_p2[ap_const_lv32_A];
assign j_V_fu_1068_p2 = (p_025_0_i_reg_559 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_11_fu_1120_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2904;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_11_fu_1120_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2910;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_11_fu_1120_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2916;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_32_1_fu_1191_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_2958;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_32_1_fu_1191_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_2964;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_32_1_fu_1191_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_2970;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_32_2_fu_1258_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_3008;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_32_2_fu_1258_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_3014;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_32_2_fu_1258_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_3020;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign locy_0_1_fu_1626_p2 = (p_i_2_cast_cast_reg_2843 - tmp_19_fu_1622_p1);
assign locy_0_2_fu_1135_p2 = (p_i_2_cast_cast_reg_2843 - tmp_20_fu_1131_p1);
assign locy_1_1_fu_1738_p2 = (p_i_2_cast_cast_reg_2843 - tmp_32_fu_1734_p1);
assign locy_1_2_fu_1202_p2 = (p_i_2_cast_cast_reg_2843 - tmp_33_fu_1198_p1);
assign locy_1_fu_1700_p2 = (p_i_2_cast_cast_reg_2843 - tmp_31_fu_1696_p1);
assign locy_2_1_fu_1850_p2 = (p_i_2_cast_cast_reg_2843 - tmp_42_fu_1846_p1);
assign locy_2_2_fu_1269_p2 = (p_i_2_cast_cast_reg_2843 - tmp_43_fu_1265_p1);
assign locy_2_fu_1812_p2 = (p_i_2_cast_cast_reg_2843 - tmp_41_fu_1808_p1);
assign locy_fu_1588_p2 = (p_i_2_cast_cast_reg_2843 - tmp_18_fu_1584_p1);
assign not_i_i_i1_fu_2191_p2 = (tmp_23_fu_2175_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i2_fu_2342_p2 = (tmp_24_fu_2326_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign not_i_i_i_fu_2040_p2 = (tmp_21_fu_2024_p4 != ap_const_lv3_0? 1'b1: 1'b0);
assign or_cond217_i_fu_1090_p2 = (tmp_4_reg_2817 & icmp1_fu_1084_p2);
assign or_cond3_1_fu_1226_p2 = (tmp_39_1_fu_1221_p2 & rev1_fu_1215_p2);
assign or_cond3_2_fu_1293_p2 = (tmp_39_2_fu_1288_p2 & rev2_fu_1282_p2);
assign or_cond3_fu_1159_p2 = (tmp_13_fu_1154_p2 & rev_fu_1148_p2);
assign or_cond_2_fu_1026_p2 = (icmp_fu_1015_p2 & tmp_34_2_fu_1021_p2);
assign overflow_1_fu_2197_p2 = (not_i_i_i1_fu_2191_p2 & tmp_i_i1_fu_2185_p2);
assign overflow_2_fu_2348_p2 = (not_i_i_i2_fu_2342_p2 & tmp_i_i2_fu_2336_p2);
assign overflow_fu_2046_p2 = (not_i_i_i_fu_2040_p2 & tmp_i_i_fu_2034_p2);
assign p_Val2_10_fu_2213_p1 = $signed(tmp_i_i1_fu_2185_p2);
assign p_Val2_11_fu_2364_p1 = $signed(tmp_i_i2_fu_2336_p2);
assign p_Val2_1_fu_2006_p2 = (p_Val2_2_0_2_fu_1996_p2 + OP1_V_0_2_2_cast_fu_2002_p1);
assign p_Val2_2_0_0_2_fu_1946_p2 = (OP1_V_0_0_2_cast_fu_1942_p1 - OP1_V_0_0_cast_fu_1938_p1);
assign p_Val2_2_0_1_2_fu_1986_p2 = (p_Val2_2_0_1_fu_1968_p2 + r_V_0_1_2_cast_fu_1982_p1);
assign p_Val2_2_0_1_fu_1968_p0 = $signed(p_Val2_2_0_0_2_fu_1946_p2);
assign p_Val2_2_0_1_fu_1968_p2 = (p_Val2_2_0_1_fu_1968_p0 - p_shl_cast_fu_1964_p1);
assign p_Val2_2_0_2_fu_1996_p2 = (p_Val2_2_0_1_2_fu_1986_p2 - OP1_V_0_2_cast_fu_1992_p1);
assign p_Val2_2_1_0_2_fu_2097_p2 = (OP1_V_1_0_2_cast_fu_2093_p1 - OP1_V_1_0_cast_fu_2089_p1);
assign p_Val2_2_1_1_2_fu_2137_p2 = (p_Val2_2_1_1_fu_2119_p2 + r_V_1_1_2_cast_fu_2133_p1);
assign p_Val2_2_1_1_fu_2119_p0 = $signed(p_Val2_2_1_0_2_fu_2097_p2);
assign p_Val2_2_1_1_fu_2119_p2 = (p_Val2_2_1_1_fu_2119_p0 - p_shl1_cast_fu_2115_p1);
assign p_Val2_2_1_2_fu_2147_p2 = (p_Val2_2_1_1_2_fu_2137_p2 - OP1_V_1_2_cast_fu_2143_p1);
assign p_Val2_2_2_0_2_fu_2248_p2 = (OP1_V_2_0_2_cast_fu_2244_p1 - OP1_V_2_0_cast_fu_2240_p1);
assign p_Val2_2_2_1_2_fu_2288_p2 = (p_Val2_2_2_1_fu_2270_p2 + r_V_2_1_2_cast_fu_2284_p1);
assign p_Val2_2_2_1_fu_2270_p0 = $signed(p_Val2_2_2_0_2_fu_2248_p2);
assign p_Val2_2_2_1_fu_2270_p2 = (p_Val2_2_2_1_fu_2270_p0 - p_shl2_cast_fu_2266_p1);
assign p_Val2_2_2_2_fu_2298_p2 = (p_Val2_2_2_1_2_fu_2288_p2 - OP1_V_2_2_cast_fu_2294_p1);
assign p_Val2_2_fu_2020_p1 = p_Val2_1_fu_2006_p2[7:0];
assign p_Val2_4_fu_2157_p2 = (p_Val2_2_1_2_fu_2147_p2 + OP1_V_1_2_2_cast_fu_2153_p1);
assign p_Val2_5_fu_2171_p1 = p_Val2_4_fu_2157_p2[7:0];
assign p_Val2_7_fu_2322_p1 = p_Val2_s_fu_2308_p2[7:0];
assign p_Val2_9_fu_2062_p1 = $signed(tmp_i_i_fu_2034_p2);
assign p_Val2_s_fu_2308_p2 = (p_Val2_2_2_2_fu_2298_p2 + OP1_V_2_2_2_cast_fu_2304_p1);
assign p_dst_data_stream_0_V_din = ((tmp_i_i_98_fu_2056_p2)? p_Val2_9_fu_2062_p1: p_Val2_2_fu_2020_p1);
assign p_dst_data_stream_1_V_din = ((tmp_i_i1_99_fu_2207_p2)? p_Val2_10_fu_2213_p1: p_Val2_5_fu_2171_p1);
assign p_dst_data_stream_2_V_din = ((tmp_i_i2_101_fu_2358_p2)? p_Val2_11_fu_2364_p1: p_Val2_7_fu_2322_p1);
assign p_i_2_cast_cast_fu_1040_p3 = ((tmp_34_2_fu_1021_p2)? ap_const_lv2_2: tmp_5_reg_2804);
assign p_neg218_i_cast_fu_956_p2 = (tmp_2_fu_952_p1 ^ ap_const_lv2_3);
assign p_shl1_cast_fu_2115_p1 = $unsigned(p_shl1_fu_2107_p3);
assign p_shl1_fu_2107_p3 = {{src_kernel_win_1_val_1_2_fu_190}, {ap_const_lv1_0}};
assign p_shl2_cast_fu_2266_p1 = $unsigned(p_shl2_fu_2258_p3);
assign p_shl2_fu_2258_p3 = {{src_kernel_win_2_val_1_2_fu_226}, {ap_const_lv1_0}};
assign p_shl_cast_fu_1964_p1 = $unsigned(p_shl_fu_1956_p3);
assign p_shl_fu_1956_p3 = {{src_kernel_win_0_val_1_2_fu_154}, {ap_const_lv1_0}};
assign r_V_0_1_2_cast_fu_1982_p1 = $unsigned(r_V_0_1_2_fu_1974_p3);
assign r_V_0_1_2_fu_1974_p3 = {{src_kernel_win_0_val_1_1_fu_150}, {ap_const_lv1_0}};
assign r_V_1_1_2_cast_fu_2133_p1 = $unsigned(r_V_1_1_2_fu_2125_p3);
assign r_V_1_1_2_fu_2125_p3 = {{src_kernel_win_1_val_1_1_fu_186}, {ap_const_lv1_0}};
assign r_V_2_1_2_cast_fu_2284_p1 = $unsigned(r_V_2_1_2_fu_2276_p3);
assign r_V_2_1_2_fu_2276_p3 = {{src_kernel_win_2_val_1_1_fu_222}, {ap_const_lv1_0}};
assign ref_fu_962_p2 = (rows_cast_fu_922_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1215_p2 = (tmp_29_fu_1207_p3 ^ ap_const_lv1_1);
assign rev2_fu_1282_p2 = (tmp_39_fu_1274_p3 ^ ap_const_lv1_1);
assign rev_fu_1148_p2 = (tmp_16_fu_1140_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_922_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp10_fu_1751_p3 = ((sel_tmp7_fu_1746_p2)? col_buf_1_val_0_0_fu_354: src_kernel_win_1_val_2_0_reg_3186);
assign sel_tmp11_fu_1758_p2 = (locy_1_1_fu_1738_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp12_fu_1820_p2 = (p_i_2_cast_cast_reg_2843 == tmp_41_fu_1808_p1? 1'b1: 1'b0);
assign sel_tmp13_fu_1825_p3 = ((sel_tmp12_fu_1820_p2)? col_buf_2_val_0_0_fu_358: src_kernel_win_2_val_2_0_reg_3216);
assign sel_tmp14_fu_1832_p2 = (locy_2_fu_1812_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp15_fu_1858_p2 = (p_i_2_cast_cast_reg_2843 == tmp_42_fu_1846_p1? 1'b1: 1'b0);
assign sel_tmp16_fu_1863_p3 = ((sel_tmp15_fu_1858_p2)? col_buf_2_val_0_0_fu_358: src_kernel_win_2_val_2_0_reg_3216);
assign sel_tmp17_fu_1870_p2 = (locy_2_1_fu_1850_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp1_fu_1601_p3 = ((sel_tmp_fu_1596_p2)? col_buf_0_val_0_0_fu_350: src_kernel_win_0_val_2_0_reg_3156);
assign sel_tmp2_fu_1608_p2 = (locy_fu_1588_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_1720_p2 = (locy_1_fu_1700_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp4_fu_1634_p2 = (p_i_2_cast_cast_reg_2843 == tmp_19_fu_1622_p1? 1'b1: 1'b0);
assign sel_tmp5_fu_1639_p3 = ((sel_tmp4_fu_1634_p2)? col_buf_0_val_0_0_fu_350: src_kernel_win_0_val_2_0_reg_3156);
assign sel_tmp6_fu_1646_p2 = (locy_0_1_fu_1626_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp7_fu_1746_p2 = (p_i_2_cast_cast_reg_2843 == tmp_32_fu_1734_p1? 1'b1: 1'b0);
assign sel_tmp8_fu_1708_p2 = (p_i_2_cast_cast_reg_2843 == tmp_31_fu_1696_p1? 1'b1: 1'b0);
assign sel_tmp9_fu_1713_p3 = ((sel_tmp8_fu_1708_p2)? col_buf_1_val_0_0_fu_354: src_kernel_win_1_val_2_0_reg_3186);
assign sel_tmp_fu_1596_p2 = (p_i_2_cast_cast_reg_2843 == tmp_18_fu_1584_p1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1614_p3 = ((sel_tmp2_fu_1608_p2)? right_border_buf_0_val_1_0_reg_3148: sel_tmp1_fu_1601_p3);
assign src_kernel_win_0_val_1_1_3_fu_1652_p3 = ((sel_tmp6_fu_1646_p2)? right_border_buf_0_val_1_0_reg_3148: sel_tmp5_fu_1639_p3);
assign src_kernel_win_1_val_0_1_3_fu_1726_p3 = ((sel_tmp3_fu_1720_p2)? right_border_buf_1_val_1_0_reg_3178: sel_tmp9_fu_1713_p3);
assign src_kernel_win_1_val_1_1_3_fu_1764_p3 = ((sel_tmp11_fu_1758_p2)? right_border_buf_1_val_1_0_reg_3178: sel_tmp10_fu_1751_p3);
assign src_kernel_win_2_val_0_1_3_fu_1838_p3 = ((sel_tmp14_fu_1832_p2)? right_border_buf_2_val_1_0_reg_3208: sel_tmp13_fu_1825_p3);
assign src_kernel_win_2_val_1_1_3_fu_1876_p3 = ((sel_tmp17_fu_1870_p2)? right_border_buf_2_val_1_0_reg_3208: sel_tmp16_fu_1863_p3);
assign t_0_1_borderInterpolate_fu_792_borderType = ap_const_lv5_4;
assign t_0_1_borderInterpolate_fu_792_len = p_src_rows_V_read;
assign t_0_1_borderInterpolate_fu_792_p = y_1_2_reg_2862;
assign t_0_2_borderInterpolate_fu_744_borderType = ap_const_lv5_4;
assign t_0_2_borderInterpolate_fu_744_len = p_src_rows_V_read;
assign t_0_2_borderInterpolate_fu_744_p = y_1_2_1_reg_2869;
assign t_1_1_borderInterpolate_fu_808_borderType = ap_const_lv5_4;
assign t_1_1_borderInterpolate_fu_808_len = p_src_rows_V_read;
assign t_1_1_borderInterpolate_fu_808_p = y_1_2_reg_2862;
assign t_1_2_borderInterpolate_fu_760_borderType = ap_const_lv5_4;
assign t_1_2_borderInterpolate_fu_760_len = p_src_rows_V_read;
assign t_1_2_borderInterpolate_fu_760_p = y_1_2_1_reg_2869;
assign t_1_borderInterpolate_fu_800_borderType = ap_const_lv5_4;
assign t_1_borderInterpolate_fu_800_len = p_src_rows_V_read;
assign t_1_borderInterpolate_fu_800_p = ImagLoc_y_reg_2822;
assign t_2_1_borderInterpolate_fu_824_borderType = ap_const_lv5_4;
assign t_2_1_borderInterpolate_fu_824_len = p_src_rows_V_read;
assign t_2_1_borderInterpolate_fu_824_p = y_1_2_reg_2862;
assign t_2_2_borderInterpolate_fu_776_borderType = ap_const_lv5_4;
assign t_2_2_borderInterpolate_fu_776_len = p_src_rows_V_read;
assign t_2_2_borderInterpolate_fu_776_p = y_1_2_1_reg_2869;
assign t_2_borderInterpolate_fu_816_borderType = ap_const_lv5_4;
assign t_2_borderInterpolate_fu_816_len = p_src_rows_V_read;
assign t_2_borderInterpolate_fu_816_p = ImagLoc_y_reg_2822;
assign t_borderInterpolate_fu_784_borderType = ap_const_lv5_4;
assign t_borderInterpolate_fu_784_len = p_src_rows_V_read;
assign t_borderInterpolate_fu_784_p = ImagLoc_y_reg_2822;
assign tmp_10_fu_1074_p4 = {{p_025_0_i_reg_559[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_11_fu_1120_p0 = $signed(x_borderInterpolate_fu_736_ap_return);
assign tmp_11_fu_1120_p1 = $unsigned(tmp_11_fu_1120_p0);
assign tmp_12_cast_fu_1059_p1 = $unsigned(p_025_0_i_reg_559);
assign tmp_12_fu_1108_p1 = ImagLoc_x_fu_1095_p2[1:0];
assign tmp_13_fu_1154_p0 = ImagLoc_x_cast_fu_1104_p1;
assign tmp_13_fu_1154_p2 = ($signed(tmp_13_fu_1154_p0) < $signed(cols_cast1_reg_2759)? 1'b1: 1'b0);
assign tmp_14_fu_1173_p2 = ($signed(ImagLoc_x_fu_1095_p2) < $signed(tmp_1_reg_2776)? 1'b1: 1'b0);
assign tmp_15_fu_1116_p1 = x_borderInterpolate_fu_736_ap_return[1:0];
assign tmp_16_fu_1140_p3 = ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
assign tmp_18_fu_1584_p1 = t_borderInterpolate_fu_784_ap_return[1:0];
assign tmp_19_fu_1622_p1 = t_0_1_borderInterpolate_fu_792_ap_return[1:0];
assign tmp_1_fu_946_p2 = (cols_cast_fu_930_p1 + ap_const_lv13_1FFD);
assign tmp_20_fu_1131_p1 = t_0_2_borderInterpolate_fu_744_ap_return[1:0];
assign tmp_21_fu_2024_p4 = {{p_Val2_1_fu_2006_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_23_fu_2175_p4 = {{p_Val2_4_fu_2157_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_24_fu_2326_p4 = {{p_Val2_s_fu_2308_p2[ap_const_lv32_A : ap_const_lv32_8]}};
assign tmp_28_fu_1187_p1 = x_1_borderInterpolate_fu_752_ap_return[1:0];
assign tmp_29_fu_1207_p3 = ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
assign tmp_2_cast_fu_972_p1 = $unsigned(p_012_0_i_reg_548);
assign tmp_2_fu_952_p1 = p_src_cols_V_read[1:0];
assign tmp_31_fu_1696_p1 = t_1_borderInterpolate_fu_800_ap_return[1:0];
assign tmp_32_1_fu_1191_p0 = $signed(x_1_borderInterpolate_fu_752_ap_return);
assign tmp_32_1_fu_1191_p1 = $unsigned(tmp_32_1_fu_1191_p0);
assign tmp_32_2_fu_1258_p0 = $signed(x_2_borderInterpolate_fu_768_ap_return);
assign tmp_32_2_fu_1258_p1 = $unsigned(tmp_32_2_fu_1258_p0);
assign tmp_32_fu_1734_p1 = t_1_1_borderInterpolate_fu_808_ap_return[1:0];
assign tmp_33_fu_1198_p1 = t_1_2_borderInterpolate_fu_760_ap_return[1:0];
assign tmp_34_2_fu_1021_p2 = ($signed(ImagLoc_y_fu_993_p2) < $signed(ref_reg_2799)? 1'b1: 1'b0);
assign tmp_38_fu_1254_p1 = x_2_borderInterpolate_fu_768_ap_return[1:0];
assign tmp_39_1_fu_1221_p0 = ImagLoc_x_cast_fu_1104_p1;
assign tmp_39_1_fu_1221_p2 = ($signed(tmp_39_1_fu_1221_p0) < $signed(cols_cast1_reg_2759)? 1'b1: 1'b0);
assign tmp_39_2_fu_1288_p0 = ImagLoc_x_cast_fu_1104_p1;
assign tmp_39_2_fu_1288_p2 = ($signed(tmp_39_2_fu_1288_p0) < $signed(cols_cast1_reg_2759)? 1'b1: 1'b0);
assign tmp_39_fu_1274_p3 = ImagLoc_x_fu_1095_p2[ap_const_lv32_C];
assign tmp_3_fu_976_p2 = (tmp_2_cast_fu_972_p1 < heightloop_reg_2766? 1'b1: 1'b0);
assign tmp_41_fu_1808_p1 = t_2_borderInterpolate_fu_816_ap_return[1:0];
assign tmp_42_0_pr1_phi_fu_575_p8 = ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1;
assign tmp_42_1_fu_1240_p2 = ($signed(ImagLoc_x_fu_1095_p2) < $signed(tmp_1_reg_2776)? 1'b1: 1'b0);
assign tmp_42_1_pr1_phi_fu_608_p8 = ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1;
assign tmp_42_2_fu_1307_p2 = ($signed(ImagLoc_x_fu_1095_p2) < $signed(tmp_1_reg_2776)? 1'b1: 1'b0);
assign tmp_42_2_pr1_phi_fu_641_p8 = ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1;
assign tmp_42_fu_1846_p1 = t_2_1_borderInterpolate_fu_824_ap_return[1:0];
assign tmp_43_fu_1265_p1 = t_2_2_borderInterpolate_fu_776_ap_return[1:0];
assign tmp_4_fu_987_p2 = (p_012_0_i_reg_548 > ap_const_lv12_4? 1'b1: 1'b0);
assign tmp_5_fu_968_p1 = ref_fu_962_p2[1:0];
assign tmp_6_fu_999_p2 = ($signed(ImagLoc_y_fu_993_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_7_fu_1063_p2 = (tmp_12_cast_fu_1059_p1 < widthloop_reg_2771? 1'b1: 1'b0);
assign tmp_8_fu_1005_p4 = {{ImagLoc_y_fu_993_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_i_i1_99_fu_2207_p2 = (isneg_1_fu_2163_p3 | overflow_1_fu_2197_p2);
assign tmp_i_i1_fu_2185_p2 = (isneg_1_fu_2163_p3 ^ ap_const_lv1_1);
assign tmp_i_i2_101_fu_2358_p2 = (isneg_2_fu_2314_p3 | overflow_2_fu_2348_p2);
assign tmp_i_i2_fu_2336_p2 = (isneg_2_fu_2314_p3 ^ ap_const_lv1_1);
assign tmp_i_i_98_fu_2056_p2 = (isneg_fu_2012_p3 | overflow_fu_2046_p2);
assign tmp_i_i_fu_2034_p2 = (isneg_fu_2012_p3 ^ ap_const_lv1_1);
assign widthloop_fu_940_p2 = (cols_cast_fu_930_p1 + ap_const_lv13_2);
assign x_1_borderInterpolate_fu_752_borderType = ap_const_lv5_4;
assign x_1_borderInterpolate_fu_752_len = p_src_cols_V_read;
assign x_1_borderInterpolate_fu_752_p = ImagLoc_x_fu_1095_p2;
assign x_2_borderInterpolate_fu_768_borderType = ap_const_lv5_4;
assign x_2_borderInterpolate_fu_768_len = p_src_cols_V_read;
assign x_2_borderInterpolate_fu_768_p = ImagLoc_x_fu_1095_p2;
assign x_borderInterpolate_fu_736_borderType = ap_const_lv5_4;
assign x_borderInterpolate_fu_736_len = p_src_cols_V_read;
assign x_borderInterpolate_fu_736_p = ImagLoc_x_fu_1095_p2;
assign y_1_2_1_fu_1053_p2 = (tmp_2_cast_fu_972_p1 + ap_const_lv13_1FFA);
assign y_1_2_fu_1047_p2 = (tmp_2_cast_fu_972_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    cols_cast1_reg_2759[13:12] <= 2'b00;
end



endmodule //Filter2D_32_32_int_int_480_640_3_3_s

