{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590756121287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590756121287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 15:42:01 2020 " "Processing started: Fri May 29 15:42:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590756121287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590756121287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --generate_symbol=\"C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --generate_symbol=\"C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590756121288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alucout alu.v(75) " "Verilog HDL Implicit Net warning at alu.v(75): created implicit net for \"alucout\"" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1590756121746 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "carryin alu.v(38) " "Verilog HDL error at alu.v(38): object \"carryin\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1590756121747 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  1  Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590756121748 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 29 15:42:01 2020 " "Processing ended: Fri May 29 15:42:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590756121748 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590756121748 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590756121748 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590756121748 ""}
