// Seed: 2352606811
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    output tri1 id_3,
    output uwire id_4,
    output wire id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 id_10,
    output wor id_11,
    input tri1 id_12,
    output wand id_13,
    input tri id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input uwire id_18,
    output wire id_19,
    input tri1 id_20,
    input wor id_21,
    input wor id_22,
    input wand id_23,
    output wire id_24,
    input supply1 id_25,
    input wor id_26
);
  wire id_28;
  always @* id_13 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  wire  id_1,
    output wor   id_2,
    output logic id_3,
    input  wire  id_4
    , id_10,
    input  logic id_5,
    output tri0  id_6
    , id_11,
    input  wire  id_7,
    output tri1  id_8
);
  always begin : LABEL_0
    id_3 = id_10;
    if (id_7 + id_1 == 1) id_11 <= id_5;
    id_3 = id_5;
  end
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_8,
      id_0,
      id_0,
      id_6,
      id_2,
      id_7,
      id_1,
      id_7,
      id_1,
      id_0,
      id_4,
      id_6,
      id_4,
      id_4,
      id_4,
      id_7,
      id_7,
      id_2,
      id_1,
      id_1,
      id_7,
      id_1,
      id_6,
      id_4,
      id_1
  );
  assign modCall_1.type_34 = 0;
endmodule
