#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Mar 17 12:03:54 2020
# Process ID: 15196
# Log file: C:/Users/Superminiala/Downloads/B_3/vivado.log
# Journal file: C:/Users/Superminiala/Downloads/B_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Superminiala\Downloads\B_3\B_3.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Project 1-313] Project file moved from 'C:/Users/Panos/Desktop/Lab_1/B_3' since last save.
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd" into library xil_defaultlib [C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd" into library xil_defaultlib [C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd:1]
[Tue Mar 17 12:12:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/Superminiala/Downloads/B_3/B_3.runs/synth_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'Up_Down_Counter_tb.vhd' to 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Counter_With_Upper_Limit_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Counter_With_Upper_Limit_tb.prj   xil_defaultlib.Up_Counter_With_Upper_Limit_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Counter_With_Upper_Limit_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Counter_With_Upper_Limit_tb.prj xil_defaultlib.Up_Counter_With_Upper_Limit_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sim_1/new/up_counter_with_upper_limit_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Up_Counter_With_Upper_Limit [up_counter_with_upper_limit_defa...]
Compiling architecture test_bench of entity xil_defaultlib.up_counter_with_upper_limit_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Up_Counter_With_Upper_Limit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Up_Counter_With_Upper_Limit_tb_behav -key {Behavioral:sim_1:Functional:Up_Counter_With_Upper_Limit_tb} -tclbatch {Up_Counter_With_Upper_Limit_tb.tcl} -log {Up_Counter_With_Upper_Limit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 891.652 ; gain = 22.027
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Up_Counter_With_Upper_Limit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 891.652 ; gain = 22.027
set_property top Up_Down_Counter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'up_counter_with_upper_limit_tb.vhd' to 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Down_Counter_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Down_Counter_tb.prj   xil_defaultlib.Up_Down_Counter_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Down_Counter_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Down_Counter_tb.prj xil_defaultlib.Up_Down_Counter_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sim_1/new/Up_Down_Counter_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Up_Down_Counter [up_down_counter_default]
Compiling architecture test_bench of entity xil_defaultlib.up_down_counter_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Up_Down_Counter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Up_Down_Counter_tb_behav -key {Behavioral:sim_1:Functional:Up_Down_Counter_tb} -tclbatch {Up_Down_Counter_tb.tcl} -log {Up_Down_Counter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Up_Down_Counter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 917.316 ; gain = 5.938
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 5 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
WARNING: [Vivado 12-110] Failed to remove the dir 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'. Please make sure that no other simulation session is running using the same simulation set.
INFO: [Runs 36-5] Copied auxiliary file 'up_counter_with_upper_limit_tb.vhd' to 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Down_Counter_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Down_Counter_tb.prj   xil_defaultlib.Up_Down_Counter_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Down_Counter_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Down_Counter_tb.prj xil_defaultlib.Up_Down_Counter_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sim_1/new/Up_Down_Counter_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Up_Down_Counter [up_down_counter_default]
Compiling architecture test_bench of entity xil_defaultlib.up_down_counter_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Up_Down_Counter_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Up_Down_Counter_tb_behav -key {Behavioral:sim_1:Functional:Up_Down_Counter_tb} -tclbatch {Up_Down_Counter_tb.tcl} -log {Up_Down_Counter_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Up_Down_Counter_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 968.660 ; gain = 0.512
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Time: 0 ps  Iteration: 0  Process: /Up_Down_Counter_tb/UUT/line__65  File: C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd" into library xil_defaultlib [C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/Up_Down_Counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd" into library xil_defaultlib [C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd:1]
[Tue Mar 17 12:36:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Superminiala/Downloads/B_3/B_3.runs/synth_1/runme.log
set_property top Up_Counter_With_Upper_Limit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs impl_1
[Tue Mar 17 12:37:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Downloads/B_3/B_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1232.617 ; gain = 0.000
Restoring placement.
Restored 13 out of 13 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1333.168 ; gain = 338.543
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:Up_Counter_With_Upper_Limit_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-5] Copied auxiliary file 'Up_Down_Counter_tb.vhd' to 'C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Counter_With_Upper_Limit_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Counter_With_Upper_Limit_tb.prj   xil_defaultlib.Up_Counter_With_Upper_Limit_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Up_Counter_With_Upper_Limit_tb_behav --prj C:/Users/Superminiala/Downloads/B_3/B_3.sim/sim_1/behav/Up_Counter_With_Upper_Limit_tb.prj xil_defaultlib.Up_Counter_With_Upper_Limit_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sources_1/new/up_counter_with_upper_limit.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Downloads/B_3/B_3.srcs/sim_1/new/up_counter_with_upper_limit_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Up_Counter_With_Upper_Limit [up_counter_with_upper_limit_defa...]
Compiling architecture test_bench of entity xil_defaultlib.up_counter_with_upper_limit_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Up_Counter_With_Upper_Limit_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "Up_Counter_With_Upper_Limit_tb_behav -key {Behavioral:sim_1:Functional:Up_Counter_With_Upper_Limit_tb} -tclbatch {Up_Counter_With_Upper_Limit_tb.tcl} -log {Up_Counter_With_Upper_Limit_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'Up_Counter_With_Upper_Limit_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1735.582 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 12:44:56 2020...
