// Seed: 1168572340
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  and primCall (id_7, id_5, id_1, id_4, id_2, id_3);
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_8 = -1;
  assign id_7[1] = 1;
  final $clog2(51);
  ;
endmodule
