@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\lfsr_random_generator3.sv":12:4:12:12|Found inferred clock OSC_C0_OSC_C0_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 13 sequential elements including lfsr_random_generator3_0.random_value_reg[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\ecc_design.sv":45:4:45:7|Found inferred clock ecc_design|data_out_right_up7_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_down[0:15]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\ecc_design.sv":45:4:45:7|Found inferred clock ecc_design|data_out_right_up8_inferred_clock which controls 16 sequential elements including fpga_top_design_0.modulo.data_out_right_up[0:15]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv":49:2:49:3|Found inferred clock TBEC_RSC_decoder|un1_quad118_3_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv":49:2:49:3|Found inferred clock TBEC_RSC_decoder|un1_quad118_2_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lucas\desktop\nova_pasta\fpga_design\fpga2memory\hdl\tbec_rsc_decoder.sv":49:2:49:3|Found inferred clock TBEC_RSC_decoder|un1_quad118_inferred_clock which controls 1 sequential elements including fpga_top_design_0.modulo.decodificador1.bit3. This clock has no specified timing constraint which may adversely impact design performance. 
