
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-93B4SA6

Implementation : impl1
Synopsys HDL compiler and linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

Modified Files: 2
FID:  path (prevtimestamp, timestamp)
24       C:\Users\mohammad\Documents\FPGA\Oscill\BaudClockGenerator.v (2020-06-23 13:17:20, N/A)
29       C:\Users\mohammad\Documents\FPGA\Oscill\cmd.v (N/A, 2020-09-03 22:12:48)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
13       work.cmd_send.verilog may have changed because the following files changed:
                        C:\Users\mohammad\Documents\FPGA\Oscill\cmd.v (N/A, 2020-09-03 22:12:48) <-- (module definition)

*******************************************************************
Unmodified files: 10
FID:  path (timestamp)
25       C:\Users\mohammad\Documents\FPGA\Oscill\PDE.sv (2020-06-24 12:29:42)
26       C:\Users\mohammad\Documents\FPGA\Oscill\top.sv (2020-09-04 14:42:40)
27       C:\Users\mohammad\Documents\FPGA\Oscill\uart_rx.v (2020-09-03 13:29:07)
28       C:\Users\mohammad\Documents\FPGA\Oscill\uart_tx.v (2020-09-03 13:29:11)
2        C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\ecp5um5g.v (2019-04-01 09:08:08)
3        C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v (2019-04-01 09:08:08)
4        C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\hypermods.v (2019-04-01 09:07:44)
5        C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_objects.v (2019-04-01 09:07:44)
6        C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_pipes.svh (2019-04-01 09:07:44)
7        C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\umr_capim.v (2019-04-01 09:07:44)

*******************************************************************
Unchanged modules: 6
MID:  lib.cell.view
2        work.RK4.verilog
11       work.UART_RX.verilog
12       work.UART_TX.verilog
0        work.f1.verilog
3        work.f2.verilog
5        work.top.verilog
