# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name p_ZL16post_spike_times_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_0 \
    op interface \
    ports { p_ZL16post_spike_times_0_address0 { O 3 vector } p_ZL16post_spike_times_0_ce0 { O 1 bit } p_ZL16post_spike_times_0_we0 { O 1 bit } p_ZL16post_spike_times_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name p_ZL16post_spike_times_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_1 \
    op interface \
    ports { p_ZL16post_spike_times_1_address0 { O 3 vector } p_ZL16post_spike_times_1_ce0 { O 1 bit } p_ZL16post_spike_times_1_we0 { O 1 bit } p_ZL16post_spike_times_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name p_ZL16post_spike_times_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_2 \
    op interface \
    ports { p_ZL16post_spike_times_2_address0 { O 3 vector } p_ZL16post_spike_times_2_ce0 { O 1 bit } p_ZL16post_spike_times_2_we0 { O 1 bit } p_ZL16post_spike_times_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 164 \
    name p_ZL16post_spike_times_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_3 \
    op interface \
    ports { p_ZL16post_spike_times_3_address0 { O 3 vector } p_ZL16post_spike_times_3_ce0 { O 1 bit } p_ZL16post_spike_times_3_we0 { O 1 bit } p_ZL16post_spike_times_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 165 \
    name p_ZL16post_spike_times_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_4 \
    op interface \
    ports { p_ZL16post_spike_times_4_address0 { O 3 vector } p_ZL16post_spike_times_4_ce0 { O 1 bit } p_ZL16post_spike_times_4_we0 { O 1 bit } p_ZL16post_spike_times_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 166 \
    name p_ZL16post_spike_times_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_5 \
    op interface \
    ports { p_ZL16post_spike_times_5_address0 { O 3 vector } p_ZL16post_spike_times_5_ce0 { O 1 bit } p_ZL16post_spike_times_5_we0 { O 1 bit } p_ZL16post_spike_times_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 167 \
    name p_ZL16post_spike_times_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_6 \
    op interface \
    ports { p_ZL16post_spike_times_6_address0 { O 3 vector } p_ZL16post_spike_times_6_ce0 { O 1 bit } p_ZL16post_spike_times_6_we0 { O 1 bit } p_ZL16post_spike_times_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 168 \
    name p_ZL16post_spike_times_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZL16post_spike_times_7 \
    op interface \
    ports { p_ZL16post_spike_times_7_address0 { O 3 vector } p_ZL16post_spike_times_7_ce0 { O 1 bit } p_ZL16post_spike_times_7_we0 { O 1 bit } p_ZL16post_spike_times_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL16post_spike_times_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 169 \
    name p_ZL15pre_spike_times_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_7 \
    op interface \
    ports { p_ZL15pre_spike_times_7_address0 { O 3 vector } p_ZL15pre_spike_times_7_ce0 { O 1 bit } p_ZL15pre_spike_times_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 170 \
    name p_ZL15pre_spike_times_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_6 \
    op interface \
    ports { p_ZL15pre_spike_times_6_address0 { O 3 vector } p_ZL15pre_spike_times_6_ce0 { O 1 bit } p_ZL15pre_spike_times_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 171 \
    name p_ZL15pre_spike_times_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_5 \
    op interface \
    ports { p_ZL15pre_spike_times_5_address0 { O 3 vector } p_ZL15pre_spike_times_5_ce0 { O 1 bit } p_ZL15pre_spike_times_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 172 \
    name p_ZL15pre_spike_times_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_4 \
    op interface \
    ports { p_ZL15pre_spike_times_4_address0 { O 3 vector } p_ZL15pre_spike_times_4_ce0 { O 1 bit } p_ZL15pre_spike_times_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 173 \
    name p_ZL15pre_spike_times_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_3 \
    op interface \
    ports { p_ZL15pre_spike_times_3_address0 { O 3 vector } p_ZL15pre_spike_times_3_ce0 { O 1 bit } p_ZL15pre_spike_times_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 174 \
    name p_ZL15pre_spike_times_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_2 \
    op interface \
    ports { p_ZL15pre_spike_times_2_address0 { O 3 vector } p_ZL15pre_spike_times_2_ce0 { O 1 bit } p_ZL15pre_spike_times_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 175 \
    name p_ZL15pre_spike_times_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_1 \
    op interface \
    ports { p_ZL15pre_spike_times_1_address0 { O 3 vector } p_ZL15pre_spike_times_1_ce0 { O 1 bit } p_ZL15pre_spike_times_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 176 \
    name p_ZL15pre_spike_times_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename p_ZL15pre_spike_times_0 \
    op interface \
    ports { p_ZL15pre_spike_times_0_address0 { O 3 vector } p_ZL15pre_spike_times_0_ce0 { O 1 bit } p_ZL15pre_spike_times_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL15pre_spike_times_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name post_id \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_post_id \
    op interface \
    ports { post_id { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name current_time \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_current_time \
    op interface \
    ports { current_time { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name params_a_plus_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_a_plus_val \
    op interface \
    ports { params_a_plus_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name params_a_minus_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_a_minus_val \
    op interface \
    ports { params_a_minus_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name params_tau_plus_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_tau_plus_val \
    op interface \
    ports { params_tau_plus_val { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name params_tau_minus_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_tau_minus_val \
    op interface \
    ports { params_tau_minus_val { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name params_stdp_window_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_stdp_window_val \
    op interface \
    ports { params_stdp_window_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name weight_update_fifo \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_weight_update_fifo \
    op interface \
    ports { weight_update_fifo_din { O 64 vector } weight_update_fifo_full_n { I 1 bit } weight_update_fifo_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


