<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3647" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3647{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3647{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3647{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3647{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3647{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3647{left:70px;bottom:1059px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_3647{left:70px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t8_3647{left:70px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_3647{left:70px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_3647{left:70px;bottom:984px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_3647{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3647{left:70px;bottom:943px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#td_3647{left:70px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3647{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tf_3647{left:70px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#tg_3647{left:70px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3647{left:70px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#ti_3647{left:70px;bottom:834px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tj_3647{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_3647{left:70px;bottom:783px;}
#tl_3647{left:96px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3647{left:96px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_3647{left:70px;bottom:720px;letter-spacing:-0.09px;}
#to_3647{left:156px;bottom:720px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tp_3647{left:70px;bottom:696px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tq_3647{left:70px;bottom:679px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3647{left:70px;bottom:620px;letter-spacing:0.14px;}
#ts_3647{left:152px;bottom:620px;letter-spacing:0.15px;word-spacing:-0.03px;}
#tt_3647{left:70px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#tu_3647{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tv_3647{left:70px;bottom:563px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tw_3647{left:70px;bottom:546px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tx_3647{left:70px;bottom:529px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#ty_3647{left:70px;bottom:512px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_3647{left:70px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3647{left:70px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t11_3647{left:70px;bottom:462px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t12_3647{left:70px;bottom:438px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t13_3647{left:70px;bottom:421px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_3647{left:70px;bottom:362px;letter-spacing:0.13px;}
#t15_3647{left:152px;bottom:362px;letter-spacing:0.15px;word-spacing:0.01px;}
#t16_3647{left:70px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t17_3647{left:70px;bottom:322px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_3647{left:70px;bottom:305px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t19_3647{left:70px;bottom:280px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1a_3647{left:70px;bottom:263px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1b_3647{left:70px;bottom:247px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1c_3647{left:70px;bottom:230px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3647{left:70px;bottom:171px;letter-spacing:0.13px;}
#t1e_3647{left:152px;bottom:171px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1f_3647{left:70px;bottom:147px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1g_3647{left:70px;bottom:130px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1h_3647{left:70px;bottom:114px;letter-spacing:-0.14px;word-spacing:-0.96px;}

.s1_3647{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3647{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3647{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3647{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3647{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3647{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3647" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3647Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3647" style="-webkit-user-select: none;"><object width="935" height="1210" data="3647/3647.svg" type="image/svg+xml" id="pdf3647" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3647" class="t s1_3647">Vol. 3B </span><span id="t2_3647" class="t s1_3647">18-15 </span>
<span id="t3_3647" class="t s2_3647">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3647" class="t s3_3647">18.4.4 </span><span id="t5_3647" class="t s3_3647">Branch Trace Messages </span>
<span id="t6_3647" class="t s4_3647">Setting the TR flag (bit 6) in the IA32_DEBUGCTL MSR enables branch trace messages (BTMs). Thereafter, when </span>
<span id="t7_3647" class="t s4_3647">the processor detects a branch, exception, or interrupt, it sends a branch record out on the system bus as a BTM. </span>
<span id="t8_3647" class="t s4_3647">A debugging device that is monitoring the system bus can read these messages and synchronize operations with </span>
<span id="t9_3647" class="t s4_3647">taken branch, interrupt, and exception events. </span>
<span id="ta_3647" class="t s4_3647">When interrupts or exceptions occur in conjunction with a taken branch, additional BTMs are sent out on the bus, </span>
<span id="tb_3647" class="t s4_3647">as described in Section 18.4.2, “Monitoring Branches, Exceptions, and Interrupts.” </span>
<span id="tc_3647" class="t s4_3647">For the P6 processor family, Pentium M processor family, and processors based on Intel Core microarchitecture, TR </span>
<span id="td_3647" class="t s4_3647">and LBR bits can not be set at the same time due to hardware limitation. The content of LBR stack is undefined </span>
<span id="te_3647" class="t s4_3647">when TR is set. </span>
<span id="tf_3647" class="t s4_3647">For processors with Intel NetBurst microarchitecture, Intel Atom processors, and Intel Core and related Intel Xeon </span>
<span id="tg_3647" class="t s4_3647">processors both starting with the Nehalem microarchitecture, the processor can collect branch records in the LBR </span>
<span id="th_3647" class="t s4_3647">stack and at the same time send/store BTMs when both the TR and LBR flags are set in the IA32_DEBUGCTL MSR </span>
<span id="ti_3647" class="t s4_3647">(or the equivalent MSR_DEBUGCTLA, MSR_DEBUGCTLB). </span>
<span id="tj_3647" class="t s4_3647">The following exception applies: </span>
<span id="tk_3647" class="t s5_3647">• </span><span id="tl_3647" class="t s4_3647">BTM may not be observable on Intel Atom processor families that do not provide an externally visible system </span>
<span id="tm_3647" class="t s4_3647">bus (i.e., processors based on the Silvermont microarchitecture or later). </span>
<span id="tn_3647" class="t s6_3647">18.4.4.1 </span><span id="to_3647" class="t s6_3647">Branch Trace Message Visibility </span>
<span id="tp_3647" class="t s4_3647">Branch trace message (BTM) visibility is implementation specific and limited to systems with a front side bus (FSB). </span>
<span id="tq_3647" class="t s4_3647">BTMs may not be visible to newer system link interfaces or a system bus that deviates from a traditional FSB. </span>
<span id="tr_3647" class="t s3_3647">18.4.5 </span><span id="ts_3647" class="t s3_3647">Branch Trace Store (BTS) </span>
<span id="tt_3647" class="t s4_3647">A trace of taken branches, interrupts, and exceptions is useful for debugging code by providing a method of deter- </span>
<span id="tu_3647" class="t s4_3647">mining the decision path taken to reach a particular code location. The LBR flag (bit 0) of IA32_DEBUGCTL provides </span>
<span id="tv_3647" class="t s4_3647">a mechanism for capturing records of taken branches, interrupts, and exceptions and saving them in the last </span>
<span id="tw_3647" class="t s4_3647">branch record (LBR) stack MSRs, setting the TR flag for sending them out onto the system bus as BTMs. The branch </span>
<span id="tx_3647" class="t s4_3647">trace store (BTS) mechanism provides the additional capability of saving the branch records in a memory-resident </span>
<span id="ty_3647" class="t s4_3647">BTS buffer, which is part of the DS save area. The BTS buffer can be configured to be circular so that the most </span>
<span id="tz_3647" class="t s4_3647">recent branch records are always available or it can be configured to generate an interrupt when the buffer is </span>
<span id="t10_3647" class="t s4_3647">nearly full so that all the branch records can be saved. The BTINT flag (bit 8) can be used to enable the generation </span>
<span id="t11_3647" class="t s4_3647">of interrupt when the BTS buffer is full. See Section 18.4.9.2, “Setting Up the DS Save Area,” for additional details. </span>
<span id="t12_3647" class="t s4_3647">Setting this flag (BTS) alone can greatly reduce the performance of the processor. CPL-qualified branch trace </span>
<span id="t13_3647" class="t s4_3647">storing mechanism can help mitigate the performance impact of sending/logging branch trace messages. </span>
<span id="t14_3647" class="t s3_3647">18.4.6 </span><span id="t15_3647" class="t s3_3647">CPL-Qualified Branch Trace Mechanism </span>
<span id="t16_3647" class="t s4_3647">CPL-qualified branch trace mechanism is available to a subset of Intel 64 and IA-32 processors that support the </span>
<span id="t17_3647" class="t s4_3647">branch trace storing mechanism. The processor supports the CPL-qualified branch trace mechanism if </span>
<span id="t18_3647" class="t s4_3647">CPUID.01H:ECX[bit 4] = 1. </span>
<span id="t19_3647" class="t s4_3647">The CPL-qualified branch trace mechanism is described in Section 18.4.9.4. System software can selectively </span>
<span id="t1a_3647" class="t s4_3647">specify CPL qualification to not send/store Branch Trace Messages associated with a specified privilege level. Two </span>
<span id="t1b_3647" class="t s4_3647">bit fields, BTS_OFF_USR (bit 10) and BTS_OFF_OS (bit 9), are provided in the debug control register to specify the </span>
<span id="t1c_3647" class="t s4_3647">CPL of BTMs that will not be logged in the BTS buffer or sent on the bus. </span>
<span id="t1d_3647" class="t s3_3647">18.4.7 </span><span id="t1e_3647" class="t s3_3647">Freezing LBR and Performance Counters on PMI </span>
<span id="t1f_3647" class="t s4_3647">Many issues may generate a performance monitoring interrupt (PMI); a PMI service handler will need to determine </span>
<span id="t1g_3647" class="t s4_3647">cause to handle the situation. Two capabilities that allow a PMI service routine to improve branch tracing and </span>
<span id="t1h_3647" class="t s4_3647">performance monitoring are available for processors supporting architectural performance monitoring version 2 or </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
