Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Main_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main_module"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Main_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "my_BCD_converter.v" in library work
Compiling verilog file "bcd_to_7seg_converter.v" in library work
Module <my_BCD_converter> compiled
Compiling verilog file "Register_File.v" in library work
Module <bcd_to_7seg_converter> compiled
Compiling verilog file "Program_counter.v" in library work
Module <Register_File> compiled
Compiling verilog file "mux_block.v" in library work
Module <Program_counter> compiled
Compiling verilog file "mux.v" in library work
Module <mux_block> compiled
Compiling verilog file "ipcore_dir/INST_MEM.v" in library work
Module <mux> compiled
Compiling verilog file "ipcore_dir/Data_memory.v" in library work
Module <INST_MEM> compiled
Compiling verilog file "counter.v" in library work
Module <Data_memory> compiled
Compiling verilog file "Binary_to_7seg.v" in library work
Module <counter> compiled
Compiling verilog file "ALU_Control.v" in library work
Module <Binary_to_7seg> compiled
Compiling verilog file "ALU.v" in library work
Module <ALU_Control> compiled
Compiling verilog file "Main_module.v" in library work
Module <ALU> compiled
Module <Main_module> compiled
No errors in compilation
Analysis of file <"Main_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main_module> in library <work>.

Analyzing hierarchy for module <counter> in library <work> with parameters.
	M = "00000010111110101111000010000000"
	n = "00000000000000000000000000011010"

Analyzing hierarchy for module <Program_counter> in library <work>.

Analyzing hierarchy for module <mux> in library <work> with parameters.
	n = "00000000000000000000000000000101"

Analyzing hierarchy for module <Register_File> in library <work>.

Analyzing hierarchy for module <mux> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ALU_Control> in library <work>.

Analyzing hierarchy for module <Binary_to_7seg> in library <work> with parameters.
	bits = "00000000000000000000000000100000"

Analyzing hierarchy for module <counter> in library <work> with parameters.
	M = "00000000000000011110100001001000"
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <mux_block> in library <work>.

Analyzing hierarchy for module <my_BCD_converter> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <bcd_to_7seg_converter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main_module>.
WARNING:Xst:2211 - "ipcore_dir/INST_MEM.v" line 36: Instantiating black box module <INST_MEM>.
WARNING:Xst:2211 - "ipcore_dir/Data_memory.v" line 55: Instantiating black box module <Data_memory>.
Module <Main_module> is correct for synthesis.
 
Analyzing module <counter.1> in library <work>.
	M = 32'sb00000010111110101111000010000000
	n = 32'sb00000000000000000000000000011010
Module <counter.1> is correct for synthesis.
 
Analyzing module <Program_counter> in library <work>.
WARNING:Xst:1467 - "Program_counter.v" line 29: Reset or set value is not constant in <counter>. It could involve simulation mismatches
Module <Program_counter> is correct for synthesis.
 
Analyzing module <mux.1> in library <work>.
	n = 32'sb00000000000000000000000000000101
Module <mux.1> is correct for synthesis.
 
Analyzing module <Register_File> in library <work>.
Module <Register_File> is correct for synthesis.
 
Analyzing module <mux.2> in library <work>.
	n = 32'sb00000000000000000000000000100000
Module <mux.2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ALU_Control> in library <work>.
Module <ALU_Control> is correct for synthesis.
 
Analyzing module <Binary_to_7seg> in library <work>.
	bits = 32'sb00000000000000000000000000100000
Module <Binary_to_7seg> is correct for synthesis.
 
Analyzing module <my_BCD_converter> in library <work>.
	n = 32'sb00000000000000000000000000100000
Module <my_BCD_converter> is correct for synthesis.
 
Analyzing module <bcd_to_7seg_converter> in library <work>.
Module <bcd_to_7seg_converter> is correct for synthesis.
 
Analyzing module <counter.2> in library <work>.
	M = 32'sb00000000000000011110100001001000
	n = 32'sb00000000000000000000000000010001
Module <counter.2> is correct for synthesis.
 
Analyzing module <mux_block> in library <work>.
Module <mux_block> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <k> in unit <Register_File> has a constant value of 100000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <counter_1>.
    Related source file is "counter.v".
    Found 1-bit register for signal <tc>.
    Found 27-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_1> synthesized.


Synthesizing Unit <Program_counter>.
    Related source file is "Program_counter.v".
    Found 5-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <Program_counter> synthesized.


Synthesizing Unit <mux_1>.
    Related source file is "mux.v".
Unit <mux_1> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "Register_File.v".
    Found 32-bit 32-to-1 multiplexer for signal <data_a>.
    Found 32-bit 32-to-1 multiplexer for signal <data_b>.
    Found 1024-bit register for signal <regfile>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <regfile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 704 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <Register_File> synthesized.


Synthesizing Unit <mux_2>.
    Related source file is "mux.v".
Unit <mux_2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:737 - Found 32-bit latch for signal <res>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <res$addsub0000>.
    Found 32-bit comparator less for signal <res$cmp_lt0000> created at line 34.
    Found 32-bit 5-to-1 multiplexer for signal <res$mux0001>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALU_Control>.
    Related source file is "ALU_Control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <reg_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <ALU_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_src>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <memtoreg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ALU_Control> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "counter.v".
    Found 1-bit register for signal <tc>.
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_2> synthesized.


Synthesizing Unit <mux_block>.
    Related source file is "mux_block.v".
    Found 4-bit register for signal <control>.
    Found 7-bit register for signal <data>.
    Found 1-of-4 decoder for signal <control$mux0000> created at line 37.
    Found 2-bit up counter for signal <counter>.
    Found 7-bit 4-to-1 multiplexer for signal <data$mux0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <mux_block> synthesized.


Synthesizing Unit <my_BCD_converter>.
    Related source file is "my_BCD_converter.v".
WARNING:Xst:646 - Signal <Cont> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder for signal <$add0000> created at line 39.
    Found 4-bit adder for signal <$add0001> created at line 39.
    Found 4-bit adder for signal <$add0002> created at line 39.
    Found 4-bit adder for signal <$add0003> created at line 39.
    Found 4-bit adder for signal <$add0004> created at line 44.
    Found 4-bit adder for signal <$add0005> created at line 39.
    Found 4-bit adder for signal <$add0006> created at line 44.
    Found 4-bit adder for signal <$add0007> created at line 39.
    Found 4-bit adder for signal <$add0008> created at line 44.
    Found 4-bit adder for signal <$add0009> created at line 39.
    Found 4-bit adder for signal <$add0010> created at line 44.
    Found 4-bit adder for signal <$add0011> created at line 48.
    Found 4-bit adder for signal <$add0012> created at line 39.
    Found 4-bit adder for signal <$add0013> created at line 44.
    Found 4-bit adder for signal <$add0014> created at line 48.
    Found 4-bit adder for signal <$add0015> created at line 39.
    Found 4-bit adder for signal <$add0016> created at line 44.
    Found 4-bit adder for signal <$add0017> created at line 48.
    Found 4-bit adder for signal <$add0018> created at line 39.
    Found 4-bit adder for signal <$add0019> created at line 44.
    Found 4-bit adder for signal <$add0020> created at line 48.
    Found 4-bit adder for signal <$add0021> created at line 52.
    Found 4-bit adder for signal <$add0022> created at line 39.
    Found 4-bit adder for signal <$add0023> created at line 44.
    Found 4-bit adder for signal <$add0024> created at line 48.
    Found 4-bit adder for signal <$add0025> created at line 52.
    Found 4-bit adder for signal <$add0026> created at line 39.
    Found 4-bit adder for signal <$add0027> created at line 44.
    Found 4-bit adder for signal <$add0028> created at line 48.
    Found 4-bit adder for signal <$add0029> created at line 52.
    Found 4-bit adder for signal <$add0030> created at line 39.
    Found 4-bit adder for signal <$add0031> created at line 44.
    Found 4-bit adder for signal <$add0032> created at line 48.
    Found 4-bit adder for signal <$add0033> created at line 52.
    Found 4-bit adder for signal <$add0034> created at line 39.
    Found 4-bit adder for signal <$add0035> created at line 44.
    Found 4-bit adder for signal <$add0036> created at line 48.
    Found 4-bit adder for signal <$add0037> created at line 52.
    Found 4-bit adder for signal <$add0038> created at line 39.
    Found 4-bit adder for signal <$add0039> created at line 44.
    Found 4-bit adder for signal <$add0040> created at line 48.
    Found 4-bit adder for signal <$add0041> created at line 52.
    Found 4-bit adder for signal <$add0042> created at line 39.
    Found 4-bit adder for signal <$add0043> created at line 44.
    Found 4-bit adder for signal <$add0044> created at line 48.
    Found 4-bit adder for signal <$add0045> created at line 52.
    Found 4-bit adder for signal <$add0046> created at line 39.
    Found 4-bit adder for signal <$add0047> created at line 44.
    Found 4-bit adder for signal <$add0048> created at line 48.
    Found 4-bit adder for signal <$add0049> created at line 52.
    Found 4-bit adder for signal <$add0050> created at line 39.
    Found 4-bit adder for signal <$add0051> created at line 44.
    Found 4-bit adder for signal <$add0052> created at line 48.
    Found 4-bit adder for signal <$add0053> created at line 52.
    Found 4-bit adder for signal <$add0054> created at line 39.
    Found 4-bit adder for signal <$add0055> created at line 44.
    Found 4-bit adder for signal <$add0056> created at line 48.
    Found 4-bit adder for signal <$add0057> created at line 52.
    Found 4-bit adder for signal <$add0058> created at line 39.
    Found 4-bit adder for signal <$add0059> created at line 44.
    Found 4-bit adder for signal <$add0060> created at line 48.
    Found 4-bit adder for signal <$add0061> created at line 52.
    Found 4-bit adder for signal <$add0062> created at line 39.
    Found 4-bit adder for signal <$add0063> created at line 44.
    Found 4-bit adder for signal <$add0064> created at line 48.
    Found 4-bit adder for signal <$add0065> created at line 52.
    Found 4-bit adder for signal <$add0066> created at line 39.
    Found 4-bit adder for signal <$add0067> created at line 44.
    Found 4-bit adder for signal <$add0068> created at line 48.
    Found 4-bit adder for signal <$add0069> created at line 52.
    Found 4-bit adder for signal <$add0070> created at line 39.
    Found 4-bit adder for signal <$add0071> created at line 44.
    Found 4-bit adder for signal <$add0072> created at line 48.
    Found 4-bit adder for signal <$add0073> created at line 52.
    Found 4-bit adder for signal <$add0074> created at line 39.
    Found 4-bit adder for signal <$add0075> created at line 44.
    Found 4-bit adder for signal <$add0076> created at line 48.
    Found 4-bit adder for signal <$add0077> created at line 52.
    Found 4-bit adder for signal <$add0078> created at line 39.
    Found 4-bit adder for signal <$add0079> created at line 44.
    Found 4-bit adder for signal <$add0080> created at line 48.
    Found 4-bit adder for signal <$add0081> created at line 52.
    Found 4-bit adder for signal <$add0082> created at line 39.
    Found 4-bit adder for signal <$add0083> created at line 44.
    Found 4-bit adder for signal <$add0084> created at line 48.
    Found 4-bit adder for signal <$add0085> created at line 52.
    Found 4-bit adder for signal <$add0086> created at line 39.
    Found 4-bit adder for signal <$add0087> created at line 44.
    Found 4-bit adder for signal <$add0088> created at line 48.
    Found 4-bit adder for signal <$add0089> created at line 52.
    Found 4-bit adder for signal <$add0090> created at line 39.
    Found 4-bit adder for signal <$add0091> created at line 44.
    Found 4-bit adder for signal <$add0092> created at line 48.
    Found 4-bit adder for signal <$add0093> created at line 52.
    Found 4-bit adder for signal <$add0094> created at line 39.
    Found 4-bit adder for signal <$add0095> created at line 44.
    Found 4-bit adder for signal <$add0096> created at line 48.
    Found 4-bit adder for signal <$add0097> created at line 52.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0000> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0001> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0002> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0003> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0004> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0005> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0006> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0007> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0008> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0009> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0010> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0011> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0012> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0013> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0014> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0015> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0016> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0017> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0018> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0019> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0020> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0021> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0022> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0023> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0024> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0025> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0026> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0027> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0028> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0029> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0030> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0031> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0032> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0033> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0034> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0035> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0036> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0037> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0038> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0039> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0040> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0041> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0042> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0043> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0044> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0045> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0046> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0047> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0048> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0049> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0050> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0051> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0052> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0053> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0054> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0055> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0056> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0057> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0058> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0059> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0060> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0061> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0062> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0063> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0064> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0065> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0066> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0067> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0068> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0069> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0070> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0071> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0072> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0073> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0074> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0075> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0076> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0077> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0078> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0079> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0080> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0081> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0082> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0083> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0084> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0085> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0086> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0087> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0088> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0089> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0090> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0091> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0092> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0093> created at line 37.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0094> created at line 50.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0095> created at line 46.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0096> created at line 42.
    Found 4-bit comparator greatequal for signal <Cont$cmp_ge0097> created at line 37.
    Summary:
	inferred  98 Adder/Subtractor(s).
	inferred  98 Comparator(s).
Unit <my_BCD_converter> synthesized.


Synthesizing Unit <bcd_to_7seg_converter>.
    Related source file is "bcd_to_7seg_converter.v".
    Found 16x7-bit ROM for signal <segreg>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_7seg_converter> synthesized.


Synthesizing Unit <Binary_to_7seg>.
    Related source file is "Binary_to_7seg.v".
Unit <Binary_to_7seg> synthesized.


Synthesizing Unit <Main_module>.
    Related source file is "Main_module.v".
WARNING:Xst:1780 - Signal <data_write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Main_module> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 99
 32-bit addsub                                         : 1
 4-bit adder                                           : 98
# Counters                                             : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 36
 1-bit register                                        : 2
 32-bit register                                       : 32
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 7
 1-bit latch                                           : 5
 3-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 99
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 98
# Multiplexers                                         : 4
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 5-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/INST_MEM.ngc>.
Reading core <ipcore_dir/Data_memory.ngc>.
Loading core <INST_MEM> for timing and area information for instance <uut2>.
Loading core <Data_memory> for timing and area information for instance <uut13>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 99
 3-bit adder                                           : 20
 32-bit addsub                                         : 1
 4-bit adder                                           : 78
# Counters                                             : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 1037
 Flip-Flops                                            : 1037
# Latches                                              : 7
 1-bit latch                                           : 5
 3-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 99
 32-bit comparator less                                : 1
 4-bit comparator greatequal                           : 98
# Multiplexers                                         : 66
 1-bit 32-to-1 multiplexer                             : 64
 32-bit 5-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Main_module> ...

Optimizing unit <mux_block> ...

Optimizing unit <my_BCD_converter> ...

Optimizing unit <Register_File> ...

Optimizing unit <ALU> ...

Optimizing unit <ALU_Control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main_module, actual ratio is 26.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1089
 Flip-Flops                                            : 1089

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main_module.ngr
Top Level Output File Name         : Main_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 3316
#      GND                         : 3
#      INV                         : 9
#      LUT1                        : 43
#      LUT2                        : 165
#      LUT3                        : 1232
#      LUT4                        : 619
#      MUXCY                       : 118
#      MUXF5                       : 599
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 3
#      XORCY                       : 77
# FlipFlops/Latches                : 1129
#      FDC                         : 47
#      FDCE                        : 994
#      FDE                         : 11
#      FDPE                        : 37
#      LD                          : 40
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 7
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1312  out of   4656    28%  
 Number of Slice Flip Flops:           1129  out of   9312    12%  
 Number of 4 input LUTs:               2068  out of   9312    22%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)                                                                                              | Load  |
----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
uut0/tc                                       | NONE(uut2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram)| 7     |
clock                                         | BUFGP                                                                                                              | 47    |
c1/tc                                         | NONE(mb/counter_1)                                                                                                 | 13    |
uut4/new_clk1(uut4/new_clk1:O)                | BUFG(*)(uut4/regfile_0_0)                                                                                          | 1024  |
uut5/res_or00011(uut5/res_or00011:O)          | BUFG(*)(uut5/res_31)                                                                                               | 32    |
uut6/ALU_ctrl_not0001(uut6/ALU_ctrl_not0001:O)| NONE(*)(uut6/ALU_ctrl_2)                                                                                           | 8     |
----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 1078  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.647ns (Maximum Frequency: 130.770MHz)
   Minimum input arrival time before clock: 127.308ns
   Maximum output required time after clock: 4.824ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'uut0/tc'
  Clock period: 7.647ns (frequency: 130.770MHz)
  Total number of paths / destination ports: 1031 / 57
-------------------------------------------------------------------------
Delay:               7.647ns (Levels of Logic = 6)
  Source:            uut2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       uut13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Source Clock:      uut0/tc rising
  Destination Clock: uut0/tc rising

  Data Path: uut2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to uut13/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKB->DOB0  513   2.800   1.445  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<16>)
     end scope: 'uut2'
     LUT3:I2->O            1   0.704   0.000  uut4/mux56_6 (uut4/mux56_6)
     MUXF5:I1->O           1   0.321   0.000  uut4/mux56_5_f5 (uut4/mux56_5_f5)
     MUXF6:I1->O           1   0.521   0.000  uut4/mux56_4_f6 (uut4/mux56_4_f6)
     MUXF7:I1->O           1   0.521   0.000  uut4/mux56_3_f7 (uut4/mux56_3_f7)
     MUXF8:I1->O           4   0.521   0.587  uut4/mux56_2_f8 (B<31>)
     begin scope: 'uut13'
     RAMB16_S36_S36:DIB27        0.227          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
    ----------------------------------------
    Total                      7.647ns (5.615ns logic, 2.032ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.112ns (frequency: 163.613MHz)
  Total number of paths / destination ports: 1649 / 49
-------------------------------------------------------------------------
Delay:               6.112ns (Levels of Logic = 28)
  Source:            uut0/count_1 (FF)
  Destination:       uut0/count_26 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: uut0/count_1 to uut0/count_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  uut0/count_1 (uut0/count_1)
     LUT1:I0->O            1   0.704   0.000  uut0/Mcount_count_cy<1>_rt (uut0/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  uut0/Mcount_count_cy<1> (uut0/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<2> (uut0/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<3> (uut0/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<4> (uut0/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<5> (uut0/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<6> (uut0/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<7> (uut0/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<8> (uut0/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<9> (uut0/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<10> (uut0/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<11> (uut0/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<12> (uut0/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<13> (uut0/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<14> (uut0/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<15> (uut0/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<16> (uut0/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<17> (uut0/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<18> (uut0/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<19> (uut0/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<20> (uut0/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<21> (uut0/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<22> (uut0/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<23> (uut0/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  uut0/Mcount_count_cy<24> (uut0/Mcount_count_cy<24>)
     MUXCY:CI->O           0   0.059   0.000  uut0/Mcount_count_cy<25> (uut0/Mcount_count_cy<25>)
     XORCY:CI->O           1   0.804   0.499  uut0/Mcount_count_xor<26> (Result<26>)
     LUT2:I1->O            1   0.704   0.000  uut0/Mcount_count_eqn_261 (uut0/Mcount_count_eqn_26)
     FDC:D                     0.308          uut0/count_26
    ----------------------------------------
    Total                      6.112ns (4.991ns logic, 1.121ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c1/tc'
  Clock period: 3.201ns (frequency: 312.402MHz)
  Total number of paths / destination ports: 32 / 13
-------------------------------------------------------------------------
Delay:               3.201ns (Levels of Logic = 2)
  Source:            mb/counter_0 (FF)
  Destination:       mb/data_6 (FF)
  Source Clock:      c1/tc rising
  Destination Clock: c1/tc rising

  Data Path: mb/counter_0 to mb/data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.591   1.277  mb/counter_0 (mb/counter_0)
     LUT3:I0->O            1   0.704   0.000  mb/Mmux_data_mux0000_3 (mb/Mmux_data_mux0000_3)
     MUXF5:I1->O           1   0.321   0.000  mb/Mmux_data_mux0000_2_f5 (mb/data_mux0000<0>)
     FDE:D                     0.308          mb/data_0
    ----------------------------------------
    Total                      3.201ns (1.924ns logic, 1.277ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut0/tc'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.404ns (Levels of Logic = 2)
  Source:            dis (PAD)
  Destination:       uu1/counter_0 (FF)
  Destination Clock: uut0/tc rising

  Data Path: dis to uu1/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.294  dis_IBUF (dis_IBUF)
     INV:I->O              5   0.704   0.633  dis_inv1_INV_0 (dis_inv)
     FDCE:CE                   0.555          uu1/counter_0
    ----------------------------------------
    Total                      4.404ns (2.477ns logic, 1.927ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'c1/tc'
  Total number of paths / destination ports: 88933002476789403000000 / 18
-------------------------------------------------------------------------
Offset:              127.308ns (Levels of Logic = 116)
  Source:            dis (PAD)
  Destination:       mb/data_6 (FF)
  Destination Clock: c1/tc rising

  Data Path: dis to mb/data_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.469  dis_IBUF (dis_IBUF)
     LUT3:I0->O          512   0.704   1.585  uut3/muxout<0>1 (muxout<0>)
     LUT3:I0->O            1   0.704   0.000  uut4/mux21_6 (uut4/mux21_6)
     MUXF5:I1->O           1   0.321   0.000  uut4/mux21_5_f5 (uut4/mux21_5_f5)
     MUXF6:I1->O           1   0.521   0.000  uut4/mux21_4_f6 (uut4/mux21_4_f6)
     MUXF7:I1->O           1   0.521   0.000  uut4/mux21_3_f7 (uut4/mux21_3_f7)
     MUXF8:I1->O           6   0.521   0.844  uut4/mux21_2_f8 (A<29>)
     LUT4:I0->O            7   0.704   0.712  uut7/u/Cont_cmp_ge00001 (uut7/u/Cont_cmp_ge0000)
     LUT4:I3->O            2   0.704   0.482  uut7/u/Madd__add0001_cy<1>11 (uut7/u/Madd__add0001_cy<1>)
     LUT4:I2->O            8   0.704   0.761  uut7/u/Cont_mux00041 (uut7/u/Cont_mux0004)
     LUT4:I3->O            8   0.704   0.932  uut7/u/Madd__add0002_cy<1>11 (uut7/u/Madd__add0002_cy<1>)
     LUT3:I0->O            4   0.704   0.762  uut7/u/Cont_cmp_ge00021 (uut7/u/Cont_cmp_ge0002)
     LUT3:I0->O            1   0.704   0.595  uut7/u/Cont_mux001021 (uut7/u/N710)
     LUT4:I0->O            2   0.704   0.451  uut7/u/Cont_mux001611 (uut7/u/N100)
     LUT4:I3->O            4   0.704   0.762  uut7/u/Cont_cmp_ge00041 (uut7/u/Cont_cmp_ge0004)
     LUT3:I0->O            2   0.704   0.622  uut7/u/Cont_mux001821 (uut7/u/N610)
     LUT4:I0->O            8   0.704   0.836  uut7/u/Cont_mux002411 (uut7/u/N1011)
     LUT2:I1->O            4   0.704   0.591  uut7/u/Cont_cmp_ge00061 (uut7/u/Cont_cmp_ge0006)
     LUT4:I3->O            2   0.704   0.451  uut7/u/Madd__add0007_cy<1>11 (uut7/u/Madd__add0007_cy<1>)
     LUT4:I3->O            7   0.704   0.787  uut7/u/Cont_mux003211 (uut7/u/N103)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00081 (uut7/u/Cont_cmp_ge0008)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0009_cy<1>11 (uut7/u/Madd__add0009_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0044111 (uut7/u/Cont_mux004411)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux004411_f5 (uut7/u/N105)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00111 (uut7/u/Cont_cmp_ge0011)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0012_cy<1>11 (uut7/u/Madd__add0012_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0056111 (uut7/u/Cont_mux005611)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux005611_f5 (uut7/u/N107)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00141 (uut7/u/Cont_cmp_ge0014)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0015_cy<1>11 (uut7/u/Madd__add0015_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0068111 (uut7/u/Cont_mux006811)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux006811_f5 (uut7/u/N1101)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00171 (uut7/u/Cont_cmp_ge0017)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0018_cy<1>11 (uut7/u/Madd__add0018_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0084111 (uut7/u/Cont_mux008411)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux008411_f5 (uut7/u/N113)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00211 (uut7/u/Cont_cmp_ge0021)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0022_cy<1>11 (uut7/u/Madd__add0022_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0100111 (uut7/u/Cont_mux010011)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux010011_f5 (uut7/u/N116)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00251 (uut7/u/Cont_cmp_ge0025)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0026_cy<1>11 (uut7/u/Madd__add0026_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0116111 (uut7/u/Cont_mux011611)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux011611_f5 (uut7/u/N119)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00291 (uut7/u/Cont_cmp_ge0029)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0030_cy<1>11 (uut7/u/Madd__add0030_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0132111 (uut7/u/Cont_mux013211)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux013211_f5 (uut7/u/N122)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00331 (uut7/u/Cont_cmp_ge0033)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0034_cy<1>11 (uut7/u/Madd__add0034_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0148111 (uut7/u/Cont_mux014811)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux014811_f5 (uut7/u/N125)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00371 (uut7/u/Cont_cmp_ge0037)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0038_cy<1>11 (uut7/u/Madd__add0038_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0164111 (uut7/u/Cont_mux016411)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux016411_f5 (uut7/u/N128)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00411 (uut7/u/Cont_cmp_ge0041)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0042_cy<1>11 (uut7/u/Madd__add0042_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0180111 (uut7/u/Cont_mux018011)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux018011_f5 (uut7/u/N1311)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00451 (uut7/u/Cont_cmp_ge0045)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0046_cy<1>11 (uut7/u/Madd__add0046_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0196111 (uut7/u/Cont_mux019611)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux019611_f5 (uut7/u/N134)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00491 (uut7/u/Cont_cmp_ge0049)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0050_cy<1>11 (uut7/u/Madd__add0050_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0212111 (uut7/u/Cont_mux021211)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux021211_f5 (uut7/u/N137)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00531 (uut7/u/Cont_cmp_ge0053)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0054_cy<1>11 (uut7/u/Madd__add0054_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0228111 (uut7/u/Cont_mux022811)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux022811_f5 (uut7/u/N140)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00571 (uut7/u/Cont_cmp_ge0057)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0058_cy<1>11 (uut7/u/Madd__add0058_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0244111 (uut7/u/Cont_mux024411)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux024411_f5 (uut7/u/N143)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00611 (uut7/u/Cont_cmp_ge0061)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0062_cy<1>11 (uut7/u/Madd__add0062_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0260111 (uut7/u/Cont_mux026011)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux026011_f5 (uut7/u/N146)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00651 (uut7/u/Cont_cmp_ge0065)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0066_cy<1>11 (uut7/u/Madd__add0066_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0276111 (uut7/u/Cont_mux027611)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux027611_f5 (uut7/u/N149)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00691 (uut7/u/Cont_cmp_ge0069)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0070_cy<1>11 (uut7/u/Madd__add0070_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0292111 (uut7/u/Cont_mux029211)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux029211_f5 (uut7/u/N152)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00731 (uut7/u/Cont_cmp_ge0073)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0074_cy<1>11 (uut7/u/Madd__add0074_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0308111 (uut7/u/Cont_mux030811)
     MUXF5:I1->O           6   0.321   0.748  uut7/u/Cont_mux030811_f5 (uut7/u/N155)
     LUT2:I1->O            3   0.704   0.535  uut7/u/Cont_cmp_ge00771 (uut7/u/Cont_cmp_ge0077)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0078_cy<1>11 (uut7/u/Madd__add0078_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0324111 (uut7/u/Cont_mux032411)
     MUXF5:I1->O           8   0.321   0.836  uut7/u/Cont_mux032411_f5 (uut7/u/N158)
     LUT2:I1->O            4   0.704   0.591  uut7/u/Cont_mux03242 (uut7/u/Madd__add0083_cy<0>)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0083_cy<1>11 (uut7/u/Madd__add0083_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0336111 (uut7/u/Cont_mux033611)
     MUXF5:I1->O           8   0.321   0.836  uut7/u/Cont_mux033611_f5 (uut7/u/N160)
     LUT2:I1->O            4   0.704   0.591  uut7/u/Cont_mux03362 (uut7/u/Madd__add0088_cy<0>)
     LUT4:I3->O            3   0.704   0.535  uut7/u/Madd__add0088_cy<1>11 (uut7/u/Madd__add0088_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0348111 (uut7/u/Cont_mux034811)
     MUXF5:I1->O           8   0.321   0.836  uut7/u/Cont_mux034811_f5 (uut7/u/N162)
     LUT4:I1->O            3   0.704   0.535  uut7/u/Madd__add0092_cy<1>11 (uut7/u/Madd__add0092_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0364111 (uut7/u/Cont_mux036411)
     MUXF5:I1->O           5   0.321   0.712  uut7/u/Cont_mux036411_f5 (uut7/u/N165)
     LUT4:I1->O            1   0.704   0.000  uut7/u/Madd__add0096_cy<1>11 (uut7/u/Madd__add0096_cy<1>1)
     MUXF5:I1->O           3   0.321   0.535  uut7/u/Madd__add0096_cy<1>1_f5 (uut7/u/Madd__add0096_cy<1>)
     LUT4:I3->O            1   0.704   0.000  uut7/u/Cont_mux0380111 (uut7/u/Cont_mux038011)
     MUXF5:I1->O           3   0.321   0.566  uut7/u/Cont_mux038011_f5 (uut7/u/N168)
     LUT4:I2->O            1   0.704   0.499  uut7/u/Cont_mux038221 (uut7/u/N97)
     LUT4:I1->O            7   0.704   0.787  uut7/u/Cont_mux03821 (uut7/O2<2>)
     LUT4:I1->O            1   0.704   0.499  uut7/v2/Mrom_segreg21 (S2<2>)
     LUT3:I1->O            1   0.704   0.000  mb/Mmux_data_mux0000_32 (mb/Mmux_data_mux0000_32)
     MUXF5:I1->O           1   0.321   0.000  mb/Mmux_data_mux0000_2_f5_1 (mb/data_mux0000<2>)
     FDE:D                     0.308          mb/data_2
    ----------------------------------------
    Total                    127.308ns (71.979ns logic, 55.329ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'uut5/res_or00011'
  Total number of paths / destination ports: 69440 / 32
-------------------------------------------------------------------------
Offset:              13.675ns (Levels of Logic = 41)
  Source:            dis (PAD)
  Destination:       uut5/res_31 (LATCH)
  Destination Clock: uut5/res_or00011 falling

  Data Path: dis to uut5/res_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.469  dis_IBUF (dis_IBUF)
     LUT3:I0->O          512   0.704   1.585  uut3/muxout<0>1 (muxout<0>)
     LUT3:I0->O            1   0.704   0.000  uut4/mux_6 (uut4/mux_6)
     MUXF5:I1->O           1   0.321   0.000  uut4/mux_5_f5 (uut4/mux_5_f5)
     MUXF6:I1->O           1   0.521   0.000  uut4/mux_4_f6 (uut4/mux_4_f6)
     MUXF7:I1->O           1   0.521   0.000  uut4/mux_3_f7 (uut4/mux_3_f7)
     MUXF8:I1->O           4   0.521   0.762  uut4/mux_2_f8 (A<0>)
     LUT3:I0->O            1   0.704   0.000  uut5/Maddsub_res_addsub0000_lut<0> (uut5/Maddsub_res_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  uut5/Maddsub_res_addsub0000_cy<0> (uut5/Maddsub_res_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<1> (uut5/Maddsub_res_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<2> (uut5/Maddsub_res_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<3> (uut5/Maddsub_res_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<4> (uut5/Maddsub_res_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<5> (uut5/Maddsub_res_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<6> (uut5/Maddsub_res_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<7> (uut5/Maddsub_res_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<8> (uut5/Maddsub_res_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<9> (uut5/Maddsub_res_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<10> (uut5/Maddsub_res_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<11> (uut5/Maddsub_res_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<12> (uut5/Maddsub_res_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<13> (uut5/Maddsub_res_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<14> (uut5/Maddsub_res_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<15> (uut5/Maddsub_res_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<16> (uut5/Maddsub_res_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<17> (uut5/Maddsub_res_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<18> (uut5/Maddsub_res_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<19> (uut5/Maddsub_res_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<20> (uut5/Maddsub_res_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<21> (uut5/Maddsub_res_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<22> (uut5/Maddsub_res_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<23> (uut5/Maddsub_res_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<24> (uut5/Maddsub_res_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<25> (uut5/Maddsub_res_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<26> (uut5/Maddsub_res_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<27> (uut5/Maddsub_res_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<28> (uut5/Maddsub_res_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<29> (uut5/Maddsub_res_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  uut5/Maddsub_res_addsub0000_cy<30> (uut5/Maddsub_res_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.595  uut5/Maddsub_res_addsub0000_xor<31> (uut5/res_addsub0000<31>)
     LUT4:I0->O            1   0.704   0.000  uut5/Mmux_res_mux000175 (uut5/res_mux0001<31>)
     LD:D                      0.308          uut5/res_31
    ----------------------------------------
    Total                     13.675ns (9.264ns logic, 4.411ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.824ns (Levels of Logic = 1)
  Source:            uut0/tc (FF)
  Destination:       tc (PAD)
  Source Clock:      clock rising

  Data Path: uut0/tc to tc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  uut0/tc (uut0/tc)
     OBUF:I->O                 3.272          tc_OBUF (tc)
    ----------------------------------------
    Total                      4.824ns (3.863ns logic, 0.961ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c1/tc'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            mb/control_3 (FF)
  Destination:       control<3> (PAD)
  Source Clock:      c1/tc rising

  Data Path: mb/control_3 to control<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  mb/control_3 (mb/control_3)
     OBUF:I->O                 3.272          control_3_OBUF (control<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.67 secs
 
--> 

Total memory usage is 4596248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   11 (   0 filtered)

