# CONFIG
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
# IOs
create_clock -name io_clock_PAD_pin -period 10.0 [get_ports {io_clock_PAD}]
set_property PACKAGE_PIN E3 [get_ports {io_clock_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_clock_PAD}]
set_property PACKAGE_PIN H2 [get_ports {io_jtag_tms_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_jtag_tms_PAD}]
set_property PACKAGE_PIN G4 [get_ports {io_jtag_tdi_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_jtag_tdi_PAD}]
set_property PACKAGE_PIN G2 [get_ports {io_jtag_tdo_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_jtag_tdo_PAD}]
create_clock -name io_jtag_tck_PAD_pin -period 100.0 [get_ports {io_jtag_tck_PAD}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {io_jtag_tck_PAD}]
set_property PACKAGE_PIN F3 [get_ports {io_jtag_tck_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_jtag_tck_PAD}]
set_property PACKAGE_PIN D4 [get_ports {io_uartStd_txd_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_uartStd_txd_PAD}]
set_property PACKAGE_PIN C4 [get_ports {io_uartStd_rxd_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_uartStd_rxd_PAD}]
set_property PACKAGE_PIN D3 [get_ports {io_uartStd_rts_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_uartStd_rts_PAD}]
set_property PACKAGE_PIN E5 [get_ports {io_uartStd_cts_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_uartStd_cts_PAD}]
set_property PACKAGE_PIN R12 [get_ports {io_gpioStatus_0_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_gpioStatus_0_PAD}]
set_property PACKAGE_PIN R11 [get_ports {io_gpioStatus_1_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_gpioStatus_1_PAD}]
set_property PACKAGE_PIN G14 [get_ports {io_gpioStatus_2_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_gpioStatus_2_PAD}]
set_property PACKAGE_PIN N16 [get_ports {io_gpioStatus_3_PAD}]
set_property IOSTANDARD LVCMOS33 [get_ports {io_gpioStatus_3_PAD}]
# GENERATED CLOCKs
