#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d4eda87780 .scope module, "alutlb" "alutlb" 2 1;
 .timescale 0 0;
v000001d4edaf7a40_0 .var "A", 15 0;
v000001d4edaf7b80_0 .var "ALU_Op", 2 0;
v000001d4edaf7360_0 .var "B", 15 0;
v000001d4edaf7c20_0 .net "Carry", 0 0, v000001d4eda8f370_0;  1 drivers
v000001d4edaf7d60_0 .net "Negative", 0 0, v000001d4eda8f410_0;  1 drivers
v000001d4edaf7e00_0 .net "Overflow", 0 0, v000001d4eda8f4b0_0;  1 drivers
v000001d4edaf74a0_0 .net "Result", 15 0, v000001d4eda8f550_0;  1 drivers
v000001d4edaf7cc0_0 .net "Zero", 0 0, v000001d4edaf7220_0;  1 drivers
v000001d4edaf7ea0_0 .var "clk", 0 0;
v000001d4edaf7f40_0 .var "mode", 1 0;
S_000001d4eda87910 .scope module, "uut" "alu" 2 11, 3 1 0, S_000001d4eda87780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "ALU_Op";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 16 "Result";
    .port_info 6 /OUTPUT 1 "Zero";
    .port_info 7 /OUTPUT 1 "Overflow";
    .port_info 8 /OUTPUT 1 "Negative";
    .port_info 9 /OUTPUT 1 "Carry";
L_000001d4eda9c770 .functor NOT 16, v000001d4edaf7a40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001d4eda9cb60 .functor NOT 16, v000001d4edaf7360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001d4eda63230_0 .net "A", 15 0, v000001d4edaf7a40_0;  1 drivers
v000001d4eda4ae70_0 .net "ALU_Op", 2 0, v000001d4edaf7b80_0;  1 drivers
v000001d4eda4af10_0 .net "B", 15 0, v000001d4edaf7360_0;  1 drivers
v000001d4eda8f370_0 .var "Carry", 0 0;
v000001d4eda8f410_0 .var "Negative", 0 0;
v000001d4eda8f4b0_0 .var "Overflow", 0 0;
v000001d4eda8f550_0 .var "Result", 15 0;
v000001d4edaf7220_0 .var "Zero", 0 0;
v000001d4edaf77c0_0 .net *"_ivl_1", 0 0, L_000001d4edaf7720;  1 drivers
v000001d4edaf7180_0 .net *"_ivl_2", 15 0, L_000001d4eda9c770;  1 drivers
v000001d4edaf7ae0_0 .net *"_ivl_7", 0 0, L_000001d4edaf72c0;  1 drivers
v000001d4edaf7900_0 .net *"_ivl_8", 15 0, L_000001d4eda9cb60;  1 drivers
v000001d4edaf70e0_0 .net "clk", 0 0, v000001d4edaf7ea0_0;  1 drivers
v000001d4edaf7860_0 .net "mode", 1 0, v000001d4edaf7f40_0;  1 drivers
v000001d4edaf75e0_0 .net "nota", 15 0, L_000001d4edaf7fe0;  1 drivers
v000001d4edaf79a0_0 .net "notb", 15 0, L_000001d4edaf7400;  1 drivers
E_000001d4eda86980 .event posedge, v000001d4edaf70e0_0;
L_000001d4edaf7720 .part v000001d4edaf7f40_0, 0, 1;
L_000001d4edaf7fe0 .functor MUXZ 16, v000001d4edaf7a40_0, L_000001d4eda9c770, L_000001d4edaf7720, C4<>;
L_000001d4edaf72c0 .part v000001d4edaf7f40_0, 1, 1;
L_000001d4edaf7400 .functor MUXZ 16, v000001d4edaf7360_0, L_000001d4eda9cb60, L_000001d4edaf72c0, C4<>;
    .scope S_000001d4eda87910;
T_0 ;
    %wait E_000001d4eda86980;
    %load/vec4 v000001d4eda4ae70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %add;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %sub;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %and;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %or;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %xor;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001d4edaf75e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001d4edaf75e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001d4edaf75e0_0;
    %load/vec4 v000001d4edaf79a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v000001d4eda8f550_0, 0, 16;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %load/vec4 v000001d4eda8f550_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/s 1;
    %store/vec4 v000001d4edaf7220_0, 0, 1;
    %load/vec4 v000001d4eda8f550_0;
    %parti/s 1, 15, 5;
    %store/vec4 v000001d4eda8f410_0, 0, 1;
    %load/vec4 v000001d4eda4ae70_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d4eda4ae70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000001d4edaf75e0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001d4edaf79a0_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001d4eda8f550_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001d4edaf75e0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %store/vec4 v000001d4eda8f4b0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d4eda87780;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001d4edaf7ea0_0;
    %inv;
    %store/vec4 v000001d4edaf7ea0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d4eda87780;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4edaf7ea0_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001d4edaf7a40_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001d4edaf7360_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d4edaf7f40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "Test 1: ALU Operation = A + B" {0 0 0};
    %vpi_call 2 39 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 43 "$display", "Test 2: ALU Operation = A - B" {0 0 0};
    %vpi_call 2 44 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 48 "$display", "Test 3: ALU Operation = A & B" {0 0 0};
    %vpi_call 2 49 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 53 "$display", "Test 4: ALU Operation = A | B" {0 0 0};
    %vpi_call 2 54 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "Test 5: ALU Operation = A XOR B" {0 0 0};
    %vpi_call 2 59 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 63 "$display", "Test 6: ALU Operation = A << 2" {0 0 0};
    %vpi_call 2 64 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 68 "$display", "Test 7: ALU Operation = A >> 2" {0 0 0};
    %vpi_call 2 69 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 73 "$display", "Test 8: ALU Operation = A < B" {0 0 0};
    %vpi_call 2 74 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d4edaf7f40_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d4edaf7b80_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 79 "$display", "Test 9: ALU Operation = ~A + B" {0 0 0};
    %vpi_call 2 80 "$display", "Result = %b, Zero = %b, Negative = %b, Overflow = %b, Carry = %b", v000001d4edaf74a0_0, v000001d4edaf7cc0_0, v000001d4edaf7d60_0, v000001d4edaf7e00_0, v000001d4edaf7c20_0 {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alutlb.v";
    "alu.v";
