
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Tue Aug 15 13:05:03 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 367.949ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              27.028ns  (45.5% logic, 54.5% route), 20 logic levels.

 Constraint Details:

     27.028ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 367.949ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF0_DE  ---     0.585     R7C18D.FCI to      R7C18D.F0 POPtimers/SLICE_8
ROUTE         3     1.429      R7C18D.F0 to      R7C20C.B1 POPtimers/Startofprobepulse[6]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8066
FCITOF0_DE  ---     0.585     R7C20D.FCI to      R7C20D.F0 POPtimers/SLICE_54
ROUTE         2     1.420      R7C20D.F0 to      R4C20D.B1 POPtimers/Startopticalsample[7]
C1TOFCO_DE  ---     0.889      R4C20D.B1 to     R4C20D.FCO POPtimers/SLICE_7
ROUTE         1     0.000     R4C20D.FCO to     R4C21A.FCI POPtimers/n8044
FCITOF0_DE  ---     0.585     R4C21A.FCI to      R4C21A.F0 POPtimers/SLICE_1
ROUTE         1     1.733      R4C21A.F0 to      R3C20A.B1 POPtimers/Endofopticalsample[8]
C1TOFCO_DE  ---     0.889      R3C20A.B1 to     R3C20A.FCO POPtimers/sample2/SLICE_70
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI POPtimers/sample2/n8075
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO POPtimers/sample2/SLICE_69
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI POPtimers/sample2/n8076
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO POPtimers/sample2/SLICE_68
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI POPtimers/sample2/n8077
FCITOFCO_D  ---     0.162     R3C20D.FCI to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   27.028   (45.5% logic, 54.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 367.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              27.005ns  (45.9% logic, 54.1% route), 17 logic levels.

 Constraint Details:

     27.005ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 367.972ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF1_DE  ---     0.643     R8C17B.FCI to      R8C17B.F1 POPtimers/SLICE_22
ROUTE         2     1.735      R8C17B.F1 to      R8C15C.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023      R8C15C.A0 to     R8C15C.FCO POPtimers/SLICE_48
ROUTE         1     0.000     R8C15C.FCO to     R8C15D.FCI POPtimers/n8203
FCITOF0_DE  ---     0.585     R8C15D.FCI to      R8C15D.F0 POPtimers/SLICE_47
ROUTE         2     1.949      R8C15D.F0 to      R5C16D.B1 POPtimers/Startof2ndMWpulse[6]
C1TOFCO_DE  ---     0.889      R5C16D.B1 to     R5C16D.FCO POPtimers/SLICE_55
ROUTE         1     0.000     R5C16D.FCO to     R5C17A.FCI POPtimers/n8036
FCITOF1_DE  ---     0.643     R5C17A.FCI to      R5C17A.F1 POPtimers/SLICE_40
ROUTE         2     1.882      R5C17A.F1 to      R7C19A.A0 POPtimers/Endof2ndMWpulse[8]
C0TOFCO_DE  ---     1.023      R7C19A.A0 to     R7C19A.FCO POPtimers/SLICE_6
ROUTE         1     0.000     R7C19A.FCO to     R7C19B.FCI POPtimers/n8174
FCITOF0_DE  ---     0.585     R7C19B.FCI to      R7C19B.F0 POPtimers/SLICE_4
ROUTE         3     1.030      R7C19B.F0 to      R7C21A.B1 POPtimers/Startofprobepulse[10]
C1TOFCO_DE  ---     0.889      R7C21A.B1 to     R7C21A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8068
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_52
ROUTE         2     1.522      R7C21B.F1 to      R4C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R4C21C.B0 to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   27.005   (45.9% logic, 54.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.014ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.963ns  (45.7% logic, 54.3% route), 19 logic levels.

 Constraint Details:

     26.963ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.014ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF0_DE  ---     0.585     R7C18D.FCI to      R7C18D.F0 POPtimers/SLICE_8
ROUTE         3     1.429      R7C18D.F0 to      R7C20C.B1 POPtimers/Startofprobepulse[6]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8066
FCITOF1_DE  ---     0.643     R7C20D.FCI to      R7C20D.F1 POPtimers/SLICE_54
ROUTE         2     1.523      R7C20D.F1 to      R4C21A.A0 POPtimers/Startopticalsample[8]
C0TOFCO_DE  ---     1.023      R4C21A.A0 to     R4C21A.FCO POPtimers/SLICE_1
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI POPtimers/n8045
FCITOF0_DE  ---     0.585     R4C21B.FCI to      R4C21B.F0 POPtimers/SLICE_0
ROUTE         1     1.535      R4C21B.F0 to      R3C20B.B1 POPtimers/Endofopticalsample[10]
C1TOFCO_DE  ---     0.889      R3C20B.B1 to     R3C20B.FCO POPtimers/sample2/SLICE_69
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI POPtimers/sample2/n8076
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO POPtimers/sample2/SLICE_68
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI POPtimers/sample2/n8077
FCITOFCO_D  ---     0.162     R3C20D.FCI to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.963   (45.7% logic, 54.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.015ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.962ns  (45.9% logic, 54.1% route), 18 logic levels.

 Constraint Details:

     26.962ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.015ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOFCO_D  ---     0.162     R7C18D.FCI to     R7C18D.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643     R7C19A.FCI to      R7C19A.F1 POPtimers/SLICE_6
ROUTE         3     1.436      R7C19A.F1 to      R7C21A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R7C21A.B0 to     R7C21A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8068
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_52
ROUTE         2     1.522      R7C21B.F1 to      R4C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R4C21C.B0 to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.962   (45.9% logic, 54.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.024ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.953ns  (46.0% logic, 54.0% route), 17 logic levels.

 Constraint Details:

     26.953ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.024ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF1_DE  ---     0.643     R5C16D.FCI to      R5C16D.F1 POPtimers/SLICE_55
ROUTE         2     1.882      R5C16D.F1 to      R7C18D.A0 POPtimers/Endof2ndMWpulse[6]
C0TOFCO_DE  ---     1.023      R7C18D.A0 to     R7C18D.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643     R7C19A.FCI to      R7C19A.F1 POPtimers/SLICE_6
ROUTE         3     1.436      R7C19A.F1 to      R7C21A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R7C21A.B0 to     R7C21A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8068
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_52
ROUTE         2     1.522      R7C21B.F1 to      R4C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R4C21C.B0 to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.953   (46.0% logic, 54.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.034ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.943ns  (46.0% logic, 54.0% route), 17 logic levels.

 Constraint Details:

     26.943ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.034ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF1_DE  ---     0.643     R8C17B.FCI to      R8C17B.F1 POPtimers/SLICE_22
ROUTE         2     1.735      R8C17B.F1 to      R8C15C.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023      R8C15C.A0 to     R8C15C.FCO POPtimers/SLICE_48
ROUTE         1     0.000     R8C15C.FCO to     R8C15D.FCI POPtimers/n8203
FCITOF0_DE  ---     0.585     R8C15D.FCI to      R8C15D.F0 POPtimers/SLICE_47
ROUTE         2     1.949      R8C15D.F0 to      R5C16D.B1 POPtimers/Startof2ndMWpulse[6]
C1TOFCO_DE  ---     0.889      R5C16D.B1 to     R5C16D.FCO POPtimers/SLICE_55
ROUTE         1     0.000     R5C16D.FCO to     R5C17A.FCI POPtimers/n8036
FCITOF0_DE  ---     0.585     R5C17A.FCI to      R5C17A.F0 POPtimers/SLICE_40
ROUTE         2     1.414      R5C17A.F0 to      R7C18D.B1 POPtimers/Endof2ndMWpulse[7]
C1TOFCO_DE  ---     0.889      R7C18D.B1 to     R7C18D.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R7C18D.FCO to     R7C19A.FCI POPtimers/n8173
FCITOF1_DE  ---     0.643     R7C19A.FCI to      R7C19A.F1 POPtimers/SLICE_6
ROUTE         3     1.436      R7C19A.F1 to      R7C21A.B0 POPtimers/Startofprobepulse[9]
C0TOFCO_DE  ---     1.023      R7C21A.B0 to     R7C21A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8068
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_52
ROUTE         2     1.522      R7C21B.F1 to      R4C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R4C21C.B0 to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.943   (46.0% logic, 54.0% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.051ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.926ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     26.926ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.051ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF0_DE  ---     0.585     R7C18D.FCI to      R7C18D.F0 POPtimers/SLICE_8
ROUTE         3     1.429      R7C18D.F0 to      R7C20C.B1 POPtimers/Startofprobepulse[6]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8066
FCITOF1_DE  ---     0.643     R7C20D.FCI to      R7C20D.F1 POPtimers/SLICE_54
ROUTE         2     1.523      R7C20D.F1 to      R4C21A.A0 POPtimers/Startopticalsample[8]
C0TOFCO_DE  ---     1.023      R4C21A.A0 to     R4C21A.FCO POPtimers/SLICE_1
ROUTE         1     0.000     R4C21A.FCO to     R4C21B.FCI POPtimers/n8045
FCITOFCO_D  ---     0.162     R4C21B.FCI to     R4C21B.FCO POPtimers/SLICE_0
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI POPtimers/n8046
FCITOFCO_D  ---     0.162     R4C21C.FCI to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.926   (45.8% logic, 54.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.925ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     26.925ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.052ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF0_DE  ---     0.585     R7C18D.FCI to      R7C18D.F0 POPtimers/SLICE_8
ROUTE         3     1.429      R7C18D.F0 to      R7C20C.B1 POPtimers/Startofprobepulse[6]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8066
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8067
FCITOF1_DE  ---     0.643     R7C21A.FCI to      R7C21A.F1 POPtimers/SLICE_53
ROUTE         2     1.522      R7C21A.F1 to      R4C21B.B0 POPtimers/Startopticalsample[10]
C0TOFCO_DE  ---     1.023      R4C21B.B0 to     R4C21B.FCO POPtimers/SLICE_0
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI POPtimers/n8046
FCITOFCO_D  ---     0.162     R4C21C.FCI to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.925   (45.8% logic, 54.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.925ns  (45.8% logic, 54.2% route), 19 logic levels.

 Constraint Details:

     26.925ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.052ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF0_DE  ---     0.585     R7C18D.FCI to      R7C18D.F0 POPtimers/SLICE_8
ROUTE         3     1.429      R7C18D.F0 to      R7C20C.B1 POPtimers/Startofprobepulse[6]
C1TOFCO_DE  ---     0.889      R7C20C.B1 to     R7C20C.FCO POPtimers/SLICE_56
ROUTE         1     0.000     R7C20C.FCO to     R7C20D.FCI POPtimers/n8066
FCITOFCO_D  ---     0.162     R7C20D.FCI to     R7C20D.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8067
FCITOFCO_D  ---     0.162     R7C21A.FCI to     R7C21A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI POPtimers/n8068
FCITOF1_DE  ---     0.643     R7C21B.FCI to      R7C21B.F1 POPtimers/SLICE_52
ROUTE         2     1.522      R7C21B.F1 to      R4C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R4C21C.B0 to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.925   (45.8% logic, 54.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.916ns  (45.9% logic, 54.1% route), 18 logic levels.

 Constraint Details:

     26.916ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_465 meets
    400.000ns delay constraint less
      4.857ns skew and
      0.166ns DIN_SET requirement (totaling 394.977ns) by 368.061ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15A.CLK to      R4C15A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.000      R4C15A.Q1 to      R8C17A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R8C17A.B1 to     R8C17A.FCO POPtimers/SLICE_23
ROUTE         1     0.000     R8C17A.FCO to     R8C17B.FCI POPtimers/n8163
FCITOF0_DE  ---     0.585     R8C17B.FCI to      R8C17B.F0 POPtimers/SLICE_22
ROUTE         2     1.306      R8C17B.F0 to      R8C15B.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R8C15B.A1 to     R8C15B.FCO POPtimers/SLICE_49
ROUTE         1     0.000     R8C15B.FCO to     R8C15C.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R8C15C.FCI to      R8C15C.F0 POPtimers/SLICE_48
ROUTE         2     1.920      R8C15C.F0 to      R5C16C.A1 POPtimers/Startof2ndMWpulse[4]
C1TOFCO_DE  ---     0.889      R5C16C.A1 to     R5C16C.FCO POPtimers/SLICE_24
ROUTE         1     0.000     R5C16C.FCO to     R5C16D.FCI POPtimers/n8035
FCITOF0_DE  ---     0.585     R5C16D.FCI to      R5C16D.F0 POPtimers/SLICE_55
ROUTE         2     1.921      R5C16D.F0 to      R7C18C.B1 POPtimers/Endof2ndMWpulse[5]
C1TOFCO_DE  ---     0.889      R7C18C.B1 to     R7C18C.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R7C18C.FCO to     R7C18D.FCI POPtimers/n8172
FCITOF1_DE  ---     0.643     R7C18D.FCI to      R7C18D.F1 POPtimers/SLICE_8
ROUTE         3     1.390      R7C18D.F1 to      R7C20D.A0 POPtimers/Startofprobepulse[7]
C0TOFCO_DE  ---     1.023      R7C20D.A0 to     R7C20D.FCO POPtimers/SLICE_54
ROUTE         1     0.000     R7C20D.FCO to     R7C21A.FCI POPtimers/n8067
FCITOF1_DE  ---     0.643     R7C21A.FCI to      R7C21A.F1 POPtimers/SLICE_53
ROUTE         2     1.522      R7C21A.F1 to      R4C21B.B0 POPtimers/Startopticalsample[10]
C0TOFCO_DE  ---     1.023      R4C21B.B0 to     R4C21B.FCO POPtimers/SLICE_0
ROUTE         1     0.000     R4C21B.FCO to     R4C21C.FCI POPtimers/n8046
FCITOFCO_D  ---     0.162     R4C21C.FCI to     R4C21C.FCO POPtimers/SLICE_35
ROUTE         1     0.000     R4C21C.FCO to     R4C21D.FCI POPtimers/n8047
FCITOF0_DE  ---     0.585     R4C21D.FCI to      R4C21D.F0 POPtimers/SLICE_39
ROUTE         1     1.498      R4C21D.F0 to      R3C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889      R3C20D.A1 to     R3C20D.FCO POPtimers/sample2/SLICE_67
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/sample2/n8078
FCITOF1_DE  ---     0.643     R3C21A.FCI to      R3C21A.F1 POPtimers/sample2/SLICE_66
ROUTE         2     2.559      R3C21A.F1 to      R8C14C.A1 POPtimers/sample2/n1349
CTOF_DEL    ---     0.495      R8C14C.A1 to      R8C14C.F1 SLICE_465
ROUTE         1     0.436      R8C14C.F1 to      R8C14C.C0 n9375
CTOF_DEL    ---     0.495      R8C14C.C0 to      R8C14C.F0 SLICE_465
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.916   (45.9% logic, 54.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15A.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.

Report:   31.200MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            793 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 88.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i14  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i14  (to clk_debug_N +)

   Delay:               3.629ns  (12.5% logic, 87.5% route), 1 logic levels.

 Constraint Details:

      3.629ns physical path delay POPtimers/freepcounter/SLICE_127 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_530 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.123ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_127 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C19C.CLK to     R10C19C.Q0 POPtimers/freepcounter/SLICE_127 (from reveal_ist_69_N)
ROUTE         3     3.177     R10C19C.Q0 to       R8C8A.M0 reveal_ist_35_N (to clk_debug_N)
                  --------
                    3.629   (12.5% logic, 87.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C19C.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_530:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to      R8C8A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (to clk_debug_N +)

   Delay:               3.617ns  (12.5% logic, 87.5% route), 1 logic levels.

 Constraint Details:

      3.617ns physical path delay POPtimers/piecounter/SLICE_112 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527 meets
    100.000ns delay constraint less
      7.773ns skew and
      0.348ns M_SET requirement (totaling 91.879ns) by 88.262ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_112 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C15B.CLK to      R4C15B.Q0 POPtimers/piecounter/SLICE_112 (from reveal_ist_66_N)
ROUTE         4     3.165      R4C15B.Q0 to       R7C8B.M1 reveal_ist_25_N (to clk_debug_N)
                  --------
                    3.617   (12.5% logic, 87.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C19A.CLK clk_2M5
REG_DEL     ---     0.452     R8C19A.CLK to      R8C19A.Q0 POPtimers/SLICE_101
ROUTE         1     1.460      R8C19A.Q0 to      R7C14B.D0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14B.D0 to      R7C14B.F0 SLICE_421
ROUTE        10     2.450      R7C14B.F0 to     R4C15B.CLK reveal_ist_66_N
                  --------
                   11.169   (28.4% logic, 71.6% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to      R7C8B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i11  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i11  (to clk_debug_N +)

   Delay:               3.453ns  (13.1% logic, 86.9% route), 1 logic levels.

 Constraint Details:

      3.453ns physical path delay POPtimers/freepcounter/SLICE_129 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_426 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.299ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_129 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q1 POPtimers/freepcounter/SLICE_129 (from reveal_ist_69_N)
ROUTE         3     3.001     R10C19A.Q1 to       R5C5B.M1 reveal_ist_41_N (to clk_debug_N)
                  --------
                    3.453   (13.1% logic, 86.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C19A.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_426:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to      R5C5B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.378ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i8  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i8  (to clk_debug_N +)

   Delay:               3.374ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      3.374ns physical path delay POPtimers/freepcounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_164 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.378ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18D.CLK to     R10C18D.Q0 POPtimers/freepcounter/SLICE_130 (from reveal_ist_69_N)
ROUTE         3     2.922     R10C18D.Q0 to      R4C13B.M1 reveal_ist_47_N (to clk_debug_N)
                  --------
                    3.374   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18D.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to     R4C13B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i4  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i4  (to clk_debug_N +)

   Delay:               3.367ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      3.367ns physical path delay POPtimers/freepcounter/SLICE_132 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_607 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.385ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_132 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18B.CLK to     R10C18B.Q0 POPtimers/freepcounter/SLICE_132 (from reveal_ist_69_N)
ROUTE         3     2.915     R10C18B.Q0 to      R7C11B.M1 reveal_ist_55_N (to clk_debug_N)
                  --------
                    3.367   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18B.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_607:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to     R7C11B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i3  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i3  (to clk_debug_N +)

   Delay:               3.061ns  (14.8% logic, 85.2% route), 1 logic levels.

 Constraint Details:

      3.061ns physical path delay POPtimers/freepcounter/SLICE_133 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_529 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.691ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_133 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18A.CLK to     R10C18A.Q1 POPtimers/freepcounter/SLICE_133 (from reveal_ist_69_N)
ROUTE         3     2.609     R10C18A.Q1 to       R5C8A.M0 reveal_ist_57_N (to clk_debug_N)
                  --------
                    3.061   (14.8% logic, 85.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18A.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to      R5C8A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.746ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i9  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i9  (to clk_debug_N +)

   Delay:               3.006ns  (15.0% logic, 85.0% route), 1 logic levels.

 Constraint Details:

      3.006ns physical path delay POPtimers/freepcounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_163 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.746ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_130 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18D.CLK to     R10C18D.Q1 POPtimers/freepcounter/SLICE_130 (from reveal_ist_69_N)
ROUTE         3     2.554     R10C18D.Q1 to      R4C13C.M0 reveal_ist_45_N (to clk_debug_N)
                  --------
                    3.006   (15.0% logic, 85.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18D.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to     R4C13C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.798ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i12  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i12  (to clk_debug_N +)

   Delay:               2.954ns  (15.3% logic, 84.7% route), 1 logic levels.

 Constraint Details:

      2.954ns physical path delay POPtimers/freepcounter/SLICE_128 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_526 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.798ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_128 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C19B.CLK to     R10C19B.Q0 POPtimers/freepcounter/SLICE_128 (from reveal_ist_69_N)
ROUTE         3     2.502     R10C19B.Q0 to       R8C7D.M0 reveal_ist_39_N (to clk_debug_N)
                  --------
                    2.954   (15.3% logic, 84.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C19B.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to      R8C7D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.845ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i5  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i5  (to clk_debug_N +)

   Delay:               2.907ns  (15.5% logic, 84.5% route), 1 logic levels.

 Constraint Details:

      2.907ns physical path delay POPtimers/freepcounter/SLICE_132 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_392 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.845ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_132 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18B.CLK to     R10C18B.Q1 POPtimers/freepcounter/SLICE_132 (from reveal_ist_69_N)
ROUTE         3     2.455     R10C18B.Q1 to      R3C11C.M1 reveal_ist_53_N (to clk_debug_N)
                  --------
                    2.907   (15.5% logic, 84.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18B.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to     R3C11C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.853ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i6  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i6  (to clk_debug_N +)

   Delay:               2.899ns  (15.6% logic, 84.4% route), 1 logic levels.

 Constraint Details:

      2.899ns physical path delay POPtimers/freepcounter/SLICE_131 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_415 meets
    100.000ns delay constraint less
      7.900ns skew and
      0.348ns M_SET requirement (totaling 91.752ns) by 88.853ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_131 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C18C.CLK to     R10C18C.Q0 POPtimers/freepcounter/SLICE_131 (from reveal_ist_69_N)
ROUTE         3     2.447     R10C18C.Q0 to      R4C11A.M1 reveal_ist_51_N (to clk_debug_N)
                  --------
                    2.899   (15.6% logic, 84.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R3C16D.CLK clk_2M5
REG_DEL     ---     0.452     R3C16D.CLK to      R3C16D.Q0 POPtimers/SLICE_115
ROUTE         1     1.597      R3C16D.Q0 to      R7C14C.C0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 SLICE_417
ROUTE         9     2.440      R7C14C.F0 to    R10C18C.CLK reveal_ist_69_N
                  --------
                   11.296   (28.1% logic, 71.9% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        99     2.264       21.PADDI to     R4C11A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.

Report:   84.196MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   31.200 MHz|  20  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |   10.000 MHz|   84.196 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_466.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 151
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 99
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 40
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_466.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 464642 paths, 3 nets, and 3723 connections (91.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Tue Aug 15 13:05:03 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_181 to slowclocks/SLICE_181 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_181 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C20B.CLK to      R2C20B.Q0 slowclocks/SLICE_181 (from clk_2M5)
ROUTE         1     0.130      R2C20B.Q0 to      R2C20B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R2C20B.A0 to      R2C20B.F0 slowclocks/SLICE_181
ROUTE         1     0.000      R2C20B.F0 to     R2C20B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_183 to slowclocks/SLICE_183 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_183 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 slowclocks/SLICE_183 (from clk_2M5)
ROUTE         1     0.130      R2C19D.Q0 to      R2C19D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 slowclocks/SLICE_183
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_185 to slowclocks/SLICE_185 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_185 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19B.CLK to      R2C19B.Q0 slowclocks/SLICE_185 (from clk_2M5)
ROUTE         1     0.130      R2C19B.Q0 to      R2C19B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R2C19B.A0 to      R2C19B.F0 slowclocks/SLICE_185
ROUTE         1     0.000      R2C19B.F0 to     R2C19B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_188 to slowclocks/SLICE_188 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_188 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18C.CLK to      R2C18C.Q0 slowclocks/SLICE_188 (from clk_2M5)
ROUTE         1     0.130      R2C18C.Q0 to      R2C18C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R2C18C.A0 to      R2C18C.F0 slowclocks/SLICE_188
ROUTE         1     0.000      R2C18C.F0 to     R2C18C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_180 to slowclocks/SLICE_180 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_180 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C20C.CLK to      R2C20C.Q1 slowclocks/SLICE_180 (from clk_2M5)
ROUTE         1     0.130      R2C20C.Q1 to      R2C20C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R2C20C.A1 to      R2C20C.F1 slowclocks/SLICE_180
ROUTE         1     0.000      R2C20C.F1 to     R2C20C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18B.CLK to      R2C18B.Q1 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R2C18B.Q1 to      R2C18B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R2C18B.A1 to      R2C18B.F1 slowclocks/SLICE_189
ROUTE         1     0.000      R2C18B.F1 to     R2C18B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_184 to slowclocks/SLICE_184 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_184 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19C.CLK to      R2C19C.Q0 slowclocks/SLICE_184 (from clk_2M5)
ROUTE         1     0.130      R2C19C.Q0 to      R2C19C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R2C19C.A0 to      R2C19C.F0 slowclocks/SLICE_184
ROUTE         1     0.000      R2C19C.F0 to     R2C19C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_184:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C19C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_182 to slowclocks/SLICE_182 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_182 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C20A.CLK to      R2C20A.Q0 slowclocks/SLICE_182 (from clk_2M5)
ROUTE         1     0.130      R2C20A.Q0 to      R2C20A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R2C20A.A0 to      R2C20A.F0 slowclocks/SLICE_182
ROUTE         1     0.000      R2C20A.F0 to     R2C20A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C20A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_189 to slowclocks/SLICE_189 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_189 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18B.CLK to      R2C18B.Q0 slowclocks/SLICE_189 (from clk_2M5)
ROUTE         1     0.130      R2C18B.Q0 to      R2C18B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R2C18B.A0 to      R2C18B.F0 slowclocks/SLICE_189
ROUTE         1     0.000      R2C18B.F0 to     R2C18B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_959__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_959__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_187 to slowclocks/SLICE_187 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_187 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18D.CLK to      R2C18D.Q0 slowclocks/SLICE_187 (from clk_2M5)
ROUTE         1     0.130      R2C18D.Q0 to      R2C18D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R2C18D.A0 to      R2C18D.F0 slowclocks/SLICE_187
ROUTE         1     0.000      R2C18D.F0 to     R2C18D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R2C18D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            793 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i2  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.324ns  (41.0% logic, 59.0% route), 1 logic levels.

 Constraint Details:

      0.324ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_337 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.219ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_337 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C5A.CLK to       R7C5A.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_337 (from clk_debug_N)
ROUTE         1     0.191       R7C5A.Q1 to   EBR_R6C4.DI2 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[2] (to clk_debug_N)
                  --------
                    0.324   (41.0% logic, 59.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to      R7C5A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.842       21.PADDI to  EBR_R6C4.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0(ASIC)  (to clk_debug_N +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.235ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8B.CLK to       R7C8B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527 (from clk_debug_N)
ROUTE         1     0.207       R7C8B.Q1 to   EBR_R6C7.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[19] (to clk_debug_N)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to      R7C8B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.842       21.PADDI to  EBR_R6C7.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.240ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i17  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.305ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.305ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_345 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.240ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_345 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6A.CLK to       R4C6A.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_345 (from clk_debug_N)
ROUTE         1     0.172       R4C6A.Q1 to  EBR_R6C4.DI17 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[17] (to clk_debug_N)
                  --------
                    0.305   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to      R4C6A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.842       21.PADDI to  EBR_R6C4.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_0  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R8C11A.WCK to      R8C11A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R8C11A.F0 to     R8C11A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout0_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R8C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R8C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_1  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R8C11A.WCK to      R8C11A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0 (from clk_debug_N)
ROUTE         1     0.000      R8C11A.F1 to     R8C11A.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout1_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R8C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R8C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5C.CLK to      R10C5C.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250 (from clk_debug_N)
ROUTE         1     0.152      R10C5C.Q0 to      R10C5C.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R10C5C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_250:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R10C5C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10D.CLK to      R9C10D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241 (from clk_debug_N)
ROUTE         1     0.152      R9C10D.Q0 to      R9C10D.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R9C10D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R9C10D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tu_0/input_a_d1[0]_59  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tu_0/input_a_d2[0]_60  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_417 to SLICE_421 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_417 to SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C14C.CLK to      R7C14C.Q0 SLICE_417 (from clk_debug_N)
ROUTE         5     0.154      R7C14C.Q0 to      R7C14B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/tu_0/input_a_d1[0] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R7C14C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to SLICE_421:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R7C14B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C7D.CLK to      R10C7D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622 (from clk_debug_N)
ROUTE         9     0.154      R10C7D.Q0 to      R10C7D.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R10C7D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_622:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to     R10C7D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9A.CLK to       R8C9A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563 (from clk_debug_N)
ROUTE         2     0.154       R8C9A.Q0 to       R8C9A.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to      R8C9A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        99     0.788       21.PADDI to      R8C9A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.219 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_466.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 151
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 99
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 40
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_466.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_417.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_421.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_186.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 464642 paths, 3 nets, and 3723 connections (91.56% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

