
Command Line : 
-------------
map C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld\smartxplorer_results\run3\top.ngd -ol high -global_opt speed -pr b -w -p xc6slx4-cpg196-2 -o top_map.ncd C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld\smartxplorer_results\run3\top.pcf

Release 14.7 - Map P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx4cpg196-2".
Running global optimization...
Mapping design into LUTs...
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
