//*******************************************************************************
//
//	File:		reg_defs.v
//	Author:		Kevin Moon
//	Date:		18/4/02
//
//	Host bus port and bit address definitions
//
//
//*******************************************************************************



// register write address

`define		FPGA_ADDR				16'h0000	// address reg
`define		FPGA_RESET				16'h0002	// device reset


// id register bits

`define		FPGA_ID_CODE			16'h2347	// device id




