#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun  1 16:28:28 2023
# Process ID: 17300
# Current directory: D:/ee332_lab/final_project/final_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18704 D:\ee332_lab\final_project\final_project\final_project.xpr
# Log file: D:/ee332_lab/final_project/final_project/vivado.log
# Journal file: D:/ee332_lab/final_project/final_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ee332_lab/final_project/final_project/final_project.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ee332_lab/final_project/final_project/final_project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/sobel.vhd] -no_script -reset -force -quiet
remove_files  D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/sobel.vhd
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci] -no_script -reset -force -quiet
remove_files  -fileset c_shift_ram_0 D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/ip/c_shift_ram_0/c_shift_ram_0.xci
update_compile_order -fileset sources_1
close [ open D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on_delay.vhd w ]
add_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on_delay.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on.vhd] -no_script -reset -force -quiet
remove_files  D:/ee332_lab/final_project/final_project/final_project.srcs/sources_1/new/power_on.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_run impl_1
current_design synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
