
[connectivity]


stream_connect=test_load_32_1.output:vertex_loader_1.input:1024


stream_connect=vertex_loader_1.vertex_cmd:vcache_mem_1.in_cmd

stream_connect=vertex_loader_1.output:vcache_duplicate_1.in_vds:512
stream_connect=vcache_mem_1.out_data:vcache_duplicate_1.in_data

stream_connect=vcache_duplicate_1.out_vds_1:vcache_vd_1.in_vds:16
stream_connect=vcache_duplicate_1.out_data_1:vcache_vd_1.in_data:16
stream_connect=vcache_duplicate_1.out_vds_2:vcache_update_1.in_vds:16
stream_connect=vcache_duplicate_1.out_data_2:vcache_update_1.in_data:16
stream_connect=vcache_update_1.cache_update:vertex_loader_1.cache_update:2048

stream_connect=vcache_vd_1.out_vd:test_store_64_1.input:4096


sp=test_load_32_1.mem:DDR[2]
sp=test_store_64_1.mem:DDR[0]
sp=vcache_mem_1.data:DDR[1]

slr=test_store_64_1:SLR0
slr=vcache_mem_1:SLR1
slr=vertex_loader_1:SLR1
slr=vcache_vd_1:SLR1
slr=vcache_update_1:SLR1
slr=vcache_duplicate_1:SLR1
slr=test_load_32_1:SLR2


[vivado]
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
