/***************************************************************************
***
***    Copyright 2013  Hon Hai Precision Ind. Co. Ltd.
***    All Rights Reserved.
***    No portions of this material shall be reproduced in any form without
***    the written permission of Hon Hai Precision Ind. Co. Ltd.
***
***    All information contained in this document is Hon Hai Precision Ind.
***    Co. Ltd. company private, proprietary, and trade secret property and
***    are protected by international intellectual property laws and treaties.
***
****************************************************************************
***
***    FILE NAME :
***      port_cfg.h
***
***    DESCRIPTION :
***      port default config of board
***
***    HISTORY :
***       - 2013/08/13, 14:30:00, Keven Lin
***             File Creation
***
***************************************************************************/
#ifndef __PORT_CFG_H_
#define __PORT_CFG_H_

#ifdef __cplusplus
extern "C"
{
#endif

/*==========================================================================
 *
 *      Library Inclusion Segment
 *
 *==========================================================================
 */
/* System Library */
/* User-defined Library */
#include "port_utils.h"

/* All kind of ports will in the data base, and related info can be gotten by sort fuctions.    */


static S_PORT_INFO                      g_Haywards_8_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_8P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_16_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_16P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,       9,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,       8,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      11,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      10,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      13,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      12,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,      15,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,      14,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_24_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_24P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,       9,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,       8,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      11,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      10,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      13,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      12,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,      15,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,      14,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      17,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      16,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      19,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      18,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      21,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      20,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      23,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      22,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_48_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  1,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards_48P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  1,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,      14,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,      15,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      12,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      13,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      10,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      11,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,       8,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,       9,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      22,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      23,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      20,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      21,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      18,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      19,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      16,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      17,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      30,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      31,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      28,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      29,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      26,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      27,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      24,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      25,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,      38,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,      39,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      36,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      37,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      34,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      35,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,      32,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,      33,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      46,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      47,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      44,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      45,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      42,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      43,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      40,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      41,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_1G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_1G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_1G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_1G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards2_24_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards2_24P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,       9,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,       8,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      11,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      10,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      13,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      12,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,      15,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,      14,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      17,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      16,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      19,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      18,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      21,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      20,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      23,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      22,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   24,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   26,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_10G,                                               E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards2_48_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  1,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   FALSE,      0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};

static S_PORT_INFO                      g_Haywards2_48P_PortInfo[] ={
/*    dev  group  port               portType                portSpeed        phy    isPoE   maxPW   poe       sfp                                                               speed           interface     loopback                                                                  */
/*    Id   Id     Id                                                          Addr                   PortId    PortId                                                       capability                         capability                                                                */    
/*=======================================================================================================================================================================================================================================================================================*/
    {  1,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,       6,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,       7,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,       4,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,       5,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,       2,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,       3,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,       0,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,       1,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,      14,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,      15,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      12,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      13,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      10,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      11,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,       8,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,       9,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      22,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      23,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      20,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      21,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      18,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      19,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      16,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      17,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    1,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      30,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    0,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      31,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    3,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      28,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    2,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      29,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    5,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      26,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    4,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      27,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    7,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      24,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    6,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      25,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    9,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x9,   TRUE,       0,      38,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,    8,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x8,   TRUE,       0,      39,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   11,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xB,   TRUE,       0,      36,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   10,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xA,   TRUE,       0,      37,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   13,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xD,   TRUE,       0,      34,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   12,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xC,   TRUE,       0,      35,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   15,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xF,   TRUE,       0,      32,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   14,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0xE,   TRUE,       0,      33,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   17,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x1,   TRUE,       0,      46,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   16,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x0,   TRUE,       0,      47,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   19,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x3,   TRUE,       0,      44,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   18,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x2,   TRUE,       0,      45,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   21,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x5,   TRUE,       0,      42,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   20,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x4,   TRUE,       0,      43,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   23,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x7,   TRUE,       0,      40,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   22,   E_PORT_TYPE_1000BASET,       PORT_SPEED_CAP_1G,       0x6,   TRUE,       0,      41,        0,  E_PORT_SPEED_CAP_10M|E_PORT_SPEED_CAP_100M|E_PORT_SPEED_CAP_1G,    E_PORT_IF_QSGMII,   E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_PHY|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        1,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  1,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        2,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   25,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        3,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP},
    {  0,    0,   27,   E_PORT_TYPE_1000BASEX,       PORT_SPEED_CAP_10G,      0x0,   FALSE,      0,       0,        4,  E_PORT_SPEED_CAP_10G,                                              E_PORT_IF_SGMII,    E_PORT_LB_CAP_MAC|E_PORT_LB_CAP_EXTS|E_PORT_LB_CAP_EXTP}
};


#ifdef __cplusplus
}
#endif

#endif /* __PORT_CFG_H_ */

