#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61231fb645d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61231fb64760 .scope module, "tb_traceback" "tb_traceback" 3 4;
 .timescale -9 -12;
P_0x61231fba7f50 .param/l "D" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x61231fba7f90 .param/l "EXPECTED_TOTAL" 0 3 12, +C4<0000000000000000000000000000101011>;
P_0x61231fba7fd0 .param/l "K" 0 3 5, +C4<00000000000000000000000000000011>;
P_0x61231fba8010 .param/l "M" 0 3 6, +C4<000000000000000000000000000000010>;
P_0x61231fba8050 .param/l "S" 0 3 7, +C4<0000000000000000000000000000000100>;
P_0x61231fba8090 .param/l "T" 0 3 9, +C4<00000000000000000000000000110000>;
P_0x61231fba80d0 .param/l "TIME_W" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x61231fba8110 .param/l "TRACE_LAT" 0 3 57, +C4<000000000000000000000000000001001>;
P_0x61231fba8150 .param/l "T_SYMS" 0 3 10, +C4<00000000000000000000000000110010>;
L_0x61231fb9c130 .functor BUFZ 3, v0x61231fbed870_0, C4<000>, C4<000>, C4<000>;
v0x61231fbec1c0_0 .net *"_ivl_2", 3 0, L_0x61231fbed950;  1 drivers
v0x61231fbec2c0_0 .net *"_ivl_4", 3 0, L_0x61231fbeda70;  1 drivers
L_0x7e1707aa6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x61231fbec3a0_0 .net *"_ivl_7", 0 0, L_0x7e1707aa6018;  1 drivers
v0x61231fbec460 .array "actual_log", 42 0, 0 0;
v0x61231fbec500 .array "bit_hist", 47 0, 0 0;
v0x61231fbec5f0_0 .var/i "bits_seen", 31 0;
v0x61231fbec6d0_0 .var "clk", 0 0;
v0x61231fbec770_0 .net "dec_bit", 0 0, v0x61231fbc7570_0;  1 drivers
v0x61231fbec840_0 .net "dec_bit_valid", 0 0, v0x61231fbc7f00_0;  1 drivers
v0x61231fbec9a0_0 .var "dest_state", 1 0;
v0x61231fbeca40_0 .var/i "expected_idx", 31 0;
v0x61231fbecb00 .array "expected_log", 42 0, 0 0;
v0x61231fbecba0_0 .var/i "extra_outputs", 31 0;
v0x61231fbecc80_0 .var "force_state0", 0 0;
v0x61231fbecd50_0 .var/i "idx", 31 0;
v0x61231fbece10 .array "mem", 5 0, 3 0;
v0x61231fbeced0_0 .var/i "mismatch_count", 31 0;
v0x61231fbecfb0_0 .var "rst", 0 0;
v0x61231fbed080_0 .var "s_end", 1 0;
v0x61231fbed150 .array "state_hist", 48 0, 1 0;
v0x61231fbed1f0_0 .var "surv_row_drive", 3 0;
v0x61231fbed2d0_0 .var/i "t", 31 0;
v0x61231fbed3b0_0 .net "tb_state", 1 0, v0x61231fbeba70_0;  1 drivers
v0x61231fbed4a0_0 .net "tb_surv_bit", 0 0, L_0x61231fbedc00;  1 drivers
v0x61231fbed570_0 .net "tb_time", 2 0, v0x61231fbebc10_0;  1 drivers
v0x61231fbed640 .array/i "time_tag", 5 0, 31 0;
v0x61231fbed6e0_0 .var "wr_en", 0 0;
v0x61231fbed780_0 .net "wr_ptr", 2 0, L_0x61231fb9c130;  1 drivers
v0x61231fbed870_0 .var "wr_ptr_reg", 2 0;
E_0x61231fbacee0 .event posedge, v0x61231fbeb650_0, v0x61231fb8b370_0;
L_0x61231fbed950 .array/port v0x61231fbece10, L_0x61231fbeda70;
L_0x61231fbeda70 .concat [ 3 1 0 0], v0x61231fbebc10_0, L_0x7e1707aa6018;
L_0x61231fbedc00 .part/v L_0x61231fbed950, v0x61231fbeba70_0, 1;
S_0x61231fbcb870 .scope begin, "$unm_blk_23" "$unm_blk_23" 3 92, 3 92 0, S_0x61231fb64760;
 .timescale -9 -12;
v0x61231fbc4670_0 .var "next_state", 1 0;
S_0x61231fbeac00 .scope begin, "drive_stim" "drive_stim" 3 142, 3 142 0, S_0x61231fb64760;
 .timescale -9 -12;
E_0x61231fbaa4a0 .event posedge, v0x61231fb8b370_0;
E_0x61231fbad720 .event negedge, v0x61231fb8b370_0;
S_0x61231fbeae40 .scope module, "dut" "traceback" 3 31, 4 1 0, S_0x61231fb64760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 2 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 2 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x61231fbeb020 .param/l "D" 0 4 3, +C4<00000000000000000000000000000110>;
P_0x61231fbeb060 .param/l "DECODE" 1 4 28, C4<10>;
P_0x61231fbeb0a0 .param/l "IDLE" 1 4 26, C4<00>;
P_0x61231fbeb0e0 .param/l "M" 0 4 2, +C4<000000000000000000000000000000010>;
P_0x61231fbeb120 .param/l "TRACEBACK" 1 4 27, C4<01>;
v0x61231fb8b370_0 .net "clk", 0 0, v0x61231fbec6d0_0;  1 drivers
v0x61231fbc57e0_0 .var "current_state", 1 0;
v0x61231fbc7570_0 .var "dec_bit", 0 0;
v0x61231fbc7f00_0 .var "dec_bit_valid", 0 0;
v0x61231fbeb540_0 .net "force_state0", 0 0, v0x61231fbecc80_0;  1 drivers
v0x61231fbeb650_0 .net "rst", 0 0, v0x61231fbecfb0_0;  1 drivers
v0x61231fbeb710_0 .net "s_end", 1 0, v0x61231fbed080_0;  1 drivers
v0x61231fbeb7f0_0 .var "state", 1 0;
v0x61231fbeb8d0_0 .var "survivor_bit_latched", 0 0;
v0x61231fbeb990_0 .var "tb_count", 2 0;
v0x61231fbeba70_0 .var "tb_state", 1 0;
v0x61231fbebb50_0 .net "tb_surv_bit", 0 0, L_0x61231fbedc00;  alias, 1 drivers
v0x61231fbebc10_0 .var "tb_time", 2 0;
v0x61231fbebcf0_0 .var "traceback_active", 0 0;
v0x61231fbebdb0_0 .net "wr_ptr", 2 0, L_0x61231fb9c130;  alias, 1 drivers
S_0x61231fbec030 .scope begin, "init_mem" "init_mem" 3 60, 3 60 0, S_0x61231fb64760;
 .timescale -9 -12;
    .scope S_0x61231fbeae40;
T_0 ;
    %wait E_0x61231fbaa4a0;
    %load/vec4 v0x61231fbeb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61231fbeb7f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61231fbeb990_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61231fbc57e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61231fbebc10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61231fbeba70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbc7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbc7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbeb8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbebcf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61231fbeb7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61231fbeb7f0_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbc7f00_0, 0;
    %load/vec4 v0x61231fbeb540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v0x61231fbebcf0_0;
    %nor/r;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x61231fbeb7f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61231fbeb990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61231fbebcf0_0, 0;
    %load/vec4 v0x61231fbeb710_0;
    %assign/vec4 v0x61231fbc57e0_0, 0;
    %load/vec4 v0x61231fbebdb0_0;
    %assign/vec4 v0x61231fbebc10_0, 0;
    %load/vec4 v0x61231fbeb710_0;
    %assign/vec4 v0x61231fbeba70_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x61231fbebb50_0;
    %assign/vec4 v0x61231fbeb8d0_0, 0;
    %load/vec4 v0x61231fbebb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x61231fbc57e0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x61231fbc57e0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x61231fbc57e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x61231fbc57e0_0, 0;
T_0.11 ;
    %load/vec4 v0x61231fbebc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x61231fbebc10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 3;
    %assign/vec4 v0x61231fbebc10_0, 0;
    %load/vec4 v0x61231fbebb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x61231fbc57e0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2, 0, 32;
    %or;
    %pad/u 2;
    %assign/vec4 v0x61231fbeba70_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x61231fbc57e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x61231fbeba70_0, 0;
T_0.15 ;
    %load/vec4 v0x61231fbeb990_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x61231fbeb990_0, 0;
    %load/vec4 v0x61231fbeb990_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x61231fbeb7f0_0, 0;
T_0.16 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x61231fbeb8d0_0;
    %assign/vec4 v0x61231fbc7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61231fbc7f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61231fbebcf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x61231fbeb7f0_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61231fb64760;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbec6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61231fbecfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbecc80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbeca40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbec5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbeced0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecba0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x61231fb64760;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x61231fbec6d0_0;
    %inv;
    %store/vec4 v0x61231fbec6d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61231fb64760;
T_3 ;
    %fork t_1, S_0x61231fbec030;
    %jmp t_0;
    .scope S_0x61231fbec030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x61231fbecd50_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %store/vec4a v0x61231fbece10, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %store/vec4a v0x61231fbed640, 4, 0;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x61231fb64760;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x61231fb64760;
T_4 ;
    %wait E_0x61231fbacee0;
    %load/vec4 v0x61231fbecfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61231fbed870_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x61231fbecd50_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x61231fbecd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61231fbece10, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 3, v0x61231fbecd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61231fbed640, 0, 4;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x61231fbed6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x61231fbed1f0_0;
    %load/vec4 v0x61231fbed870_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61231fbece10, 0, 4;
    %load/vec4 v0x61231fbed870_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61231fbed870_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x61231fbed870_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x61231fbed870_0, 0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61231fb64760;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x61231fbecd50_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x61231fbecd50_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %store/vec4a v0x61231fbec500, 4, 0;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61231fbed150, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x61231fbecd50_0;
    %cmpi/s 48, 0, 32;
    %jmp/0xz T_5.3, 5;
    %fork t_3, S_0x61231fbcb870;
    %jmp t_2;
    .scope S_0x61231fbcb870;
t_3 ;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %load/vec4a v0x61231fbed150, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x61231fbc4670_0, 0, 2;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %load/vec4a v0x61231fbec500, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61231fbc4670_0, 4, 1;
    %load/vec4 v0x61231fbc4670_0;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0x61231fbed150, 4, 0;
    %end;
    .scope S_0x61231fb64760;
t_2 %join;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .thread T_5;
    .scope S_0x61231fb64760;
T_6 ;
    %wait E_0x61231fbaa4a0;
    %load/vec4 v0x61231fbecfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbeca40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbec5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbeced0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecba0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61231fbec840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x61231fbeca40_0;
    %pad/s 34;
    %cmpi/s 43, 0, 34;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v0x61231fbec770_0;
    %ix/getv/s 4, v0x61231fbeca40_0;
    %store/vec4a v0x61231fbec460, 4, 0;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x61231fbeca40_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x61231fbec500, 4;
    %ix/getv/s 4, v0x61231fbeca40_0;
    %store/vec4a v0x61231fbecb00, 4, 0;
    %load/vec4 v0x61231fbec770_0;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x61231fbeca40_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x61231fbec500, 4;
    %cmp/ne;
    %jmp/0xz  T_6.6, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61231fbeced0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61231fbeced0_0, 0, 32;
    %load/vec4 v0x61231fbeca40_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x61231fbeca40_0;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x61231fbec500, 4;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x61231fbeca40_0;
    %sub;
    %load/vec4 v0x61231fbed570_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x61231fbece10, 4;
    %vpi_call/w 3 122 "$display", "DEBUG idx %0d: got %0b, expected %0b (from bit_hist[%0d]), last tb_state=%0d tb_time=%0d mem[]=%0b", v0x61231fbeca40_0, v0x61231fbec770_0, S<2,vec4,u1>, S<1,vec4,s32>, v0x61231fbed3b0_0, v0x61231fbed570_0, S<0,vec4,u4> {3 0 0};
T_6.8 ;
T_6.6 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61231fbeca40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61231fbeca40_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61231fbecba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61231fbecba0_0, 0, 32;
T_6.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61231fbec5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x61231fbec5f0_0, 0, 32;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61231fb64760;
T_7 ;
    %fork t_5, S_0x61231fbeac00;
    %jmp t_4;
    .scope S_0x61231fbeac00;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbed6e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61231fbed1f0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61231fbed080_0, 0, 2;
    %pushi/vec4 5, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61231fbaa4a0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbecfb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbed2d0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x61231fbed2d0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_7.3, 5;
    %wait E_0x61231fbad720;
    %load/vec4 v0x61231fbed2d0_0;
    %cmpi/s 3, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_7.6, 5;
    %load/vec4 v0x61231fbed2d0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x61231fbed1f0_0, 0, 4;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61231fbed1f0_0, 0, 4;
T_7.5 ;
    %load/vec4 v0x61231fbed2d0_0;
    %cmpi/s 44, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.7, 5;
    %vpi_call/w 3 160 "$display", "STIM: t=%0d wr_ptr=%0d surv_row=%0b", v0x61231fbed2d0_0, v0x61231fbed870_0, v0x61231fbed1f0_0 {0 0 0};
T_7.7 ;
    %load/vec4 v0x61231fbed2d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x61231fbed150, 4;
    %store/vec4 v0x61231fbec9a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61231fbed6e0_0, 0, 1;
    %load/vec4 v0x61231fbed2d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x61231fbed150, 4;
    %store/vec4 v0x61231fbed080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61231fbecc80_0, 0, 1;
    %load/vec4 v0x61231fbed2d0_0;
    %load/vec4 v0x61231fbed780_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x61231fbed640, 4, 0;
    %wait E_0x61231fbaa4a0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbed6e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61231fbecc80_0, 0, 1;
    %load/vec4 v0x61231fbed2d0_0;
    %cmpi/ne 47, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 8, 0, 33;
T_7.11 %dup/vec4;
    %pushi/vec4 0, 0, 33;
    %cmp/s;
    %jmp/1xz T_7.12, 5;
    %jmp/1 T_7.12, 4;
    %pushi/vec4 1, 0, 33;
    %sub;
    %wait E_0x61231fbaa4a0;
    %jmp T_7.11;
T_7.12 ;
    %pop/vec4 1;
T_7.9 ;
    %load/vec4 v0x61231fbed2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbed2d0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 12, 0, 32;
T_7.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.14, 5;
    %jmp/1 T_7.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61231fbaa4a0;
    %jmp T_7.13;
T_7.14 ;
    %pop/vec4 1;
    %load/vec4 v0x61231fbeca40_0;
    %pad/s 34;
    %cmpi/ne 43, 0, 34;
    %jmp/0xz  T_7.15, 4;
    %vpi_call/w 3 184 "$display", "TB: expected %0d outputs, captured %0d", P_0x61231fba7f90, v0x61231fbeca40_0 {0 0 0};
    %vpi_call/w 3 185 "$finish" {0 0 0};
T_7.15 ;
    %load/vec4 v0x61231fbeced0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %vpi_call/w 3 189 "$display", "TB: %0d mismatches detected", v0x61231fbeced0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
T_7.19 ;
    %load/vec4 v0x61231fbecd50_0;
    %pad/s 34;
    %cmpi/s 43, 0, 34;
    %jmp/0xz T_7.20, 5;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %load/vec4a v0x61231fbec460, 4;
    %ix/getv/s 4, v0x61231fbecd50_0;
    %load/vec4a v0x61231fbecb00, 4;
    %cmp/ne;
    %jmp/0xz  T_7.21, 6;
    %vpi_call/w 3 192 "$display", "    idx %0d: expected %0b got %0b", v0x61231fbecd50_0, &A<v0x61231fbecb00, v0x61231fbecd50_0 >, &A<v0x61231fbec460, v0x61231fbecd50_0 > {0 0 0};
T_7.21 ;
    %load/vec4 v0x61231fbecd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61231fbecd50_0, 0, 32;
    %jmp T_7.19;
T_7.20 ;
    %vpi_call/w 3 195 "$display", "TB: traceback outputs did not match expected sequence" {0 0 0};
    %vpi_call/w 3 196 "$finish" {0 0 0};
T_7.17 ;
    %load/vec4 v0x61231fbecba0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.23, 4;
    %vpi_call/w 3 200 "$display", "TB: observed %0d extra outputs beyond expected window", v0x61231fbecba0_0 {0 0 0};
T_7.23 ;
    %vpi_call/w 3 203 "$display", "traceback TB PASS (%0d outputs checked)", v0x61231fbec5f0_0 {0 0 0};
    %vpi_call/w 3 204 "$finish" {0 0 0};
    %end;
    .scope S_0x61231fb64760;
t_4 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_traceback.sv";
    "./../src/traceback.v";
