<stg><name>mmult</name>


<trans_list>

<trans id="850" from="1" to="2">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="2" to="4">
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="2" to="3">
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="3" to="2">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="4" to="5">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="5" to="172">
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="5" to="6">
<condition id="633">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="6" to="7">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="7" to="8">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="8" to="9">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="9" to="10">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="10" to="11">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="11" to="12">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="12" to="13">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="13" to="14">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="14" to="15">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="15" to="16">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="16" to="17">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="17" to="18">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="18" to="19">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="19" to="20">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="20" to="21">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="21" to="22">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="22" to="23">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="23" to="24">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="24" to="25">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="25" to="26">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="26" to="27">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="27" to="28">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="28" to="29">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="29" to="30">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="30" to="31">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="31" to="32">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="32" to="33">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="33" to="34">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="34" to="35">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="35" to="36">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="36" to="37">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="37" to="38">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="38" to="39">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="39" to="40">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="40" to="41">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="41" to="42">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="42" to="43">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="43" to="44">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="44" to="45">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="45" to="46">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="46" to="47">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="47" to="48">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="48" to="49">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="49" to="50">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="50" to="51">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="51" to="52">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="52" to="53">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="53" to="54">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="54" to="55">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="55" to="56">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="56" to="57">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="57" to="58">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="58" to="59">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="59" to="60">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="60" to="61">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="61" to="62">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="62" to="63">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="63" to="64">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="64" to="65">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="65" to="66">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="66" to="67">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="67" to="68">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="68" to="69">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="69" to="70">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="70" to="71">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="71" to="72">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="72" to="73">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="73" to="74">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="74" to="75">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="75" to="76">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="76" to="77">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="77" to="78">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="78" to="79">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="79" to="80">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="80" to="81">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="81" to="82">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="82" to="83">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="83" to="84">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="84" to="85">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="85" to="86">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="86" to="87">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="87" to="88">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="88" to="89">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="89" to="90">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="90" to="91">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="91" to="92">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="92" to="93">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="93" to="94">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="94" to="95">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="95" to="96">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="96" to="97">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="97" to="98">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="98" to="99">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="99" to="100">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="100" to="101">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="101" to="102">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="102" to="103">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="103" to="104">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="104" to="105">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="105" to="106">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="106" to="107">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="107" to="108">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="108" to="109">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="109" to="110">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="110" to="111">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="111" to="112">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="112" to="113">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="113" to="114">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="114" to="115">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="115" to="116">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="116" to="117">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="117" to="118">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="118" to="119">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="119" to="120">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="120" to="121">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="121" to="122">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="122" to="123">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="123" to="124">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="124" to="125">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="125" to="126">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="126" to="127">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="127" to="128">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="128" to="129">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="129" to="130">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="130" to="131">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="131" to="132">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="132" to="133">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="133" to="134">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="134" to="135">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="135" to="136">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="136" to="137">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="137" to="138">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="138" to="139">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="139" to="140">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="140" to="141">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="141" to="142">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="142" to="143">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="143" to="144">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="144" to="145">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="145" to="146">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="146" to="147">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="147" to="148">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="148" to="149">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="149" to="150">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="150" to="151">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="151" to="152">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="152" to="153">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="153" to="154">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="154" to="155">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="155" to="156">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="156" to="157">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="157" to="158">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="158" to="159">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="159" to="160">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="160" to="161">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="161" to="162">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="162" to="163">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="163" to="164">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="164" to="165">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="165" to="166">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="166" to="167">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="167" to="168">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="168" to="169">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="169" to="170">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="170" to="171">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="171" to="5">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @mmult_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:4  %Abuf_0 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
:5  %Abuf_1 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
:6  %Abuf_2 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_2"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
:7  %Abuf_3 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_3"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
:8  %Abuf_4 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_4"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
:9  %Abuf_5 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_5"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
:10  %Abuf_6 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
:11  %Abuf_7 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_7"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:12  %Abuf_8 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_8"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
:13  %Abuf_9 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_9"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:14  %Abuf_10 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_10"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
:15  %Abuf_11 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_11"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:16  %Abuf_12 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_12"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
:17  %Abuf_13 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_13"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
:18  %Abuf_14 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_14"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
:19  %Abuf_15 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Abuf_15"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:20  %Bbuf_0 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
:21  %Bbuf_1 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:22  %Bbuf_2 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_2"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
:23  %Bbuf_3 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_3"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:24  %Bbuf_4 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_4"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:25  %Bbuf_5 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:26  %Bbuf_6 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_6"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:27  %Bbuf_7 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:28  %Bbuf_8 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_8"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:29  %Bbuf_9 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_9"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:30  %Bbuf_10 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_10"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:31  %Bbuf_11 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_11"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:32  %Bbuf_12 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_12"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:33  %Bbuf_13 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_13"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:34  %Bbuf_14 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_14"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:35  %Bbuf_15 = alloca [64 x float], align 4

]]></Node>
<StgValue><ssdm name="Bbuf_15"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(float* %A, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(float* %B, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader6:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6:1  %i = phi i6 [ 0, %0 ], [ %i_cast4_mid2_v, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6:2  %j = phi i6 [ 0, %0 ], [ %j_1, %2 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.preheader:0  %i_1 = add i6 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.preheader:1  %exitcond = icmp eq i6 %j, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6.preheader:2  %j_mid2 = select i1 %exitcond, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6.preheader:3  %i_cast4_mid2_v = select i1 %exitcond, i6 %i_1, i6 %i

]]></Node>
<StgValue><ssdm name="i_cast4_mid2_v"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:4  %arrayNo1_cast_mid2 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_cast4_mid2_v, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="arrayNo1_cast_mid2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.preheader:26  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:29  %arrayNo_cast = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %j_mid2, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6">
<![CDATA[
.preheader6.preheader:30  %tmp_1 = trunc i6 %j_mid2 to i1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
.preheader6.preheader:49  switch i5 %arrayNo_cast, label %branch15 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %j_1 = add i6 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.preheader:5  %tmp = shl i6 %i_cast4_mid2_v, 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="6">
<![CDATA[
.preheader6.preheader:6  %tmp_4_cast = zext i6 %tmp to i7

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="6">
<![CDATA[
.preheader6.preheader:7  %j_cast3_cast = zext i6 %j_mid2 to i7

]]></Node>
<StgValue><ssdm name="j_cast3_cast"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6.preheader:8  %tmp_5 = add i7 %tmp_4_cast, %j_cast3_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
.preheader6.preheader:9  %tmp_5_cast = zext i7 %tmp_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:10  %Bbuf_0_addr_2 = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_0_addr_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:11  %Bbuf_1_addr_2 = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_1_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:12  %Bbuf_2_addr_2 = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_2_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:13  %Bbuf_3_addr_2 = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_3_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:14  %Bbuf_4_addr_2 = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_4_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:15  %Bbuf_5_addr_2 = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_5_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:16  %Bbuf_6_addr_2 = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_6_addr_2"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:17  %Bbuf_7_addr_2 = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_7_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:18  %Bbuf_8_addr_2 = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_8_addr_2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:19  %Bbuf_9_addr_2 = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_9_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:20  %Bbuf_10_addr_2 = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_10_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:21  %Bbuf_11_addr_2 = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_11_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:22  %Bbuf_12_addr_2 = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_12_addr_2"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:23  %Bbuf_13_addr_2 = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_13_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:24  %Bbuf_14_addr_2 = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_14_addr_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:25  %Bbuf_15_addr_2 = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %tmp_5_cast

]]></Node>
<StgValue><ssdm name="Bbuf_15_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6.preheader:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:28  %A_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A) nounwind

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader6.preheader:31  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_cast4_mid2_v, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
.preheader6.preheader:32  %tmp_7 = zext i7 %tmp_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:33  %Abuf_0_addr = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_0_addr"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:34  %Abuf_1_addr = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_1_addr"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:35  %Abuf_2_addr = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_2_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:36  %Abuf_3_addr = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_3_addr"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:37  %Abuf_4_addr = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_4_addr"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:38  %Abuf_5_addr = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_5_addr"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:39  %Abuf_6_addr = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_6_addr"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:40  %Abuf_7_addr = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_7_addr"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:41  %Abuf_8_addr = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_8_addr"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:42  %Abuf_9_addr = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_9_addr"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:43  %Abuf_10_addr = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_10_addr"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:44  %Abuf_11_addr = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_11_addr"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:45  %Abuf_12_addr = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_12_addr"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:46  %Abuf_13_addr = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_13_addr"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:47  %Abuf_14_addr = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_14_addr"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader6.preheader:48  %Abuf_15_addr = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="Abuf_15_addr"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="arrayNo_cast" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float %A_read, float* %Abuf_14_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="arrayNo_cast" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float %A_read, float* %Abuf_13_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="arrayNo_cast" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float %A_read, float* %Abuf_12_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="arrayNo_cast" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float %A_read, float* %Abuf_11_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="arrayNo_cast" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float %A_read, float* %Abuf_10_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="arrayNo_cast" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float %A_read, float* %Abuf_9_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="arrayNo_cast" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float %A_read, float* %Abuf_8_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="arrayNo_cast" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %A_read, float* %Abuf_7_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="arrayNo_cast" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %A_read, float* %Abuf_6_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="arrayNo_cast" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %A_read, float* %Abuf_5_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="arrayNo_cast" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %A_read, float* %Abuf_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="arrayNo_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %A_read, float* %Abuf_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="arrayNo_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %A_read, float* %Abuf_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="arrayNo_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %A_read, float* %Abuf_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp><literal name="arrayNo_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %A_read, float* %Abuf_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="arrayNo_cast" val="!0"/>
<literal name="arrayNo_cast" val="!1"/>
<literal name="arrayNo_cast" val="!2"/>
<literal name="arrayNo_cast" val="!3"/>
<literal name="arrayNo_cast" val="!4"/>
<literal name="arrayNo_cast" val="!5"/>
<literal name="arrayNo_cast" val="!6"/>
<literal name="arrayNo_cast" val="!7"/>
<literal name="arrayNo_cast" val="!8"/>
<literal name="arrayNo_cast" val="!9"/>
<literal name="arrayNo_cast" val="!10"/>
<literal name="arrayNo_cast" val="!11"/>
<literal name="arrayNo_cast" val="!12"/>
<literal name="arrayNo_cast" val="!13"/>
<literal name="arrayNo_cast" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float %A_read, float* %Abuf_15_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %B_read = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B) nounwind

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0">
<![CDATA[
:1  switch i5 %arrayNo1_cast_mid2, label %branch31 [
    i5 0, label %branch16
    i5 1, label %branch17
    i5 2, label %branch18
    i5 3, label %branch19
    i5 4, label %branch20
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store float %B_read, float* %Bbuf_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:0  store float %B_read, float* %Bbuf_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:0  store float %B_read, float* %Bbuf_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:0  store float %B_read, float* %Bbuf_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:0  store float %B_read, float* %Bbuf_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:0  store float %B_read, float* %Bbuf_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:0  store float %B_read, float* %Bbuf_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0  store float %B_read, float* %Bbuf_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store float %B_read, float* %Bbuf_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:0  store float %B_read, float* %Bbuf_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:0  store float %B_read, float* %Bbuf_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:0  store float %B_read, float* %Bbuf_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:0  store float %B_read, float* %Bbuf_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:0  store float %B_read, float* %Bbuf_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0  store float %B_read, float* %Bbuf_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="!0"/>
<literal name="arrayNo1_cast_mid2" val="!1"/>
<literal name="arrayNo1_cast_mid2" val="!2"/>
<literal name="arrayNo1_cast_mid2" val="!3"/>
<literal name="arrayNo1_cast_mid2" val="!4"/>
<literal name="arrayNo1_cast_mid2" val="!5"/>
<literal name="arrayNo1_cast_mid2" val="!6"/>
<literal name="arrayNo1_cast_mid2" val="!7"/>
<literal name="arrayNo1_cast_mid2" val="!8"/>
<literal name="arrayNo1_cast_mid2" val="!9"/>
<literal name="arrayNo1_cast_mid2" val="!10"/>
<literal name="arrayNo1_cast_mid2" val="!11"/>
<literal name="arrayNo1_cast_mid2" val="!12"/>
<literal name="arrayNo1_cast_mid2" val="!13"/>
<literal name="arrayNo1_cast_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0  store float %B_read, float* %Bbuf_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="arrayNo1_cast_mid2" val="!0"/>
<literal name="arrayNo1_cast_mid2" val="!1"/>
<literal name="arrayNo1_cast_mid2" val="!2"/>
<literal name="arrayNo1_cast_mid2" val="!3"/>
<literal name="arrayNo1_cast_mid2" val="!4"/>
<literal name="arrayNo1_cast_mid2" val="!5"/>
<literal name="arrayNo1_cast_mid2" val="!6"/>
<literal name="arrayNo1_cast_mid2" val="!7"/>
<literal name="arrayNo1_cast_mid2" val="!8"/>
<literal name="arrayNo1_cast_mid2" val="!9"/>
<literal name="arrayNo1_cast_mid2" val="!10"/>
<literal name="arrayNo1_cast_mid2" val="!11"/>
<literal name="arrayNo1_cast_mid2" val="!12"/>
<literal name="arrayNo1_cast_mid2" val="!13"/>
<literal name="arrayNo1_cast_mid2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %i1 = phi i6 [ %i1_mid2, %.preheader5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %j2 = phi i6 [ %j_2, %.preheader5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader:3  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %tmp_s = or i7 %tmp_8, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader:5  %tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_s)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:6  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:7  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond_flatten1, label %3, label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:0  %i_2 = add i6 %i1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:1  %exitcond1 = icmp eq i6 %j2, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:2  %j2_mid2 = select i1 %exitcond1, i6 0, i6 %j2

]]></Node>
<StgValue><ssdm name="j2_mid2"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader5:3  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:4  %tmp_10 = or i7 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
.preheader5:5  %tmp_11 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 0, i7 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader5:6  %Abuf_0_load_mid2_v = select i1 %exitcond1, i7 %tmp_9, i7 %tmp_8

]]></Node>
<StgValue><ssdm name="Abuf_0_load_mid2_v"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="7">
<![CDATA[
.preheader5:7  %Abuf_0_load_mid2 = zext i7 %Abuf_0_load_mid2_v to i32

]]></Node>
<StgValue><ssdm name="Abuf_0_load_mid2"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:8  %Abuf_0_addr_1 = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_0_addr_1"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:9  %Abuf_0_load = load float* %Abuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_0_load"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:10  %Abuf_0_load_1_mid2 = select i1 %exitcond1, i32 %tmp_11, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="Abuf_0_load_1_mid2"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:73  %i1_mid2 = select i1 %exitcond1, i6 %i_2, i6 %i1

]]></Node>
<StgValue><ssdm name="i1_mid2"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:74  %j2_cast1 = zext i6 %j2_mid2 to i32

]]></Node>
<StgValue><ssdm name="j2_cast1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:76  %Bbuf_0_addr = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_0_addr"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:112  %Bbuf_0_load = load float* %Bbuf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_0_load"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:210  %j_2 = add i6 %j2_mid2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="365" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:9  %Abuf_0_load = load float* %Abuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_0_load"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:112  %Bbuf_0_load = load float* %Bbuf_0_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_0_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="367" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:113  %term = fmul float %Abuf_0_load, %Bbuf_0_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="368" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:113  %term = fmul float %Abuf_0_load, %Bbuf_0_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="369" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:113  %term = fmul float %Abuf_0_load, %Bbuf_0_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="370" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:11  %Abuf_0_addr_2 = getelementptr [64 x float]* %Abuf_0, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_0_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:12  %Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_0_load_1"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="6">
<![CDATA[
.preheader5:75  %j2_cast1_cast = zext i6 %j2_mid2 to i7

]]></Node>
<StgValue><ssdm name="j2_cast1_cast"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:77  %tmp_12 = add i7 %j2_cast1_cast, 32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="7">
<![CDATA[
.preheader5:78  %tmp_16_cast = zext i7 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:79  %Bbuf_0_addr_1 = getelementptr [64 x float]* %Bbuf_0, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_0_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:113  %term = fmul float %Abuf_0_load, %Bbuf_0_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:115  %Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_0_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="378" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:12  %Abuf_0_load_1 = load float* %Abuf_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_0_load_1"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:114  %result_1 = fadd float %term, 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:115  %Bbuf_0_load_1 = load float* %Bbuf_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_0_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="381" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:114  %result_1 = fadd float %term, 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:116  %term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="383" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:114  %result_1 = fadd float %term, 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:116  %term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="385" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:114  %result_1 = fadd float %term, 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:116  %term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="387" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:13  %Abuf_1_addr_1 = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_1_addr_1"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:14  %Abuf_1_load = load float* %Abuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_1_load"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:80  %Bbuf_1_addr = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_1_addr"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:114  %result_1 = fadd float %term, 0.000000e+00

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:116  %term_1 = fmul float %Abuf_0_load_1, %Bbuf_0_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:118  %Bbuf_1_load = load float* %Bbuf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="393" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:14  %Abuf_1_load = load float* %Abuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_1_load"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:117  %result_1_1 = fadd float %result_1, %term_1

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:118  %Bbuf_1_load = load float* %Bbuf_1_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_1_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="396" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:117  %result_1_1 = fadd float %result_1, %term_1

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:119  %term_2 = fmul float %Abuf_1_load, %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="398" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:117  %result_1_1 = fadd float %result_1, %term_1

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:119  %term_2 = fmul float %Abuf_1_load, %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="400" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:117  %result_1_1 = fadd float %result_1, %term_1

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:119  %term_2 = fmul float %Abuf_1_load, %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:15  %Abuf_1_addr_2 = getelementptr [64 x float]* %Abuf_1, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_1_addr_2"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:16  %Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_1_load_1"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:81  %Bbuf_1_addr_1 = getelementptr [64 x float]* %Bbuf_1, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_1_addr_1"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:117  %result_1_1 = fadd float %result_1, %term_1

]]></Node>
<StgValue><ssdm name="result_1_1"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:119  %term_2 = fmul float %Abuf_1_load, %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:121  %Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="408" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:16  %Abuf_1_load_1 = load float* %Abuf_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_1_load_1"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:120  %result_1_2 = fadd float %result_1_1, %term_2

]]></Node>
<StgValue><ssdm name="result_1_2"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:121  %Bbuf_1_load_1 = load float* %Bbuf_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="411" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:120  %result_1_2 = fadd float %result_1_1, %term_2

]]></Node>
<StgValue><ssdm name="result_1_2"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:122  %term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="413" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:120  %result_1_2 = fadd float %result_1_1, %term_2

]]></Node>
<StgValue><ssdm name="result_1_2"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:122  %term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="415" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:120  %result_1_2 = fadd float %result_1_1, %term_2

]]></Node>
<StgValue><ssdm name="result_1_2"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:122  %term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="417" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:17  %Abuf_2_addr_1 = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_2_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:18  %Abuf_2_load = load float* %Abuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_2_load"/></StgValue>
</operation>

<operation id="419" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:82  %Bbuf_2_addr = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_2_addr"/></StgValue>
</operation>

<operation id="420" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:120  %result_1_2 = fadd float %result_1_1, %term_2

]]></Node>
<StgValue><ssdm name="result_1_2"/></StgValue>
</operation>

<operation id="421" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:122  %term_3 = fmul float %Abuf_1_load_1, %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>

<operation id="422" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:124  %Bbuf_2_load = load float* %Bbuf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_2_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="423" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:18  %Abuf_2_load = load float* %Abuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_2_load"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:123  %result_1_3 = fadd float %result_1_2, %term_3

]]></Node>
<StgValue><ssdm name="result_1_3"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:124  %Bbuf_2_load = load float* %Bbuf_2_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_2_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="426" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:123  %result_1_3 = fadd float %result_1_2, %term_3

]]></Node>
<StgValue><ssdm name="result_1_3"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:125  %term_4 = fmul float %Abuf_2_load, %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="428" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:123  %result_1_3 = fadd float %result_1_2, %term_3

]]></Node>
<StgValue><ssdm name="result_1_3"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:125  %term_4 = fmul float %Abuf_2_load, %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="430" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:123  %result_1_3 = fadd float %result_1_2, %term_3

]]></Node>
<StgValue><ssdm name="result_1_3"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:125  %term_4 = fmul float %Abuf_2_load, %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:19  %Abuf_2_addr_2 = getelementptr [64 x float]* %Abuf_2, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_2_addr_2"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:20  %Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_2_load_1"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:83  %Bbuf_2_addr_1 = getelementptr [64 x float]* %Bbuf_2, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_2_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:123  %result_1_3 = fadd float %result_1_2, %term_3

]]></Node>
<StgValue><ssdm name="result_1_3"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:125  %term_4 = fmul float %Abuf_2_load, %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:127  %Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="438" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:20  %Abuf_2_load_1 = load float* %Abuf_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_2_load_1"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:126  %result_1_4 = fadd float %result_1_3, %term_4

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:127  %Bbuf_2_load_1 = load float* %Bbuf_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="441" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:126  %result_1_4 = fadd float %result_1_3, %term_4

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:128  %term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="443" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:126  %result_1_4 = fadd float %result_1_3, %term_4

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="444" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:128  %term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="445" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:126  %result_1_4 = fadd float %result_1_3, %term_4

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:128  %term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:21  %Abuf_3_addr_1 = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_3_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:22  %Abuf_3_load = load float* %Abuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_3_load"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:84  %Bbuf_3_addr = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_3_addr"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:126  %result_1_4 = fadd float %result_1_3, %term_4

]]></Node>
<StgValue><ssdm name="result_1_4"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:128  %term_5 = fmul float %Abuf_2_load_1, %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:130  %Bbuf_3_load = load float* %Bbuf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_3_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="453" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:22  %Abuf_3_load = load float* %Abuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_3_load"/></StgValue>
</operation>

<operation id="454" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:129  %result_1_5 = fadd float %result_1_4, %term_5

]]></Node>
<StgValue><ssdm name="result_1_5"/></StgValue>
</operation>

<operation id="455" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:130  %Bbuf_3_load = load float* %Bbuf_3_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_3_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="456" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:129  %result_1_5 = fadd float %result_1_4, %term_5

]]></Node>
<StgValue><ssdm name="result_1_5"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:131  %term_6 = fmul float %Abuf_3_load, %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="458" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:129  %result_1_5 = fadd float %result_1_4, %term_5

]]></Node>
<StgValue><ssdm name="result_1_5"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:131  %term_6 = fmul float %Abuf_3_load, %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="460" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:129  %result_1_5 = fadd float %result_1_4, %term_5

]]></Node>
<StgValue><ssdm name="result_1_5"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:131  %term_6 = fmul float %Abuf_3_load, %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="462" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:23  %Abuf_3_addr_2 = getelementptr [64 x float]* %Abuf_3, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_3_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:24  %Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_3_load_1"/></StgValue>
</operation>

<operation id="464" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:85  %Bbuf_3_addr_1 = getelementptr [64 x float]* %Bbuf_3, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_3_addr_1"/></StgValue>
</operation>

<operation id="465" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:129  %result_1_5 = fadd float %result_1_4, %term_5

]]></Node>
<StgValue><ssdm name="result_1_5"/></StgValue>
</operation>

<operation id="466" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:131  %term_6 = fmul float %Abuf_3_load, %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:133  %Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="468" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:24  %Abuf_3_load_1 = load float* %Abuf_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_3_load_1"/></StgValue>
</operation>

<operation id="469" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:132  %result_1_6 = fadd float %result_1_5, %term_6

]]></Node>
<StgValue><ssdm name="result_1_6"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:133  %Bbuf_3_load_1 = load float* %Bbuf_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="471" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:132  %result_1_6 = fadd float %result_1_5, %term_6

]]></Node>
<StgValue><ssdm name="result_1_6"/></StgValue>
</operation>

<operation id="472" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:134  %term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="473" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:132  %result_1_6 = fadd float %result_1_5, %term_6

]]></Node>
<StgValue><ssdm name="result_1_6"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:134  %term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="475" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:132  %result_1_6 = fadd float %result_1_5, %term_6

]]></Node>
<StgValue><ssdm name="result_1_6"/></StgValue>
</operation>

<operation id="476" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:134  %term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="477" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:25  %Abuf_4_addr_1 = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_4_addr_1"/></StgValue>
</operation>

<operation id="478" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:26  %Abuf_4_load = load float* %Abuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_4_load"/></StgValue>
</operation>

<operation id="479" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:86  %Bbuf_4_addr = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_4_addr"/></StgValue>
</operation>

<operation id="480" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:132  %result_1_6 = fadd float %result_1_5, %term_6

]]></Node>
<StgValue><ssdm name="result_1_6"/></StgValue>
</operation>

<operation id="481" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:134  %term_7 = fmul float %Abuf_3_load_1, %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>

<operation id="482" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:136  %Bbuf_4_load = load float* %Bbuf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_4_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="483" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:26  %Abuf_4_load = load float* %Abuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_4_load"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:135  %result_1_7 = fadd float %result_1_6, %term_7

]]></Node>
<StgValue><ssdm name="result_1_7"/></StgValue>
</operation>

<operation id="485" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:136  %Bbuf_4_load = load float* %Bbuf_4_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_4_load"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="486" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:135  %result_1_7 = fadd float %result_1_6, %term_7

]]></Node>
<StgValue><ssdm name="result_1_7"/></StgValue>
</operation>

<operation id="487" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:137  %term_8 = fmul float %Abuf_4_load, %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="488" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:135  %result_1_7 = fadd float %result_1_6, %term_7

]]></Node>
<StgValue><ssdm name="result_1_7"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:137  %term_8 = fmul float %Abuf_4_load, %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="490" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:135  %result_1_7 = fadd float %result_1_6, %term_7

]]></Node>
<StgValue><ssdm name="result_1_7"/></StgValue>
</operation>

<operation id="491" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:137  %term_8 = fmul float %Abuf_4_load, %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="492" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:27  %Abuf_4_addr_2 = getelementptr [64 x float]* %Abuf_4, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_4_addr_2"/></StgValue>
</operation>

<operation id="493" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:28  %Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_4_load_1"/></StgValue>
</operation>

<operation id="494" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:87  %Bbuf_4_addr_1 = getelementptr [64 x float]* %Bbuf_4, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_4_addr_1"/></StgValue>
</operation>

<operation id="495" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:135  %result_1_7 = fadd float %result_1_6, %term_7

]]></Node>
<StgValue><ssdm name="result_1_7"/></StgValue>
</operation>

<operation id="496" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:137  %term_8 = fmul float %Abuf_4_load, %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>

<operation id="497" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:139  %Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="498" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:28  %Abuf_4_load_1 = load float* %Abuf_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_4_load_1"/></StgValue>
</operation>

<operation id="499" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:138  %result_1_8 = fadd float %result_1_7, %term_8

]]></Node>
<StgValue><ssdm name="result_1_8"/></StgValue>
</operation>

<operation id="500" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:139  %Bbuf_4_load_1 = load float* %Bbuf_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="501" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:138  %result_1_8 = fadd float %result_1_7, %term_8

]]></Node>
<StgValue><ssdm name="result_1_8"/></StgValue>
</operation>

<operation id="502" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:140  %term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="503" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:138  %result_1_8 = fadd float %result_1_7, %term_8

]]></Node>
<StgValue><ssdm name="result_1_8"/></StgValue>
</operation>

<operation id="504" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:140  %term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="505" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:138  %result_1_8 = fadd float %result_1_7, %term_8

]]></Node>
<StgValue><ssdm name="result_1_8"/></StgValue>
</operation>

<operation id="506" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:140  %term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="507" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:29  %Abuf_5_addr_1 = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_5_addr_1"/></StgValue>
</operation>

<operation id="508" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:30  %Abuf_5_load = load float* %Abuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_5_load"/></StgValue>
</operation>

<operation id="509" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:88  %Bbuf_5_addr = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_5_addr"/></StgValue>
</operation>

<operation id="510" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:138  %result_1_8 = fadd float %result_1_7, %term_8

]]></Node>
<StgValue><ssdm name="result_1_8"/></StgValue>
</operation>

<operation id="511" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:140  %term_9 = fmul float %Abuf_4_load_1, %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>

<operation id="512" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:142  %Bbuf_5_load = load float* %Bbuf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_5_load"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="513" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:30  %Abuf_5_load = load float* %Abuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_5_load"/></StgValue>
</operation>

<operation id="514" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:141  %result_1_9 = fadd float %result_1_8, %term_9

]]></Node>
<StgValue><ssdm name="result_1_9"/></StgValue>
</operation>

<operation id="515" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:142  %Bbuf_5_load = load float* %Bbuf_5_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_5_load"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="516" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:141  %result_1_9 = fadd float %result_1_8, %term_9

]]></Node>
<StgValue><ssdm name="result_1_9"/></StgValue>
</operation>

<operation id="517" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:143  %term_s = fmul float %Abuf_5_load, %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="518" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:141  %result_1_9 = fadd float %result_1_8, %term_9

]]></Node>
<StgValue><ssdm name="result_1_9"/></StgValue>
</operation>

<operation id="519" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:143  %term_s = fmul float %Abuf_5_load, %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_s"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="520" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:141  %result_1_9 = fadd float %result_1_8, %term_9

]]></Node>
<StgValue><ssdm name="result_1_9"/></StgValue>
</operation>

<operation id="521" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:143  %term_s = fmul float %Abuf_5_load, %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_s"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="522" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:31  %Abuf_5_addr_2 = getelementptr [64 x float]* %Abuf_5, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_5_addr_2"/></StgValue>
</operation>

<operation id="523" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:32  %Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_5_load_1"/></StgValue>
</operation>

<operation id="524" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:89  %Bbuf_5_addr_1 = getelementptr [64 x float]* %Bbuf_5, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_5_addr_1"/></StgValue>
</operation>

<operation id="525" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:141  %result_1_9 = fadd float %result_1_8, %term_9

]]></Node>
<StgValue><ssdm name="result_1_9"/></StgValue>
</operation>

<operation id="526" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:143  %term_s = fmul float %Abuf_5_load, %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_s"/></StgValue>
</operation>

<operation id="527" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:145  %Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="528" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:32  %Abuf_5_load_1 = load float* %Abuf_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_5_load_1"/></StgValue>
</operation>

<operation id="529" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:144  %result_1_s = fadd float %result_1_9, %term_s

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="530" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:145  %Bbuf_5_load_1 = load float* %Bbuf_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="531" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:144  %result_1_s = fadd float %result_1_9, %term_s

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="532" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:146  %term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="533" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:144  %result_1_s = fadd float %result_1_9, %term_s

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="534" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:146  %term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="535" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:144  %result_1_s = fadd float %result_1_9, %term_s

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="536" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:146  %term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="537" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:33  %Abuf_6_addr_1 = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_6_addr_1"/></StgValue>
</operation>

<operation id="538" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:34  %Abuf_6_load = load float* %Abuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_6_load"/></StgValue>
</operation>

<operation id="539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:90  %Bbuf_6_addr = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_6_addr"/></StgValue>
</operation>

<operation id="540" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:144  %result_1_s = fadd float %result_1_9, %term_s

]]></Node>
<StgValue><ssdm name="result_1_s"/></StgValue>
</operation>

<operation id="541" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:146  %term_10 = fmul float %Abuf_5_load_1, %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>

<operation id="542" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:148  %Bbuf_6_load = load float* %Bbuf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_6_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="543" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:34  %Abuf_6_load = load float* %Abuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_6_load"/></StgValue>
</operation>

<operation id="544" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:147  %result_1_10 = fadd float %result_1_s, %term_10

]]></Node>
<StgValue><ssdm name="result_1_10"/></StgValue>
</operation>

<operation id="545" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:148  %Bbuf_6_load = load float* %Bbuf_6_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_6_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="546" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:147  %result_1_10 = fadd float %result_1_s, %term_10

]]></Node>
<StgValue><ssdm name="result_1_10"/></StgValue>
</operation>

<operation id="547" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:149  %term_11 = fmul float %Abuf_6_load, %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="548" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:147  %result_1_10 = fadd float %result_1_s, %term_10

]]></Node>
<StgValue><ssdm name="result_1_10"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:149  %term_11 = fmul float %Abuf_6_load, %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="550" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:147  %result_1_10 = fadd float %result_1_s, %term_10

]]></Node>
<StgValue><ssdm name="result_1_10"/></StgValue>
</operation>

<operation id="551" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:149  %term_11 = fmul float %Abuf_6_load, %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="552" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:35  %Abuf_6_addr_2 = getelementptr [64 x float]* %Abuf_6, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_6_addr_2"/></StgValue>
</operation>

<operation id="553" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:36  %Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_6_load_1"/></StgValue>
</operation>

<operation id="554" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:91  %Bbuf_6_addr_1 = getelementptr [64 x float]* %Bbuf_6, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_6_addr_1"/></StgValue>
</operation>

<operation id="555" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:147  %result_1_10 = fadd float %result_1_s, %term_10

]]></Node>
<StgValue><ssdm name="result_1_10"/></StgValue>
</operation>

<operation id="556" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:149  %term_11 = fmul float %Abuf_6_load, %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>

<operation id="557" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:151  %Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="558" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:36  %Abuf_6_load_1 = load float* %Abuf_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_6_load_1"/></StgValue>
</operation>

<operation id="559" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:150  %result_1_11 = fadd float %result_1_10, %term_11

]]></Node>
<StgValue><ssdm name="result_1_11"/></StgValue>
</operation>

<operation id="560" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:151  %Bbuf_6_load_1 = load float* %Bbuf_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="561" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:150  %result_1_11 = fadd float %result_1_10, %term_11

]]></Node>
<StgValue><ssdm name="result_1_11"/></StgValue>
</operation>

<operation id="562" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:152  %term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="563" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:150  %result_1_11 = fadd float %result_1_10, %term_11

]]></Node>
<StgValue><ssdm name="result_1_11"/></StgValue>
</operation>

<operation id="564" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:152  %term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="565" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:150  %result_1_11 = fadd float %result_1_10, %term_11

]]></Node>
<StgValue><ssdm name="result_1_11"/></StgValue>
</operation>

<operation id="566" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:152  %term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="567" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:37  %Abuf_7_addr_1 = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_7_addr_1"/></StgValue>
</operation>

<operation id="568" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:38  %Abuf_7_load = load float* %Abuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_7_load"/></StgValue>
</operation>

<operation id="569" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:92  %Bbuf_7_addr = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_7_addr"/></StgValue>
</operation>

<operation id="570" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:150  %result_1_11 = fadd float %result_1_10, %term_11

]]></Node>
<StgValue><ssdm name="result_1_11"/></StgValue>
</operation>

<operation id="571" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:152  %term_12 = fmul float %Abuf_6_load_1, %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>

<operation id="572" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:154  %Bbuf_7_load = load float* %Bbuf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_7_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="573" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:38  %Abuf_7_load = load float* %Abuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_7_load"/></StgValue>
</operation>

<operation id="574" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:153  %result_1_12 = fadd float %result_1_11, %term_12

]]></Node>
<StgValue><ssdm name="result_1_12"/></StgValue>
</operation>

<operation id="575" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:154  %Bbuf_7_load = load float* %Bbuf_7_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_7_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="576" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:153  %result_1_12 = fadd float %result_1_11, %term_12

]]></Node>
<StgValue><ssdm name="result_1_12"/></StgValue>
</operation>

<operation id="577" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:155  %term_13 = fmul float %Abuf_7_load, %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="578" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:153  %result_1_12 = fadd float %result_1_11, %term_12

]]></Node>
<StgValue><ssdm name="result_1_12"/></StgValue>
</operation>

<operation id="579" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:155  %term_13 = fmul float %Abuf_7_load, %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="580" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:153  %result_1_12 = fadd float %result_1_11, %term_12

]]></Node>
<StgValue><ssdm name="result_1_12"/></StgValue>
</operation>

<operation id="581" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:155  %term_13 = fmul float %Abuf_7_load, %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="582" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:39  %Abuf_7_addr_2 = getelementptr [64 x float]* %Abuf_7, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_7_addr_2"/></StgValue>
</operation>

<operation id="583" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:40  %Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_7_load_1"/></StgValue>
</operation>

<operation id="584" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:93  %Bbuf_7_addr_1 = getelementptr [64 x float]* %Bbuf_7, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_7_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:153  %result_1_12 = fadd float %result_1_11, %term_12

]]></Node>
<StgValue><ssdm name="result_1_12"/></StgValue>
</operation>

<operation id="586" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:155  %term_13 = fmul float %Abuf_7_load, %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>

<operation id="587" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:157  %Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="588" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:40  %Abuf_7_load_1 = load float* %Abuf_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_7_load_1"/></StgValue>
</operation>

<operation id="589" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:156  %result_1_13 = fadd float %result_1_12, %term_13

]]></Node>
<StgValue><ssdm name="result_1_13"/></StgValue>
</operation>

<operation id="590" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:157  %Bbuf_7_load_1 = load float* %Bbuf_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="591" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:156  %result_1_13 = fadd float %result_1_12, %term_13

]]></Node>
<StgValue><ssdm name="result_1_13"/></StgValue>
</operation>

<operation id="592" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:158  %term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="593" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:156  %result_1_13 = fadd float %result_1_12, %term_13

]]></Node>
<StgValue><ssdm name="result_1_13"/></StgValue>
</operation>

<operation id="594" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:158  %term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="595" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:156  %result_1_13 = fadd float %result_1_12, %term_13

]]></Node>
<StgValue><ssdm name="result_1_13"/></StgValue>
</operation>

<operation id="596" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:158  %term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="597" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:41  %Abuf_8_addr_1 = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_8_addr_1"/></StgValue>
</operation>

<operation id="598" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:42  %Abuf_8_load = load float* %Abuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_8_load"/></StgValue>
</operation>

<operation id="599" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:94  %Bbuf_8_addr = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_8_addr"/></StgValue>
</operation>

<operation id="600" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:156  %result_1_13 = fadd float %result_1_12, %term_13

]]></Node>
<StgValue><ssdm name="result_1_13"/></StgValue>
</operation>

<operation id="601" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:158  %term_14 = fmul float %Abuf_7_load_1, %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>

<operation id="602" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:160  %Bbuf_8_load = load float* %Bbuf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_8_load"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="603" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:42  %Abuf_8_load = load float* %Abuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_8_load"/></StgValue>
</operation>

<operation id="604" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:159  %result_1_14 = fadd float %result_1_13, %term_14

]]></Node>
<StgValue><ssdm name="result_1_14"/></StgValue>
</operation>

<operation id="605" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:160  %Bbuf_8_load = load float* %Bbuf_8_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_8_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="606" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:159  %result_1_14 = fadd float %result_1_13, %term_14

]]></Node>
<StgValue><ssdm name="result_1_14"/></StgValue>
</operation>

<operation id="607" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:161  %term_15 = fmul float %Abuf_8_load, %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="608" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:159  %result_1_14 = fadd float %result_1_13, %term_14

]]></Node>
<StgValue><ssdm name="result_1_14"/></StgValue>
</operation>

<operation id="609" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:161  %term_15 = fmul float %Abuf_8_load, %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="610" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:159  %result_1_14 = fadd float %result_1_13, %term_14

]]></Node>
<StgValue><ssdm name="result_1_14"/></StgValue>
</operation>

<operation id="611" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:161  %term_15 = fmul float %Abuf_8_load, %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="612" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:43  %Abuf_8_addr_2 = getelementptr [64 x float]* %Abuf_8, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_8_addr_2"/></StgValue>
</operation>

<operation id="613" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:44  %Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_8_load_1"/></StgValue>
</operation>

<operation id="614" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:95  %Bbuf_8_addr_1 = getelementptr [64 x float]* %Bbuf_8, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_8_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:159  %result_1_14 = fadd float %result_1_13, %term_14

]]></Node>
<StgValue><ssdm name="result_1_14"/></StgValue>
</operation>

<operation id="616" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:161  %term_15 = fmul float %Abuf_8_load, %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>

<operation id="617" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:163  %Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="618" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:44  %Abuf_8_load_1 = load float* %Abuf_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_8_load_1"/></StgValue>
</operation>

<operation id="619" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:162  %result_1_15 = fadd float %result_1_14, %term_15

]]></Node>
<StgValue><ssdm name="result_1_15"/></StgValue>
</operation>

<operation id="620" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:163  %Bbuf_8_load_1 = load float* %Bbuf_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="621" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:162  %result_1_15 = fadd float %result_1_14, %term_15

]]></Node>
<StgValue><ssdm name="result_1_15"/></StgValue>
</operation>

<operation id="622" st_id="92" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:164  %term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="623" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:162  %result_1_15 = fadd float %result_1_14, %term_15

]]></Node>
<StgValue><ssdm name="result_1_15"/></StgValue>
</operation>

<operation id="624" st_id="93" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:164  %term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="625" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:162  %result_1_15 = fadd float %result_1_14, %term_15

]]></Node>
<StgValue><ssdm name="result_1_15"/></StgValue>
</operation>

<operation id="626" st_id="94" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:164  %term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="627" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:45  %Abuf_9_addr_1 = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_9_addr_1"/></StgValue>
</operation>

<operation id="628" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:46  %Abuf_9_load = load float* %Abuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_9_load"/></StgValue>
</operation>

<operation id="629" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:96  %Bbuf_9_addr = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_9_addr"/></StgValue>
</operation>

<operation id="630" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:162  %result_1_15 = fadd float %result_1_14, %term_15

]]></Node>
<StgValue><ssdm name="result_1_15"/></StgValue>
</operation>

<operation id="631" st_id="95" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:164  %term_16 = fmul float %Abuf_8_load_1, %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>

<operation id="632" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:166  %Bbuf_9_load = load float* %Bbuf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_9_load"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="633" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:46  %Abuf_9_load = load float* %Abuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_9_load"/></StgValue>
</operation>

<operation id="634" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:165  %result_1_16 = fadd float %result_1_15, %term_16

]]></Node>
<StgValue><ssdm name="result_1_16"/></StgValue>
</operation>

<operation id="635" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:166  %Bbuf_9_load = load float* %Bbuf_9_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_9_load"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="636" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:165  %result_1_16 = fadd float %result_1_15, %term_16

]]></Node>
<StgValue><ssdm name="result_1_16"/></StgValue>
</operation>

<operation id="637" st_id="97" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:167  %term_17 = fmul float %Abuf_9_load, %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="638" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:165  %result_1_16 = fadd float %result_1_15, %term_16

]]></Node>
<StgValue><ssdm name="result_1_16"/></StgValue>
</operation>

<operation id="639" st_id="98" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:167  %term_17 = fmul float %Abuf_9_load, %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="640" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:165  %result_1_16 = fadd float %result_1_15, %term_16

]]></Node>
<StgValue><ssdm name="result_1_16"/></StgValue>
</operation>

<operation id="641" st_id="99" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:167  %term_17 = fmul float %Abuf_9_load, %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="642" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:47  %Abuf_9_addr_2 = getelementptr [64 x float]* %Abuf_9, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_9_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:48  %Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_9_load_1"/></StgValue>
</operation>

<operation id="644" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:97  %Bbuf_9_addr_1 = getelementptr [64 x float]* %Bbuf_9, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_9_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:165  %result_1_16 = fadd float %result_1_15, %term_16

]]></Node>
<StgValue><ssdm name="result_1_16"/></StgValue>
</operation>

<operation id="646" st_id="100" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:167  %term_17 = fmul float %Abuf_9_load, %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>

<operation id="647" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:169  %Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="648" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:48  %Abuf_9_load_1 = load float* %Abuf_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_9_load_1"/></StgValue>
</operation>

<operation id="649" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:168  %result_1_17 = fadd float %result_1_16, %term_17

]]></Node>
<StgValue><ssdm name="result_1_17"/></StgValue>
</operation>

<operation id="650" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:169  %Bbuf_9_load_1 = load float* %Bbuf_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="651" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:168  %result_1_17 = fadd float %result_1_16, %term_17

]]></Node>
<StgValue><ssdm name="result_1_17"/></StgValue>
</operation>

<operation id="652" st_id="102" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:170  %term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="653" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:168  %result_1_17 = fadd float %result_1_16, %term_17

]]></Node>
<StgValue><ssdm name="result_1_17"/></StgValue>
</operation>

<operation id="654" st_id="103" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:170  %term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="655" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:168  %result_1_17 = fadd float %result_1_16, %term_17

]]></Node>
<StgValue><ssdm name="result_1_17"/></StgValue>
</operation>

<operation id="656" st_id="104" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:170  %term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="657" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:49  %Abuf_10_addr_1 = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_10_addr_1"/></StgValue>
</operation>

<operation id="658" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:50  %Abuf_10_load = load float* %Abuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_10_load"/></StgValue>
</operation>

<operation id="659" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:98  %Bbuf_10_addr = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_10_addr"/></StgValue>
</operation>

<operation id="660" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:168  %result_1_17 = fadd float %result_1_16, %term_17

]]></Node>
<StgValue><ssdm name="result_1_17"/></StgValue>
</operation>

<operation id="661" st_id="105" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:170  %term_18 = fmul float %Abuf_9_load_1, %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>

<operation id="662" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:172  %Bbuf_10_load = load float* %Bbuf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_10_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="663" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:50  %Abuf_10_load = load float* %Abuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_10_load"/></StgValue>
</operation>

<operation id="664" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:171  %result_1_18 = fadd float %result_1_17, %term_18

]]></Node>
<StgValue><ssdm name="result_1_18"/></StgValue>
</operation>

<operation id="665" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:172  %Bbuf_10_load = load float* %Bbuf_10_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_10_load"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="666" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:171  %result_1_18 = fadd float %result_1_17, %term_18

]]></Node>
<StgValue><ssdm name="result_1_18"/></StgValue>
</operation>

<operation id="667" st_id="107" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:173  %term_19 = fmul float %Abuf_10_load, %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="668" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:171  %result_1_18 = fadd float %result_1_17, %term_18

]]></Node>
<StgValue><ssdm name="result_1_18"/></StgValue>
</operation>

<operation id="669" st_id="108" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:173  %term_19 = fmul float %Abuf_10_load, %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="670" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:171  %result_1_18 = fadd float %result_1_17, %term_18

]]></Node>
<StgValue><ssdm name="result_1_18"/></StgValue>
</operation>

<operation id="671" st_id="109" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:173  %term_19 = fmul float %Abuf_10_load, %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="672" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:51  %Abuf_10_addr_2 = getelementptr [64 x float]* %Abuf_10, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_10_addr_2"/></StgValue>
</operation>

<operation id="673" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:52  %Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_10_load_1"/></StgValue>
</operation>

<operation id="674" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:99  %Bbuf_10_addr_1 = getelementptr [64 x float]* %Bbuf_10, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_10_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:171  %result_1_18 = fadd float %result_1_17, %term_18

]]></Node>
<StgValue><ssdm name="result_1_18"/></StgValue>
</operation>

<operation id="676" st_id="110" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:173  %term_19 = fmul float %Abuf_10_load, %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>

<operation id="677" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:175  %Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_1"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="678" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:52  %Abuf_10_load_1 = load float* %Abuf_10_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_10_load_1"/></StgValue>
</operation>

<operation id="679" st_id="111" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:174  %result_1_19 = fadd float %result_1_18, %term_19

]]></Node>
<StgValue><ssdm name="result_1_19"/></StgValue>
</operation>

<operation id="680" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:175  %Bbuf_10_load_1 = load float* %Bbuf_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_1"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="681" st_id="112" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:174  %result_1_19 = fadd float %result_1_18, %term_19

]]></Node>
<StgValue><ssdm name="result_1_19"/></StgValue>
</operation>

<operation id="682" st_id="112" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:176  %term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="683" st_id="113" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:174  %result_1_19 = fadd float %result_1_18, %term_19

]]></Node>
<StgValue><ssdm name="result_1_19"/></StgValue>
</operation>

<operation id="684" st_id="113" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:176  %term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="685" st_id="114" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:174  %result_1_19 = fadd float %result_1_18, %term_19

]]></Node>
<StgValue><ssdm name="result_1_19"/></StgValue>
</operation>

<operation id="686" st_id="114" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:176  %term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="687" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:53  %Abuf_11_addr_1 = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_11_addr_1"/></StgValue>
</operation>

<operation id="688" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:54  %Abuf_11_load = load float* %Abuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_11_load"/></StgValue>
</operation>

<operation id="689" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:100  %Bbuf_11_addr = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_11_addr"/></StgValue>
</operation>

<operation id="690" st_id="115" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:174  %result_1_19 = fadd float %result_1_18, %term_19

]]></Node>
<StgValue><ssdm name="result_1_19"/></StgValue>
</operation>

<operation id="691" st_id="115" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:176  %term_20 = fmul float %Abuf_10_load_1, %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>

<operation id="692" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:178  %Bbuf_11_load = load float* %Bbuf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_11_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="693" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:54  %Abuf_11_load = load float* %Abuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_11_load"/></StgValue>
</operation>

<operation id="694" st_id="116" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:177  %result_1_20 = fadd float %result_1_19, %term_20

]]></Node>
<StgValue><ssdm name="result_1_20"/></StgValue>
</operation>

<operation id="695" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:178  %Bbuf_11_load = load float* %Bbuf_11_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_11_load"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="696" st_id="117" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:177  %result_1_20 = fadd float %result_1_19, %term_20

]]></Node>
<StgValue><ssdm name="result_1_20"/></StgValue>
</operation>

<operation id="697" st_id="117" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:179  %term_21 = fmul float %Abuf_11_load, %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="698" st_id="118" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:177  %result_1_20 = fadd float %result_1_19, %term_20

]]></Node>
<StgValue><ssdm name="result_1_20"/></StgValue>
</operation>

<operation id="699" st_id="118" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:179  %term_21 = fmul float %Abuf_11_load, %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="700" st_id="119" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:177  %result_1_20 = fadd float %result_1_19, %term_20

]]></Node>
<StgValue><ssdm name="result_1_20"/></StgValue>
</operation>

<operation id="701" st_id="119" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:179  %term_21 = fmul float %Abuf_11_load, %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="702" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:55  %Abuf_11_addr_2 = getelementptr [64 x float]* %Abuf_11, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_11_addr_2"/></StgValue>
</operation>

<operation id="703" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:56  %Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_11_load_1"/></StgValue>
</operation>

<operation id="704" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:101  %Bbuf_11_addr_1 = getelementptr [64 x float]* %Bbuf_11, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_11_addr_1"/></StgValue>
</operation>

<operation id="705" st_id="120" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:177  %result_1_20 = fadd float %result_1_19, %term_20

]]></Node>
<StgValue><ssdm name="result_1_20"/></StgValue>
</operation>

<operation id="706" st_id="120" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:179  %term_21 = fmul float %Abuf_11_load, %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>

<operation id="707" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:181  %Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_1"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="708" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:56  %Abuf_11_load_1 = load float* %Abuf_11_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_11_load_1"/></StgValue>
</operation>

<operation id="709" st_id="121" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:180  %result_1_21 = fadd float %result_1_20, %term_21

]]></Node>
<StgValue><ssdm name="result_1_21"/></StgValue>
</operation>

<operation id="710" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:181  %Bbuf_11_load_1 = load float* %Bbuf_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_1"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="711" st_id="122" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:180  %result_1_21 = fadd float %result_1_20, %term_21

]]></Node>
<StgValue><ssdm name="result_1_21"/></StgValue>
</operation>

<operation id="712" st_id="122" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:182  %term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="713" st_id="123" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:180  %result_1_21 = fadd float %result_1_20, %term_21

]]></Node>
<StgValue><ssdm name="result_1_21"/></StgValue>
</operation>

<operation id="714" st_id="123" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:182  %term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="715" st_id="124" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:180  %result_1_21 = fadd float %result_1_20, %term_21

]]></Node>
<StgValue><ssdm name="result_1_21"/></StgValue>
</operation>

<operation id="716" st_id="124" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:182  %term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="717" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:57  %Abuf_12_addr_1 = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_12_addr_1"/></StgValue>
</operation>

<operation id="718" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:58  %Abuf_12_load = load float* %Abuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_12_load"/></StgValue>
</operation>

<operation id="719" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:102  %Bbuf_12_addr = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_12_addr"/></StgValue>
</operation>

<operation id="720" st_id="125" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:180  %result_1_21 = fadd float %result_1_20, %term_21

]]></Node>
<StgValue><ssdm name="result_1_21"/></StgValue>
</operation>

<operation id="721" st_id="125" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:182  %term_22 = fmul float %Abuf_11_load_1, %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>

<operation id="722" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:184  %Bbuf_12_load = load float* %Bbuf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_12_load"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="723" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:58  %Abuf_12_load = load float* %Abuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_12_load"/></StgValue>
</operation>

<operation id="724" st_id="126" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:183  %result_1_22 = fadd float %result_1_21, %term_22

]]></Node>
<StgValue><ssdm name="result_1_22"/></StgValue>
</operation>

<operation id="725" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:184  %Bbuf_12_load = load float* %Bbuf_12_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_12_load"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="726" st_id="127" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:183  %result_1_22 = fadd float %result_1_21, %term_22

]]></Node>
<StgValue><ssdm name="result_1_22"/></StgValue>
</operation>

<operation id="727" st_id="127" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:185  %term_23 = fmul float %Abuf_12_load, %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="728" st_id="128" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:183  %result_1_22 = fadd float %result_1_21, %term_22

]]></Node>
<StgValue><ssdm name="result_1_22"/></StgValue>
</operation>

<operation id="729" st_id="128" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:185  %term_23 = fmul float %Abuf_12_load, %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="730" st_id="129" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:183  %result_1_22 = fadd float %result_1_21, %term_22

]]></Node>
<StgValue><ssdm name="result_1_22"/></StgValue>
</operation>

<operation id="731" st_id="129" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:185  %term_23 = fmul float %Abuf_12_load, %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="732" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:59  %Abuf_12_addr_2 = getelementptr [64 x float]* %Abuf_12, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_12_addr_2"/></StgValue>
</operation>

<operation id="733" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:60  %Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_12_load_1"/></StgValue>
</operation>

<operation id="734" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:103  %Bbuf_12_addr_1 = getelementptr [64 x float]* %Bbuf_12, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_12_addr_1"/></StgValue>
</operation>

<operation id="735" st_id="130" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:183  %result_1_22 = fadd float %result_1_21, %term_22

]]></Node>
<StgValue><ssdm name="result_1_22"/></StgValue>
</operation>

<operation id="736" st_id="130" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:185  %term_23 = fmul float %Abuf_12_load, %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>

<operation id="737" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:187  %Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_1"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="738" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:60  %Abuf_12_load_1 = load float* %Abuf_12_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_12_load_1"/></StgValue>
</operation>

<operation id="739" st_id="131" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:186  %result_1_23 = fadd float %result_1_22, %term_23

]]></Node>
<StgValue><ssdm name="result_1_23"/></StgValue>
</operation>

<operation id="740" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:187  %Bbuf_12_load_1 = load float* %Bbuf_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_1"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="741" st_id="132" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:186  %result_1_23 = fadd float %result_1_22, %term_23

]]></Node>
<StgValue><ssdm name="result_1_23"/></StgValue>
</operation>

<operation id="742" st_id="132" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:188  %term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="743" st_id="133" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:186  %result_1_23 = fadd float %result_1_22, %term_23

]]></Node>
<StgValue><ssdm name="result_1_23"/></StgValue>
</operation>

<operation id="744" st_id="133" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:188  %term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="745" st_id="134" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:186  %result_1_23 = fadd float %result_1_22, %term_23

]]></Node>
<StgValue><ssdm name="result_1_23"/></StgValue>
</operation>

<operation id="746" st_id="134" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:188  %term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="747" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:61  %Abuf_13_addr_1 = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_13_addr_1"/></StgValue>
</operation>

<operation id="748" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:62  %Abuf_13_load = load float* %Abuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_13_load"/></StgValue>
</operation>

<operation id="749" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:104  %Bbuf_13_addr = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_13_addr"/></StgValue>
</operation>

<operation id="750" st_id="135" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:186  %result_1_23 = fadd float %result_1_22, %term_23

]]></Node>
<StgValue><ssdm name="result_1_23"/></StgValue>
</operation>

<operation id="751" st_id="135" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:188  %term_24 = fmul float %Abuf_12_load_1, %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>

<operation id="752" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:190  %Bbuf_13_load = load float* %Bbuf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_13_load"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="753" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:62  %Abuf_13_load = load float* %Abuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_13_load"/></StgValue>
</operation>

<operation id="754" st_id="136" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:189  %result_1_24 = fadd float %result_1_23, %term_24

]]></Node>
<StgValue><ssdm name="result_1_24"/></StgValue>
</operation>

<operation id="755" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:190  %Bbuf_13_load = load float* %Bbuf_13_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_13_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="756" st_id="137" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:189  %result_1_24 = fadd float %result_1_23, %term_24

]]></Node>
<StgValue><ssdm name="result_1_24"/></StgValue>
</operation>

<operation id="757" st_id="137" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:191  %term_25 = fmul float %Abuf_13_load, %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="758" st_id="138" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:189  %result_1_24 = fadd float %result_1_23, %term_24

]]></Node>
<StgValue><ssdm name="result_1_24"/></StgValue>
</operation>

<operation id="759" st_id="138" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:191  %term_25 = fmul float %Abuf_13_load, %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="760" st_id="139" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:189  %result_1_24 = fadd float %result_1_23, %term_24

]]></Node>
<StgValue><ssdm name="result_1_24"/></StgValue>
</operation>

<operation id="761" st_id="139" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:191  %term_25 = fmul float %Abuf_13_load, %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="762" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:63  %Abuf_13_addr_2 = getelementptr [64 x float]* %Abuf_13, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_13_addr_2"/></StgValue>
</operation>

<operation id="763" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:64  %Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_13_load_1"/></StgValue>
</operation>

<operation id="764" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:105  %Bbuf_13_addr_1 = getelementptr [64 x float]* %Bbuf_13, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_13_addr_1"/></StgValue>
</operation>

<operation id="765" st_id="140" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:189  %result_1_24 = fadd float %result_1_23, %term_24

]]></Node>
<StgValue><ssdm name="result_1_24"/></StgValue>
</operation>

<operation id="766" st_id="140" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:191  %term_25 = fmul float %Abuf_13_load, %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>

<operation id="767" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:193  %Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_1"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="768" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:64  %Abuf_13_load_1 = load float* %Abuf_13_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_13_load_1"/></StgValue>
</operation>

<operation id="769" st_id="141" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:192  %result_1_25 = fadd float %result_1_24, %term_25

]]></Node>
<StgValue><ssdm name="result_1_25"/></StgValue>
</operation>

<operation id="770" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:193  %Bbuf_13_load_1 = load float* %Bbuf_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_1"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="771" st_id="142" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:192  %result_1_25 = fadd float %result_1_24, %term_25

]]></Node>
<StgValue><ssdm name="result_1_25"/></StgValue>
</operation>

<operation id="772" st_id="142" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:194  %term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="773" st_id="143" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:192  %result_1_25 = fadd float %result_1_24, %term_25

]]></Node>
<StgValue><ssdm name="result_1_25"/></StgValue>
</operation>

<operation id="774" st_id="143" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:194  %term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="775" st_id="144" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:192  %result_1_25 = fadd float %result_1_24, %term_25

]]></Node>
<StgValue><ssdm name="result_1_25"/></StgValue>
</operation>

<operation id="776" st_id="144" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:194  %term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="777" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:65  %Abuf_14_addr_1 = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_14_addr_1"/></StgValue>
</operation>

<operation id="778" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:66  %Abuf_14_load = load float* %Abuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_14_load"/></StgValue>
</operation>

<operation id="779" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:69  %Abuf_15_addr_1 = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %Abuf_0_load_mid2

]]></Node>
<StgValue><ssdm name="Abuf_15_addr_1"/></StgValue>
</operation>

<operation id="780" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:70  %Abuf_15_load = load float* %Abuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_15_load"/></StgValue>
</operation>

<operation id="781" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:106  %Bbuf_14_addr = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_14_addr"/></StgValue>
</operation>

<operation id="782" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:108  %Bbuf_15_addr = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %j2_cast1

]]></Node>
<StgValue><ssdm name="Bbuf_15_addr"/></StgValue>
</operation>

<operation id="783" st_id="145" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:192  %result_1_25 = fadd float %result_1_24, %term_25

]]></Node>
<StgValue><ssdm name="result_1_25"/></StgValue>
</operation>

<operation id="784" st_id="145" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:194  %term_26 = fmul float %Abuf_13_load_1, %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>

<operation id="785" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:196  %Bbuf_14_load = load float* %Bbuf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_14_load"/></StgValue>
</operation>

<operation id="786" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:202  %Bbuf_15_load = load float* %Bbuf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_15_load"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="787" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:66  %Abuf_14_load = load float* %Abuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_14_load"/></StgValue>
</operation>

<operation id="788" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:70  %Abuf_15_load = load float* %Abuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Abuf_15_load"/></StgValue>
</operation>

<operation id="789" st_id="146" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:195  %result_1_26 = fadd float %result_1_25, %term_26

]]></Node>
<StgValue><ssdm name="result_1_26"/></StgValue>
</operation>

<operation id="790" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:196  %Bbuf_14_load = load float* %Bbuf_14_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_14_load"/></StgValue>
</operation>

<operation id="791" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:202  %Bbuf_15_load = load float* %Bbuf_15_addr, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_15_load"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="792" st_id="147" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:195  %result_1_26 = fadd float %result_1_25, %term_26

]]></Node>
<StgValue><ssdm name="result_1_26"/></StgValue>
</operation>

<operation id="793" st_id="147" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:197  %term_27 = fmul float %Abuf_14_load, %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>

<operation id="794" st_id="147" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:203  %term_29 = fmul float %Abuf_15_load, %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="795" st_id="148" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:195  %result_1_26 = fadd float %result_1_25, %term_26

]]></Node>
<StgValue><ssdm name="result_1_26"/></StgValue>
</operation>

<operation id="796" st_id="148" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:197  %term_27 = fmul float %Abuf_14_load, %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>

<operation id="797" st_id="148" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:203  %term_29 = fmul float %Abuf_15_load, %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="798" st_id="149" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:195  %result_1_26 = fadd float %result_1_25, %term_26

]]></Node>
<StgValue><ssdm name="result_1_26"/></StgValue>
</operation>

<operation id="799" st_id="149" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:197  %term_27 = fmul float %Abuf_14_load, %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>

<operation id="800" st_id="149" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:203  %term_29 = fmul float %Abuf_15_load, %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="801" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:67  %Abuf_14_addr_2 = getelementptr [64 x float]* %Abuf_14, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_14_addr_2"/></StgValue>
</operation>

<operation id="802" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:68  %Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_14_load_1"/></StgValue>
</operation>

<operation id="803" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:71  %Abuf_15_addr_2 = getelementptr [64 x float]* %Abuf_15, i32 0, i32 %Abuf_0_load_1_mid2

]]></Node>
<StgValue><ssdm name="Abuf_15_addr_2"/></StgValue>
</operation>

<operation id="804" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:72  %Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_15_load_1"/></StgValue>
</operation>

<operation id="805" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:107  %Bbuf_14_addr_1 = getelementptr [64 x float]* %Bbuf_14, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_14_addr_1"/></StgValue>
</operation>

<operation id="806" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:109  %Bbuf_15_addr_1 = getelementptr [64 x float]* %Bbuf_15, i32 0, i32 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="Bbuf_15_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="150" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:195  %result_1_26 = fadd float %result_1_25, %term_26

]]></Node>
<StgValue><ssdm name="result_1_26"/></StgValue>
</operation>

<operation id="808" st_id="150" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:197  %term_27 = fmul float %Abuf_14_load, %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>

<operation id="809" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:199  %Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_1"/></StgValue>
</operation>

<operation id="810" st_id="150" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:203  %term_29 = fmul float %Abuf_15_load, %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>

<operation id="811" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:205  %Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_1"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="812" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:68  %Abuf_14_load_1 = load float* %Abuf_14_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_14_load_1"/></StgValue>
</operation>

<operation id="813" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:72  %Abuf_15_load_1 = load float* %Abuf_15_addr_2, align 4

]]></Node>
<StgValue><ssdm name="Abuf_15_load_1"/></StgValue>
</operation>

<operation id="814" st_id="151" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:198  %result_1_27 = fadd float %result_1_26, %term_27

]]></Node>
<StgValue><ssdm name="result_1_27"/></StgValue>
</operation>

<operation id="815" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:199  %Bbuf_14_load_1 = load float* %Bbuf_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_1"/></StgValue>
</operation>

<operation id="816" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="6">
<![CDATA[
.preheader5:205  %Bbuf_15_load_1 = load float* %Bbuf_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_1"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="817" st_id="152" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:198  %result_1_27 = fadd float %result_1_26, %term_27

]]></Node>
<StgValue><ssdm name="result_1_27"/></StgValue>
</operation>

<operation id="818" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:200  %term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>

<operation id="819" st_id="152" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:206  %term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="820" st_id="153" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:198  %result_1_27 = fadd float %result_1_26, %term_27

]]></Node>
<StgValue><ssdm name="result_1_27"/></StgValue>
</operation>

<operation id="821" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:200  %term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>

<operation id="822" st_id="153" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:206  %term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="823" st_id="154" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:198  %result_1_27 = fadd float %result_1_26, %term_27

]]></Node>
<StgValue><ssdm name="result_1_27"/></StgValue>
</operation>

<operation id="824" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:200  %term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>

<operation id="825" st_id="154" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:206  %term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="826" st_id="155" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:198  %result_1_27 = fadd float %result_1_26, %term_27

]]></Node>
<StgValue><ssdm name="result_1_27"/></StgValue>
</operation>

<operation id="827" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:200  %term_28 = fmul float %Abuf_14_load_1, %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>

<operation id="828" st_id="155" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:206  %term_30 = fmul float %Abuf_15_load_1, %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="829" st_id="156" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:201  %result_1_28 = fadd float %result_1_27, %term_28

]]></Node>
<StgValue><ssdm name="result_1_28"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="830" st_id="157" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:201  %result_1_28 = fadd float %result_1_27, %term_28

]]></Node>
<StgValue><ssdm name="result_1_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="831" st_id="158" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:201  %result_1_28 = fadd float %result_1_27, %term_28

]]></Node>
<StgValue><ssdm name="result_1_28"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="832" st_id="159" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:201  %result_1_28 = fadd float %result_1_27, %term_28

]]></Node>
<StgValue><ssdm name="result_1_28"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="833" st_id="160" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:201  %result_1_28 = fadd float %result_1_27, %term_28

]]></Node>
<StgValue><ssdm name="result_1_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="834" st_id="161" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:204  %result_1_29 = fadd float %result_1_28, %term_29

]]></Node>
<StgValue><ssdm name="result_1_29"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="835" st_id="162" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:204  %result_1_29 = fadd float %result_1_28, %term_29

]]></Node>
<StgValue><ssdm name="result_1_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="836" st_id="163" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:204  %result_1_29 = fadd float %result_1_28, %term_29

]]></Node>
<StgValue><ssdm name="result_1_29"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="837" st_id="164" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:204  %result_1_29 = fadd float %result_1_28, %term_29

]]></Node>
<StgValue><ssdm name="result_1_29"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="838" st_id="165" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:204  %result_1_29 = fadd float %result_1_28, %term_29

]]></Node>
<StgValue><ssdm name="result_1_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="839" st_id="166" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:207  %result_1_30 = fadd float %result_1_29, %term_30

]]></Node>
<StgValue><ssdm name="result_1_30"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="840" st_id="167" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:207  %result_1_30 = fadd float %result_1_29, %term_30

]]></Node>
<StgValue><ssdm name="result_1_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="841" st_id="168" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:207  %result_1_30 = fadd float %result_1_29, %term_30

]]></Node>
<StgValue><ssdm name="result_1_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="842" st_id="169" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:207  %result_1_30 = fadd float %result_1_29, %term_30

]]></Node>
<StgValue><ssdm name="result_1_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="843" st_id="170" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5:207  %result_1_30 = fadd float %result_1_29, %term_30

]]></Node>
<StgValue><ssdm name="result_1_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="844" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5:110  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="845" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:111  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="171" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader5:208  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %result_1_30) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader5:209  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="848" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:211  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="849" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
