// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module SLOT_X0Y1_TO_SLOT_X0Y1_inner (
    input wire          A_IO_L2_in_10_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_10_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L2_in_11_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_11_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L2_in_7_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_7_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L2_in_8_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_8_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L2_in_9_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_9_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_IO_L2_in_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_IO_L2_in_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_18_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_18_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_18_U0_rs_pipelined_ap_continue,
    input wire          A_PE_dummy_19_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_19_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_19_U0_rs_pipelined_ap_continue,
    input wire          A_PE_dummy_20_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_20_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_20_U0_rs_pipelined_ap_continue,
    input wire          A_PE_dummy_21_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_21_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_21_U0_rs_pipelined_ap_continue,
    input wire          A_PE_dummy_22_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_22_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_22_U0_rs_pipelined_ap_continue,
    input wire          A_PE_dummy_23_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         A_PE_dummy_23_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          A_PE_dummy_23_U0_rs_pipelined_ap_continue,
    input wire          B_PE_dummy_24_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         B_PE_dummy_24_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          B_PE_dummy_24_U0_rs_pipelined_ap_continue,
    input wire          B_PE_dummy_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         B_PE_dummy_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          B_PE_dummy_U0_rs_pipelined_ap_continue,
    input wire          C_drain_IO_L1_out_25_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_25_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_26_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_26_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_27_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_27_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_28_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_28_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_37_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_37_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_38_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_38_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_39_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_39_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_40_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_40_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_41_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_41_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          C_drain_IO_L1_out_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         C_drain_IO_L1_out_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_10_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_10_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_10_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_10_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_11_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_11_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_11_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_11_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_12_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_12_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_12_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_12_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_7_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_7_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire  [255:0] PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_dout,
    input wire          PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_empty_n,
    output wire         PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_tail_if_full_n,
    input wire          PE_wrapper_7_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_7_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_8_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_8_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_8_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_8_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_9_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_9_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    input wire          PE_wrapper_9_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n,
    output wire         PE_wrapper_9_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_rst2c8,
    output wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_rsta29,
    input wire  [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe31f4,
    input wire  [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec612,
    input wire  [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1c2e,
    input wire  [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578a35,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_done_1cc1,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_done_1022,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_done_17e3,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_done_1fd0,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_done_18fa,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_done_1261,
    output wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_done_1abe,
    output wire [  0:0] __design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424,
    input wire          __rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1,
    output wire         __wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_rstf0c,
    input wire  [  0:0] _assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_rst346,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_rst38d,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_rst2ee,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_rst421,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_rstbe8,
    output wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_rst10f,
    output wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_capdde,
    input wire  [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap7fb,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_rstddb,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_rstb15,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_rst913,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_rst757,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_rstcc4,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_rstd25,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_rst30f,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_rst822,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_rst640,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_rst848,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_rst688,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_rstf3a,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_rst25a,
    output wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_rstdbe,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_rst7de,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_rst1cd,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_rstfd9,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_rst45b,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_rstc41,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_rst60b,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_done_1752,
    output wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_idle7a2,
    output wire         _in_IO_L1_out_boundary_36_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_nc4c,
    input wire          _n_IO_L1_out_boundary_36_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_nb22,
    output wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap351,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_rst674,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_rstc8c,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_rst6c0,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_rst68f,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_rst52d,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_rst3cc,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_rstc5f,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_rst2ee,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_rst924,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_rstbbe,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_rstf85,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_rst219,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_rst0d6,
    output wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_rst8fc,
    output wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valide64,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_rst097,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_rsta38,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_rstd77,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_rst951,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_rst34e,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_rstc7f,
    output wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ARESET5da,
    input wire          _sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a,
    output wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid95c,
    input wire  [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid6f5,
    output wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_rst428,
    input wire          fifo_A_A_IO_L2_in_10_U_rs_pipelined_reset,
    input wire          fifo_A_A_IO_L2_in_11_U_rs_pipelined_reset,
    input wire          fifo_A_A_IO_L2_in_12_U_rs_pipelined_reset,
    input wire  [255:0] fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_dout,
    input wire          fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_empty_n,
    output wire         fifo_A_A_IO_L2_in_7_U_hs_if_din_tail_if_full_n,
    input wire          fifo_A_A_IO_L2_in_7_U_rs_pipelined_reset,
    input wire          fifo_A_A_IO_L2_in_8_U_rs_pipelined_reset,
    input wire          fifo_A_A_IO_L2_in_9_U_rs_pipelined_reset,
    input wire          fifo_A_PE_10_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_10_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_10_2_U_rs_pipelined_reset,
    input wire          fifo_A_PE_11_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_11_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_11_2_U_rs_pipelined_reset,
    input wire          fifo_A_PE_12_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_12_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_12_2_U_rs_pipelined_reset,
    input wire          fifo_A_PE_7_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_7_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_7_2_U_rs_pipelined_reset,
    input wire          fifo_A_PE_8_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_8_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_8_2_U_rs_pipelined_reset,
    input wire          fifo_A_PE_9_0_U_rs_pipelined_reset,
    input wire          fifo_A_PE_9_1_U_rs_pipelined_reset,
    input wire          fifo_A_PE_9_2_U_rs_pipelined_reset,
    input wire          fifo_B_PE_10_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_10_1_U_rs_pipelined_reset,
    input wire          fifo_B_PE_11_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_11_1_U_rs_pipelined_reset,
    input wire          fifo_B_PE_12_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_12_1_U_rs_pipelined_reset,
    input wire          fifo_B_PE_13_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_13_1_U_rs_pipelined_reset,
    input wire  [255:0] fifo_B_PE_7_1_U_hs_if_din_head_if_dout,
    input wire          fifo_B_PE_7_1_U_hs_if_din_head_if_empty_n,
    output wire         fifo_B_PE_7_1_U_hs_if_din_tail_if_full_n,
    input wire          fifo_B_PE_7_1_U_rs_pipelined_reset,
    input wire          fifo_B_PE_8_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_8_1_U_rs_pipelined_reset,
    input wire          fifo_B_PE_9_0_U_rs_pipelined_reset,
    input wire          fifo_B_PE_9_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_10_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_11_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_12_U_rs_pipelined_reset,
    output wire [ 63:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_full_n,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_8_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_0_9_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_10_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_11_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_12_U_rs_pipelined_reset,
    output wire [ 63:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_gate_if_dout,
    output wire         fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_gate_if_empty_n,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_full_n,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_8_U_rs_pipelined_reset,
    input wire          fifo_C_drain_C_drain_IO_L1_out_1_9_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_10_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_10_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_11_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_11_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_12_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_12_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_7_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_7_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_8_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_8_1_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_9_0_U_rs_pipelined_reset,
    input wire          fifo_C_drain_PE_9_1_U_rs_pipelined_reset,
    output wire         inst_A_IO_L2_in_1_U0_ap_clk,
    output wire         inst_A_IO_L2_in_2_U0_ap_clk,
    output wire         inst_A_IO_L2_in_3_U0_ap_clk,
    output wire         inst_A_IO_L2_in_4_U0_ap_clk,
    output wire         inst_A_IO_L2_in_5_U0_ap_clk,
    output wire         inst_A_IO_L2_in_6_U0_ap_clk,
    output wire         inst_A_IO_L2_in_U0_ap_clk,
    output wire         inst_A_IO_L3_in_U0_ap_clk,
    output wire         inst_A_PE_dummy_12_U0_ap_clk,
    output wire         inst_A_PE_dummy_13_U0_ap_clk,
    output wire         inst_A_PE_dummy_14_U0_ap_clk,
    output wire         inst_A_PE_dummy_15_U0_ap_clk,
    output wire         inst_A_PE_dummy_16_U0_ap_clk,
    output wire         inst_A_PE_dummy_17_U0_ap_clk,
    output wire         inst_A_PE_dummy_U0_ap_clk,
    output wire         inst_B_IO_L2_in_U0_ap_clk,
    output wire         inst_B_IO_L2_in_boundary_U0_ap_clk,
    output wire         inst_B_IO_L3_in_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_29_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_30_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_31_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_32_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_33_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_34_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_35_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_42_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_43_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_44_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_45_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_46_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_47_U0_ap_clk,
    output wire         inst_C_drain_IO_L1_out_48_U0_ap_clk,
    output wire         inst_C_drain_IO_L2_out_U0_ap_clk,
    output wire         inst_C_drain_IO_L2_out_boundary_U0_ap_clk,
    output wire         inst_C_drain_IO_L3_out_U0_ap_clk,
    output wire         inst_PE_wrapper_0_0_U0_ap_clk,
    output wire         inst_PE_wrapper_0_1_U0_ap_clk,
    output wire         inst_PE_wrapper_1_0_U0_ap_clk,
    output wire         inst_PE_wrapper_1_1_U0_ap_clk,
    output wire         inst_PE_wrapper_2_0_U0_ap_clk,
    output wire         inst_PE_wrapper_2_1_U0_ap_clk,
    output wire         inst_PE_wrapper_3_0_U0_ap_clk,
    output wire         inst_PE_wrapper_3_1_U0_ap_clk,
    output wire         inst_PE_wrapper_4_0_U0_ap_clk,
    output wire         inst_PE_wrapper_4_1_U0_ap_clk,
    output wire         inst_PE_wrapper_5_0_U0_ap_clk,
    output wire         inst_PE_wrapper_5_1_U0_ap_clk,
    output wire         inst_PE_wrapper_6_0_U0_ap_clk,
    output wire         inst_PE_wrapper_6_1_U0_ap_clk,
    output wire         inst_entry_proc_U0_ap_clk,
    input wire          inst_rs_pipelined_A_IO_L2_in_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_2_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_3_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_4_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_5_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_6_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L2_in_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_IO_L3_in_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_12_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_13_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_14_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_15_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_16_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_17_U0_ap_idle_1,
    input wire          inst_rs_pipelined_A_PE_dummy_U0_ap_idle_1,
    input wire          inst_rs_pipelined_B_IO_L2_in_U0_ap_idle_1,
    input wire          inst_rs_pipelined_B_IO_L2_in_boundary_U0_ap_idle_1,
    input wire          inst_rs_pipelined_B_IO_L3_in_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_29_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_30_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_31_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_32_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_33_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_34_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_35_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_42_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_43_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_44_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_45_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_46_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_47_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L1_out_48_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L2_out_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L2_out_boundary_U0_ap_idle_1,
    input wire          inst_rs_pipelined_C_drain_IO_L3_out_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_0_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_0_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_1_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_1_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_2_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_2_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_3_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_3_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_4_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_4_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_5_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_5_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_6_0_U0_ap_idle_1,
    input wire          inst_rs_pipelined_PE_wrapper_6_1_U0_ap_idle_1,
    input wire          inst_rs_pipelined_ap_rst_n,
    input wire          inst_rs_pipelined_entry_proc_U0_ap_idle_1
);

wire         A_IO_L2_in_10_U0_ap_done;
wire         A_IO_L2_in_10_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_10_U0_rs_pipelined_ap_start;
wire         A_IO_L2_in_11_U0_ap_done;
wire         A_IO_L2_in_11_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_11_U0_rs_pipelined_ap_start;
wire         A_IO_L2_in_7_U0_ap_done;
wire         A_IO_L2_in_7_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_7_U0_rs_pipelined_ap_start;
wire         A_IO_L2_in_8_U0_ap_done;
wire         A_IO_L2_in_8_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_8_U0_rs_pipelined_ap_start;
wire         A_IO_L2_in_9_U0_ap_done;
wire         A_IO_L2_in_9_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_9_U0_rs_pipelined_ap_start;
wire         A_IO_L2_in_boundary_U0_ap_done;
wire         A_IO_L2_in_boundary_U0_rs_pipelined_ap_ready;
wire         A_IO_L2_in_boundary_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_18_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_18_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_19_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_19_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_20_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_20_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_21_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_21_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_22_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_22_U0_rs_pipelined_ap_start;
wire         A_PE_dummy_23_U0_rs_pipelined_ap_ready;
wire         A_PE_dummy_23_U0_rs_pipelined_ap_start;
wire         B_PE_dummy_24_U0_rs_pipelined_ap_ready;
wire         B_PE_dummy_24_U0_rs_pipelined_ap_start;
wire         B_PE_dummy_U0_rs_pipelined_ap_ready;
wire         B_PE_dummy_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_25_U0_ap_done;
wire         C_drain_IO_L1_out_25_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_25_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_26_U0_ap_done;
wire         C_drain_IO_L1_out_26_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_26_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_27_U0_ap_done;
wire         C_drain_IO_L1_out_27_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_27_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_28_U0_ap_done;
wire         C_drain_IO_L1_out_28_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_28_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_37_U0_ap_done;
wire         C_drain_IO_L1_out_37_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_37_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_38_U0_ap_done;
wire         C_drain_IO_L1_out_38_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_38_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_39_U0_ap_done;
wire         C_drain_IO_L1_out_39_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_39_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_40_U0_ap_done;
wire         C_drain_IO_L1_out_40_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_40_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_41_U0_ap_done;
wire         C_drain_IO_L1_out_41_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_41_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_U0_ap_done;
wire         C_drain_IO_L1_out_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_boundary_36_U0_ap_done;
wire         C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_start;
wire         C_drain_IO_L1_out_boundary_U0_ap_done;
wire         C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_ready;
wire         C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_start;
wire         PE_wrapper_10_0_U0_ap_done;
wire         PE_wrapper_10_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_10_0_U0_rs_pipelined_ap_start;
wire         PE_wrapper_10_1_U0_ap_done;
wire         PE_wrapper_10_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_10_1_U0_rs_pipelined_ap_start;
wire         PE_wrapper_11_0_U0_ap_done;
wire         PE_wrapper_11_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_11_0_U0_rs_pipelined_ap_start;
wire         PE_wrapper_11_1_U0_ap_done;
wire         PE_wrapper_11_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_11_1_U0_rs_pipelined_ap_start;
wire         PE_wrapper_12_0_U0_ap_done;
wire         PE_wrapper_12_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_12_0_U0_rs_pipelined_ap_start;
wire         PE_wrapper_12_1_U0_ap_done;
wire         PE_wrapper_12_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_12_1_U0_rs_pipelined_ap_start;
wire         PE_wrapper_7_0_U0_ap_done;
wire         PE_wrapper_7_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_7_0_U0_rs_pipelined_ap_start;
wire [255:0] PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_dout;
wire         PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_empty_n;
wire         PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_read;
wire         PE_wrapper_7_1_U0_ap_done;
wire         PE_wrapper_7_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_7_1_U0_rs_pipelined_ap_start;
wire         PE_wrapper_8_0_U0_ap_done;
wire         PE_wrapper_8_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_8_0_U0_rs_pipelined_ap_start;
wire         PE_wrapper_8_1_U0_ap_done;
wire         PE_wrapper_8_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_8_1_U0_rs_pipelined_ap_start;
wire         PE_wrapper_9_0_U0_ap_done;
wire         PE_wrapper_9_0_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_9_0_U0_rs_pipelined_ap_start;
wire         PE_wrapper_9_1_U0_ap_done;
wire         PE_wrapper_9_1_U0_rs_pipelined_ap_ready;
wire         PE_wrapper_9_1_U0_rs_pipelined_ap_start;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst9c8;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1d8a;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1d3c;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_188b;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1a57;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_18f0;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1604;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_nbe2;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_naf1;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_na54;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_nca4;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_ncfe;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_nd03;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n37d;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n0fe;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n29d;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap969;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap7fe;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_capf84;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_capba4;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap878;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap97b;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_capb34;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap2f3;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cape2c;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_na98;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n43e;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_ndda;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_nb05;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n97a;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n1c9;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_nca8;
wire         _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n8fe;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_capbb5;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_capf08;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_capb5f;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_capfa1;
wire [  1:0] _1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_capf44;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634902;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f1b5;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d3fa;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6323;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d24fa;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba20af;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a12a;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323781;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9397;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01673;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54d28;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5ca3;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap6941ab;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1bcc;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab932;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e327b;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16fc71;
wire [  1:0] _3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf0f0;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1366;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1ac4;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1ada;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_11b6;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1acf;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1792;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1d53;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_123e;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1042;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n82d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n05b;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n9bd;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n20b;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_nca1;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n7d7;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n226;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n9f2;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n4c8;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n181;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_ne15;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_nf86;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_nd0d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_ne96;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_ncdf;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n54d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_nd5b;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n4da;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_nd54;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n76f;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_nd2d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n443;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n85d;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n785;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n445;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_ne98;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n142;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n122;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_nac7;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n962;
wire         __1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n083;
wire         __design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1c5f;
wire [ 63:0] __design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1329;
wire         __design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1d96;
wire         __design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1cc1;
wire         __design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1643;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap7f2;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_capbfe;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valided0;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid98f;
wire [  1:0] __design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap1c9;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_capa2d;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap654;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap516;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_capf6a;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap343;
wire [  1:0] __design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cape63;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0350;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9d67;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd4376b;
wire [  1:0] __i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748af3;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069660;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b7e7;
wire [  1:0] __i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99a93;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9464;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d288;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c717;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649c40;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea109;
wire [  1:0] __i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21cca9;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_11d4;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_143c;
wire [255:0] __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1927;
wire         __inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_113b;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap3fc;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap318;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap303;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap447;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap85b;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap6fc;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_capfe1;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap0fa;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap5f9;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap3bc;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap00e;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap28e;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap45f;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_capd5c;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_capea2;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap256;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_capb5d;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap799;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_capc11;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap11f;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap28a;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap6c2;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap643;
wire [  1:0] __inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap4d5;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout285;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_doutbac;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_doutab2;
wire [ 63:0] __inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout783;
wire [  1:0] __kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid77503c;
wire [  1:0] __kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1afaed;
wire [  1:0] __kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7eee3;
wire         __wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst20b;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1ae1;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_136f;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1986;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1d9c;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1f6d;
wire         __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1186;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_capc9f;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap9ea;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap684;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap1b0;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap84d;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_capfa8;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap0b6;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap738;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap2b0;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap26b;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap233;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cape09;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_capa4f;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap160;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap096;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_capb01;
wire [  1:0] __wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap515;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_104c;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1d24;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_169b;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1b69;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1f72;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1216;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_145e;
wire         _apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1c52;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap2be;
wire         _apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst344;
wire         _apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1c3f;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_13cb;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_184d;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1507;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1c39;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1e1e;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1a40;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1a69;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_127e;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_171a;
wire [255:0] _apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1ddd;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid890;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid637;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid8ea;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_validd03;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid449;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_validf2a;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid511;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_validb0a;
wire [  1:0] _apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_validd31;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_nd3f;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_nc22;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n4b1;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n01c;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n239;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_nc84;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n9d9;
wire         _apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n494;
wire         _design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1f05;
wire         _design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_18ec;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valide2b;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid494;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid88d;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid7de;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap716;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_validb97;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valida8a;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid40d;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid023;
wire         _design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1960;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid070;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid3b8;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid955;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid23b;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_capa8b;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid14e;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid340;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid35a;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid0bb;
wire         _design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1de7;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valida6e;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid36f;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid53e;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_validc13;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap1c6;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid63e;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_validd25;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid7db;
wire [  1:0] _design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid7d7;
wire         _design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1ddd;
wire         _design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst2c7;
wire         _el3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae3ed;
wire         _el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52dc47;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid39161e;
wire         _el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c58ae;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e34a2;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4eeb;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3fd6;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd786ef;
wire [  1:0] _el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d829;
wire         _el3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write80100b;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap510;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_capcd1;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap1bf;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_capa81;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_capd54;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_capdf4;
wire         _er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1b8f;
wire         _er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_131e;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1dec;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1a36;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_153c;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_15f7;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_197e;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1049;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1503;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_18b6;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1c68;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1fe3;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1fff;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_19fa;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap626;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap7ac;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap395;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap259;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap796;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap336;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap44a;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_capd8d;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_capf38;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap97e;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_capd1c;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap1f5;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap305;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap5b2;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap219;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap016;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_capc82;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1ee1;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_capdab;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap40e;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_capfec;
wire         _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_19a2;
wire [  1:0] _er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_capd16;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap4a6;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_capd08;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap41e;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid301;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid423;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_validbf0;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid161;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid1a1;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valide58;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid425;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_validf4f;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid013;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_validcb0;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid74e;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid2e3;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid56d;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid9a8;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid3a6;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid849;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid379;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap47a;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap032;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap185;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap58b;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap443;
wire [  1:0] _er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap06d;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418a67;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd32df;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e4d1;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07de8f;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e5d1;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d58a0;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd9157a;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap8446ae;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc0d6;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8085;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47481;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13bca8;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine704df;
wire [ 63:0] _ernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc7ff;
wire         _ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write9962c3;
wire [  1:0] _ernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8729;
wire [  1:0] _esign_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap93b;
wire [  1:0] _esign_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap380;
wire [  1:0] _esign_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_capb27;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid99d;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_validdd7;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid545;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_validf6a;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_capd47;
wire [  1:0] _gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid753;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap4c8;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap7b7;
wire [  1:0] _gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap3ce;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_validd73;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_validf3f;
wire [  1:0] _gn_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valida65;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid857;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid6f6;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_validcb8;
wire [  1:0] _gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid76c;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rstada;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rstf39;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst3ea;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst700;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst32e;
wire         _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst176;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout69c;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout2ad;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout32a;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_doute72;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout60f;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout47f;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout1b7;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout30c;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_doutde5;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout2df;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout444;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout918;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout91e;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout601;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_doutaa1;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout57e;
wire [255:0] _gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout03f;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5f59;
wire [  1:0] _i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e772;
wire [  1:0] _i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be39d;
wire [  1:0] _i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e215c;
wire [  1:0] _i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd3435a;
wire [  1:0] _ign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid426;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst76d;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst31e;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst39d;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rsta4e;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst4bb;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rstd4b;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst76e;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst321;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst6e7;
wire         _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_189d;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_doutf33;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout1f3;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_doute45;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_doutd8c;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_doutd76;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout0be;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout39a;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout4da;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout0c8;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout10f;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout1e1;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_doutccf;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout934;
wire [255:0] _ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout3ef;
wire [255:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1c83;
wire [255:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1a99;
wire         _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1f7c;
wire         _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_16a4;
wire [255:0] _inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_143d;
wire [  1:0] _inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid0c9;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_148a;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_19bf;
wire [ 31:0] _inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1c00;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_doutbf1;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_doutb28;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout0d7;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_doutf5c;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_doute13;
wire [ 63:0] _inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout1dc;
wire [  1:0] _kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499c4f;
wire [  1:0] _l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87c74;
wire [ 63:0] _l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bffa3;
wire [  1:0] _l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc8849f;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_148b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1622;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1403;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst417;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst98d;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rstb7a;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst20e;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst744;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst68b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n6cb;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_ndef;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n24a;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n56d;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n3a5;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n55a;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_naf6;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n468;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_na3b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n42b;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n18e;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_nb3a;
wire         _n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n27a;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025a8b;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55cd4;
wire         _nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8f93;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433dab;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42cd69;
wire         _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1e22;
wire         _nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da8a9;
wire         _nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075569;
wire         _nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7a9d;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d3b2;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619efe;
wire         _nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991970;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f466b;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2dfa89;
wire         _nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04e2d;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2adbb5;
wire         _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4966;
wire         _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee3691d;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9ecb6;
wire         _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493570;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e50c;
wire         _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed184;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680c8c;
wire         _nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write4209be;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c4d3;
wire [  1:0] _nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6cb3;
wire         _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_11bd;
wire         _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1408;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap6fa;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap2cf;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid5c7;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_capd8a;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap532;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_validba6;
wire         _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1c15;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap515;
wire [  1:0] _nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_validd56;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_14a6;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1635;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_155a;
wire         _nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_12c7;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1cc3;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1d9d;
wire [ 31:0] _nst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1cb2;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_ne9e;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n1aa;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n4b6;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n541;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_nac4;
wire         _nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n3c2;
wire         _per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1c59;
wire         _per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_125f;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_capde8;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_capbbc;
wire [  1:0] _per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_capaed;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1712;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_168a;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_13ca;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_121a;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1ac8;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1255;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1100;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1f8f;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1b09;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1edb;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_15b0;
wire [255:0] _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_14e8;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1c6f;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_11ee;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_183b;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_14f8;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_15f4;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1c0f;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1e6d;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_19c9;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1c81;
wire         _per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1fb2;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1a58;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1125;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1a9a;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_11ef;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_19c0;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_12e9;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1f4f;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1cd5;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1599;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n088;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n473;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n3ac;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_capf24;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap5b2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap046;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_validde4;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_validdee;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_validacc;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_validc8f;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_validdc7;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid8b7;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_validd3e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid10f;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid6d7;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid8b5;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid503;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid899;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_validede;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid0a6;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n953;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_nc3e;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n45a;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n336;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n49d;
wire         _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n3a2;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap799;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_capd1e;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_capb97;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_capf74;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap575;
wire [  1:0] _per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap28e;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap94c;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_capc7b;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap921;
wire         _pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1114;
wire         _pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_19c8;
wire         _pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1fb8;
wire         _pper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_13eb;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1835;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_153e;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1e74;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1509;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1b84;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1fc5;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_17e8;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_101c;
wire [255:0] _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_12b6;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1198;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1246;
wire [255:0] _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1f39;
wire         _pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1ad7;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_validdb5;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid989;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid77f;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid9a8;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_validb54;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_validb51;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valida1b;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_validf8f;
wire [  1:0] _pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid47b;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1576;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n91c;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n7c6;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_nbc8;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_na51;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_na4d;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_ne8b;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_nb68;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n083;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n1ee;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_ne99;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n11b;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_na49;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_ne1a;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_ne7a;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n226;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n1fc;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n90f;
wire         _pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n8e2;
wire [255:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_16b4;
wire [255:0] _r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_16f6;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1fb0;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1082;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1aee;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_15ca;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1569;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1dff;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1951;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1f8a;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_13b8;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1b64;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1ce0;
wire         _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1cb0;
wire [  1:0] _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cape5d;
wire [  1:0] _r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap924;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rstc7c;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst76c;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rstcd1;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst86b;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst7d5;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rstf9b;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst7f5;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rstcc2;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst26b;
wire         _rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_10a1;
wire [255:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout96e;
wire [255:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout165;
wire [255:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout972;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout011;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_doutccf;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout3b9;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_doutfd1;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_doutf14;
wire [ 31:0] _rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout9d8;
wire [  1:0] _rnel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc510;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd66e;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c403e;
wire         _rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefce95;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8c0d;
wire         _rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377f63;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21dafa;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din97599e;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53c52;
wire         _rnel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e352;
wire         _rnel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683c93;
wire [  1:0] _rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671834;
wire [ 63:0] _rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87fa4b;
wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid77f;
wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_validde5;
wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid7e1;
wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid489;
wire [  1:0] _sign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid67a;
wire [  1:0] _sign_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_caped8;
wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst247;
wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rstd80;
wire         _sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst4b8;
wire         _st_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1423;
wire         _st_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1176;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_caped0;
wire         _st_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1385;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid122;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid151;
wire [  1:0] _st_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_validfec;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_142e;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_170c;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_14ff;
wire         _st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_110c;
wire [ 31:0] _st_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1cdb;
wire [ 31:0] _st_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1033;
wire [ 31:0] _st_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1a15;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1168;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1386;
wire         _st_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_11da;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n03d;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n257;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_nd94;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_nfd0;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n733;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n5f5;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n070;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n2a7;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n739;
wire         _st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n300;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_capfd2;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap09e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_validbd0;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_capd7d;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_capfa8;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid61e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap9d7;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid432;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid25e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid365;
wire [  1:0] _t_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valide53;
wire         _t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_139e;
wire         _t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1b10;
wire [ 31:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_14e5;
wire [ 31:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1b70;
wire [ 31:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_135b;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid817;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_validee8;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid83a;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap1d1;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid99b;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valide39;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid209;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_validf1c;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1b01;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid7cb;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid04a;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_validfe8;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid0c7;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_capaa9;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_validc2b;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid4cf;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_validc69;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid2ef;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1f73;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_validfd3;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_validd63;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_validcbf;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap791;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid6e1;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_validb9f;
wire [  1:0] _t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_validad0;
wire         _t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_15ed;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n597;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n477;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n0b5;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap152;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap686;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n98e;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_nb86;
wire         _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n74d;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap16e;
wire [  1:0] _t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap5b9;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_194f;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1b4d;
wire [255:0] _wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_12ff;
wire         _wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_172c;
wire         _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst71e;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout622;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout75f;
wire [255:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout4b0;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_doutd27;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout0d6;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_doute39;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_doutda9;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout351;
wire [ 31:0] _wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_doutcc8;
wire [255:0] fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_din;
wire         fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_full_n;
wire         fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_write;
wire [255:0] fifo_B_PE_7_1_U_rs_pipelined_if_din;
wire         fifo_B_PE_7_1_U_rs_pipelined_if_full_n;
wire         fifo_B_PE_7_1_U_rs_pipelined_if_write;
wire         inst_A_IO_L2_in_10_U0_ap_clk;
wire         inst_A_IO_L2_in_11_U0_ap_clk;
wire         inst_A_IO_L2_in_7_U0_ap_clk;
wire         inst_A_IO_L2_in_8_U0_ap_clk;
wire         inst_A_IO_L2_in_9_U0_ap_clk;
wire         inst_A_IO_L2_in_boundary_U0_ap_clk;
wire         inst_A_PE_dummy_18_U0_ap_clk;
wire         inst_A_PE_dummy_19_U0_ap_clk;
wire         inst_A_PE_dummy_20_U0_ap_clk;
wire         inst_A_PE_dummy_21_U0_ap_clk;
wire         inst_A_PE_dummy_22_U0_ap_clk;
wire         inst_A_PE_dummy_23_U0_ap_clk;
wire         inst_B_PE_dummy_24_U0_ap_clk;
wire         inst_B_PE_dummy_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_25_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_26_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_27_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_28_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_37_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_38_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_39_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_40_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_41_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_boundary_36_U0_ap_clk;
wire         inst_C_drain_IO_L1_out_boundary_U0_ap_clk;
wire         inst_PE_wrapper_10_0_U0_ap_clk;
wire         inst_PE_wrapper_10_1_U0_ap_clk;
wire         inst_PE_wrapper_11_0_U0_ap_clk;
wire         inst_PE_wrapper_11_1_U0_ap_clk;
wire         inst_PE_wrapper_12_0_U0_ap_clk;
wire         inst_PE_wrapper_12_1_U0_ap_clk;
wire         inst_PE_wrapper_7_0_U0_ap_clk;
wire         inst_PE_wrapper_7_1_U0_ap_clk;
wire         inst_PE_wrapper_8_0_U0_ap_clk;
wire         inst_PE_wrapper_8_1_U0_ap_clk;
wire         inst_PE_wrapper_9_0_U0_ap_clk;
wire         inst_PE_wrapper_9_1_U0_ap_clk;
wire         inst_control_s_axi_U_ACLK;


kernel3_A_IO_L2_in_10 A_IO_L2_in_10_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_10_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_10_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (A_IO_L2_in_10_U0_ap_done),
    .ap_idle                               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1366),
    .ap_ready                              (A_IO_L2_in_10_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst76d),
    .ap_start                              (A_IO_L2_in_10_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_1013_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout96e),
    .fifo_A_A_IO_L2_in_1013_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n088),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_capfd2),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid99d),
    .fifo_A_A_IO_L2_in_1013_read           (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_11bd),
    .fifo_A_A_IO_L2_in_1114_din            (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1c83),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap09e),
    .fifo_A_A_IO_L2_in_1114_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n7c6),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_validdd7),
    .fifo_A_A_IO_L2_in_1114_write          (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1423),
    .fifo_A_PE_10_048_din                  (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_104c),
    .fifo_A_PE_10_048_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap510),
    .fifo_A_PE_10_048_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n82d),
    .fifo_A_PE_10_048_num_data_valid       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_validbd0),
    .fifo_A_PE_10_048_write                (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1c59)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_10_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_10_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_10_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_10_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_10_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_IO_L2_in_11 A_IO_L2_in_11_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_11_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_11_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (A_IO_L2_in_11_U0_ap_done),
    .ap_idle                               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1ac4),
    .ap_ready                              (A_IO_L2_in_11_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst31e),
    .ap_start                              (A_IO_L2_in_11_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_1114_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout165),
    .fifo_A_A_IO_L2_in_1114_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n473),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_capd7d),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid545),
    .fifo_A_A_IO_L2_in_1114_read           (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1408),
    .fifo_A_A_IO_L2_in_1215_din            (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1a99),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_capfa8),
    .fifo_A_A_IO_L2_in_1215_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_nbc8),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_validf6a),
    .fifo_A_A_IO_L2_in_1215_write          (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1176),
    .fifo_A_PE_11_051_din                  (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1d24),
    .fifo_A_PE_11_051_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_capcd1),
    .fifo_A_PE_11_051_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n20b),
    .fifo_A_PE_11_051_num_data_valid       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid61e),
    .fifo_A_PE_11_051_write                (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_125f)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_11_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_11_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_11_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_11_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_11_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_IO_L2_in_7 A_IO_L2_in_7_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_7_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_7_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (A_IO_L2_in_7_U0_ap_done),
    .ap_idle                              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_148b),
    .ap_ready                             (A_IO_L2_in_7_U0_rs_pipelined_ap_ready),
    .ap_rst                               (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst247),
    .ap_start                             (A_IO_L2_in_7_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_710_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout622),
    .fifo_A_A_IO_L2_in_710_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_na51),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap6fa),
    .fifo_A_A_IO_L2_in_710_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid77f),
    .fifo_A_A_IO_L2_in_710_read           (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_11d4),
    .fifo_A_A_IO_L2_in_811_din            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_16b4),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap2cf),
    .fifo_A_A_IO_L2_in_811_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_nd3f),
    .fifo_A_A_IO_L2_in_811_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_validde5),
    .fifo_A_A_IO_L2_in_811_write          (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1f7c),
    .fifo_A_PE_7_039_din                  (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_194f),
    .fifo_A_PE_7_039_fifo_cap             (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap94c),
    .fifo_A_PE_7_039_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n6cb),
    .fifo_A_PE_7_039_num_data_valid       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid5c7),
    .fifo_A_PE_7_039_write                (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_169b)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_7_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_7_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_7_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_7_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_7_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_IO_L2_in_8 A_IO_L2_in_8_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_8_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_8_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (A_IO_L2_in_8_U0_ap_done),
    .ap_idle                              (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1622),
    .ap_ready                             (A_IO_L2_in_8_U0_rs_pipelined_ap_ready),
    .ap_rst                               (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rstd80),
    .ap_start                             (A_IO_L2_in_8_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_811_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout75f),
    .fifo_A_A_IO_L2_in_811_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_na4d),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_capd8a),
    .fifo_A_A_IO_L2_in_811_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid7e1),
    .fifo_A_A_IO_L2_in_811_read           (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_143c),
    .fifo_A_A_IO_L2_in_912_din            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_16f6),
    .fifo_A_A_IO_L2_in_912_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap532),
    .fifo_A_A_IO_L2_in_912_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_nc22),
    .fifo_A_A_IO_L2_in_912_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid489),
    .fifo_A_A_IO_L2_in_912_write          (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_16a4),
    .fifo_A_PE_8_042_din                  (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1b4d),
    .fifo_A_PE_8_042_fifo_cap             (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_capc7b),
    .fifo_A_PE_8_042_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n56d),
    .fifo_A_PE_8_042_num_data_valid       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_validba6),
    .fifo_A_PE_8_042_write                (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1b69)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_8_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_8_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_8_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_8_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_8_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_IO_L2_in_9 A_IO_L2_in_9_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_9_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_9_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (A_IO_L2_in_9_U0_ap_done),
    .ap_idle                               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1403),
    .ap_ready                              (A_IO_L2_in_9_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst4b8),
    .ap_start                              (A_IO_L2_in_9_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_1013_din            (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1927),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_caped0),
    .fifo_A_A_IO_L2_in_1013_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n91c),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (_ign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid426),
    .fifo_A_A_IO_L2_in_1013_write          (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1c15),
    .fifo_A_A_IO_L2_in_912_dout            (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout4b0),
    .fifo_A_A_IO_L2_in_912_empty_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_ne8b),
    .fifo_A_A_IO_L2_in_912_fifo_cap        (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap515),
    .fifo_A_A_IO_L2_in_912_num_data_valid  (_sign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid67a),
    .fifo_A_A_IO_L2_in_912_read            (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_113b),
    .fifo_A_PE_9_045_din                   (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_12ff),
    .fifo_A_PE_9_045_fifo_cap              (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap921),
    .fifo_A_PE_9_045_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_naf6),
    .fifo_A_PE_9_045_num_data_valid        (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_validd56),
    .fifo_A_PE_9_045_write                 (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1f72)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_9_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_9_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_9_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_9_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_9_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_IO_L2_in_boundary A_IO_L2_in_boundary_U0 /**   design_1_i/kernel3_0/inst/A_IO_L2_in_boundary_U0/design_1_i/kernel3_0/inst/A_IO_L2_in_boundary_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (A_IO_L2_in_boundary_U0_ap_done),
    .ap_idle                               (_pper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1576),
    .ap_ready                              (A_IO_L2_in_boundary_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst71e),
    .ap_start                              (A_IO_L2_in_boundary_U0_rs_pipelined_ap_start),
    .fifo_A_A_IO_L2_in_1215_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout972),
    .fifo_A_A_IO_L2_in_1215_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n3ac),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (_gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_capd47),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (_rnel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc510),
    .fifo_A_A_IO_L2_in_1215_read           (__design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1c5f),
    .fifo_A_PE_12_054_din                  (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_143d),
    .fifo_A_PE_12_054_fifo_cap             (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap9d7),
    .fifo_A_PE_12_054_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n226),
    .fifo_A_PE_12_054_num_data_valid       (_gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid753),
    .fifo_A_PE_12_054_write                (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1385)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_IO_L2_in_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_IO_L2_in_boundary_U0_rs_pipelined_ap_start),
    .if_full_n  (A_IO_L2_in_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_IO_L2_in_boundary_U0_rs_pipelined_ap_ready),
    .if_write   (A_IO_L2_in_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_18 A_PE_dummy_18_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_18_U0/design_1_i/kernel3_0/inst/A_PE_dummy_18_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (A_PE_dummy_18_U0_rs_pipelined_ap_continue),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_done_1cc1),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1ada),
    .ap_ready                       (A_PE_dummy_18_U0_rs_pipelined_ap_ready),
    .ap_rst                         (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst39d),
    .ap_start                       (A_PE_dummy_18_U0_rs_pipelined_ap_start),
    .fifo_A_PE_7_241_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_doute45),
    .fifo_A_PE_7_241_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_nf86),
    .fifo_A_PE_7_241_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_capde8),
    .fifo_A_PE_7_241_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid122),
    .fifo_A_PE_7_241_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1216)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_18_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_18_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_18_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_18_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_18_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_19 A_PE_dummy_19_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_19_U0/design_1_i/kernel3_0/inst/A_PE_dummy_19_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (A_PE_dummy_19_U0_rs_pipelined_ap_continue),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_done_1022),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_11b6),
    .ap_ready                       (A_PE_dummy_19_U0_rs_pipelined_ap_ready),
    .ap_rst                         (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rsta4e),
    .ap_start                       (A_PE_dummy_19_U0_rs_pipelined_ap_start),
    .fifo_A_PE_8_244_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout0be),
    .fifo_A_PE_8_244_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_ncdf),
    .fifo_A_PE_8_244_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_capbbc),
    .fifo_A_PE_8_244_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid151),
    .fifo_A_PE_8_244_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_145e)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_19_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_19_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_19_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_19_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_19_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_20 A_PE_dummy_20_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_20_U0/design_1_i/kernel3_0/inst/A_PE_dummy_20_U0   **/ (
    .ap_clk                         (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                    (A_PE_dummy_20_U0_rs_pipelined_ap_continue),
    .ap_done                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_done_17e3),
    .ap_idle                        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1acf),
    .ap_ready                       (A_PE_dummy_20_U0_rs_pipelined_ap_ready),
    .ap_rst                         (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst4bb),
    .ap_start                       (A_PE_dummy_20_U0_rs_pipelined_ap_start),
    .fifo_A_PE_9_247_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout0c8),
    .fifo_A_PE_9_247_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n4da),
    .fifo_A_PE_9_247_fifo_cap       (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_capaed),
    .fifo_A_PE_9_247_num_data_valid (_st_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_validfec),
    .fifo_A_PE_9_247_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1c52)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_20_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_20_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_20_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_20_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_20_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_21 A_PE_dummy_21_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_21_U0/design_1_i/kernel3_0/inst/A_PE_dummy_21_U0   **/ (
    .ap_clk                          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (A_PE_dummy_21_U0_rs_pipelined_ap_continue),
    .ap_done                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_done_1fd0),
    .ap_idle                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1792),
    .ap_ready                        (A_PE_dummy_21_U0_rs_pipelined_ap_ready),
    .ap_rst                          (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rstd4b),
    .ap_start                        (A_PE_dummy_21_U0_rs_pipelined_ap_start),
    .fifo_A_PE_10_250_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout32a),
    .fifo_A_PE_10_250_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_na54),
    .fifo_A_PE_10_250_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap1bf),
    .fifo_A_PE_10_250_num_data_valid (_t_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid432),
    .fifo_A_PE_10_250_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1114)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_21_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_21_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_21_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_21_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_21_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_22 A_PE_dummy_22_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_22_U0/design_1_i/kernel3_0/inst/A_PE_dummy_22_U0   **/ (
    .ap_clk                          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (A_PE_dummy_22_U0_rs_pipelined_ap_continue),
    .ap_done                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_done_18fa),
    .ap_idle                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1d53),
    .ap_ready                        (A_PE_dummy_22_U0_rs_pipelined_ap_ready),
    .ap_rst                          (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst76e),
    .ap_start                        (A_PE_dummy_22_U0_rs_pipelined_ap_start),
    .fifo_A_PE_11_253_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout47f),
    .fifo_A_PE_11_253_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_nd03),
    .fifo_A_PE_11_253_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_capa81),
    .fifo_A_PE_11_253_num_data_valid (_t_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid25e),
    .fifo_A_PE_11_253_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_19c8)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_22_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_22_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_22_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_22_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_22_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_A_PE_dummy_23 A_PE_dummy_23_U0 /**   design_1_i/kernel3_0/inst/A_PE_dummy_23_U0/design_1_i/kernel3_0/inst/A_PE_dummy_23_U0   **/ (
    .ap_clk                          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (A_PE_dummy_23_U0_rs_pipelined_ap_continue),
    .ap_done                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_done_1261),
    .ap_idle                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_123e),
    .ap_ready                        (A_PE_dummy_23_U0_rs_pipelined_ap_ready),
    .ap_rst                          (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst321),
    .ap_start                        (A_PE_dummy_23_U0_rs_pipelined_ap_start),
    .fifo_A_PE_12_256_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_doutde5),
    .fifo_A_PE_12_256_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n29d),
    .fifo_A_PE_12_256_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_capd54),
    .fifo_A_PE_12_256_num_data_valid (_t_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid365),
    .fifo_A_PE_12_256_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1fb8)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) A_PE_dummy_23_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (A_PE_dummy_23_U0_rs_pipelined_ap_start),
    .if_full_n  (A_PE_dummy_23_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (A_PE_dummy_23_U0_rs_pipelined_ap_ready),
    .if_write   (A_PE_dummy_23_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_B_PE_dummy_24 B_PE_dummy_24_U0 /**   design_1_i/kernel3_0/inst/B_PE_dummy_24_U0/design_1_i/kernel3_0/inst/B_PE_dummy_24_U0   **/ (
    .ap_clk                          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (B_PE_dummy_24_U0_rs_pipelined_ap_continue),
    .ap_done                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_done_1abe),
    .ap_idle                         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1042),
    .ap_ready                        (B_PE_dummy_24_U0_rs_pipelined_ap_ready),
    .ap_rst                          (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst6e7),
    .ap_start                        (B_PE_dummy_24_U0_rs_pipelined_ap_start),
    .fifo_B_PE_13_184_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout03f),
    .fifo_B_PE_13_184_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n8fe),
    .fifo_B_PE_13_184_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_capdf4),
    .fifo_B_PE_13_184_num_data_valid (_t_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valide53),
    .fifo_B_PE_13_184_read           (_pper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_13eb)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) B_PE_dummy_24_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (B_PE_dummy_24_U0_rs_pipelined_ap_start),
    .if_full_n  (B_PE_dummy_24_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (B_PE_dummy_24_U0_rs_pipelined_ap_ready),
    .if_write   (B_PE_dummy_24_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_B_PE_dummy B_PE_dummy_U0 /**   design_1_i/kernel3_0/inst/B_PE_dummy_U0/design_1_i/kernel3_0/inst/B_PE_dummy_U0   **/ (
    .ap_clk                          (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                     (B_PE_dummy_U0_rs_pipelined_ap_continue),
    .ap_done                         (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_done_1752),
    .ap_idle                         (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_189d),
    .ap_ready                        (B_PE_dummy_U0_rs_pipelined_ap_ready),
    .ap_rst                          (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst2c7),
    .ap_start                        (B_PE_dummy_U0_rs_pipelined_ap_start),
    .fifo_B_PE_13_070_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout57e),
    .fifo_B_PE_13_070_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_nca8),
    .fifo_B_PE_13_070_fifo_cap       (_apper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap2be),
    .fifo_B_PE_13_070_num_data_valid (_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid0c9),
    .fifo_B_PE_13_070_read           (_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_172c)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) B_PE_dummy_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (B_PE_dummy_U0_rs_pipelined_ap_start),
    .if_full_n  (B_PE_dummy_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (B_PE_dummy_U0_rs_pipelined_ap_ready),
    .if_write   (B_PE_dummy_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_25 C_drain_IO_L1_out_25_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_25_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_25_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_25_U0_ap_done),
    .ap_idle                                               (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1a58),
    .ap_ready                                              (C_drain_IO_L1_out_25_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rstc7c),
    .ap_start                                              (C_drain_IO_L1_out_25_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_din            (_rnel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd66e),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418a67),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n03d),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025a8b),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_write          (_el3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae3ed),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_doutb28),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n477),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd32df),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55cd4),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_read           (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8f93),
    .fifo_C_drain_PE_10_095_dout                           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout011),
    .fifo_C_drain_PE_10_095_empty_n                        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n953),
    .fifo_C_drain_PE_10_095_fifo_cap                       (__i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0350),
    .fifo_C_drain_PE_10_095_num_data_valid                 (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433dab),
    .fifo_C_drain_PE_10_095_read                           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_142e)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_25_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_25_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_25_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_25_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_25_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_26 C_drain_IO_L1_out_26_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_26_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_26_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_26_U0_ap_done),
    .ap_idle                                               (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1125),
    .ap_ready                                              (C_drain_IO_L1_out_26_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst76c),
    .ap_start                                              (C_drain_IO_L1_out_26_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_doutbf1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n597),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e4d1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42cd69),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_read           (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1e22),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_din             (_ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07de8f),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap        (_3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f1b5),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_full_n          (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n4b6),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid  (_3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634902),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_write           (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da8a9),
    .fifo_C_drain_PE_9_094_dout                            (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout351),
    .fifo_C_drain_PE_9_094_empty_n                         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n90f),
    .fifo_C_drain_PE_9_094_fifo_cap                        (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap4c8),
    .fifo_C_drain_PE_9_094_num_data_valid                  (_rnel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c403e),
    .fifo_C_drain_PE_9_094_read                            (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_14a6)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_26_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_26_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_26_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_26_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_26_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_27 C_drain_IO_L1_out_27_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_27_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_27_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_27_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1a9a),
    .ap_ready                                             (C_drain_IO_L1_out_27_U0_rs_pipelined_ap_ready),
    .ap_rst                                               (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rstcd1),
    .ap_start                                             (C_drain_IO_L1_out_27_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_din            (_ernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e5d1),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d24fa),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n1aa),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d3fa),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_write          (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075569),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_doutbac),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n733),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba20af),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6323),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_read           (_rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefce95),
    .fifo_C_drain_PE_8_093_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_doute39),
    .fifo_C_drain_PE_8_093_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n226),
    .fifo_C_drain_PE_8_093_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap7b7),
    .fifo_C_drain_PE_8_093_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8c0d),
    .fifo_C_drain_PE_8_093_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1635)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_27_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_27_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_27_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_27_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_27_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_28 C_drain_IO_L1_out_28_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_28_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_28_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_28_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_11ef),
    .ap_ready                                             (C_drain_IO_L1_out_28_U0_rs_pipelined_ap_ready),
    .ap_rst                                               (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst86b),
    .ap_start                                             (C_drain_IO_L1_out_28_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_din            (_ernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d58a0),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap9ec612),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_ne9e),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_validbe31f4),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_write          (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7a9d),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout285),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_nfd0),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323781),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a12a),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_read           (_rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377f63),
    .fifo_C_drain_PE_7_092_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_doutd27),
    .fifo_C_drain_PE_7_092_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_ne1a),
    .fifo_C_drain_PE_7_092_fifo_cap                       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap3ce),
    .fifo_C_drain_PE_7_092_num_data_valid                 (_rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21dafa),
    .fifo_C_drain_PE_7_092_read                           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_155a)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_28_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_28_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_28_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_28_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_28_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_37 C_drain_IO_L1_out_37_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_37_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_37_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_37_U0_ap_done),
    .ap_idle                                               (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_19c0),
    .ap_ready                                              (C_drain_IO_L1_out_37_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst7d5),
    .ap_start                                              (C_drain_IO_L1_out_37_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_din            (_rnel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din97599e),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd9157a),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n070),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d3b2),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_write          (_el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52dc47),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout1dc),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n74d),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap8446ae),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619efe),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_read           (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991970),
    .fifo_C_drain_PE_11_1109_dout                          (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_doutfd1),
    .fifo_C_drain_PE_11_1109_empty_n                       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n336),
    .fifo_C_drain_PE_11_1109_fifo_cap                      (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5f59),
    .fifo_C_drain_PE_11_1109_num_data_valid                (_el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid39161e),
    .fifo_C_drain_PE_11_1109_read                          (_t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_139e)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_37_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_37_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_37_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_37_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_37_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_38 C_drain_IO_L1_out_38_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_38_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_38_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_38_U0_ap_done),
    .ap_idle                                               (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_12e9),
    .ap_ready                                              (C_drain_IO_L1_out_38_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rstf9b),
    .ap_start                                              (C_drain_IO_L1_out_38_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_din            (_rnel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53c52),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc0d6),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n5f5),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f466b),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_write          (_el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c58ae),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_doute13),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_nb86),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8085),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2dfa89),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_read           (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04e2d),
    .fifo_C_drain_PE_10_1108_dout                          (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_doutccf),
    .fifo_C_drain_PE_10_1108_empty_n                       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_nc3e),
    .fifo_C_drain_PE_10_1108_fifo_cap                      (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e772),
    .fifo_C_drain_PE_10_1108_num_data_valid                (_el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e34a2),
    .fifo_C_drain_PE_10_1108_read                          (_t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1b10)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_38_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_38_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_38_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_38_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_38_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_39 C_drain_IO_L1_out_39_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_39_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_39_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_39_U0_ap_done),
    .ap_idle                                               (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1f4f),
    .ap_ready                                              (C_drain_IO_L1_out_39_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst7f5),
    .ap_start                                              (C_drain_IO_L1_out_39_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_doutf5c),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n98e),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (_ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47481),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2adbb5),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_read           (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4966),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_din             (_ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13bca8),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap        (_3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01673),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_full_n          (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n3c2),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid  (_3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9397),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_write           (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee3691d),
    .fifo_C_drain_PE_9_1107_dout                           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_doutcc8),
    .fifo_C_drain_PE_9_1107_empty_n                        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n8e2),
    .fifo_C_drain_PE_9_1107_fifo_cap                       (__i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9d67),
    .fifo_C_drain_PE_9_1107_num_data_valid                 (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9ecb6),
    .fifo_C_drain_PE_9_1107_read                           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_170c)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_39_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_39_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_39_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_39_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_39_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_40 C_drain_IO_L1_out_40_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_40_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_40_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_40_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1cd5),
    .ap_ready                                             (C_drain_IO_L1_out_40_U0_rs_pipelined_ap_ready),
    .ap_rst                                               (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rstcc2),
    .ap_start                                             (C_drain_IO_L1_out_40_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_din            (_ernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine704df),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap6941ab),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_nac4),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54d28),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_write          (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493570),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout783),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n300),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1bcc),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5ca3),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_read           (_rnel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e352),
    .fifo_C_drain_PE_8_1106_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_doutda9),
    .fifo_C_drain_PE_8_1106_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n1fc),
    .fifo_C_drain_PE_8_1106_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd4376b),
    .fifo_C_drain_PE_8_1106_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e50c),
    .fifo_C_drain_PE_8_1106_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_14ff)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_40_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_40_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_40_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_40_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_40_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_41 C_drain_IO_L1_out_41_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_41_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_41_U0   **/ (
    .ap_clk                                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                          ( 1'b1),
    .ap_done                                              (C_drain_IO_L1_out_41_U0_ap_done),
    .ap_idle                                              (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1599),
    .ap_ready                                             (C_drain_IO_L1_out_41_U0_rs_pipelined_ap_ready),
    .ap_rst                                               (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst26b),
    .ap_start                                             (C_drain_IO_L1_out_41_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_din            (_ernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc7ff),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap578a35),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n541),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_validdd1c2e),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_write          (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed184),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_doutab2),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n739),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e327b),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab932),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_read           (_rnel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683c93),
    .fifo_C_drain_PE_7_1105_dout                          (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout0d6),
    .fifo_C_drain_PE_7_1105_empty_n                       (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_ne7a),
    .fifo_C_drain_PE_7_1105_fifo_cap                      (__i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748af3),
    .fifo_C_drain_PE_7_1105_num_data_valid                (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680c8c),
    .fifo_C_drain_PE_7_1105_read                          (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_110c)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_41_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_41_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_41_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_41_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_41_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out C_drain_IO_L1_out_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_U0_ap_done),
    .ap_idle                                               (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_10a1),
    .ap_ready                                              (C_drain_IO_L1_out_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst9c8),
    .ap_start                                              (C_drain_IO_L1_out_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_din            (__design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1329),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd786ef),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n257),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4eeb),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_write          (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write9962c3),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout0d7),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n0b5),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d829),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3fd6),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_read           (_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1f05),
    .fifo_C_drain_PE_11_096_dout                           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout3b9),
    .fifo_C_drain_PE_11_096_empty_n                        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n45a),
    .fifo_C_drain_PE_11_096_fifo_cap                       (_sign_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_caped8),
    .fifo_C_drain_PE_11_096_num_data_valid                 (_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499c4f),
    .fifo_C_drain_PE_11_096_read                           (_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_18ec)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_boundary_36 C_drain_IO_L1_out_boundary_36_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_36_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_36_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_boundary_36_U0_ap_done),
    .ap_idle                                               (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_131e),
    .ap_ready                                              (C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (_apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst344),
    .ap_start                                              (C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_din            (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bffa3),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87c74),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n2a7),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (_3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16fc71),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_write          (_nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write4209be),
    .fifo_C_drain_PE_12_1110_dout                          (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout9d8),
    .fifo_C_drain_PE_12_1110_empty_n                       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n3a2),
    .fifo_C_drain_PE_12_1110_fifo_cap                      (_ernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8729),
    .fifo_C_drain_PE_12_1110_num_data_valid                (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc8849f),
    .fifo_C_drain_PE_12_1110_read                          (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_12c7)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_boundary_36_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_start),
    .if_full_n  (_in_IO_L1_out_boundary_36_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_nc4c),
    .if_read    (C_drain_IO_L1_out_boundary_36_U0_rs_pipelined_ap_ready),
    .if_write   (_n_IO_L1_out_boundary_36_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_nb22),
    .reset      (1'b0)
);

kernel3_C_drain_IO_L1_out_boundary C_drain_IO_L1_out_boundary_U0 /**   design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_U0/design_1_i/kernel3_0/inst/C_drain_IO_L1_out_boundary_U0   **/ (
    .ap_clk                                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                                           ( 1'b1),
    .ap_done                                               (C_drain_IO_L1_out_boundary_U0_ap_done),
    .ap_idle                                               (_apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1c3f),
    .ap_ready                                              (C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_ready),
    .ap_rst                                                (__wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst20b),
    .ap_start                                              (C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_start),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_din            (_rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87fa4b),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (_rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671834),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_nd94),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (_3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf0f0),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_write          (_el3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write80100b),
    .fifo_C_drain_PE_12_097_dout                           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_doutf14),
    .fifo_C_drain_PE_12_097_empty_n                        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n49d),
    .fifo_C_drain_PE_12_097_fifo_cap                       (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6cb3),
    .fifo_C_drain_PE_12_097_num_data_valid                 (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c4d3),
    .fifo_C_drain_PE_12_097_read                           (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1b8f)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) C_drain_IO_L1_out_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_start),
    .if_full_n  (C_drain_IO_L1_out_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (C_drain_IO_L1_out_boundary_U0_rs_pipelined_ap_ready),
    .if_write   (C_drain_IO_L1_out_boundary_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_10_0 PE_wrapper_10_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_10_0_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_10_0_U0_ap_done),
    .ap_idle                               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1ae1),
    .ap_ready                              (PE_wrapper_10_0_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst417),
    .ap_start                              (PE_wrapper_10_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_10_048_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout69c),
    .fifo_A_PE_10_048_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_nbe2),
    .fifo_A_PE_10_048_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap3fc),
    .fifo_A_PE_10_048_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valide2b),
    .fifo_A_PE_10_048_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1dec),
    .fifo_A_PE_10_149_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1712),
    .fifo_A_PE_10_149_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap318),
    .fifo_A_PE_10_149_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n05b),
    .fifo_A_PE_10_149_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid494),
    .fifo_A_PE_10_149_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1fb0),
    .fifo_B_PE_10_067_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout2df),
    .fifo_B_PE_10_067_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_na98),
    .fifo_B_PE_10_067_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap303),
    .fifo_B_PE_10_067_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid88d),
    .fifo_B_PE_10_067_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1a36),
    .fifo_B_PE_11_068_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_168a),
    .fifo_B_PE_11_068_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap447),
    .fifo_B_PE_11_068_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_nd2d),
    .fifo_B_PE_11_068_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid7de),
    .fifo_B_PE_11_068_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1082),
    .fifo_C_drain_PE_10_095_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1cdb),
    .fifo_C_drain_PE_10_095_fifo_cap       (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap716),
    .fifo_C_drain_PE_10_095_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_nb68),
    .fifo_C_drain_PE_10_095_num_data_valid (_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be39d),
    .fifo_C_drain_PE_10_095_write          (__design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1d96)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_10_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_10_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_10_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_10_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_10_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_10_1 PE_wrapper_10_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_10_1_U0   **/ (
    .ap_clk                                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_done                                (PE_wrapper_10_1_U0_ap_done),
    .ap_idle                                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_136f),
    .ap_ready                               (PE_wrapper_10_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                 (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst98d),
    .ap_start                               (PE_wrapper_10_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_10_149_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout2ad),
    .fifo_A_PE_10_149_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_naf1),
    .fifo_A_PE_10_149_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap85b),
    .fifo_A_PE_10_149_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_validb97),
    .fifo_A_PE_10_149_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_153c),
    .fifo_A_PE_10_250_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_13ca),
    .fifo_A_PE_10_250_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap6fc),
    .fifo_A_PE_10_250_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n9bd),
    .fifo_A_PE_10_250_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valida8a),
    .fifo_A_PE_10_250_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1aee),
    .fifo_B_PE_10_181_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout444),
    .fifo_B_PE_10_181_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n43e),
    .fifo_B_PE_10_181_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_capfe1),
    .fifo_B_PE_10_181_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid40d),
    .fifo_B_PE_10_181_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_15f7),
    .fifo_B_PE_11_182_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_121a),
    .fifo_B_PE_11_182_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap0fa),
    .fifo_B_PE_11_182_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n443),
    .fifo_B_PE_11_182_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid023),
    .fifo_B_PE_11_182_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_15ca),
    .fifo_C_drain_PE_10_1108_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_14e5),
    .fifo_C_drain_PE_10_1108_fifo_cap       (_esign_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap93b),
    .fifo_C_drain_PE_10_1108_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n083),
    .fifo_C_drain_PE_10_1108_num_data_valid (__kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid77503c),
    .fifo_C_drain_PE_10_1108_write          (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1960)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_10_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_10_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_10_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_10_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_10_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_11_0 PE_wrapper_11_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_11_0_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_11_0_U0_ap_done),
    .ap_idle                               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1986),
    .ap_ready                              (PE_wrapper_11_0_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rstb7a),
    .ap_start                              (PE_wrapper_11_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_11_051_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_doute72),
    .fifo_A_PE_11_051_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_nca4),
    .fifo_A_PE_11_051_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap5f9),
    .fifo_A_PE_11_051_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid070),
    .fifo_A_PE_11_051_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_197e),
    .fifo_A_PE_11_152_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1ac8),
    .fifo_A_PE_11_152_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap3bc),
    .fifo_A_PE_11_152_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_nca1),
    .fifo_A_PE_11_152_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid3b8),
    .fifo_A_PE_11_152_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1569),
    .fifo_B_PE_11_068_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout918),
    .fifo_B_PE_11_068_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_ndda),
    .fifo_B_PE_11_068_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap00e),
    .fifo_B_PE_11_068_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid955),
    .fifo_B_PE_11_068_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1049),
    .fifo_B_PE_12_069_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1255),
    .fifo_B_PE_12_069_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap28e),
    .fifo_B_PE_12_069_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n85d),
    .fifo_B_PE_12_069_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid23b),
    .fifo_B_PE_12_069_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1dff),
    .fifo_C_drain_PE_11_096_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1033),
    .fifo_C_drain_PE_11_096_fifo_cap       (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_capa8b),
    .fifo_C_drain_PE_11_096_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n1ee),
    .fifo_C_drain_PE_11_096_num_data_valid (_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e215c),
    .fifo_C_drain_PE_11_096_write          (__design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1cc1)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_11_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_11_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_11_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_11_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_11_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_11_1 PE_wrapper_11_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_11_1_U0   **/ (
    .ap_clk                                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_done                                (PE_wrapper_11_1_U0_ap_done),
    .ap_idle                                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1d9c),
    .ap_ready                               (PE_wrapper_11_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                 (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst20e),
    .ap_start                               (PE_wrapper_11_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_11_152_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout60f),
    .fifo_A_PE_11_152_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_ncfe),
    .fifo_A_PE_11_152_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap45f),
    .fifo_A_PE_11_152_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid14e),
    .fifo_A_PE_11_152_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1503),
    .fifo_A_PE_11_253_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1100),
    .fifo_A_PE_11_253_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_capd5c),
    .fifo_A_PE_11_253_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n7d7),
    .fifo_A_PE_11_253_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid340),
    .fifo_A_PE_11_253_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1951),
    .fifo_B_PE_11_182_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout91e),
    .fifo_B_PE_11_182_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_nb05),
    .fifo_B_PE_11_182_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_capea2),
    .fifo_B_PE_11_182_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid35a),
    .fifo_B_PE_11_182_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_18b6),
    .fifo_B_PE_12_183_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1f8f),
    .fifo_B_PE_12_183_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap256),
    .fifo_B_PE_12_183_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n785),
    .fifo_B_PE_12_183_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid0bb),
    .fifo_B_PE_12_183_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1f8a),
    .fifo_C_drain_PE_11_1109_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1b70),
    .fifo_C_drain_PE_11_1109_fifo_cap       (_esign_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap380),
    .fifo_C_drain_PE_11_1109_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_ne99),
    .fifo_C_drain_PE_11_1109_num_data_valid (__kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1afaed),
    .fifo_C_drain_PE_11_1109_write          (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1de7)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_11_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_11_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_11_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_11_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_11_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_12_0 PE_wrapper_12_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_12_0_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_12_0_U0_ap_done),
    .ap_idle                               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1f6d),
    .ap_ready                              (PE_wrapper_12_0_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst744),
    .ap_start                              (PE_wrapper_12_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_12_054_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout1b7),
    .fifo_A_PE_12_054_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n37d),
    .fifo_A_PE_12_054_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_capb5d),
    .fifo_A_PE_12_054_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valida6e),
    .fifo_A_PE_12_054_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1c68),
    .fifo_A_PE_12_155_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1b09),
    .fifo_A_PE_12_155_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap799),
    .fifo_A_PE_12_155_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n9f2),
    .fifo_A_PE_12_155_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid36f),
    .fifo_A_PE_12_155_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_13b8),
    .fifo_B_PE_12_069_dout                 (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout601),
    .fifo_B_PE_12_069_empty_n              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n97a),
    .fifo_B_PE_12_069_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_capc11),
    .fifo_B_PE_12_069_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid53e),
    .fifo_B_PE_12_069_read                 (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1fe3),
    .fifo_B_PE_13_070_din                  (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1edb),
    .fifo_B_PE_13_070_fifo_cap             (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap11f),
    .fifo_B_PE_13_070_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n445),
    .fifo_B_PE_13_070_num_data_valid       (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_validc13),
    .fifo_B_PE_13_070_write                (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1b64),
    .fifo_C_drain_PE_12_097_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1a15),
    .fifo_C_drain_PE_12_097_fifo_cap       (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap1c6),
    .fifo_C_drain_PE_12_097_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n11b),
    .fifo_C_drain_PE_12_097_num_data_valid (_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd3435a),
    .fifo_C_drain_PE_12_097_write          (__design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1643)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_12_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_12_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_12_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_12_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_12_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_12_1 PE_wrapper_12_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_12_1_U0   **/ (
    .ap_clk                                 (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                            ( 1'b1),
    .ap_done                                (PE_wrapper_12_1_U0_ap_done),
    .ap_idle                                (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1186),
    .ap_ready                               (PE_wrapper_12_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                 (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst68b),
    .ap_start                               (PE_wrapper_12_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_12_155_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout30c),
    .fifo_A_PE_12_155_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n0fe),
    .fifo_A_PE_12_155_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap28a),
    .fifo_A_PE_12_155_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid63e),
    .fifo_A_PE_12_155_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1fff),
    .fifo_A_PE_12_256_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_15b0),
    .fifo_A_PE_12_256_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap6c2),
    .fifo_A_PE_12_256_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n4c8),
    .fifo_A_PE_12_256_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_validd25),
    .fifo_A_PE_12_256_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1ce0),
    .fifo_B_PE_12_183_dout                  (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_doutaa1),
    .fifo_B_PE_12_183_empty_n               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n1c9),
    .fifo_B_PE_12_183_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap643),
    .fifo_B_PE_12_183_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid7db),
    .fifo_B_PE_12_183_read                  (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_19fa),
    .fifo_B_PE_13_184_din                   (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_14e8),
    .fifo_B_PE_13_184_fifo_cap              (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap4d5),
    .fifo_B_PE_13_184_full_n                (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_ne98),
    .fifo_B_PE_13_184_num_data_valid        (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid7d7),
    .fifo_B_PE_13_184_write                 (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1cb0),
    .fifo_C_drain_PE_12_1110_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_135b),
    .fifo_C_drain_PE_12_1110_fifo_cap       (_esign_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_capb27),
    .fifo_C_drain_PE_12_1110_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_na49),
    .fifo_C_drain_PE_12_1110_num_data_valid (__kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7eee3),
    .fifo_C_drain_PE_12_1110_write          (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1ddd)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_12_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_12_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_12_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_12_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_12_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_7_0 PE_wrapper_7_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_7_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_7_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1d8a),
    .ap_ready                             (PE_wrapper_7_0_U0_rs_pipelined_ap_ready),
    .ap_rst                               (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rstada),
    .ap_start                             (PE_wrapper_7_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_7_039_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_doutf33),
    .fifo_A_PE_7_039_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n181),
    .fifo_A_PE_7_039_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap626),
    .fifo_A_PE_7_039_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid817),
    .fifo_A_PE_7_039_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1835),
    .fifo_A_PE_7_140_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_13cb),
    .fifo_A_PE_7_140_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap7ac),
    .fifo_A_PE_7_140_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_ndef),
    .fifo_A_PE_7_140_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_validee8),
    .fifo_A_PE_7_140_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1c6f),
    .fifo_B_PE_7_064_dout                 (PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_dout),
    .fifo_B_PE_7_064_empty_n              (PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_empty_n),
    .fifo_B_PE_7_064_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap7fb),
    .fifo_B_PE_7_064_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid6f5),
    .fifo_B_PE_7_064_read                 (PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_read),
    .fifo_B_PE_8_065_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_184d),
    .fifo_B_PE_8_065_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap395),
    .fifo_B_PE_8_065_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n42b),
    .fifo_B_PE_8_065_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid83a),
    .fifo_B_PE_8_065_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_11ee),
    .fifo_C_drain_PE_7_092_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_148a),
    .fifo_C_drain_PE_7_092_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap1d1),
    .fifo_C_drain_PE_7_092_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n4b1),
    .fifo_C_drain_PE_7_092_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_validd73),
    .fifo_C_drain_PE_7_092_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1168)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_7_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_7_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_7_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_7_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_7_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (256),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_dout),
    .if_dout    (( { PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_dout } )),
    .if_empty_n (PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_empty_n),
    .if_full_n  (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_tail_if_full_n),
    .if_read    (PE_wrapper_7_0_U0_rs_pipelined_fifo_B_PE_7_064_read),
    .if_write   (PE_wrapper_7_0_U0_hs_fifo_B_PE_7_064_dout_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_7_1 PE_wrapper_7_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_7_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_7_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1d3c),
    .ap_ready                              (PE_wrapper_7_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rstf39),
    .ap_start                              (PE_wrapper_7_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_7_140_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout1f3),
    .fifo_A_PE_7_140_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_ne15),
    .fifo_A_PE_7_140_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap259),
    .fifo_A_PE_7_140_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid99b),
    .fifo_A_PE_7_140_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_153e),
    .fifo_A_PE_7_241_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1507),
    .fifo_A_PE_7_241_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap796),
    .fifo_A_PE_7_241_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n24a),
    .fifo_A_PE_7_241_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valide39),
    .fifo_A_PE_7_241_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_183b),
    .fifo_B_PE_7_178_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout10f),
    .fifo_B_PE_7_178_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n142),
    .fifo_B_PE_7_178_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap336),
    .fifo_B_PE_7_178_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid209),
    .fifo_B_PE_7_178_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1e74),
    .fifo_B_PE_8_179_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1c39),
    .fifo_B_PE_8_179_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap44a),
    .fifo_B_PE_8_179_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n18e),
    .fifo_B_PE_8_179_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_validf1c),
    .fifo_B_PE_8_179_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_14f8),
    .fifo_C_drain_PE_7_1105_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1cc3),
    .fifo_C_drain_PE_7_1105_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap7f2),
    .fifo_C_drain_PE_7_1105_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n01c),
    .fifo_C_drain_PE_7_1105_num_data_valid (__i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069660),
    .fifo_C_drain_PE_7_1105_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1b01)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_7_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_7_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_7_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_7_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_7_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_8_0 PE_wrapper_8_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_8_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_8_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_188b),
    .ap_ready                             (PE_wrapper_8_0_U0_rs_pipelined_ap_ready),
    .ap_rst                               (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst3ea),
    .ap_start                             (PE_wrapper_8_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_8_042_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_doutd8c),
    .fifo_A_PE_8_042_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_nd0d),
    .fifo_A_PE_8_042_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_capd8d),
    .fifo_A_PE_8_042_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid7cb),
    .fifo_A_PE_8_042_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1509),
    .fifo_A_PE_8_143_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1e1e),
    .fifo_A_PE_8_143_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_capf38),
    .fifo_A_PE_8_143_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n3a5),
    .fifo_A_PE_8_143_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid04a),
    .fifo_A_PE_8_143_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_15f4),
    .fifo_B_PE_8_065_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout1e1),
    .fifo_B_PE_8_065_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n122),
    .fifo_B_PE_8_065_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap97e),
    .fifo_B_PE_8_065_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_validfe8),
    .fifo_B_PE_8_065_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1b84),
    .fifo_B_PE_9_066_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1a40),
    .fifo_B_PE_9_066_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_capd1c),
    .fifo_B_PE_9_066_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_nb3a),
    .fifo_B_PE_9_066_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid0c7),
    .fifo_B_PE_9_066_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1c0f),
    .fifo_C_drain_PE_8_093_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_19bf),
    .fifo_C_drain_PE_8_093_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_capaa9),
    .fifo_C_drain_PE_8_093_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n239),
    .fifo_C_drain_PE_8_093_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_validf3f),
    .fifo_C_drain_PE_8_093_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1386)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_8_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_8_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_8_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_8_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_8_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_8_1 PE_wrapper_8_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_8_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_8_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1a57),
    .ap_ready                              (PE_wrapper_8_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst700),
    .ap_start                              (PE_wrapper_8_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_8_143_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_doutd76),
    .fifo_A_PE_8_143_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_ne96),
    .fifo_A_PE_8_143_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap1f5),
    .fifo_A_PE_8_143_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_validc2b),
    .fifo_A_PE_8_143_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1fc5),
    .fifo_A_PE_8_244_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1a69),
    .fifo_A_PE_8_244_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap305),
    .fifo_A_PE_8_244_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n55a),
    .fifo_A_PE_8_244_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid4cf),
    .fifo_A_PE_8_244_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1e6d),
    .fifo_B_PE_8_179_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_doutccf),
    .fifo_B_PE_8_179_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_nac7),
    .fifo_B_PE_8_179_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap5b2),
    .fifo_B_PE_8_179_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_validc69),
    .fifo_B_PE_8_179_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_17e8),
    .fifo_B_PE_9_180_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_127e),
    .fifo_B_PE_9_180_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap219),
    .fifo_B_PE_9_180_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n27a),
    .fifo_B_PE_9_180_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid2ef),
    .fifo_B_PE_9_180_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_19c9),
    .fifo_C_drain_PE_8_1106_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1d9d),
    .fifo_C_drain_PE_8_1106_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_capbfe),
    .fifo_C_drain_PE_8_1106_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_nc84),
    .fifo_C_drain_PE_8_1106_num_data_valid (__i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b7e7),
    .fifo_C_drain_PE_8_1106_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1f73)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_8_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_8_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_8_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_8_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_8_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_9_0 PE_wrapper_9_0_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0/design_1_i/kernel3_0/inst/PE_wrapper_9_0_U0   **/ (
    .ap_clk                               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                          ( 1'b1),
    .ap_done                              (PE_wrapper_9_0_U0_ap_done),
    .ap_idle                              (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_18f0),
    .ap_ready                             (PE_wrapper_9_0_U0_rs_pipelined_ap_ready),
    .ap_rst                               (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst32e),
    .ap_start                             (PE_wrapper_9_0_U0_rs_pipelined_ap_start),
    .fifo_A_PE_9_045_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout39a),
    .fifo_A_PE_9_045_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n54d),
    .fifo_A_PE_9_045_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap016),
    .fifo_A_PE_9_045_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_validfd3),
    .fifo_A_PE_9_045_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_101c),
    .fifo_A_PE_9_146_din                  (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_171a),
    .fifo_A_PE_9_146_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_capc82),
    .fifo_A_PE_9_146_full_n               (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n468),
    .fifo_A_PE_9_146_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_validd63),
    .fifo_A_PE_9_146_write                (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1c81),
    .fifo_B_PE_10_067_din                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_12b6),
    .fifo_B_PE_10_067_fifo_cap            (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cape5d),
    .fifo_B_PE_10_067_full_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_nd54),
    .fifo_B_PE_10_067_num_data_valid      (__design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valided0),
    .fifo_B_PE_10_067_write               (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1ee1),
    .fifo_B_PE_9_066_dout                 (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout934),
    .fifo_B_PE_9_066_empty_n              (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n962),
    .fifo_B_PE_9_066_fifo_cap             (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_capdab),
    .fifo_B_PE_9_066_num_data_valid       (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_validcbf),
    .fifo_B_PE_9_066_read                 (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1198),
    .fifo_C_drain_PE_9_094_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1c00),
    .fifo_C_drain_PE_9_094_fifo_cap       (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap791),
    .fifo_C_drain_PE_9_094_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n9d9),
    .fifo_C_drain_PE_9_094_num_data_valid (_gn_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valida65),
    .fifo_C_drain_PE_9_094_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_11da)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_9_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_9_0_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_9_0_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_9_0_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_9_0_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_PE_wrapper_9_1 PE_wrapper_9_1_U0 /**   design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0/design_1_i/kernel3_0/inst/PE_wrapper_9_1_U0   **/ (
    .ap_clk                                (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_continue                           ( 1'b1),
    .ap_done                               (PE_wrapper_9_1_U0_ap_done),
    .ap_idle                               (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1604),
    .ap_ready                              (PE_wrapper_9_1_U0_rs_pipelined_ap_ready),
    .ap_rst                                (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst176),
    .ap_start                              (PE_wrapper_9_1_U0_rs_pipelined_ap_start),
    .fifo_A_PE_9_146_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout4da),
    .fifo_A_PE_9_146_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_nd5b),
    .fifo_A_PE_9_146_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap40e),
    .fifo_A_PE_9_146_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid6e1),
    .fifo_A_PE_9_146_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1246),
    .fifo_A_PE_9_247_din                   (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1ddd),
    .fifo_A_PE_9_247_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_capfec),
    .fifo_A_PE_9_247_full_n                (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_na3b),
    .fifo_A_PE_9_247_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_validb9f),
    .fifo_A_PE_9_247_write                 (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1fb2),
    .fifo_B_PE_10_181_din                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1f39),
    .fifo_B_PE_10_181_fifo_cap             (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap924),
    .fifo_B_PE_10_181_full_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n76f),
    .fifo_B_PE_10_181_num_data_valid       (__design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid98f),
    .fifo_B_PE_10_181_write                (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_19a2),
    .fifo_B_PE_9_180_dout                  (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout3ef),
    .fifo_B_PE_9_180_empty_n               (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n083),
    .fifo_B_PE_9_180_fifo_cap              (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_capd16),
    .fifo_B_PE_9_180_num_data_valid        (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_validad0),
    .fifo_B_PE_9_180_read                  (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1ad7),
    .fifo_C_drain_PE_9_1107_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1cb2),
    .fifo_C_drain_PE_9_1107_fifo_cap       (__design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap1c9),
    .fifo_C_drain_PE_9_1107_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n494),
    .fifo_C_drain_PE_9_1107_num_data_valid (__i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99a93),
    .fifo_C_drain_PE_9_1107_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_15ed)
);

__rs_ap_ctrl_pipeline_tail #(
    .GRACE_PERIOD (4),
    .TAIL_LEVEL   (1),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) PE_wrapper_9_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_empty_n (PE_wrapper_9_1_U0_rs_pipelined_ap_start),
    .if_full_n  (PE_wrapper_9_1_U0_ap_ctrl_no_data_ap_start_ap_ready_tail_if_full_n),
    .if_read    (PE_wrapper_9_1_U0_rs_pipelined_ap_ready),
    .if_write   (PE_wrapper_9_1_U0_ap_ctrl_no_data_ap_start_ap_ready_head_if_empty_n),
    .reset      (1'b0)
);

design_1_apb_sys_reset_0 apb_sys_reset /**   design_1_i/apb_sys_reset   **/ (
    .aux_reset_in       (1'b1),
    .dcm_locked         ( 1'b1),
    .ext_reset_in       (_sthrough_design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_ext_reset_in04a),
    .mb_debug_sys_rst   (1'b0),
    .peripheral_aresetn (__design_1_wrapper_wrapper_inst_design_1_i_apb_sys_reset_peripheral_aresetn_1424),
    .slowest_sync_clk   (_assthrough_design_1_wrapper_wrapper_inst_design_1_i_util_ds_buf_0_IBUF_OUT_17f8)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_10_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_10_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_10_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1927),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_dout96e),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_empty_n088),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap4a6),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_full_n91c),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_validdb5),
    .if_read           (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_11bd),
    .if_read_ce        ( 1'b1),
    .if_write          (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1c15),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_10_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_11_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_11_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_11_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1c83),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_dout165),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_empty_n473),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_capd08),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_full_n7c6),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid989),
    .if_read           (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1408),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1423),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_11_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_12_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_12_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_12_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1a99),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_dout972),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_empty_n3ac),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap41e),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_full_nbc8),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid77f),
    .if_read           (__design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1c5f),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1176),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_12_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_7_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_7_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_7_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_din),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_dout622),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_empty_na51),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_capf24),
    .if_full_n         (fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid890),
    .if_read           (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_11d4),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_7_U_rs_pipelined_reset)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (256),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) fifo_A_A_IO_L2_in_7_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_dout),
    .if_dout    (( { fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_write),
    .if_full_n  (fifo_A_A_IO_L2_in_7_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_A_A_IO_L2_in_7_U_rs_pipelined_if_full_n),
    .if_write   (fifo_A_A_IO_L2_in_7_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_8_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_8_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_8_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_16b4),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_dout75f),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_empty_na4d),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap5b2),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_full_nd3f),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid637),
    .if_read           (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_143c),
    .if_read_ce        ( 1'b1),
    .if_write          (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1f7c),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_8_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_9_U /**   design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_9_U/design_1_i/kernel3_0/inst/fifo_A_A_IO_L2_in_9_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_r_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_16f6),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_dout4b0),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_empty_ne8b),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap046),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_full_nc22),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid8ea),
    .if_read           (__inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_113b),
    .if_read_ce        ( 1'b1),
    .if_write          (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_16a4),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_9_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_10_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_104c),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_dout69c),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_empty_nbe2),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_capc9f),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_full_n82d),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid301),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1dec),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1c59),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_10_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1712),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_dout2ad),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_empty_naf1),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap9ea),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_full_n05b),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid423),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_153c),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1fb0),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_10_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_10_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_13ca),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_dout32a),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_empty_na54),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap684),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_full_n9bd),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_validbf0),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1114),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1aee),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_11_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1d24),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_doute72),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_empty_nca4),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap1b0),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_full_n20b),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid161),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_197e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_125f),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_11_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1ac8),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_dout60f),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_empty_ncfe),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap84d),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_full_nca1),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid1a1),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1503),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1569),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_11_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_11_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1100),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_dout47f),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_empty_nd03),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_capfa8),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_full_n7d7),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valide58),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_read_19c8),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1951),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_12_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_143d),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_dout1b7),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_empty_n37d),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap0b6),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_full_n226),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid425),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1c68),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1385),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_12_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1b09),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_dout30c),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_empty_n0fe),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap738),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_full_n9f2),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_validf4f),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1fff),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_13b8),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_12_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_12_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_15b0),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_doutde5),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_empty_n29d),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap2b0),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_full_n4c8),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid013),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1fb8),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1ce0),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_7_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_194f),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_doutf33),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_empty_n181),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap969),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_full_n6cb),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_validde4),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1835),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_169b),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_7_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_13cb),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_dout1f3),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_empty_ne15),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap7fe),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_full_ndef),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_validdee),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_153e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1c6f),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_7_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_7_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1507),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_doute45),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_empty_nf86),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_capf84),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_full_n24a),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_validacc),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1216),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_183b),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_8_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1b4d),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_doutd8c),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_empty_nd0d),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_capba4),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_full_n56d),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_validc8f),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1509),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1b69),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_8_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1e1e),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_doutd76),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_empty_ne96),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap878),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_full_n3a5),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_validdc7),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1fc5),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_15f4),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_8_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_8_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1a69),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_dout0be),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_empty_ncdf),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap97b),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_full_n55a),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid8b7),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_read_145e),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1e6d),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_0_U/design_1_i/kernel3_0/inst/fifo_A_PE_9_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_12ff),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_dout39a),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_empty_n54d),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_capb34),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_full_naf6),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_validd3e),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_101c),
    .if_read_ce        ( 1'b1),
    .if_write          (_apper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1f72),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_1_U/design_1_i/kernel3_0/inst/fifo_A_PE_9_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_171a),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_dout4da),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_empty_nd5b),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap2f3),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_full_n468),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid10f),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1246),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1c81),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_2_U /**   design_1_i/kernel3_0/inst/fifo_A_PE_9_2_U/design_1_i/kernel3_0/inst/fifo_A_PE_9_2_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1ddd),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_dout0c8),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_empty_n4da),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cape2c),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_full_na3b),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid6d7),
    .if_read           (_apper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1c52),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1fb2),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_2_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_10_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_10_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_12b6),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_dout2df),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_empty_na98),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap26b),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_full_nd54),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_validcb0),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1a36),
    .if_read_ce        ( 1'b1),
    .if_write          (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1ee1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_10_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_10_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_10_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1f39),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_dout444),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_empty_n43e),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap233),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_full_n76f),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid74e),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_15f7),
    .if_read_ce        ( 1'b1),
    .if_write          (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_19a2),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_10_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_11_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_11_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_168a),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_dout918),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_empty_ndda),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cape09),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_full_nd2d),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid2e3),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1049),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1082),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_11_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_11_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_11_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_121a),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_dout91e),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_empty_nb05),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_capa4f),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_full_n443),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid56d),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_18b6),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_15ca),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_11_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_12_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_12_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1255),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_dout601),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_empty_n97a),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap160),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_full_n85d),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid9a8),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1fe3),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1dff),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_12_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_12_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_12_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1f8f),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_doutaa1),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_empty_n1c9),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap096),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_full_n785),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid3a6),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_19fa),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1f8a),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_12_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_13_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_13_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1edb),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_dout57e),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_empty_nca8),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_capb01),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_full_n445),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid849),
    .if_read           (_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_read_172c),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1b64),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_13_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_13_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_13_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_14e8),
    .if_dout           (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_dout03f),
    .if_empty_n        (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_empty_n8fe),
    .if_fifo_cap       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap515),
    .if_full_n         (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_full_ne98),
    .if_num_data_valid (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid379),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_read_13eb),
    .if_read_ce        ( 1'b1),
    .if_write          (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1cb0),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_13_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_7_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_7_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (fifo_B_PE_7_1_U_rs_pipelined_if_din),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_dout10f),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_empty_n142),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_capbb5),
    .if_full_n         (fifo_B_PE_7_1_U_rs_pipelined_if_full_n),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid8b5),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1e74),
    .if_read_ce        ( 1'b1),
    .if_write          (fifo_B_PE_7_1_U_rs_pipelined_if_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_7_1_U_rs_pipelined_reset)
);

__rs_hs_pipeline_tail #(
    .ADDR_WIDTH   (5),
    .DATA_WIDTH   (256),
    .DEPTH        (30),
    .GRACE_PERIOD (2),
    .MEM_STYLE    (0),
    .__REGION     ("SLOT_X0Y1_TO_SLOT_X0Y1")
) fifo_B_PE_7_1_U_hs_if_din_tail /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (fifo_B_PE_7_1_U_hs_if_din_head_if_dout),
    .if_dout    (( { fifo_B_PE_7_1_U_rs_pipelined_if_din } )),
    .if_empty_n (fifo_B_PE_7_1_U_rs_pipelined_if_write),
    .if_full_n  (fifo_B_PE_7_1_U_hs_if_din_tail_if_full_n),
    .if_read    (fifo_B_PE_7_1_U_rs_pipelined_if_full_n),
    .if_write   (fifo_B_PE_7_1_U_hs_if_din_head_if_empty_n),
    .reset      (1'b0)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_8_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_8_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_184d),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_dout1e1),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_empty_n122),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_capf08),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_full_n42b),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid503),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1b84),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_11ee),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_8_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_8_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_8_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1c39),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_doutccf),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_empty_nac7),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_capb5f),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_full_n18e),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid899),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_17e8),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_14f8),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_8_1_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_9_0_U/design_1_i/kernel3_0/inst/fifo_B_PE_9_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1a40),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_dout934),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_empty_n962),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_capfa1),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_full_nb3a),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_validede),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1198),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1c0f),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_9_0_U_rs_pipelined_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_B_PE_9_1_U/design_1_i/kernel3_0/inst/fifo_B_PE_9_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_apper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_127e),
    .if_dout           (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_dout3ef),
    .if_empty_n        (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_empty_n083),
    .if_fifo_cap       (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_capf44),
    .if_full_n         (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_full_n27a),
    .if_num_data_valid (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid0a6),
    .if_read           (_pper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1ad7),
    .if_read_ce        ( 1'b1),
    .if_write          (_per_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_19c9),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_9_1_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_10_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_10_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_10_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_dinabd66e),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_doutbf1),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n597),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_capa2d),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n03d),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9464),
    .if_read           (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read9c1e22),
    .if_read_ce        ( 1'b1),
    .if_write          (_el3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write4ae3ed),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_10_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_11_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_11_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_11_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (__design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1329),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_doutb28),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n477),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap654),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n257),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d288),
    .if_read           (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read4f8f93),
    .if_read_ce        ( 1'b1),
    .if_write          (_ernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write9962c3),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_11_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_12_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_12_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_12_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din87fa4b),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout0d7),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n0b5),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap516),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_nd94),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c717),
    .if_read           (_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1f05),
    .if_read_ce        ( 1'b1),
    .if_write          (_el3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write80100b),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_12_U_rs_pipelined_reset)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (64),
    .__REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _ernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din8d58a0 } )),
    .if_dout    (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_ne9e),
    .if_read    (fifo_C_drain_C_drain_IO_L1_out_0_7_U_hs_if_din_head_if_full_n),
    .if_write   (_nel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_writedd7a9d),
    .reset      (1'b0)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_8_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_8_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_8_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_dinb5e5d1),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout285),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_nfd0),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap152),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n1aa),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid857),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read377f63),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write075569),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_8_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_9_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_9_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_0_9_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din07de8f),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_doutbac),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n733),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap686),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n4b6),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid6f6),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_readefce95),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write5da8a9),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_9_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_10_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_10_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_10_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_dinb53c52),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_doutf5c),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n98e),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_capf6a),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n5f5),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649c40),
    .if_read           (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_readbc4966),
    .if_read_ce        ( 1'b1),
    .if_write          (_el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write7c58ae),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_10_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_11_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_11_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_11_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_rnel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din97599e),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_doute13),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_nb86),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap343),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n070),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea109),
    .if_read           (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_readc04e2d),
    .if_read_ce        ( 1'b1),
    .if_write          (_el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write52dc47),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_11_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_12_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_12_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_12_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din3bffa3),
    .if_dout           (_inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout1dc),
    .if_empty_n        (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n74d),
    .if_fifo_cap       (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cape63),
    .if_full_n         (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n2a7),
    .if_num_data_valid (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21cca9),
    .if_read           (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read991970),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write4209be),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_12_U_rs_pipelined_reset)
);

__rs_hs_pipeline_head_gate #(
    .DATA_WIDTH (64),
    .__REGION   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_gate /**   Generated by RapidStream   **/ (
    .clk        (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din     (( { _ernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din4dc7ff } )),
    .if_dout    (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_gate_if_dout),
    .if_empty_n (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_gate_if_empty_n),
    .if_full_n  (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n541),
    .if_read    (fifo_C_drain_C_drain_IO_L1_out_1_7_U_hs_if_din_head_if_full_n),
    .if_write   (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write9ed184),
    .reset      (1'b0)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_8_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_8_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_8_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_dine704df),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_doutab2),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n739),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap16e),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_nac4),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_validcb8),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read683c93),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write493570),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_8_U_rs_pipelined_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_9_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_9_U/design_1_i/kernel3_0/inst/fifo_C_drain_C_drain_IO_L1_out_1_9_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din13bca8),
    .if_dout           (__inst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout783),
    .if_empty_n        (_st_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n300),
    .if_fifo_cap       (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap5b9),
    .if_full_n         (_nst_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n3c2),
    .if_num_data_valid (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid76c),
    .if_read           (_rnel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read52e352),
    .if_read_ce        ( 1'b1),
    .if_write          (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_writee3691d),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_9_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1cdb),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_dout011),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_empty_n953),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap47a),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_full_nb68),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid9a8),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_142e),
    .if_read_ce        ( 1'b1),
    .if_write          (__design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1d96),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_10_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_10_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_14e5),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_doutccf),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_empty_nc3e),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap032),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_full_n083),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_validb54),
    .if_read           (_t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1b10),
    .if_read_ce        ( 1'b1),
    .if_write          (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1960),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_10_1_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1033),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_dout3b9),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_empty_n45a),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap185),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_full_n1ee),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_validb51),
    .if_read           (_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_18ec),
    .if_read_ce        ( 1'b1),
    .if_write          (__design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1cc1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_11_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_11_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1b70),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_doutfd1),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_empty_n336),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap58b),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_full_ne99),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valida1b),
    .if_read           (_t_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_139e),
    .if_read_ce        ( 1'b1),
    .if_write          (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1de7),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_11_1_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_st_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1a15),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_doutf14),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_empty_n49d),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap443),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_full_n11b),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_validf8f),
    .if_read           (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1b8f),
    .if_read_ce        ( 1'b1),
    .if_write          (__design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1643),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_12_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_12_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_t_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_135b),
    .if_dout           (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_dout9d8),
    .if_empty_n        (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_empty_n3a2),
    .if_fifo_cap       (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap06d),
    .if_full_n         (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_full_na49),
    .if_num_data_valid (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid47b),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_12c7),
    .if_read_ce        ( 1'b1),
    .if_write          (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1ddd),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_12_1_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_148a),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_doutd27),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_empty_ne1a),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap799),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_full_n4b1),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_validd03),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_155a),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1168),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_7_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_7_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1cc3),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_dout0d6),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_empty_ne7a),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_capd1e),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_full_n01c),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid449),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_110c),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1b01),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_7_1_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_19bf),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_doute39),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_empty_n226),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_capb97),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_full_n239),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_validf2a),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1635),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1386),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_8_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_8_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1d9d),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_doutda9),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_empty_n1fc),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_capf74),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_full_nc84),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid511),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_14ff),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1f73),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_8_1_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_0_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_0_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_0_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1c00),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_dout351),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_empty_n90f),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap575),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_full_n9d9),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_validb0a),
    .if_read           (_nst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_14a6),
    .if_read_ce        ( 1'b1),
    .if_write          (_st_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_11da),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_9_0_U_rs_pipelined_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_1_U /**   design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_1_U/design_1_i/kernel3_0/inst/fifo_C_drain_PE_9_1_U   **/ (
    .clk               (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .if_din            (_nst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1cb2),
    .if_dout           (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_doutcc8),
    .if_empty_n        (_pper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_empty_n8e2),
    .if_fifo_cap       (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap28e),
    .if_full_n         (_apper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_full_n494),
    .if_num_data_valid (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_validd31),
    .if_read           (_st_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_170c),
    .if_read_ce        ( 1'b1),
    .if_write          (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_15ed),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_9_1_U_rs_pipelined_reset)
);

__rs_kernel3_aux_split_aux_100 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_validb8c4d3),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap (_nel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap5b6cb3),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap            (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap1c6),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid      (_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_validd3435a),
    .fifo_C_drain_PE_12_0_U_if_fifo_cap                            (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_fifo_cap443),
    .fifo_C_drain_PE_12_0_U_if_num_data_valid                      (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_0_U_if_num_data_validf8f)
);

__rs_kernel3_aux_split_aux_37 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_10 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_capaed),
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_validfec),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_capfec),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_validb9f),
    .fifo_A_PE_9_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_fifo_cape2c),
    .fifo_A_PE_9_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_2_U_if_num_data_valid6d7)
);

__rs_kernel3_aux_split_aux_132 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_107 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_capdde),
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid95c),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap336),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid209),
    .fifo_B_PE_7_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_fifo_capbb5),
    .fifo_B_PE_7_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_7_1_U_if_num_data_valid8b5)
);

__rs_kernel3_aux_split_aux_133 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_108 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap7ac),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_validee8),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap259),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid99b),
    .fifo_A_PE_7_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_fifo_cap7fe),
    .fifo_A_PE_7_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_1_U_if_num_data_validdee)
);

__rs_kernel3_aux_split_aux_134 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_109 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap395),
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid83a),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap97e),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_validfe8),
    .fifo_B_PE_8_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_fifo_capf08),
    .fifo_B_PE_8_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_0_U_if_num_data_valid503)
);

__rs_kernel3_aux_split_aux_38 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_11 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap1bf),
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid   (_t_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid432),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap6fc),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valida8a),
    .fifo_A_PE_10_2_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_fifo_cap684),
    .fifo_A_PE_10_2_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_2_U_if_num_data_validbf0)
);

__rs_kernel3_aux_split_aux_135 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_110 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap44a),
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_validf1c),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap5b2),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_validc69),
    .fifo_B_PE_8_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_fifo_capb5f),
    .fifo_B_PE_8_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_8_1_U_if_num_data_valid899)
);

__rs_kernel3_aux_split_aux_136 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_112 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_capf38),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid04a),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap1f5),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_validc2b),
    .fifo_A_PE_8_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_fifo_cap878),
    .fifo_A_PE_8_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_1_U_if_num_data_validdc7)
);

__rs_kernel3_aux_split_aux_137 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_113 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_capd1c),
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid0c7),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_capdab),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_validcbf),
    .fifo_B_PE_9_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_fifo_capfa1),
    .fifo_B_PE_9_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_0_U_if_num_data_validede)
);

__rs_kernel3_aux_split_aux_138 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_114 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap219),
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid2ef),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_capd16),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_validad0),
    .fifo_B_PE_9_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_fifo_capf44),
    .fifo_B_PE_9_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_9_1_U_if_num_data_valid0a6)
);

__rs_kernel3_aux_split_aux_139 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_115 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_capc82),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_validd63),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap40e),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid6e1),
    .fifo_A_PE_9_1_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_fifo_cap2f3),
    .fifo_A_PE_9_1_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_1_U_if_num_data_valid10f)
);

__rs_kernel3_aux_split_aux_18 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_122 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap351),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valide64),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap6fa),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid77f),
    .fifo_A_A_IO_L2_in_7_U_if_fifo_cap                    (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_fifo_capf24),
    .fifo_A_A_IO_L2_in_7_U_if_num_data_valid              (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_7_U_if_num_data_valid890)
);

__rs_kernel3_aux_split_aux_20 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_126 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap2cf),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_validde5),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_capd8a),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid7e1),
    .fifo_A_A_IO_L2_in_8_U_if_fifo_cap                    (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_fifo_cap5b2),
    .fifo_A_A_IO_L2_in_8_U_if_num_data_valid              (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_8_U_if_num_data_valid637)
);

__rs_kernel3_aux_split_aux_21 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_127 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap94c),
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid5c7),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap626),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid817),
    .fifo_A_PE_7_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_fifo_cap969),
    .fifo_A_PE_7_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_0_U_if_num_data_validde4)
);

__rs_kernel3_aux_split_aux_6 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_128 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_capcd1),
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid   (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid61e),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap5f9),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid070),
    .fifo_A_PE_11_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_fifo_cap1b0),
    .fifo_A_PE_11_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_0_U_if_num_data_valid161)
);

__rs_kernel3_aux_split_aux_22 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_129 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap532),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid489),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap515),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid (_sign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid67a),
    .fifo_A_A_IO_L2_in_9_U_if_fifo_cap                    (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_fifo_cap046),
    .fifo_A_A_IO_L2_in_9_U_if_num_data_valid              (_apper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_9_U_if_num_data_valid8ea)
);

__rs_kernel3_aux_split_aux_39 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_13 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_capa81),
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid   (_t_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid25e),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_capd5c),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid340),
    .fifo_A_PE_11_2_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_fifo_capfa8),
    .fifo_A_PE_11_2_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_2_U_if_num_data_valide58)
);

__rs_kernel3_aux_split_aux_23 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_130 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_capc7b),
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_validba6),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_capd8d),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid7cb),
    .fifo_A_PE_8_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_fifo_capba4),
    .fifo_A_PE_8_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_0_U_if_num_data_validc8f)
);

__rs_kernel3_aux_split_aux_24 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_131 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap         (_pper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap921),
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid   (_nst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_validd56),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap016),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_validfd3),
    .fifo_A_PE_9_0_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_fifo_capb34),
    .fifo_A_PE_9_0_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_9_0_U_if_num_data_validd3e)
);

__rs_kernel3_aux_split_aux_27 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_134 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap9d7),
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid753),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap           (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_capb5d),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid     (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valida6e),
    .fifo_A_PE_12_0_U_if_fifo_cap                           (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_fifo_cap0b6),
    .fifo_A_PE_12_0_U_if_num_data_valid                     (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_0_U_if_num_data_valid425)
);

__rs_kernel3_aux_split_aux_2 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_138 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_capfd2),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid99d),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap        (_st_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_caped0),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid  (_ign_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid426),
    .fifo_A_A_IO_L2_in_10_U_if_fifo_cap                     (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_fifo_cap4a6),
    .fifo_A_A_IO_L2_in_10_U_if_num_data_valid               (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_10_U_if_num_data_validdb5)
);

__rs_kernel3_aux_split_aux_0 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_139 /**   design_1_i/kernel3_0/inst/design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_ap_clk                    (inst_A_IO_L2_in_10_U0_ap_clk),
    .A_IO_L2_in_10_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_idle_1366),
    .A_IO_L2_in_10_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_ap_rst76d),
    .A_IO_L2_in_11_U0_ap_clk                    (inst_A_IO_L2_in_11_U0_ap_clk),
    .A_IO_L2_in_11_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_idle_1ac4),
    .A_IO_L2_in_11_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_ap_rst31e),
    .A_IO_L2_in_1_U0_ap_clk                     (inst_A_IO_L2_in_1_U0_ap_clk),
    .A_IO_L2_in_1_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_1_U0_ap_idle_1),
    .A_IO_L2_in_1_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_1_U0_ap_rst097),
    .A_IO_L2_in_2_U0_ap_clk                     (inst_A_IO_L2_in_2_U0_ap_clk),
    .A_IO_L2_in_2_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_2_U0_ap_idle_1),
    .A_IO_L2_in_2_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_2_U0_ap_rsta38),
    .A_IO_L2_in_3_U0_ap_clk                     (inst_A_IO_L2_in_3_U0_ap_clk),
    .A_IO_L2_in_3_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_3_U0_ap_idle_1),
    .A_IO_L2_in_3_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_3_U0_ap_rstd77),
    .A_IO_L2_in_4_U0_ap_clk                     (inst_A_IO_L2_in_4_U0_ap_clk),
    .A_IO_L2_in_4_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_4_U0_ap_idle_1),
    .A_IO_L2_in_4_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_4_U0_ap_rst951),
    .A_IO_L2_in_5_U0_ap_clk                     (inst_A_IO_L2_in_5_U0_ap_clk),
    .A_IO_L2_in_5_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_5_U0_ap_idle_1),
    .A_IO_L2_in_5_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_5_U0_ap_rst34e),
    .A_IO_L2_in_6_U0_ap_clk                     (inst_A_IO_L2_in_6_U0_ap_clk),
    .A_IO_L2_in_6_U0_ap_idle_1                  (inst_rs_pipelined_A_IO_L2_in_6_U0_ap_idle_1),
    .A_IO_L2_in_6_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_6_U0_ap_rstc7f),
    .A_IO_L2_in_7_U0_ap_clk                     (inst_A_IO_L2_in_7_U0_ap_clk),
    .A_IO_L2_in_7_U0_ap_idle_1                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_idle_148b),
    .A_IO_L2_in_7_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_7_U0_ap_rst247),
    .A_IO_L2_in_8_U0_ap_clk                     (inst_A_IO_L2_in_8_U0_ap_clk),
    .A_IO_L2_in_8_U0_ap_idle_1                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_idle_1622),
    .A_IO_L2_in_8_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_8_U0_ap_rstd80),
    .A_IO_L2_in_9_U0_ap_clk                     (inst_A_IO_L2_in_9_U0_ap_clk),
    .A_IO_L2_in_9_U0_ap_idle_1                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_idle_1403),
    .A_IO_L2_in_9_U0_ap_rst                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_9_U0_ap_rst4b8),
    .A_IO_L2_in_U0_ap_clk                       (inst_A_IO_L2_in_U0_ap_clk),
    .A_IO_L2_in_U0_ap_idle_1                    (inst_rs_pipelined_A_IO_L2_in_U0_ap_idle_1),
    .A_IO_L2_in_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_U0_ap_rst346),
    .A_IO_L2_in_boundary_U0_ap_clk              (inst_A_IO_L2_in_boundary_U0_ap_clk),
    .A_IO_L2_in_boundary_U0_ap_idle_1           (_pper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_idle_1576),
    .A_IO_L2_in_boundary_U0_ap_rst              (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_ap_rst71e),
    .A_IO_L3_in_U0_ap_clk                       (inst_A_IO_L3_in_U0_ap_clk),
    .A_IO_L3_in_U0_ap_idle_1                    (inst_rs_pipelined_A_IO_L3_in_U0_ap_idle_1),
    .A_IO_L3_in_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_IO_L3_in_U0_ap_rst38d),
    .A_PE_dummy_12_U0_ap_clk                    (inst_A_PE_dummy_12_U0_ap_clk),
    .A_PE_dummy_12_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_12_U0_ap_idle_1),
    .A_PE_dummy_12_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_12_U0_ap_rst7de),
    .A_PE_dummy_13_U0_ap_clk                    (inst_A_PE_dummy_13_U0_ap_clk),
    .A_PE_dummy_13_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_13_U0_ap_idle_1),
    .A_PE_dummy_13_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_13_U0_ap_rst1cd),
    .A_PE_dummy_14_U0_ap_clk                    (inst_A_PE_dummy_14_U0_ap_clk),
    .A_PE_dummy_14_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_14_U0_ap_idle_1),
    .A_PE_dummy_14_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_14_U0_ap_rstfd9),
    .A_PE_dummy_15_U0_ap_clk                    (inst_A_PE_dummy_15_U0_ap_clk),
    .A_PE_dummy_15_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_15_U0_ap_idle_1),
    .A_PE_dummy_15_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_15_U0_ap_rst45b),
    .A_PE_dummy_16_U0_ap_clk                    (inst_A_PE_dummy_16_U0_ap_clk),
    .A_PE_dummy_16_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_16_U0_ap_idle_1),
    .A_PE_dummy_16_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_16_U0_ap_rstc41),
    .A_PE_dummy_17_U0_ap_clk                    (inst_A_PE_dummy_17_U0_ap_clk),
    .A_PE_dummy_17_U0_ap_idle_1                 (inst_rs_pipelined_A_PE_dummy_17_U0_ap_idle_1),
    .A_PE_dummy_17_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_17_U0_ap_rst60b),
    .A_PE_dummy_18_U0_ap_clk                    (inst_A_PE_dummy_18_U0_ap_clk),
    .A_PE_dummy_18_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_idle_1ada),
    .A_PE_dummy_18_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_ap_rst39d),
    .A_PE_dummy_19_U0_ap_clk                    (inst_A_PE_dummy_19_U0_ap_clk),
    .A_PE_dummy_19_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_idle_11b6),
    .A_PE_dummy_19_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_ap_rsta4e),
    .A_PE_dummy_20_U0_ap_clk                    (inst_A_PE_dummy_20_U0_ap_clk),
    .A_PE_dummy_20_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_idle_1acf),
    .A_PE_dummy_20_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_20_U0_ap_rst4bb),
    .A_PE_dummy_21_U0_ap_clk                    (inst_A_PE_dummy_21_U0_ap_clk),
    .A_PE_dummy_21_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_idle_1792),
    .A_PE_dummy_21_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_21_U0_ap_rstd4b),
    .A_PE_dummy_22_U0_ap_clk                    (inst_A_PE_dummy_22_U0_ap_clk),
    .A_PE_dummy_22_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_idle_1d53),
    .A_PE_dummy_22_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_22_U0_ap_rst76e),
    .A_PE_dummy_23_U0_ap_clk                    (inst_A_PE_dummy_23_U0_ap_clk),
    .A_PE_dummy_23_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_idle_123e),
    .A_PE_dummy_23_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_ap_rst321),
    .A_PE_dummy_U0_ap_clk                       (inst_A_PE_dummy_U0_ap_clk),
    .A_PE_dummy_U0_ap_idle_1                    (inst_rs_pipelined_A_PE_dummy_U0_ap_idle_1),
    .A_PE_dummy_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_A_PE_dummy_U0_ap_rst2ee),
    .B_IO_L2_in_U0_ap_clk                       (inst_B_IO_L2_in_U0_ap_clk),
    .B_IO_L2_in_U0_ap_idle_1                    (inst_rs_pipelined_B_IO_L2_in_U0_ap_idle_1),
    .B_IO_L2_in_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_U0_ap_rst421),
    .B_IO_L2_in_boundary_U0_ap_clk              (inst_B_IO_L2_in_boundary_U0_ap_clk),
    .B_IO_L2_in_boundary_U0_ap_idle_1           (inst_rs_pipelined_B_IO_L2_in_boundary_U0_ap_idle_1),
    .B_IO_L2_in_boundary_U0_ap_rst              (_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L2_in_boundary_U0_ap_rst428),
    .B_IO_L3_in_U0_ap_clk                       (inst_B_IO_L3_in_U0_ap_clk),
    .B_IO_L3_in_U0_ap_idle_1                    (inst_rs_pipelined_B_IO_L3_in_U0_ap_idle_1),
    .B_IO_L3_in_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_IO_L3_in_U0_ap_rstbe8),
    .B_PE_dummy_24_U0_ap_clk                    (inst_B_PE_dummy_24_U0_ap_clk),
    .B_PE_dummy_24_U0_ap_idle_1                 (__1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_idle_1042),
    .B_PE_dummy_24_U0_ap_rst                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_ap_rst6e7),
    .B_PE_dummy_U0_ap_clk                       (inst_B_PE_dummy_U0_ap_clk),
    .B_PE_dummy_U0_ap_idle_1                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_idle_189d),
    .B_PE_dummy_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_ap_rst2c7),
    .C_drain_IO_L1_out_25_U0_ap_clk             (inst_C_drain_IO_L1_out_25_U0_ap_clk),
    .C_drain_IO_L1_out_25_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_idle_1a58),
    .C_drain_IO_L1_out_25_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_ap_rstc7c),
    .C_drain_IO_L1_out_26_U0_ap_clk             (inst_C_drain_IO_L1_out_26_U0_ap_clk),
    .C_drain_IO_L1_out_26_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_idle_1125),
    .C_drain_IO_L1_out_26_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_ap_rst76c),
    .C_drain_IO_L1_out_27_U0_ap_clk             (inst_C_drain_IO_L1_out_27_U0_ap_clk),
    .C_drain_IO_L1_out_27_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_idle_1a9a),
    .C_drain_IO_L1_out_27_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_ap_rstcd1),
    .C_drain_IO_L1_out_28_U0_ap_clk             (inst_C_drain_IO_L1_out_28_U0_ap_clk),
    .C_drain_IO_L1_out_28_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_idle_11ef),
    .C_drain_IO_L1_out_28_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_ap_rst86b),
    .C_drain_IO_L1_out_29_U0_ap_clk             (inst_C_drain_IO_L1_out_29_U0_ap_clk),
    .C_drain_IO_L1_out_29_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_29_U0_ap_idle_1),
    .C_drain_IO_L1_out_29_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_29_U0_ap_rst674),
    .C_drain_IO_L1_out_30_U0_ap_clk             (inst_C_drain_IO_L1_out_30_U0_ap_clk),
    .C_drain_IO_L1_out_30_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_30_U0_ap_idle_1),
    .C_drain_IO_L1_out_30_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_30_U0_ap_rstc8c),
    .C_drain_IO_L1_out_31_U0_ap_clk             (inst_C_drain_IO_L1_out_31_U0_ap_clk),
    .C_drain_IO_L1_out_31_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_31_U0_ap_idle_1),
    .C_drain_IO_L1_out_31_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_31_U0_ap_rst6c0),
    .C_drain_IO_L1_out_32_U0_ap_clk             (inst_C_drain_IO_L1_out_32_U0_ap_clk),
    .C_drain_IO_L1_out_32_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_32_U0_ap_idle_1),
    .C_drain_IO_L1_out_32_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_32_U0_ap_rst68f),
    .C_drain_IO_L1_out_33_U0_ap_clk             (inst_C_drain_IO_L1_out_33_U0_ap_clk),
    .C_drain_IO_L1_out_33_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_33_U0_ap_idle_1),
    .C_drain_IO_L1_out_33_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_33_U0_ap_rst52d),
    .C_drain_IO_L1_out_34_U0_ap_clk             (inst_C_drain_IO_L1_out_34_U0_ap_clk),
    .C_drain_IO_L1_out_34_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_34_U0_ap_idle_1),
    .C_drain_IO_L1_out_34_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_34_U0_ap_rst3cc),
    .C_drain_IO_L1_out_35_U0_ap_clk             (inst_C_drain_IO_L1_out_35_U0_ap_clk),
    .C_drain_IO_L1_out_35_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_35_U0_ap_idle_1),
    .C_drain_IO_L1_out_35_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_35_U0_ap_rstc5f),
    .C_drain_IO_L1_out_37_U0_ap_clk             (inst_C_drain_IO_L1_out_37_U0_ap_clk),
    .C_drain_IO_L1_out_37_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_idle_19c0),
    .C_drain_IO_L1_out_37_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_ap_rst7d5),
    .C_drain_IO_L1_out_38_U0_ap_clk             (inst_C_drain_IO_L1_out_38_U0_ap_clk),
    .C_drain_IO_L1_out_38_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_idle_12e9),
    .C_drain_IO_L1_out_38_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_ap_rstf9b),
    .C_drain_IO_L1_out_39_U0_ap_clk             (inst_C_drain_IO_L1_out_39_U0_ap_clk),
    .C_drain_IO_L1_out_39_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_idle_1f4f),
    .C_drain_IO_L1_out_39_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_ap_rst7f5),
    .C_drain_IO_L1_out_40_U0_ap_clk             (inst_C_drain_IO_L1_out_40_U0_ap_clk),
    .C_drain_IO_L1_out_40_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_idle_1cd5),
    .C_drain_IO_L1_out_40_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_ap_rstcc2),
    .C_drain_IO_L1_out_41_U0_ap_clk             (inst_C_drain_IO_L1_out_41_U0_ap_clk),
    .C_drain_IO_L1_out_41_U0_ap_idle_1          (_per_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_idle_1599),
    .C_drain_IO_L1_out_41_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_ap_rst26b),
    .C_drain_IO_L1_out_42_U0_ap_clk             (inst_C_drain_IO_L1_out_42_U0_ap_clk),
    .C_drain_IO_L1_out_42_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_42_U0_ap_idle_1),
    .C_drain_IO_L1_out_42_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_42_U0_ap_rst2ee),
    .C_drain_IO_L1_out_43_U0_ap_clk             (inst_C_drain_IO_L1_out_43_U0_ap_clk),
    .C_drain_IO_L1_out_43_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_43_U0_ap_idle_1),
    .C_drain_IO_L1_out_43_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_43_U0_ap_rst924),
    .C_drain_IO_L1_out_44_U0_ap_clk             (inst_C_drain_IO_L1_out_44_U0_ap_clk),
    .C_drain_IO_L1_out_44_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_44_U0_ap_idle_1),
    .C_drain_IO_L1_out_44_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_44_U0_ap_rstbbe),
    .C_drain_IO_L1_out_45_U0_ap_clk             (inst_C_drain_IO_L1_out_45_U0_ap_clk),
    .C_drain_IO_L1_out_45_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_45_U0_ap_idle_1),
    .C_drain_IO_L1_out_45_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_45_U0_ap_rstf85),
    .C_drain_IO_L1_out_46_U0_ap_clk             (inst_C_drain_IO_L1_out_46_U0_ap_clk),
    .C_drain_IO_L1_out_46_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_46_U0_ap_idle_1),
    .C_drain_IO_L1_out_46_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_46_U0_ap_rst219),
    .C_drain_IO_L1_out_47_U0_ap_clk             (inst_C_drain_IO_L1_out_47_U0_ap_clk),
    .C_drain_IO_L1_out_47_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_47_U0_ap_idle_1),
    .C_drain_IO_L1_out_47_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_47_U0_ap_rst0d6),
    .C_drain_IO_L1_out_48_U0_ap_clk             (inst_C_drain_IO_L1_out_48_U0_ap_clk),
    .C_drain_IO_L1_out_48_U0_ap_idle_1          (inst_rs_pipelined_C_drain_IO_L1_out_48_U0_ap_idle_1),
    .C_drain_IO_L1_out_48_U0_ap_rst             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_48_U0_ap_rst8fc),
    .C_drain_IO_L1_out_U0_ap_clk                (inst_C_drain_IO_L1_out_U0_ap_clk),
    .C_drain_IO_L1_out_U0_ap_idle_1             (_rapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_idle_10a1),
    .C_drain_IO_L1_out_U0_ap_rst                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_ap_rst9c8),
    .C_drain_IO_L1_out_boundary_36_U0_ap_clk    (inst_C_drain_IO_L1_out_boundary_36_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_36_U0_ap_idle_1 (_er_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_idle_131e),
    .C_drain_IO_L1_out_boundary_36_U0_ap_rst    (_apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_ap_rst344),
    .C_drain_IO_L1_out_boundary_U0_ap_clk       (inst_C_drain_IO_L1_out_boundary_U0_ap_clk),
    .C_drain_IO_L1_out_boundary_U0_ap_idle_1    (_apper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_idle_1c3f),
    .C_drain_IO_L1_out_boundary_U0_ap_rst       (__wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L1_out_boundary_U0_ap_rst20b),
    .C_drain_IO_L2_out_U0_ap_clk                (inst_C_drain_IO_L2_out_U0_ap_clk),
    .C_drain_IO_L2_out_U0_ap_idle_1             (inst_rs_pipelined_C_drain_IO_L2_out_U0_ap_idle_1),
    .C_drain_IO_L2_out_U0_ap_rst                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_U0_ap_rst2c8),
    .C_drain_IO_L2_out_boundary_U0_ap_clk       (inst_C_drain_IO_L2_out_boundary_U0_ap_clk),
    .C_drain_IO_L2_out_boundary_U0_ap_idle_1    (inst_rs_pipelined_C_drain_IO_L2_out_boundary_U0_ap_idle_1),
    .C_drain_IO_L2_out_boundary_U0_ap_rst       (__wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L2_out_boundary_U0_ap_rstf0c),
    .C_drain_IO_L3_out_U0_ap_clk                (inst_C_drain_IO_L3_out_U0_ap_clk),
    .C_drain_IO_L3_out_U0_ap_idle_1             (inst_rs_pipelined_C_drain_IO_L3_out_U0_ap_idle_1),
    .C_drain_IO_L3_out_U0_ap_rst                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_C_drain_IO_L3_out_U0_ap_rsta29),
    .PE_wrapper_0_0_U0_ap_clk                   (inst_PE_wrapper_0_0_U0_ap_clk),
    .PE_wrapper_0_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_0_0_U0_ap_idle_1),
    .PE_wrapper_0_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_0_U0_ap_rstddb),
    .PE_wrapper_0_1_U0_ap_clk                   (inst_PE_wrapper_0_1_U0_ap_clk),
    .PE_wrapper_0_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_0_1_U0_ap_idle_1),
    .PE_wrapper_0_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_0_1_U0_ap_rstb15),
    .PE_wrapper_10_0_U0_ap_clk                  (inst_PE_wrapper_10_0_U0_ap_clk),
    .PE_wrapper_10_0_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_idle_1ae1),
    .PE_wrapper_10_0_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_ap_rst417),
    .PE_wrapper_10_1_U0_ap_clk                  (inst_PE_wrapper_10_1_U0_ap_clk),
    .PE_wrapper_10_1_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_idle_136f),
    .PE_wrapper_10_1_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_ap_rst98d),
    .PE_wrapper_11_0_U0_ap_clk                  (inst_PE_wrapper_11_0_U0_ap_clk),
    .PE_wrapper_11_0_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_idle_1986),
    .PE_wrapper_11_0_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_ap_rstb7a),
    .PE_wrapper_11_1_U0_ap_clk                  (inst_PE_wrapper_11_1_U0_ap_clk),
    .PE_wrapper_11_1_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_idle_1d9c),
    .PE_wrapper_11_1_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_ap_rst20e),
    .PE_wrapper_12_0_U0_ap_clk                  (inst_PE_wrapper_12_0_U0_ap_clk),
    .PE_wrapper_12_0_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_idle_1f6d),
    .PE_wrapper_12_0_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_ap_rst744),
    .PE_wrapper_12_1_U0_ap_clk                  (inst_PE_wrapper_12_1_U0_ap_clk),
    .PE_wrapper_12_1_U0_ap_idle_1               (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_idle_1186),
    .PE_wrapper_12_1_U0_ap_rst                  (_n_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_ap_rst68b),
    .PE_wrapper_1_0_U0_ap_clk                   (inst_PE_wrapper_1_0_U0_ap_clk),
    .PE_wrapper_1_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_1_0_U0_ap_idle_1),
    .PE_wrapper_1_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_0_U0_ap_rst913),
    .PE_wrapper_1_1_U0_ap_clk                   (inst_PE_wrapper_1_1_U0_ap_clk),
    .PE_wrapper_1_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_1_1_U0_ap_idle_1),
    .PE_wrapper_1_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_1_1_U0_ap_rst757),
    .PE_wrapper_2_0_U0_ap_clk                   (inst_PE_wrapper_2_0_U0_ap_clk),
    .PE_wrapper_2_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_2_0_U0_ap_idle_1),
    .PE_wrapper_2_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_0_U0_ap_rstcc4),
    .PE_wrapper_2_1_U0_ap_clk                   (inst_PE_wrapper_2_1_U0_ap_clk),
    .PE_wrapper_2_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_2_1_U0_ap_idle_1),
    .PE_wrapper_2_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_2_1_U0_ap_rstd25),
    .PE_wrapper_3_0_U0_ap_clk                   (inst_PE_wrapper_3_0_U0_ap_clk),
    .PE_wrapper_3_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_3_0_U0_ap_idle_1),
    .PE_wrapper_3_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_0_U0_ap_rst30f),
    .PE_wrapper_3_1_U0_ap_clk                   (inst_PE_wrapper_3_1_U0_ap_clk),
    .PE_wrapper_3_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_3_1_U0_ap_idle_1),
    .PE_wrapper_3_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_3_1_U0_ap_rst822),
    .PE_wrapper_4_0_U0_ap_clk                   (inst_PE_wrapper_4_0_U0_ap_clk),
    .PE_wrapper_4_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_4_0_U0_ap_idle_1),
    .PE_wrapper_4_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_0_U0_ap_rst640),
    .PE_wrapper_4_1_U0_ap_clk                   (inst_PE_wrapper_4_1_U0_ap_clk),
    .PE_wrapper_4_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_4_1_U0_ap_idle_1),
    .PE_wrapper_4_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_4_1_U0_ap_rst848),
    .PE_wrapper_5_0_U0_ap_clk                   (inst_PE_wrapper_5_0_U0_ap_clk),
    .PE_wrapper_5_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_5_0_U0_ap_idle_1),
    .PE_wrapper_5_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_0_U0_ap_rst688),
    .PE_wrapper_5_1_U0_ap_clk                   (inst_PE_wrapper_5_1_U0_ap_clk),
    .PE_wrapper_5_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_5_1_U0_ap_idle_1),
    .PE_wrapper_5_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_5_1_U0_ap_rstf3a),
    .PE_wrapper_6_0_U0_ap_clk                   (inst_PE_wrapper_6_0_U0_ap_clk),
    .PE_wrapper_6_0_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_6_0_U0_ap_idle_1),
    .PE_wrapper_6_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_0_U0_ap_rst25a),
    .PE_wrapper_6_1_U0_ap_clk                   (inst_PE_wrapper_6_1_U0_ap_clk),
    .PE_wrapper_6_1_U0_ap_idle_1                (inst_rs_pipelined_PE_wrapper_6_1_U0_ap_idle_1),
    .PE_wrapper_6_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_6_1_U0_ap_rstdbe),
    .PE_wrapper_7_0_U0_ap_clk                   (inst_PE_wrapper_7_0_U0_ap_clk),
    .PE_wrapper_7_0_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_idle_1d8a),
    .PE_wrapper_7_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_ap_rstada),
    .PE_wrapper_7_1_U0_ap_clk                   (inst_PE_wrapper_7_1_U0_ap_clk),
    .PE_wrapper_7_1_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_idle_1d3c),
    .PE_wrapper_7_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_ap_rstf39),
    .PE_wrapper_8_0_U0_ap_clk                   (inst_PE_wrapper_8_0_U0_ap_clk),
    .PE_wrapper_8_0_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_idle_188b),
    .PE_wrapper_8_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_ap_rst3ea),
    .PE_wrapper_8_1_U0_ap_clk                   (inst_PE_wrapper_8_1_U0_ap_clk),
    .PE_wrapper_8_1_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_idle_1a57),
    .PE_wrapper_8_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_ap_rst700),
    .PE_wrapper_9_0_U0_ap_clk                   (inst_PE_wrapper_9_0_U0_ap_clk),
    .PE_wrapper_9_0_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_idle_18f0),
    .PE_wrapper_9_0_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_ap_rst32e),
    .PE_wrapper_9_1_U0_ap_clk                   (inst_PE_wrapper_9_1_U0_ap_clk),
    .PE_wrapper_9_1_U0_ap_idle_1                (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_idle_1604),
    .PE_wrapper_9_1_U0_ap_rst                   (_gn_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_ap_rst176),
    .ap_clk                                     (__rs_passthrough_design_1_wrapper_wrapper_inst_design_1_i_kernel_clk_clk_out1_1),
    .ap_rst_n                                   (inst_rs_pipelined_ap_rst_n),
    .control_s_axi_U_ACLK                       (inst_control_s_axi_U_ACLK),
    .control_s_axi_U_ARESET                     (_sign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ARESET5da),
    .control_s_axi_U_ap_idle                    (_ign_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_control_s_axi_U_ap_idle7a2),
    .entry_proc_U0_ap_clk                       (inst_entry_proc_U0_ap_clk),
    .entry_proc_U0_ap_idle_1                    (inst_rs_pipelined_entry_proc_U0_ap_idle_1),
    .entry_proc_U0_ap_rst                       (_design_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_entry_proc_U0_ap_rst10f)
);

__rs_kernel3_aux_split_aux_3 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_14 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap09e),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_validdd7),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_capd7d),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (_gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid545),
    .fifo_A_A_IO_L2_in_11_U_if_fifo_cap                     (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_fifo_capd08),
    .fifo_A_A_IO_L2_in_11_U_if_num_data_valid               (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_11_U_if_num_data_valid989)
);

__rs_kernel3_aux_split_aux_40 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_15 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_capd54),
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid   (_t_design_1_i_kernel3_0_inst_A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid365),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap6c2),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_validd25),
    .fifo_A_PE_12_2_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_fifo_cap2b0),
    .fifo_A_PE_12_2_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_2_U_if_num_data_valid013)
);

__rs_kernel3_aux_split_aux_107 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_21 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap303),
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid88d),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap        (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cape5d),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid  (__design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valided0),
    .fifo_B_PE_10_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_fifo_cap26b),
    .fifo_B_PE_10_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_0_U_if_num_data_validcb0)
);

__rs_kernel3_aux_split_aux_46 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_22 /**   design_1_i/kernel3_0/inst   **/ (
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_capdf4),
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid   (_t_design_1_i_kernel3_0_inst_B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valide53),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap4d5),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid7d7),
    .fifo_B_PE_13_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_fifo_cap515),
    .fifo_B_PE_13_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_1_U_if_num_data_valid379)
);

__rs_kernel3_aux_split_aux_72 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_23 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid72d3b2),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_capd9157a),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid2dfa89),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap3b8085),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap             (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap343),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid       (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid4ea109)
);

__rs_kernel3_aux_split_aux_47 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_24 /**   design_1_i/kernel3_0/inst   **/ (
    .B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap            (_apper_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap2be),
    .B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid      (_inst_design_1_i_kernel3_0_inst_B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid0c9),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap11f),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_validc13),
    .fifo_B_PE_13_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_fifo_capb01),
    .fifo_B_PE_13_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_13_0_U_if_num_data_valid849)
);

__rs_kernel3_aux_split_aux_49 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_26 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid025a8b),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap418a67),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid42cd69),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cape7e4d1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap             (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_capa2d),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid       (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid5e9464)
);

__rs_kernel3_aux_split_aux_4 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_27 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap         (_er_inst_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap510),
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid   (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_validbd0),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap3fc),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valide2b),
    .fifo_A_PE_10_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_fifo_capc9f),
    .fifo_A_PE_10_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_0_U_if_num_data_valid301)
);

__rs_kernel3_aux_split_aux_50 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_28 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid  (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_validd55cd4),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap    (_ernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_capbd32df),
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_validef4eeb),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_capd786ef),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap              (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap654),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid        (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid40d288)
);

__rs_kernel3_aux_split_aux_51 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_29 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap2b0350),
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid433dab),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap            (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap716),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid      (_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid9be39d),
    .fifo_C_drain_PE_10_0_U_if_fifo_cap                            (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_fifo_cap47a),
    .fifo_C_drain_PE_10_0_U_if_num_data_valid                      (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_0_U_if_num_data_valid9a8)
);

__rs_kernel3_aux_split_aux_52 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_30 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (_3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid634902),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (_3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap00f1b5),
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid6c6323),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_capba20af),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap686),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid6f6)
);

__rs_kernel3_aux_split_aux_53 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_31 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap4c8),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid4c403e),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap791),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valida65),
    .fifo_C_drain_PE_9_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_fifo_cap575),
    .fifo_C_drain_PE_9_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_0_U_if_num_data_validb0a)
);

__rs_kernel3_aux_split_aux_54 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_32 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid08d3fa),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (_3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap1d24fa),
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid36a12a),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (_3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap323781),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap152),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid857)
);

__rs_kernel3_aux_split_aux_108 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_33 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap447),
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid7de),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap00e),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid955),
    .fifo_B_PE_11_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_fifo_cape09),
    .fifo_B_PE_11_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_0_U_if_num_data_valid2e3)
);

__rs_kernel3_aux_split_aux_55 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_35 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap7b7),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_validcd8c0d),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_capaa9),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_validf3f),
    .fifo_C_drain_PE_8_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_fifo_capb97),
    .fifo_C_drain_PE_8_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_0_U_if_num_data_validf2a)
);

__rs_kernel3_aux_split_aux_57 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_37 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap       (_gn_1_i_kernel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap3ce),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid (_rnel3_0_inst_C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid21dafa),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap             (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap1d1),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid       (_gn_1_i_kernel3_0_inst_PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_validd73),
    .fifo_C_drain_PE_7_0_U_if_fifo_cap                            (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_fifo_cap799),
    .fifo_C_drain_PE_7_0_U_if_num_data_valid                      (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_0_U_if_num_data_validd03)
);

__rs_kernel3_aux_split_aux_5 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_40 /**   design_1_i/kernel3_0/inst   **/ (
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap             (_t_design_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_capfa8),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid       (_gn_1_i_kernel3_0_inst_A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_validf6a),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap       (_gn_1_i_kernel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_capd47),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid (_rnel3_0_inst_A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_validefc510),
    .fifo_A_A_IO_L2_in_12_U_if_fifo_cap                           (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_fifo_cap41e),
    .fifo_A_A_IO_L2_in_12_U_if_num_data_valid                     (_pper_inst_design_1_i_kernel3_0_inst_fifo_A_A_IO_L2_in_12_U_if_num_data_valid77f)
);

__rs_kernel3_aux_split_aux_73 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_45 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid    (_nel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid619efe),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap      (_ernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap8446ae),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid (_3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid16fc71),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap  (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_capf87c74),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap                (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cape63),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid          (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid21cca9)
);

__rs_kernel3_aux_split_aux_74 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_46 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_capea5f59),
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid (_el3_0_inst_C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid39161e),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap            (_esign_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap380),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid      (__kernel3_0_inst_PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid1afaed),
    .fifo_C_drain_PE_11_1_U_if_fifo_cap                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_fifo_cap58b),
    .fifo_C_drain_PE_11_1_U_if_num_data_valid                       (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_1_U_if_num_data_valida1b)
);

__rs_kernel3_aux_split_aux_75 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_47 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid3f466b),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capbbc0d6),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid2adbb5),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (_ernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_capb47481),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap             (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_capf6a),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid       (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid649c40)
);

__rs_kernel3_aux_split_aux_76 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_48 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap       (_i_kernel3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap57e772),
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid (_el3_0_inst_C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid8e34a2),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap            (_esign_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap93b),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid      (__kernel3_0_inst_PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid77503c),
    .fifo_C_drain_PE_10_1_U_if_fifo_cap                             (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_fifo_cap032),
    .fifo_C_drain_PE_10_1_U_if_num_data_valid                       (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_10_1_U_if_num_data_validb54)
);

__rs_kernel3_aux_split_aux_77 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_49 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (_3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid5e9397),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (_3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_capd01673),
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_validbd5ca3),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap4f1bcc),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap5b9),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid76c)
);

__rs_kernel3_aux_split_aux_78 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_50 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap8e9d67),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_validb9ecb6),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap1c9),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_validc99a93),
    .fifo_C_drain_PE_9_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_fifo_cap28e),
    .fifo_C_drain_PE_9_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_9_1_U_if_num_data_validd31)
);

__rs_kernel3_aux_split_aux_109 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_51 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_capfe1),
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid40d),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap        (_r_inst_design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap924),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid  (__design_1_i_kernel3_0_inst_PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid98f),
    .fifo_B_PE_10_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_fifo_cap233),
    .fifo_B_PE_10_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_10_1_U_if_num_data_valid74e)
);

__rs_kernel3_aux_split_aux_79 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_52 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validf54d28),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (_3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap6941ab),
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_validfab932),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (_3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap9e327b),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap                 (_t_design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap16e),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid           (_gn_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_validcb8)
);

__rs_kernel3_aux_split_aux_80 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_54 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_capd4376b),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid16e50c),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_capbfe),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid66b7e7),
    .fifo_C_drain_PE_8_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_fifo_capf74),
    .fifo_C_drain_PE_8_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_8_1_U_if_num_data_valid511)
);

__rs_kernel3_aux_split_aux_110 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_56 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap0fa),
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid023),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_capea2),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid35a),
    .fifo_B_PE_11_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_fifo_capa4f),
    .fifo_B_PE_11_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_11_1_U_if_num_data_valid56d)
);

__rs_kernel3_aux_split_aux_82 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_57 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap       (__i_kernel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap748af3),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid (_nel3_0_inst_C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid680c8c),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap             (__design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap7f2),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid       (__i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid069660),
    .fifo_C_drain_PE_7_1_U_if_fifo_cap                             (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_fifo_capd1e),
    .fifo_C_drain_PE_7_1_U_if_num_data_valid                       (_apper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_7_1_U_if_num_data_valid449)
);

__rs_kernel3_aux_split_aux_111 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_68 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap3bc),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid3b8),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap45f),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid14e),
    .fifo_A_PE_11_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_fifo_cap84d),
    .fifo_A_PE_11_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_11_1_U_if_num_data_valid1a1)
);

__rs_kernel3_aux_split_aux_35 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_7 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_capde8),
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid122),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap796),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valide39),
    .fifo_A_PE_7_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_fifo_capf84),
    .fifo_A_PE_7_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_7_2_U_if_num_data_validacc)
);

__rs_kernel3_aux_split_aux_97 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_76 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid   (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid0b3fd6),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap   (_el3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_capc2d829),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap     (_rnel3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap671834),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid (_3_0_inst_C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid0bf0f0),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap                (__design_1_i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap516),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid          (__i_kernel3_0_inst_fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid23c717)
);

__rs_kernel3_aux_split_aux_98 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_77 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap       (_sign_1_i_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_caped8),
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid (_kernel3_0_inst_C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid499c4f),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap         (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_capa8b),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid   (_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid2e215c),
    .fifo_C_drain_PE_11_0_U_if_fifo_cap                         (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_fifo_cap185),
    .fifo_C_drain_PE_11_0_U_if_num_data_valid                   (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_11_0_U_if_num_data_validb51)
);

__rs_kernel3_aux_split_aux_99 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_78 /**   design_1_i/kernel3_0/inst   **/ (
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap     (_ernel3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_capbd8729),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid (_l3_0_inst_C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_validc8849f),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap             (_esign_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_capb27),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid       (__kernel3_0_inst_PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valida7eee3),
    .fifo_C_drain_PE_12_1_U_if_fifo_cap                              (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_fifo_cap06d),
    .fifo_C_drain_PE_12_1_U_if_num_data_valid                        (_pper_inst_design_1_i_kernel3_0_inst_fifo_C_drain_PE_12_1_U_if_num_data_valid47b)
);

__rs_kernel3_aux_split_aux_36 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_8 /**   design_1_i/kernel3_0/inst   **/ (
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap        (_per_inst_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_capbbc),
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid  (_st_design_1_i_kernel3_0_inst_A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid151),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap       (_er_inst_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap305),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid (_t_design_1_i_kernel3_0_inst_PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid4cf),
    .fifo_A_PE_8_2_U_if_fifo_cap                      (_1_wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_fifo_cap97b),
    .fifo_A_PE_8_2_U_if_num_data_valid                (_per_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_8_2_U_if_num_data_valid8b7)
);

__rs_kernel3_aux_split_aux_112 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_80 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap28e),
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid23b),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_capc11),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid53e),
    .fifo_B_PE_12_0_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_fifo_cap160),
    .fifo_B_PE_12_0_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_0_U_if_num_data_valid9a8)
);

__rs_kernel3_aux_split_aux_113 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_81 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap256),
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid0bb),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap643),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid7db),
    .fifo_B_PE_12_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_fifo_cap096),
    .fifo_B_PE_12_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_B_PE_12_1_U_if_num_data_valid3a6)
);

__rs_kernel3_aux_split_aux_114 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_82 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap799),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid36f),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap28a),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid63e),
    .fifo_A_PE_12_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_fifo_cap738),
    .fifo_A_PE_12_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_12_1_U_if_num_data_validf4f)
);

__rs_kernel3_aux_split_aux_106 #(
    .C_M_AXI_DATA_WIDTH          (32),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_A_ID_WIDTH     (1),
    .C_M_AXI_GMEM_A_PROT_VALUE   (0),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_A_USER_VALUE   (0),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_B_ID_WIDTH     (1),
    .C_M_AXI_GMEM_B_PROT_VALUE   (0),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_B_USER_VALUE   (0),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (64),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (1),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (3),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (512),
    .C_M_AXI_GMEM_C_ID_WIDTH     (1),
    .C_M_AXI_GMEM_C_PROT_VALUE   (0),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (1),
    .C_M_AXI_GMEM_C_USER_VALUE   (0),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (64),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (1),
    .C_M_AXI_WSTRB_WIDTH         (4),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (6),
    .C_S_AXI_CONTROL_DATA_WIDTH  (32),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (4),
    .C_S_AXI_DATA_WIDTH          (32),
    .C_S_AXI_WSTRB_WIDTH         (4)
) inst_9 /**   design_1_i/kernel3_0/inst   **/ (
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap318),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid494),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap       (__inst_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap85b),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid (_design_1_i_kernel3_0_inst_PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_validb97),
    .fifo_A_PE_10_1_U_if_fifo_cap                       (__wrapper_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_fifo_cap9ea),
    .fifo_A_PE_10_1_U_if_num_data_valid                 (_er_wrapper_inst_design_1_i_kernel3_0_inst_fifo_A_PE_10_1_U_if_num_data_valid423)
);

endmodule  // SLOT_X0Y1_TO_SLOT_X0Y1_inner
