Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 20:10:34 2020
| Host         : DESKTOP-IAE150N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.177        0.000                      0                  432        0.228        0.000                      0                  432        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.177        0.000                      0                  432        0.228        0.000                      0                  432        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.986%)  route 3.351ns (79.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.875     9.396    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_R)       -0.524    14.573    Inst_UART_TX_CTRL/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.986%)  route 3.351ns (79.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.875     9.396    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_R)       -0.524    14.573    Inst_UART_TX_CTRL/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.986%)  route 3.351ns (79.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.875     9.396    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[2]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_R)       -0.524    14.573    Inst_UART_TX_CTRL/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.890ns (20.986%)  route 3.351ns (79.014%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.875     9.396    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[3]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_R)       -0.524    14.573    Inst_UART_TX_CTRL/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.890ns (21.231%)  route 3.302ns (78.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.826     9.347    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    14.572    Inst_UART_TX_CTRL/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.890ns (21.231%)  route 3.302ns (78.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.826     9.347    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    14.572    Inst_UART_TX_CTRL/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.890ns (21.231%)  route 3.302ns (78.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.826     9.347    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    14.572    Inst_UART_TX_CTRL/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.890ns (21.231%)  route 3.302ns (78.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.634     5.155    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     5.673 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           1.512     7.185    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.309 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.454     7.763    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     7.887 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.511     8.398    Inst_UART_TX_CTRL/eqOp__12
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.522 r  Inst_UART_TX_CTRL/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.826     9.347    Inst_UART_TX_CTRL/bitTmr
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.516    14.857    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[7]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_R)       -0.524    14.572    Inst_UART_TX_CTRL/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.365%)  route 3.305ns (77.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.635     5.156    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/Q
                         net (fo=2, routed)           1.018     6.630    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[11]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.458     7.212    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.587     7.922    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.572     8.619    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.743 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.670     9.413    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][0]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    Inst_btn_debounce/sig_cntrs_ary_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 0.952ns (22.365%)  route 3.305ns (77.635%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.635     5.156    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][11]/Q
                         net (fo=2, routed)           1.018     6.630    Inst_btn_debounce/sig_cntrs_ary_reg[1]_1[11]
    SLICE_X4Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.754 r  Inst_btn_debounce/sig_out_reg[1]_i_5/O
                         net (fo=1, routed)           0.458     7.212    Inst_btn_debounce/sig_out_reg[1]_i_5_n_0
    SLICE_X3Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.336 r  Inst_btn_debounce/sig_out_reg[1]_i_4/O
                         net (fo=1, routed)           0.587     7.922    Inst_btn_debounce/sig_out_reg[1]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.046 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.572     8.619    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.124     8.743 r  Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1/O
                         net (fo=16, routed)          0.670     9.413    Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.517    14.858    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][1]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    Inst_btn_debounce/sig_cntrs_ary_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_sequential_uartState_reg[0]/Q
                         net (fo=9, routed)           0.134     1.722    Inst_UART_TX_CTRL/uartState[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    Inst_UART_TX_CTRL_n_2
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.092     1.538    FSM_sequential_uartState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_sequential_uartState_reg[0]/Q
                         net (fo=9, routed)           0.135     1.723    Inst_UART_TX_CTRL/uartState[0]
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    Inst_UART_TX_CTRL_n_3
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.091     1.537    FSM_sequential_uartState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_uartState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.353%)  route 0.169ns (47.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  FSM_sequential_uartState_reg[1]/Q
                         net (fo=9, routed)           0.169     1.756    Inst_UART_TX_CTRL/uartState[1]
    SLICE_X9Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  Inst_UART_TX_CTRL/FSM_sequential_uartState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Inst_UART_TX_CTRL_n_1
    SLICE_X9Y11          FDRE                                         r  FSM_sequential_uartState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.834     1.961    CLK_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  FSM_sequential_uartState_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y11          FDRE (Hold_fdre_C_D)         0.091     1.554    FSM_sequential_uartState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/Q
                         net (fo=5, routed)           0.179     1.793    Inst_UART_TX_CTRL/txState[0]
    SLICE_X5Y12          LUT3 (Prop_lut3_I2_O)        0.042     1.835 r  Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Inst_UART_TX_CTRL/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.860     1.987    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.107     1.580    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.739%)  route 0.205ns (59.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.590     1.473    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=4, routed)           0.205     1.819    btnDeBnc[1]
    SLICE_X5Y9           FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.070     1.561    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_sequential_uartState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     1.446    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  FSM_sequential_uartState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  FSM_sequential_uartState_reg[0]/Q
                         net (fo=9, routed)           0.166     1.754    uartState[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  uartData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uartData[4]_i_1_n_0
    SLICE_X9Y12          FDRE                                         r  uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X9Y12          FDRE                                         r  uartData_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y12          FDRE (Hold_fdre_C_D)         0.092     1.538    uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.566     1.449    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/Q
                         net (fo=2, routed)           0.117     1.707    Inst_btn_debounce/sig_cntrs_ary_reg[4]_4[3]
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  Inst_btn_debounce/sig_cntrs_ary_reg[4][0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.815    Inst_btn_debounce/sig_cntrs_ary_reg[4][0]_i_2_n_4
    SLICE_X11Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.836     1.963    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][3]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X11Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    Inst_btn_debounce/sig_cntrs_ary_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.595     1.478    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=4, routed)           0.168     1.787    Inst_btn_debounce/btnDeBnc[0]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  Inst_btn_debounce/sig_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Inst_btn_debounce/sig_out_reg[0]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.866     1.993    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.091     1.569    Inst_btn_debounce/sig_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.594     1.477    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/Q
                         net (fo=2, routed)           0.119     1.737    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[11]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Inst_btn_debounce/sig_cntrs_ary_reg[2][8]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.865     1.992    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    Inst_btn_debounce/sig_cntrs_ary_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.593     1.476    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/Q
                         net (fo=2, routed)           0.119     1.736    Inst_btn_debounce/sig_cntrs_ary_reg[2]_2[15]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  Inst_btn_debounce/sig_cntrs_ary_reg[2][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    Inst_btn_debounce/sig_cntrs_ary_reg[2][12]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.864     1.991    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    Inst_btn_debounce/sig_cntrs_ary_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y11    FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y9     Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_uartState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_uartState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    FSM_sequential_uartState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    strIndex_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    strIndex_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    strIndex_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    strIndex_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    strIndex_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    strIndex_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y12    strIndex_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    Inst_UART_TX_CTRL/bitIndex_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     Inst_btn_debounce/sig_cntrs_ary_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     Inst_btn_debounce/sig_cntrs_ary_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     Inst_btn_debounce/sig_cntrs_ary_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     Inst_btn_debounce/sig_cntrs_ary_reg[0][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     Inst_btn_debounce/sig_cntrs_ary_reg[3][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     Inst_btn_debounce/sig_cntrs_ary_reg[3][1]/C



