{"Source Block": ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@113:123@HdlIdDef", "wire    [31:0]  up_rdata_2_s;\nwire    [31:0]  up_rdata_3_s;\nwire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\nwire            up_wack_3_s;\n\n"], "Clone Blocks": [["hdl/library/axi_ad9144/axi_ad9144_core.v@157:167", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@167:177", "  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@128:138", "\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@130:140", "\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@158:168", "\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@166:176", "  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@164:174", "  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@159:169", "  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@189:199", "  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@185:195", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@191:201", "  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@156:166", "\n  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@115:125", "wire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\nwire            up_wack_3_s;\n\nwire            adc_status_a_s;\nwire    [15:0]  adc_data_ia_s ;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@162:172", "  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@165:175", "  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@111:121", "wire    [31:0]  up_rdata_0_s;\nwire    [31:0]  up_rdata_1_s;\nwire    [31:0]  up_rdata_2_s;\nwire    [31:0]  up_rdata_3_s;\nwire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@168:178", "  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@186:196", "\n  wire            dac_sync_s;\n  wire            dac_frame_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@160:170", "  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@134:144", "  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@133:143", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // dac valid\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@161:171", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n"], ["hdl/library/axi_ad9144/axi_ad9144_core.v@163:173", "  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_2_s;\n  wire            up_rack_2_s;\n  wire            up_wack_2_s;\n  wire    [31:0]  up_rdata_3_s;\n  wire            up_rack_3_s;\n  wire            up_wack_3_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@112:122", "wire    [31:0]  up_rdata_1_s;\nwire    [31:0]  up_rdata_2_s;\nwire    [31:0]  up_rdata_3_s;\nwire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\nwire            up_wack_3_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@132:142", "  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@110:120", "wire            up_adc_common_ack_s;\nwire    [31:0]  up_rdata_0_s;\nwire    [31:0]  up_rdata_1_s;\nwire    [31:0]  up_rdata_2_s;\nwire    [31:0]  up_rdata_3_s;\nwire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_core.v@190:200", "  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_rack_s;\n  wire            up_wack_s;\n\n  // defaults\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@114:124", "wire    [31:0]  up_rdata_3_s;\nwire            up_rack_0_s;\nwire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\nwire            up_wack_3_s;\n\nwire            adc_status_a_s;\n"], ["hdl/library/axi_mc_current_monitor/axi_mc_current_monitor.v@116:126", "wire            up_rack_1_s;\nwire            up_rack_2_s;\nwire            up_rack_3_s;\nwire            up_wack_0_s;\nwire            up_wack_1_s;\nwire            up_wack_2_s;\nwire            up_wack_3_s;\n\nwire            adc_status_a_s;\nwire    [15:0]  adc_data_ia_s ;\nwire            data_rd_ready_ia_s;\n"], ["hdl/library/axi_ad9152/axi_ad9152_core.v@129:139", "  // internal signals\n\n  wire            dac_sync_s;\n  wire            dac_datafmt_s;\n  wire    [31:0]  up_rdata_0_s;\n  wire            up_rack_0_s;\n  wire            up_wack_0_s;\n  wire    [31:0]  up_rdata_1_s;\n  wire            up_rack_1_s;\n  wire            up_wack_1_s;\n  wire    [31:0]  up_rdata_s;\n"]], "Diff Content": {"Delete": [[118, "wire            up_rack_3_s;\n"]], "Add": []}}