
*** Running vivado
    with args -log demo_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demo_auto_pc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source demo_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 360.836 ; gain = 83.953
INFO: [Synth 8-638] synthesizing module 'demo_auto_pc_0' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ip/demo_auto_pc_0/synth/demo_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b_downsizer' (1#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' (20#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' (21#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv' (22#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_w_axi3_conv' (23#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv__parameterized0' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' (23#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' (23#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_a_axi3_conv__parameterized0' (23#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_r_axi3_conv' [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_r_axi3_conv' (24#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi3_conv' (25#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (26#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'demo_auto_pc_0' (27#1) [d:/Project/Vivado/ZYBO_Video/ZYBO_Video.srcs/sources_1/bd/demo/ip/demo_auto_pc_0/synth/demo_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 485.773 ; gain = 208.891
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 485.773 ; gain = 208.891
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 714.734 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 714.734 ; gain = 437.852
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 714.734 ; gain = 437.852
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 714.734 ; gain = 437.852

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    20|
|3     |LUT2     |    51|
|4     |LUT3     |    51|
|5     |LUT4     |    73|
|6     |LUT5     |   156|
|7     |LUT6     |    82|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    63|
|12    |FDRE     |   335|
|13    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 714.734 ; gain = 437.852
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 714.734 ; gain = 444.488
