Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id F2FEE1CD1C2
	for <lists+qemu-devel@lfdr.de>; Mon, 11 May 2020 08:18:35 +0200 (CEST)
Received: from localhost ([::1]:35504 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jY1lr-0007Ia-2S
	for lists+qemu-devel@lfdr.de; Mon, 11 May 2020 02:18:35 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:43050)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <aleksandar.qemu.devel@gmail.com>)
 id 1jY1kl-0006Mk-3e
 for qemu-devel@nongnu.org; Mon, 11 May 2020 02:17:27 -0400
Received: from mail-wr1-x441.google.com ([2a00:1450:4864:20::441]:37346)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <aleksandar.qemu.devel@gmail.com>)
 id 1jY1kj-0001Lw-Ks
 for qemu-devel@nongnu.org; Mon, 11 May 2020 02:17:26 -0400
Received: by mail-wr1-x441.google.com with SMTP id k1so9329519wrx.4
 for <qemu-devel@nongnu.org>; Sun, 10 May 2020 23:17:25 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=IW3CNoM9BbFV1lTj+yq8dCxOyJZgRUinJJqVaCyzLTY=;
 b=F/9ZxAgx0eznQvGO5fNhLc5VjeHKDh74xQ7mVYcywDPXGyib3uQNCecK7U3K4AMeFA
 j0NXA52OPCFoKjArItPpXJnFFoTz9F+05xiMbhLULnFK/GoX40iKyWuOXxoN5TyBiTWh
 ABjH6zMDqrBZx20ww9HrTPp9PnVWFa6+/1YWpCyltrEFA1cftSEAPu3Kf2pEMrpXBY8I
 MmIy02x0H3xTs+cWvxi12Vz5m60drko3XqIR16P7PKGN8dnNwbzgKUzLVej3TIr4/fH5
 SNZv+x/u+h8OzkCgjxtonsinHg81f+s1xXG7yzRdwglvJazext4eWKlwQe6Ww8X5aKRw
 xRYA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=IW3CNoM9BbFV1lTj+yq8dCxOyJZgRUinJJqVaCyzLTY=;
 b=N+Bp5erTQoMmMaHbJYnpC1FT8hR3Yjbb9YeptyFjEFlCL3x30RoZCx0DZyPpfOMm6K
 uMDjQSdp8ggZs5yTAfU/X2JR/3YlyUR/N0rrzRhIkWe7oaxthB8A+4KVUmhDc73cz/OK
 yFragYc5gPi2xHw/m4ltm9/jEX682SKdU+GkkU9yJwCJtWMxJctt6O3EZo4C0yWaNj0d
 gLG4lWCYVh06RjlddhThXhlszn/O9n30EGPxX724+57LEaMrl6TJ0Q5SpgY+KoZaGcpE
 2GEukhPQpP/JkNzpDEBMjRCZm1KET2DvtazaIOS/4qcd3LIxsA+o/OxxEWeNfWYNB8EG
 w6ug==
X-Gm-Message-State: AGi0Pubza1fsZElVzBGHBb9HwIv8srfCVLh60DMos89SauMTAMhj9Dfo
 gLn5lEvfU3BcXV1RFX6X8h2GUhN95A1MgY0uYcE=
X-Google-Smtp-Source: APiQypK0D4K9OQ61MPLPHvwiVlIa4zePrN59kgb8G7zJUWWGszGsoDJ7cbnVAbWBHG3C11Q8krqOudm0s6tZI/zxPzQ=
X-Received: by 2002:a5d:55c5:: with SMTP id i5mr11155793wrw.402.1589177844016; 
 Sun, 10 May 2020 23:17:24 -0700 (PDT)
MIME-Version: 1.0
References: <20200510210128.18343-1-f4bug@amsat.org>
 <20200510210128.18343-12-f4bug@amsat.org>
In-Reply-To: <20200510210128.18343-12-f4bug@amsat.org>
From: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Date: Mon, 11 May 2020 08:17:11 +0200
Message-ID: <CAHiYmc5xCbftuexryEkY4+1FxOWVqz-wzJN2fg_dCiif0-BhYQ@mail.gmail.com>
Subject: Re: [PATCH 11/12] hw/pci-host/bonito: Set the Config register reset
 value with FIELD_DP32
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <f4bug@amsat.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::441;
 envelope-from=aleksandar.qemu.devel@gmail.com; helo=mail-wr1-x441.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_PASS=-0.001,
 URIBL_BLOCKED=0.001 autolearn=_AUTOLEARN
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Laurent Vivier <lvivier@redhat.com>, Thomas Huth <thuth@redhat.com>,
 Huacai Chen <chenhuacai@gmail.com>, QEMU Developers <qemu-devel@nongnu.org>,
 Jiaxun Yang <jiaxun.yang@flygoat.com>, Paolo Bonzini <pbonzini@redhat.com>,
 Huacai Chen <chenhc@lemote.com>,
 Aleksandar Rikalo <aleksandar.rikalo@rt-rk.com>,
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@redhat.com>,
 Aurelien Jarno <aurelien@aurel32.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

=D0=BD=D0=B5=D0=B4, 10. =D0=BC=D0=B0=D1=98 2020. =D1=83 23:01 Philippe Math=
ieu-Daud=C3=A9 <f4bug@amsat.org> =D1=98=D0=B5
=D0=BD=D0=B0=D0=BF=D0=B8=D1=81=D0=B0=D0=BE/=D0=BB=D0=B0:
>
> Describe some Config registers fields with the registerfields
> API. Use the FIELD_DP32() macro to set the BONGENCFG register
> bits at reset.
>
> Signed-off-by: Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org>
> ---
>  hw/pci-host/bonito.c | 21 ++++++++++++++++++++-
>  1 file changed, 20 insertions(+), 1 deletion(-)
>

Some Config registers? Is there any reason not to cover all Bonito
config registers? Or, the commit message was inprecise?

But, in general, I salute the intent of this patch.

Sincerely,
Aleksandar

> diff --git a/hw/pci-host/bonito.c b/hw/pci-host/bonito.c
> index 335c7787eb..86aceb333a 100644
> --- a/hw/pci-host/bonito.c
> +++ b/hw/pci-host/bonito.c
> @@ -50,6 +50,7 @@
>  #include "sysemu/runstate.h"
>  #include "exec/address-spaces.h"
>  #include "hw/misc/unimp.h"
> +#include "hw/registerfields.h"
>
>  /* #define DEBUG_BONITO */
>
> @@ -112,8 +113,19 @@
>  /* Power on register */
>
>  #define BONITO_BONPONCFG        (0x00 >> 2)      /* 0x100 */
> +
> +/* PCI configuration register */
>  #define BONITO_BONGENCFG_OFFSET 0x4
>  #define BONITO_BONGENCFG        (BONITO_BONGENCFG_OFFSET >> 2)   /*0x104=
 */
> +REG32(BONGENCFG,        0x104)
> +FIELD(BONGENCFG, DEBUGMODE,      0, 1)
> +FIELD(BONGENCFG, SNOOP,          1, 1)
> +FIELD(BONGENCFG, CPUSELFRESET,   2, 1)
> +FIELD(BONGENCFG, BYTESWAP,       6, 1)
> +FIELD(BONGENCFG, UNCACHED,       7, 1)
> +FIELD(BONGENCFG, PREFETCH,       8, 1)
> +FIELD(BONGENCFG, WRITEBEHIND,    9, 1)
> +FIELD(BONGENCFG, PCIQUEUE,      12, 1)
>
>  /* 2. IO & IDE configuration */
>  #define BONITO_IODEVCFG         (0x08 >> 2)      /* 0x108 */
> @@ -577,11 +589,18 @@ static int pci_bonito_map_irq(PCIDevice *pci_dev, i=
nt irq_num)
>  static void bonito_reset(void *opaque)
>  {
>      PCIBonitoState *s =3D opaque;
> +    uint32_t val =3D 0;
>
>      /* set the default value of north bridge registers */
>
>      s->regs[BONITO_BONPONCFG] =3D 0xc40;
> -    s->regs[BONITO_BONGENCFG] =3D 0x1384;
> +    val =3D FIELD_DP32(val, BONGENCFG, PCIQUEUE, 1);
> +    val =3D FIELD_DP32(val, BONGENCFG, WRITEBEHIND, 1);
> +    val =3D FIELD_DP32(val, BONGENCFG, PREFETCH, 1);
> +    val =3D FIELD_DP32(val, BONGENCFG, UNCACHED, 1);
> +    val =3D FIELD_DP32(val, BONGENCFG, CPUSELFRESET, 1);
> +    s->regs[BONITO_BONGENCFG] =3D val;
> +
>      s->regs[BONITO_IODEVCFG] =3D 0x2bff8010;
>      s->regs[BONITO_SDCFG] =3D 0x255e0091;
>
> --
> 2.21.3
>

