<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4605" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4605{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4605{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4605{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4605{left:190px;bottom:998px;}
#t5_4605{left:507px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_4605{left:507px;bottom:976px;letter-spacing:-0.11px;}
#t7_4605{left:190px;bottom:952px;letter-spacing:-0.18px;}
#t8_4605{left:507px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_4605{left:507px;bottom:930px;letter-spacing:-0.12px;}
#ta_4605{left:507px;bottom:910px;letter-spacing:-0.12px;}
#tb_4605{left:190px;bottom:886px;letter-spacing:-0.2px;}
#tc_4605{left:507px;bottom:886px;letter-spacing:-0.14px;}
#td_4605{left:190px;bottom:862px;letter-spacing:-0.19px;}
#te_4605{left:507px;bottom:862px;letter-spacing:-0.12px;}
#tf_4605{left:507px;bottom:840px;letter-spacing:-0.11px;}
#tg_4605{left:507px;bottom:820px;letter-spacing:-0.12px;}
#th_4605{left:190px;bottom:796px;letter-spacing:-0.2px;}
#ti_4605{left:507px;bottom:796px;letter-spacing:-0.14px;}
#tj_4605{left:190px;bottom:771px;letter-spacing:-0.19px;}
#tk_4605{left:507px;bottom:771px;letter-spacing:-0.13px;}
#tl_4605{left:507px;bottom:750px;letter-spacing:-0.12px;}
#tm_4605{left:190px;bottom:726px;letter-spacing:-0.2px;}
#tn_4605{left:507px;bottom:726px;letter-spacing:-0.14px;}
#to_4605{left:190px;bottom:701px;letter-spacing:-0.14px;}
#tp_4605{left:507px;bottom:701px;letter-spacing:-0.11px;}
#tq_4605{left:507px;bottom:680px;letter-spacing:-0.13px;}
#tr_4605{left:190px;bottom:655px;letter-spacing:-0.13px;}
#ts_4605{left:507px;bottom:655px;letter-spacing:-0.14px;}
#tt_4605{left:190px;bottom:631px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_4605{left:507px;bottom:631px;letter-spacing:-0.11px;}
#tv_4605{left:507px;bottom:609px;letter-spacing:-0.13px;}
#tw_4605{left:190px;bottom:585px;letter-spacing:-0.13px;}
#tx_4605{left:507px;bottom:585px;letter-spacing:-0.12px;}
#ty_4605{left:86px;bottom:561px;letter-spacing:-0.15px;}
#tz_4605{left:147px;bottom:561px;letter-spacing:-0.12px;}
#t10_4605{left:190px;bottom:561px;letter-spacing:-0.15px;}
#t11_4605{left:414px;bottom:561px;letter-spacing:-0.16px;}
#t12_4605{left:508px;bottom:561px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t13_4605{left:507px;bottom:539px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t14_4605{left:86px;bottom:515px;letter-spacing:-0.18px;}
#t15_4605{left:147px;bottom:515px;letter-spacing:-0.12px;}
#t16_4605{left:190px;bottom:515px;letter-spacing:-0.14px;}
#t17_4605{left:415px;bottom:515px;letter-spacing:-0.15px;}
#t18_4605{left:508px;bottom:515px;letter-spacing:-0.12px;}
#t19_4605{left:507px;bottom:493px;letter-spacing:-0.11px;}
#t1a_4605{left:507px;bottom:477px;letter-spacing:-0.11px;}
#t1b_4605{left:507px;bottom:460px;letter-spacing:-0.11px;}
#t1c_4605{left:507px;bottom:438px;}
#t1d_4605{left:524px;bottom:438px;letter-spacing:-0.12px;}
#t1e_4605{left:507px;bottom:423px;}
#t1f_4605{left:524px;bottom:423px;letter-spacing:-0.12px;}
#t1g_4605{left:86px;bottom:399px;letter-spacing:-0.18px;}
#t1h_4605{left:147px;bottom:399px;letter-spacing:-0.12px;}
#t1i_4605{left:190px;bottom:399px;letter-spacing:-0.14px;}
#t1j_4605{left:415px;bottom:399px;letter-spacing:-0.15px;}
#t1k_4605{left:508px;bottom:399px;letter-spacing:-0.12px;}
#t1l_4605{left:507px;bottom:377px;letter-spacing:-0.13px;}
#t1m_4605{left:86px;bottom:353px;letter-spacing:-0.18px;}
#t1n_4605{left:147px;bottom:353px;letter-spacing:-0.12px;}
#t1o_4605{left:190px;bottom:353px;letter-spacing:-0.14px;}
#t1p_4605{left:415px;bottom:353px;letter-spacing:-0.15px;}
#t1q_4605{left:508px;bottom:353px;letter-spacing:-0.12px;}
#t1r_4605{left:507px;bottom:331px;letter-spacing:-0.13px;}
#t1s_4605{left:86px;bottom:307px;letter-spacing:-0.18px;}
#t1t_4605{left:147px;bottom:307px;letter-spacing:-0.12px;}
#t1u_4605{left:190px;bottom:307px;letter-spacing:-0.14px;}
#t1v_4605{left:415px;bottom:307px;letter-spacing:-0.15px;}
#t1w_4605{left:508px;bottom:307px;letter-spacing:-0.12px;}
#t1x_4605{left:507px;bottom:286px;letter-spacing:-0.13px;}
#t1y_4605{left:86px;bottom:261px;letter-spacing:-0.18px;}
#t1z_4605{left:147px;bottom:261px;letter-spacing:-0.12px;}
#t20_4605{left:190px;bottom:261px;letter-spacing:-0.14px;}
#t21_4605{left:415px;bottom:261px;letter-spacing:-0.15px;}
#t22_4605{left:508px;bottom:261px;letter-spacing:-0.12px;}
#t23_4605{left:507px;bottom:240px;letter-spacing:-0.13px;}
#t24_4605{left:86px;bottom:215px;letter-spacing:-0.18px;}
#t25_4605{left:147px;bottom:215px;letter-spacing:-0.12px;}
#t26_4605{left:190px;bottom:215px;letter-spacing:-0.14px;}
#t27_4605{left:415px;bottom:215px;letter-spacing:-0.15px;}
#t28_4605{left:508px;bottom:215px;letter-spacing:-0.12px;}
#t29_4605{left:507px;bottom:194px;letter-spacing:-0.13px;}
#t2a_4605{left:86px;bottom:169px;letter-spacing:-0.18px;}
#t2b_4605{left:147px;bottom:169px;letter-spacing:-0.12px;}
#t2c_4605{left:190px;bottom:169px;letter-spacing:-0.14px;}
#t2d_4605{left:415px;bottom:169px;letter-spacing:-0.15px;}
#t2e_4605{left:508px;bottom:169px;letter-spacing:-0.12px;}
#t2f_4605{left:507px;bottom:148px;letter-spacing:-0.13px;}
#t2g_4605{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2h_4605{left:266px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2i_4605{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2j_4605{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2k_4605{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2l_4605{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t2m_4605{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t2n_4605{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2o_4605{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2p_4605{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4605{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4605{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4605{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4605{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4605{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4605" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4605Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4605" style="-webkit-user-select: none;"><object width="935" height="1210" data="4605/4605.svg" type="image/svg+xml" id="pdf4605" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4605" class="t s1_4605">Vol. 4 </span><span id="t2_4605" class="t s1_4605">2-83 </span>
<span id="t3_4605" class="t s2_4605">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4605" class="t s3_4605">9 </span><span id="t5_4605" class="t s3_4605">Execute BIST (R/O) </span>
<span id="t6_4605" class="t s3_4605">1 = Enabled; 0 = Disabled </span>
<span id="t7_4605" class="t s3_4605">10 </span><span id="t8_4605" class="t s3_4605">AERR# Observation Enabled (R/O) </span>
<span id="t9_4605" class="t s3_4605">1 = Enabled; 0 = Disabled </span>
<span id="ta_4605" class="t s3_4605">Always 0. </span>
<span id="tb_4605" class="t s3_4605">11 </span><span id="tc_4605" class="t s3_4605">Reserved </span>
<span id="td_4605" class="t s3_4605">12 </span><span id="te_4605" class="t s3_4605">BINIT# Observation Enabled (R/O) </span>
<span id="tf_4605" class="t s3_4605">1 = Enabled; 0 = Disabled </span>
<span id="tg_4605" class="t s3_4605">Always 0. </span>
<span id="th_4605" class="t s3_4605">13 </span><span id="ti_4605" class="t s3_4605">Reserved </span>
<span id="tj_4605" class="t s3_4605">14 </span><span id="tk_4605" class="t s3_4605">1 MByte Power on Reset Vector (R/O) </span>
<span id="tl_4605" class="t s3_4605">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="tm_4605" class="t s3_4605">15 </span><span id="tn_4605" class="t s3_4605">Reserved </span>
<span id="to_4605" class="t s3_4605">17:16 </span><span id="tp_4605" class="t s3_4605">APIC Cluster ID (R/O) </span>
<span id="tq_4605" class="t s3_4605">Always 00B. </span>
<span id="tr_4605" class="t s3_4605">19: 18 </span><span id="ts_4605" class="t s3_4605">Reserved </span>
<span id="tt_4605" class="t s3_4605">21: 20 </span><span id="tu_4605" class="t s3_4605">Symmetric Arbitration ID (R/O) </span>
<span id="tv_4605" class="t s3_4605">Always 00B. </span>
<span id="tw_4605" class="t s3_4605">26:22 </span><span id="tx_4605" class="t s3_4605">Integer Bus Frequency Ratio (R/O) </span>
<span id="ty_4605" class="t s3_4605">3AH </span><span id="tz_4605" class="t s3_4605">58 </span><span id="t10_4605" class="t s3_4605">IA32_FEATURE_CONTROL </span><span id="t11_4605" class="t s3_4605">Unique </span><span id="t12_4605" class="t s3_4605">Control Features in Intel 64Processor (R/W) </span>
<span id="t13_4605" class="t s3_4605">See Table 2-2. </span>
<span id="t14_4605" class="t s3_4605">40H </span><span id="t15_4605" class="t s3_4605">64 </span><span id="t16_4605" class="t s3_4605">MSR_LASTBRANCH_0_FROM_IP </span><span id="t17_4605" class="t s3_4605">Unique </span><span id="t18_4605" class="t s3_4605">Last Branch Record 0 From IP (R/W) </span>
<span id="t19_4605" class="t s3_4605">One of eight pairs of last branch record registers on the </span>
<span id="t1a_4605" class="t s3_4605">last branch record stack. The From_IP part of the stack </span>
<span id="t1b_4605" class="t s3_4605">contains pointers to the source instruction. See also: </span>
<span id="t1c_4605" class="t s3_4605">• </span><span id="t1d_4605" class="t s3_4605">Last Branch Record Stack TOS at 1C9H. </span>
<span id="t1e_4605" class="t s3_4605">• </span><span id="t1f_4605" class="t s3_4605">Section 18.5. </span>
<span id="t1g_4605" class="t s3_4605">41H </span><span id="t1h_4605" class="t s3_4605">65 </span><span id="t1i_4605" class="t s3_4605">MSR_LASTBRANCH_1_FROM_IP </span><span id="t1j_4605" class="t s3_4605">Unique </span><span id="t1k_4605" class="t s3_4605">Last Branch Record 1 From IP (R/W) </span>
<span id="t1l_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1m_4605" class="t s3_4605">42H </span><span id="t1n_4605" class="t s3_4605">66 </span><span id="t1o_4605" class="t s3_4605">MSR_LASTBRANCH_2_FROM_IP </span><span id="t1p_4605" class="t s3_4605">Unique </span><span id="t1q_4605" class="t s3_4605">Last Branch Record 2 From IP (R/W) </span>
<span id="t1r_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1s_4605" class="t s3_4605">43H </span><span id="t1t_4605" class="t s3_4605">67 </span><span id="t1u_4605" class="t s3_4605">MSR_LASTBRANCH_3_FROM_IP </span><span id="t1v_4605" class="t s3_4605">Unique </span><span id="t1w_4605" class="t s3_4605">Last Branch Record 3 From IP (R/W) </span>
<span id="t1x_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1y_4605" class="t s3_4605">44H </span><span id="t1z_4605" class="t s3_4605">68 </span><span id="t20_4605" class="t s3_4605">MSR_LASTBRANCH_4_FROM_IP </span><span id="t21_4605" class="t s3_4605">Unique </span><span id="t22_4605" class="t s3_4605">Last Branch Record 4 From IP (R/W) </span>
<span id="t23_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t24_4605" class="t s3_4605">45H </span><span id="t25_4605" class="t s3_4605">69 </span><span id="t26_4605" class="t s3_4605">MSR_LASTBRANCH_5_FROM_IP </span><span id="t27_4605" class="t s3_4605">Unique </span><span id="t28_4605" class="t s3_4605">Last Branch Record 5 From IP (R/W) </span>
<span id="t29_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t2a_4605" class="t s3_4605">46H </span><span id="t2b_4605" class="t s3_4605">70 </span><span id="t2c_4605" class="t s3_4605">MSR_LASTBRANCH_6_FROM_IP </span><span id="t2d_4605" class="t s3_4605">Unique </span><span id="t2e_4605" class="t s3_4605">Last Branch Record 6 From IP (R/W) </span>
<span id="t2f_4605" class="t s3_4605">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t2g_4605" class="t s4_4605">Table 2-4. </span><span id="t2h_4605" class="t s4_4605">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2i_4605" class="t s5_4605">Register </span>
<span id="t2j_4605" class="t s5_4605">Address </span><span id="t2k_4605" class="t s5_4605">Register Name / Bit Fields </span>
<span id="t2l_4605" class="t s5_4605">Shared/ </span>
<span id="t2m_4605" class="t s5_4605">Unique </span><span id="t2n_4605" class="t s5_4605">Bit Description </span>
<span id="t2o_4605" class="t s5_4605">Hex </span><span id="t2p_4605" class="t s5_4605">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
