{"Source Block": ["hdl/library/common/ad_addsub.v@78:88@HdlIdDef", "  reg     [(A_WIDTH-1):0]   Amax_d = 'b0;\n  reg     [(A_WIDTH-1):0]   Amax_d2 = 'b0;\n\n  // constant regs\n\n  reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;\n\n  // latch the inputs\n\n  always @(posedge clk) begin\n      A_d <= A;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[83, "  reg     [(A_WIDTH-1):0]   B_reg = CONST_VALUE;\n"]], "Add": [[83, "  reg     [(A_DATA_WIDTH-1):0]   B_reg = B_DATA_VALUE;\n"]]}}