Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Jan 02 11:27:59 2022
| Host         : DESKTOP-JNETMH0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              39 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              54 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+---------------------------+------------------+----------------+
|  div_inst/CLK  | vga_display_inst/vga_data[11]_i_1_n_1 | pineball_controller/clear |                3 |              6 |
|  div_inst/CLK  | vga_driver_inst/vcnt                  | pineball_controller/clear |                2 |             10 |
|  div_inst/CLK  |                                       | pineball_controller/clear |                5 |             12 |
|  clk_IBUF_BUFG |                                       | pineball_controller/clear |                8 |             27 |
|  n_0_22_BUFG   | rst_n_IBUF                            | pineball_controller/clear |               13 |             38 |
+----------------+---------------------------------------+---------------------------+------------------+----------------+


