[View]
Entity=tb_riscv_adder
Architecture=testbench
TopLevelType=1
[file:.\src\riscv_adder.vhd]
Enabled=1
[file:.\src\tb_riscv_adder.vhd]
Enabled=1
[file:.\src\tb_adder_signals.asdb]
Enabled=1
[file:.\src\tb_adder_signals.awc]
Enabled=1
[file:.\src\signals_tb.asdb]
Enabled=1
[file:.\src\signals_tb.awc]
Enabled=1
[file:.\src\adder_tb_validated.asdb]
Enabled=1
[file:.\src\adder_tb_validated.awc]
Enabled=1
[file:.\src\riscv_alu.vhd]
Enabled=1
[file:.\src\riscv_core_tb.vhd]
Enabled=1
[file:.\src\riscv_pc.vhd]
Enabled=1
[file:.\src\riscv_pkg.vhd]
Enabled=1
[file:.\src\riscv_rf.vhd]
Enabled=1
[file:.\src\sources.zip]
Enabled=1
[file:.\src\dpm.vhd]
Enabled=1
[file:.\src\core_riscv.vhd]
Enabled=1
[file:.\src\fetch_riscv.vhd]
Enabled=1
[file:.\src\riscv_pkg.vhd]
Enabled=1
