/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [18:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  reg [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [10:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~((celloutsig_0_1z[6] | celloutsig_0_11z) & (celloutsig_0_8z | celloutsig_0_1z[5]));
  assign celloutsig_0_2z = ~((celloutsig_0_1z[0] | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_1_5z = celloutsig_1_2z | celloutsig_1_3z;
  assign celloutsig_0_5z = celloutsig_0_1z[5] | celloutsig_0_1z[0];
  assign celloutsig_1_4z = celloutsig_1_2z | celloutsig_1_0z[12];
  assign celloutsig_0_3z = ~(celloutsig_0_1z[4] ^ celloutsig_0_2z);
  assign celloutsig_0_18z = { in_data[95:94], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } + { celloutsig_0_14z[4:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_16z[2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_9z } / { 1'h1, celloutsig_0_18z[14:9], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_18z[7:4], celloutsig_1_1z } / { 1'h1, celloutsig_1_8z[2:0], celloutsig_1_3z };
  assign celloutsig_0_14z = { in_data[60:57], celloutsig_0_2z } / { 1'h1, celloutsig_0_6z[1], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z } === { celloutsig_0_1z[6:2], celloutsig_0_12z, celloutsig_0_1z[6:5], celloutsig_0_1z[3:0] };
  assign celloutsig_1_1z = in_data[126:123] === in_data[185:182];
  assign celloutsig_1_3z = celloutsig_1_0z[12:8] === { celloutsig_1_0z[9], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_22z = { celloutsig_0_19z[15:1], celloutsig_0_10z } >= { celloutsig_0_16z[9:8], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_9z = ! { in_data[114:110], celloutsig_1_5z };
  assign celloutsig_1_10z = ! { in_data[135:132], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = ! { celloutsig_0_1z[2:0], celloutsig_0_7z };
  assign celloutsig_1_2z = ! { celloutsig_1_0z[7:2], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[79:62] < in_data[63:46];
  assign celloutsig_1_12z = { celloutsig_1_0z[6:0], celloutsig_1_0z } < { celloutsig_1_6z[6:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[14:10], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } < { in_data[9:3], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_16z[9:0] < { celloutsig_0_18z[10:4], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_1_14z = in_data[163] & ~(celloutsig_1_6z[8]);
  assign celloutsig_0_17z = celloutsig_0_4z & ~(celloutsig_0_3z);
  assign celloutsig_0_26z = celloutsig_0_24z & ~(celloutsig_0_9z);
  assign celloutsig_1_8z = { in_data[130], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_12z } % { 1'h1, celloutsig_1_0z[2], celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_1z = { in_data[20:15], celloutsig_0_0z } % { 1'h1, in_data[37:34], celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_0z = ~ in_data[186:174];
  assign celloutsig_0_15z = | { celloutsig_0_1z[6:2], celloutsig_0_11z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[6:1], celloutsig_0_3z };
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[5:1], celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z } >> { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_0z[6:3], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_12z } <<< { celloutsig_1_0z[4:3], celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_11z = celloutsig_1_6z[5:1] ~^ { celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_2z) | celloutsig_0_7z);
  assign celloutsig_0_9z = ~((celloutsig_0_3z & celloutsig_0_3z) | celloutsig_0_1z[5]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_6z = in_data[147:137];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = in_data[34:32];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_25z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_18z[3:1], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_12z };
  assign { out_data[135:128], out_data[100:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
