########################
# run yosys config
########################

# setup the circuits
circuits_dir=regression_test/benchmark/_VERILOG/Modified_VTR_Benchmarks/

# circuit's name
circuit_list_add=*.v

