Time resolution is 1 ps
$finish called at time : 80 ns : File "D:/VerilogGIT/Verilog/project_learn/project_learn.srcs/sim_1/new/testbench.v" Line 45
