ARM LB0046
"DpDatadW Rfe DpCtrldW PosWR DpCtrldW Rfe"
Cycle=Rfe DpDatadW Rfe DpCtrldW PosWR DpCtrldW
Relax=[Rfe,DpDatadW,Rfe]
Safe=PosWR DpCtrldW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DpDatadW Rfe DpCtrldW PosWR DpCtrldW Rfe
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1           ;
 LDR R0,[%x0] | LDR R0,[%y1] ;
 EOR R1,R0,R0 | CMP R0,R0    ;
 ADD R1,R1,#1 | BNE LC00     ;
 STR R1,[%y0] | LC00:        ;
              | MOV R1,#1    ;
              | STR R1,[%z1] ;
              | LDR R2,[%z1] ;
              | CMP R2,R2    ;
              | BNE LC01     ;
              | LC01:        ;
              | MOV R3,#1    ;
              | STR R3,[%x1] ;
exists
(0:R0=1 /\ 1:R0=1)
