{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667943839755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667943839760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 15:43:59 2022 " "Processing started: Tue Nov 08 15:43:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667943839760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943839760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943839760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667943840580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667943840580 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc.qsys " "Elaborating Platform Designer system entity \"soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667943847961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:11 Progress: Loading ece-385-final-project/soc.qsys " "2022.11.08.15:44:11 Progress: Loading ece-385-final-project/soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943851218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:11 Progress: Reading input file " "2022.11.08.15:44:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943851699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:11 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.11.08.15:44:11 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943851772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module clk_0 " "2022.11.08.15:44:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:12 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module hex_digits_pio " "2022.11.08.15:44:12 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2022.11.08.15:44:12 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module jtag_uart_0 " "2022.11.08.15:44:12 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:12 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module key " "2022.11.08.15:44:12 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:12 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module keycode " "2022.11.08.15:44:12 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:12 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module led " "2022.11.08.15:44:12 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.11.08.15:44:12 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module nios2_gen2_0 " "2022.11.08.15:44:12 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.11.08.15:44:12 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module onchip_memory2_0 " "2022.11.08.15:44:12 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.11.08.15:44:12 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module sdram " "2022.11.08.15:44:12 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding sdram_pll \[altpll 18.1\] " "2022.11.08.15:44:12 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module sdram_pll " "2022.11.08.15:44:12 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2022.11.08.15:44:12 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module spi_0 " "2022.11.08.15:44:12 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:12 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module sw " "2022.11.08.15:44:12 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2022.11.08.15:44:12 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Parameterizing module sysid_qsys_0 " "2022.11.08.15:44:12 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.11.08.15:44:12 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943852999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Parameterizing module timer_0 " "2022.11.08.15:44:13 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:13 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Parameterizing module usb_gpx " "2022.11.08.15:44:13 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Adding usb_irq \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:13 Progress: Adding usb_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Parameterizing module usb_irq " "2022.11.08.15:44:13 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Adding usb_rst \[altera_avalon_pio 18.1\] " "2022.11.08.15:44:13 Progress: Adding usb_rst \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Parameterizing module usb_rst " "2022.11.08.15:44:13 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Building connections " "2022.11.08.15:44:13 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Parameterizing connections " "2022.11.08.15:44:13 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Validating " "2022.11.08.15:44:13 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.11.08.15:44:13 Progress: Done reading input file " "2022.11.08.15:44:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943853788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.usb_gpx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc.usb_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943854564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc: Generating soc \"soc\" for QUARTUS_SYNTH " "Soc: Generating soc \"soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943855209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943857341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943857350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943857353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943857356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Starting RTL generation for module 'soc_hex_digits_pio' " "Hex_digits_pio: Starting RTL generation for module 'soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943860855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_hex_digits_pio --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0002_hex_digits_pio_gen//soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \] " "Hex_digits_pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_hex_digits_pio --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0002_hex_digits_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0002_hex_digits_pio_gen//soc_hex_digits_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943860855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: Done RTL generation for module 'soc_hex_digits_pio' " "Hex_digits_pio: Done RTL generation for module 'soc_hex_digits_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_digits_pio: \"soc\" instantiated altera_avalon_pio \"hex_digits_pio\" " "Hex_digits_pio: \"soc\" instantiated altera_avalon_pio \"hex_digits_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_jtag_uart_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0003_jtag_uart_0_gen//soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_jtag_uart_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0003_jtag_uart_0_gen//soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'soc_key' " "Key: Starting RTL generation for module 'soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_key --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0004_key_gen//soc_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_key --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0004_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0004_key_gen//soc_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'soc_key' " "Key: Done RTL generation for module 'soc_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"soc\" instantiated altera_avalon_pio \"key\" " "Key: \"soc\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'soc_keycode' " "Keycode: Starting RTL generation for module 'soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_keycode --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0005_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0005_keycode_gen//soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_keycode --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0005_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0005_keycode_gen//soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'soc_keycode' " "Keycode: Done RTL generation for module 'soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'soc_led' " "Led: Starting RTL generation for module 'soc_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_led --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0006_led_gen//soc_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_led --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0006_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0006_led_gen//soc_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'soc_led' " "Led: Done RTL generation for module 'soc_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"soc\" instantiated altera_avalon_pio \"led\" " "Led: \"soc\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943861909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_onchip_memory2_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0007_onchip_memory2_0_gen//soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_onchip_memory2_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0007_onchip_memory2_0_gen//soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'soc_sdram' " "Sdram: Starting RTL generation for module 'soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0008_sdram_gen//soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_sdram --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0008_sdram_gen//soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'soc_sdram' " "Sdram: Done RTL generation for module 'soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943862996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943863005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Starting RTL generation for module 'soc_spi_0' " "Spi_0: Starting RTL generation for module 'soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_spi_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0011_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0011_spi_0_gen//soc_spi_0_component_configuration.pl  --do_build_sim=0  \] " "Spi_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=soc_spi_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0011_spi_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0011_spi_0_gen//soc_spi_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: Done RTL generation for module 'soc_spi_0' " "Spi_0: Done RTL generation for module 'soc_spi_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spi_0: \"soc\" instantiated altera_avalon_spi \"spi_0\" " "Spi_0: \"soc\" instantiated altera_avalon_spi \"spi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'soc_sw' " "Sw: Starting RTL generation for module 'soc_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_sw --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0012_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0012_sw_gen//soc_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_sw --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0012_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0012_sw_gen//soc_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'soc_sw' " "Sw: Done RTL generation for module 'soc_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"soc\" instantiated altera_avalon_pio \"sw\" " "Sw: \"soc\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'soc_timer_0' " "Timer_0: Starting RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0014_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_timer_0 --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0014_timer_0_gen//soc_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943864760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'soc_timer_0' " "Timer_0: Done RTL generation for module 'soc_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"soc\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Starting RTL generation for module 'soc_usb_gpx' " "Usb_gpx: Starting RTL generation for module 'soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_usb_gpx --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0015_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0015_usb_gpx_gen//soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \] " "Usb_gpx:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_usb_gpx --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0015_usb_gpx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0015_usb_gpx_gen//soc_usb_gpx_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: Done RTL generation for module 'soc_usb_gpx' " "Usb_gpx: Done RTL generation for module 'soc_usb_gpx'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_gpx: \"soc\" instantiated altera_avalon_pio \"usb_gpx\" " "Usb_gpx: \"soc\" instantiated altera_avalon_pio \"usb_gpx\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865433 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Starting RTL generation for module 'soc_usb_rst' " "Usb_rst: Starting RTL generation for module 'soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_usb_rst --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0016_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0016_usb_rst_gen//soc_usb_rst_component_configuration.pl  --do_build_sim=0  \] " "Usb_rst:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_usb_rst --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0016_usb_rst_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0016_usb_rst_gen//soc_usb_rst_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: Done RTL generation for module 'soc_usb_rst' " "Usb_rst: Done RTL generation for module 'soc_usb_rst'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Usb_rst: \"soc\" instantiated altera_avalon_pio \"usb_rst\" " "Usb_rst: \"soc\" instantiated altera_avalon_pio \"usb_rst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943865702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943872386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943872681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943873002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943873258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943873508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943873786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943874065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943874360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943874667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943874949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943875228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943875510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943875789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943876063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943876374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943876698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943881405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943881424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943881428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943881441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_nios2_gen2_0_cpu --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0019_cpu_gen//soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_nios2_gen2_0_cpu --dir=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/umous/AppData/Local/Temp/alt9304_8327343262646123628.dir/0019_cpu_gen//soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943881441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:41 (*) Starting Nios II generation " "Cpu: # 2022.11.08 15:44:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:41 (*)   Checking for plaintext license. " "Cpu: # 2022.11.08 15:44:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.11.08 15:44:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.11.08 15:44:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.11.08 15:44:42 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   Plaintext license not found. " "Cpu: # 2022.11.08 15:44:42 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2022.11.08 15:44:42 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.11.08 15:44:42 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:42 (*)   Creating all objects for CPU " "Cpu: # 2022.11.08 15:44:42 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:43 (*)   Generating RTL from CPU objects " "Cpu: # 2022.11.08 15:44:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:43 (*)   Creating plain-text RTL " "Cpu: # 2022.11.08 15:44:43 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.11.08 15:44:43 (*) Done Nios II generation " "Cpu: # 2022.11.08 15:44:43 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943883724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943884202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943884669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943884672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943884675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc: Done \"soc\" with 45 modules, 70 files " "Soc: Done \"soc\" with 45 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943884676 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc.qsys " "Finished elaborating Platform Designer system entity \"soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667943885722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc/synthesis/soc.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_irq_mapper " "Found entity 1: soc_irq_mapper" {  } { { "soc/synthesis/submodules/soc_irq_mapper.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0 " "Found entity 1: soc_mm_interconnect_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_mm_interconnect_0_rsp_mux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_mux " "Found entity 1: soc_mm_interconnect_0_rsp_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux_005 " "Found entity 1: soc_mm_interconnect_0_rsp_demux_005" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_rsp_demux " "Found entity 1: soc_mm_interconnect_0_rsp_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux_005 " "Found entity 1: soc_mm_interconnect_0_cmd_mux_005" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_mux " "Found entity 1: soc_mm_interconnect_0_cmd_mux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_mm_interconnect_0_cmd_demux_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_cmd_demux " "Found entity 1: soc_mm_interconnect_0_cmd_demux" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886376 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886376 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886376 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886376 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_mm_interconnect_0_router_007_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886403 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_007 " "Found entity 2: soc_mm_interconnect_0_router_007" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_mm_interconnect_0_router_006_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886408 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_006 " "Found entity 2: soc_mm_interconnect_0_router_006" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_mm_interconnect_0_router_002_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886413 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_002 " "Found entity 2: soc_mm_interconnect_0_router_002" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_mm_interconnect_0_router_001_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886418 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router_001 " "Found entity 2: soc_mm_interconnect_0_router_001" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667943886421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_mm_interconnect_0_router_default_decode " "Found entity 1: soc_mm_interconnect_0_router_default_decode" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886424 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_mm_interconnect_0_router " "Found entity 2: soc_mm_interconnect_0_router" {  } { { "soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_usb_rst " "Found entity 1: soc_usb_rst" {  } { { "soc/synthesis/submodules/soc_usb_rst.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_usb_gpx " "Found entity 1: soc_usb_gpx" {  } { { "soc/synthesis/submodules/soc_usb_gpx.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_timer_0 " "Found entity 1: soc_timer_0" {  } { { "soc/synthesis/submodules/soc_timer_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sysid_qsys_0 " "Found entity 1: soc_sysid_qsys_0" {  } { { "soc/synthesis/submodules/soc_sysid_qsys_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sw " "Found entity 1: soc_sw" {  } { { "soc/synthesis/submodules/soc_sw.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_spi_0 " "Found entity 1: soc_spi_0" {  } { { "soc/synthesis/submodules/soc_spi_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sdram_pll_dffpipe_l2c " "Found entity 1: soc_sdram_pll_dffpipe_l2c" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886486 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_sdram_pll_stdsync_sv6 " "Found entity 2: soc_sdram_pll_stdsync_sv6" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886486 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_sdram_pll_altpll_vg92 " "Found entity 3: soc_sdram_pll_altpll_vg92" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886486 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_sdram_pll " "Found entity 4: soc_sdram_pll" {  } { { "soc/synthesis/submodules/soc_sdram_pll.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_sdram_input_efifo_module " "Found entity 1: soc_sdram_input_efifo_module" {  } { { "soc/synthesis/submodules/soc_sdram.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886493 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_sdram " "Found entity 2: soc_sdram" {  } { { "soc/synthesis/submodules/soc_sdram.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_onchip_memory2_0 " "Found entity 1: soc_onchip_memory2_0" {  } { { "soc/synthesis/submodules/soc_onchip_memory2_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0 " "Found entity 1: soc_nios2_gen2_0" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_nios2_gen2_0_cpu " "Found entity 21: soc_nios2_gen2_0_cpu" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_nios2_gen2_0_cpu_test_bench" {  } { { "soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_led " "Found entity 1: soc_led" {  } { { "soc/synthesis/submodules/soc_led.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_keycode " "Found entity 1: soc_keycode" {  } { { "soc/synthesis/submodules/soc_keycode.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_key " "Found entity 1: soc_key" {  } { { "soc/synthesis/submodules/soc_key.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_jtag_uart_0_sim_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886590 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_jtag_uart_0_scfifo_w " "Found entity 2: soc_jtag_uart_0_scfifo_w" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886590 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_jtag_uart_0_sim_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886590 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_jtag_uart_0_scfifo_r " "Found entity 4: soc_jtag_uart_0_scfifo_r" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886590 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_jtag_uart_0 " "Found entity 5: soc_jtag_uart_0" {  } { { "soc/synthesis/submodules/soc_jtag_uart_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_hex_digits_pio " "Found entity 1: soc_hex_digits_pio" {  } { { "soc/synthesis/submodules/soc_hex_digits_pio.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667943886598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/timer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667943886617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886617 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/soc.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/soc.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/soc.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_sc_fifo.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886638 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_clock_crosser.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886642 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886644 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_default_burst_converter.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_incr_burst_converter.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886656 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_address_alignment.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886658 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886686 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_master_agent.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886699 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_master_translator.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_slave_agent.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886713 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_slave_translator.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886720 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_width_adapter.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886729 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_reset_controller.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886736 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_reset_synchronizer.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886739 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_std_synchronizer_nocut.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_wrap_burst_converter.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886748 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_hex_digits_pio.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_hex_digits_pio.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_hex_digits_pio.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_hex_digits_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_hex_digits_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_hex_digits_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886751 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_irq_mapper.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_irq_mapper.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886753 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_jtag_uart_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_key.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_key.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_key.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_key.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_key.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_key.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886764 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_keycode.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_keycode.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_keycode.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_keycode.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_keycode.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_keycode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886767 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_led.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_led.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_led.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_led.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_led.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886769 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886797 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886800 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886803 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886806 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886808 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886816 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886823 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_005.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_005.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_cmd_mux_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886833 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886847 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886850 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_006.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886852 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_007.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886853 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886856 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_005.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_005.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_demux_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886858 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886866 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886873 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886876 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886885 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886893 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886900 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_test_bench.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886909 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_onchip_memory2_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_onchip_memory2_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sdram.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sdram.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886922 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sdram_pll.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sdram_pll.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886931 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_spi_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_spi_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_spi_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_spi_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_spi_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_spi_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886939 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sw.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sw.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_sw.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sw.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sw.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_sw.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886942 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_sysid_qsys_0 soc_sysid_qsys_0.v(34) " "Verilog HDL error at soc_sysid_qsys_0.v(34): module \"soc_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/soc/submodules/soc_sysid_qsys_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/db/ip/soc/submodules/soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1667943886944 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_sysid_qsys_0 soc_sysid_qsys_0.v(34) " "HDL info at soc_sysid_qsys_0.v(34): see declaration for object \"soc_sysid_qsys_0\"" {  } { { "soc/synthesis/submodules/soc_sysid_qsys_0.v" "" { Text "C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667943886944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_timer_0.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_timer_0.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886952 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_usb_gpx.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_gpx.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_usb_gpx.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_gpx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_usb_gpx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_usb_gpx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886955 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_usb_rst.v C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_rst.v " "File \"c:/users/umous/desktop/ece-385-final-project/db/ip/soc/submodules/soc_usb_rst.v\" is a duplicate of already analyzed file \"C:/Users/umous/Desktop/ece-385-final-project/soc/synthesis/submodules/soc_usb_rst.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1667943886958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc/submodules/soc_usb_rst.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc/submodules/soc_usb_rst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943886958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/umous/Desktop/ece-385-final-project/output_files/final-project.map.smsg " "Generated suppressed messages file C:/Users/umous/Desktop/ece-385-final-project/output_files/final-project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943887038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667943887190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 15:44:47 2022 " "Processing ended: Tue Nov 08 15:44:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667943887190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667943887190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667943887190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943887190 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667943887796 ""}
