<html><head><title>Icestorm: DUP (general, 4S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>DUP (general, 4S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  dup v0.4s, w0</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>2004</td><td>600</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>537</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>539</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>536</td><td>2001</td><td>1</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8000</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Code:</p><pre>  dup v0.4s, w0
  fmov x0, d0</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 9.0030</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10001</td><td>300</td><td>1376328</td><td>2318460</td><td>30101</td><td>200</td><td>10002</td><td>20004</td><td>200</td><td>10002</td><td>20004</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20004</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10017</td><td>300</td><td>1377594</td><td>2320503</td><td>30146</td><td>200</td><td>10021</td><td>20039</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr><tr><td>30204</td><td>90030</td><td>40101</td><td>10101</td><td>20000</td><td>10000</td><td>100</td><td>20000</td><td>10000</td><td>300</td><td>1376328</td><td>2318460</td><td>30100</td><td>200</td><td>10002</td><td>20002</td><td>200</td><td>10002</td><td>20002</td><td>10001</td><td>10000</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 9.0030</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>90035</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10001</td><td>30</td><td>1376328</td><td>2318460</td><td>30011</td><td>20</td><td>10002</td><td>20004</td><td>20</td><td>10002</td><td>20004</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10018</td><td>30</td><td>1376498</td><td>2318738</td><td>30056</td><td>20</td><td>10021</td><td>20039</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90040</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376376</td><td>2318538</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90030</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376328</td><td>2318460</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10022</td><td>20042</td><td>10003</td><td>10000</td><td>10000</td><td>10010</td></tr><tr><td>30024</td><td>90032</td><td>40011</td><td>10011</td><td>20000</td><td>10000</td><td>10</td><td>20000</td><td>10000</td><td>30</td><td>1376408</td><td>2318590</td><td>30010</td><td>20</td><td>10000</td><td>20000</td><td>20</td><td>10000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  dup v0.4s, w8
  dup v1.4s, w8
  dup v2.4s, w8
  dup v3.4s, w8
  dup v4.4s, w8
  dup v5.4s, w8
  dup v6.4s, w8
  dup v7.4s, w8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x8, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5011</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>40176</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>241048</td><td>641873</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40093</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40096</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>241330</td><td>642146</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40093</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80054</td><td>80054</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40090</td><td>160115</td><td>101</td><td>80006</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240036</td><td>640080</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5007</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>40442</td><td>160027</td><td>11</td><td>80007</td><td>80009</td><td>10</td><td>80013</td><td>80012</td><td>30</td><td>240036</td><td>640080</td><td>160034</td><td>20</td><td>80012</td><td>80012</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40083</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240000</td><td>640000</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40058</td><td>160011</td><td>11</td><td>80000</td><td>80000</td><td>10</td><td>80000</td><td>80055</td><td>30</td><td>305942</td><td>713915</td><td>160120</td><td>20</td><td>80055</td><td>80055</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>