Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jan 21 12:16:34 2020
| Host         : simon-ThinkPad-X250 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 305
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 102        |
| DPOP-1 | Warning  | PREG Output pipelining | 101        |
| DPOP-2 | Warning  | MREG Output pipelining | 102        |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__100 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__100/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99 input design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99 output design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__100 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__100/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__27/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__28/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__30/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__32/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__33/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__34/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__35/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__36/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__37/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__38/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__39/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__40/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__42/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__43/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__44/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__45/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__46/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__47/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__48/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__49/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__50/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__52/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__53/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__54/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__55/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__56/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__57/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__58/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__59/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__60/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__62/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__63/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__64/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__65/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__66/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__67/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__68/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__69/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__70/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__72/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__73/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__74/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__75/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__76/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__77/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__78/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__79/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__80/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__81/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__82/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__83/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__84/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__85/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__86/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__87/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__88/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__89/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__90/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__91/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__92/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__93/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__94/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__95/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__96/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__97/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__98/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99 multiplier stage design_1_i/fir_memo_top_0/U0/i_adda_firtop/myfilter/multOp__99/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


