#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 30 18:08:48 2025
# Process ID: 11044
# Current directory: C:/Working/FPGA_AI_25_2/Final_project_team2_333
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20516 C:\Working\FPGA_AI_25_2\Final_project_team2_333\Final_project_team2.xpr
# Log file: C:/Working/FPGA_AI_25_2/Final_project_team2_333/vivado.log
# Journal file: C:/Working/FPGA_AI_25_2/Final_project_team2_333\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.xpr
INFO: [Project 1-313] Project file moved from 'D:/UCH_Vivado_Work/Final_project_team2' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.gen/sources_1', nor could it be found using path 'D:/UCH_Vivado_Work/Final_project_team2/Final_project_team2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 30 18:09:18 2025...
compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_final_module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux_2x1_watch_stopwatch [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LED [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:159]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1438.312 ; gain = 250.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_final_module' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (1#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz' (2#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (4#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'realwatch_cu' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter UP bound to: 3'b001 
	Parameter DOWN bound to: 3'b010 
	Parameter MOVE_LEFT bound to: 3'b011 
	Parameter MOVE_RIGHT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_cu' (5#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'realwatch_dp' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz_watch' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz_watch' (6#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized0' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized1' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_dp' (8#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'sr04_controller' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'distance_calculator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MEASURE bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:94]
INFO: [Synth 8-6155] done synthesizing module 'distance_calculator' (9#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
INFO: [Synth 8-6157] synthesizing module 'start_trigger' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6155] done synthesizing module 'start_trigger' (10#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_sr04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
	Parameter F_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_sr04' (11#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
INFO: [Synth 8-6155] done synthesizing module 'sr04_controller' (12#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
WARNING: [Synth 8-7071] port 'start' of module 'sr04_controller' is unconnected for instance 'U_SR04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:110]
WARNING: [Synth 8-7071] port 'dist_done' of module 'sr04_controller' is unconnected for instance 'U_SR04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:110]
WARNING: [Synth 8-7023] instance 'U_SR04' of module 'sr04_controller' has 7 connections declared, but only 5 given [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:110]
INFO: [Synth 8-6157] synthesizing module 'dht11_controller' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNCL bound to: 3 - type: integer 
	Parameter SYNCH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_DETECT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen_10us' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
	Parameter DIV bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_10us' (13#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
INFO: [Synth 8-6155] done synthesizing module 'dht11_controller' (14#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
WARNING: [Synth 8-6104] Input port 'dht11_data' has an internal driver [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:127]
WARNING: [Synth 8-7071] port 'dht11_done' of module 'dht11_controller' is unconnected for instance 'U_DHT' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:118]
WARNING: [Synth 8-7071] port 'dht11_valid' of module 'dht11_controller' is unconnected for instance 'U_DHT' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:118]
WARNING: [Synth 8-7023] instance 'U_DHT' of module 'dht11_controller' has 9 connections declared, but only 7 given [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:118]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_top' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:257]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (15#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:257]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:363]
	Parameter BIT_WIDTH_MSEC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (16#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:363]
WARNING: [Synth 8-689] width (1) of port connection 'M_sel' does not match port width (4) of module 'Comparator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:289]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (17#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:289]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:312]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (18#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:312]
WARNING: [Synth 8-689] width (3) of port connection 'fnd_sel' does not match port width (2) of module 'decoder_2x4' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_watch_stopwatch' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_watch_stopwatch' (19#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized0' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized1' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized2' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized2' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter_dht11' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:241]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter_dht11' (21#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:241]
INFO: [Synth 8-6157] synthesizing module 'Mux_8x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:376]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:389]
INFO: [Synth 8-6155] done synthesizing module 'Mux_8x1' (22#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:376]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:487]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (23#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:487]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:330]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:343]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1' (24#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:330]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:187]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:196]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_bcd' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:220]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_bcd' (25#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:220]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:426]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (26#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:426]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_top' (27#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:159]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:164]
INFO: [Synth 8-6155] done synthesizing module 'LED' (28#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:159]
INFO: [Synth 8-6155] done synthesizing module 'Top_final_module' (29#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.879 ; gain = 333.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.879 ; gain = 333.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1520.879 ; gain = 333.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1520.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_sw'. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dht11_io'. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1628.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.285 ; gain = 559.949
81 Infos, 13 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1747.285 ; gain = 640.195
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mux_2x1_watch_stopwatch [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module LED [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:167]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.562 ; gain = 32.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_final_module' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (1#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz' (2#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:138]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (3#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:83]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (4#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch_dp.v:6]
INFO: [Synth 8-6157] synthesizing module 'realwatch_cu' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter UP bound to: 3'b001 
	Parameter DOWN bound to: 3'b010 
	Parameter MOVE_LEFT bound to: 3'b011 
	Parameter MOVE_RIGHT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_cu' (5#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'realwatch_dp' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_100hz_watch' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_100hz_watch' (6#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:175]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter TIME_START bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized0' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6157] synthesizing module 'real_time_counter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter TIME_START bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'real_time_counter__parameterized1' (7#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:119]
INFO: [Synth 8-6155] done synthesizing module 'realwatch_dp' (8#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/realwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'sr04_controller' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'distance_calculator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MEASURE bound to: 1 - type: integer 
	Parameter DONE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:94]
INFO: [Synth 8-6155] done synthesizing module 'distance_calculator' (9#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:55]
INFO: [Synth 8-6157] synthesizing module 'start_trigger' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6155] done synthesizing module 'start_trigger' (10#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:249]
INFO: [Synth 8-6157] synthesizing module 'tick_gen_sr04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
	Parameter F_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_sr04' (11#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:303]
INFO: [Synth 8-6155] done synthesizing module 'sr04_controller' (12#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/SR04_Ultrasonic/SR04_Ultrasonic.srcs/sources_1/new/sr04_controller.v:3]
WARNING: [Synth 8-7071] port 'start' of module 'sr04_controller' is unconnected for instance 'U_SR04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:112]
WARNING: [Synth 8-7071] port 'dist_done' of module 'sr04_controller' is unconnected for instance 'U_SR04' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:112]
WARNING: [Synth 8-7023] instance 'U_SR04' of module 'sr04_controller' has 7 connections declared, but only 5 given [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:112]
INFO: [Synth 8-6157] synthesizing module 'dht11_controller' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNCL bound to: 3 - type: integer 
	Parameter SYNCH bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_DETECT bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen_10us' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
	Parameter DIV bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_10us' (13#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:172]
INFO: [Synth 8-6155] done synthesizing module 'dht11_controller' (14#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/DHT11_UCH/DHT11_UCH.srcs/sources_1/new/dht_11.v:3]
WARNING: [Synth 8-6104] Input port 'dht11_data' has an internal driver [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:129]
WARNING: [Synth 8-7071] port 'dht11_done' of module 'dht11_controller' is unconnected for instance 'U_DHT' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:120]
WARNING: [Synth 8-7071] port 'dht11_valid' of module 'dht11_controller' is unconnected for instance 'U_DHT' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:120]
WARNING: [Synth 8-7023] instance 'U_DHT' of module 'dht11_controller' has 9 connections declared, but only 7 given [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:120]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller_top' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:257]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (15#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:257]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:363]
	Parameter BIT_WIDTH_MSEC bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (16#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:363]
WARNING: [Synth 8-689] width (1) of port connection 'M_sel' does not match port width (4) of module 'Comparator' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:289]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (17#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:289]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:312]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:317]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (18#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:312]
WARNING: [Synth 8-689] width (3) of port connection 'fnd_sel' does not match port width (2) of module 'decoder_2x4' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_watch_stopwatch' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_watch_stopwatch' (19#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/imports/UCH_Vivado_Work/UART_STOPWATCH/UART_STOPWATCH.srcs/sources_1/imports/UCH_Vivado_Work/0515_stopwatch/0515_stopwatch.srcs/sources_1/new/stopwatch.v:213]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized0' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized0' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized1' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter__parameterized2' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
	Parameter BIT_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter__parameterized2' (20#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:406]
INFO: [Synth 8-6157] synthesizing module 'digit_spliter_dht11' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:241]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_spliter_dht11' (21#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:241]
INFO: [Synth 8-6157] synthesizing module 'Mux_8x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:376]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:389]
INFO: [Synth 8-6155] done synthesizing module 'Mux_8x1' (22#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:376]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:487]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (23#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:487]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:330]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:343]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1' (24#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:330]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:187]
WARNING: [Synth 8-689] width (3) of port connection 'sel' does not match port width (2) of module 'Mux_4x1' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:196]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1_bcd' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:220]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1_bcd' (25#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:220]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:426]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (26#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:426]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller_top' (27#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:167]
INFO: [Synth 8-226] default block is never used [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:172]
INFO: [Synth 8-6155] done synthesizing module 'LED' (28#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:167]
INFO: [Synth 8-6157] synthesizing module 'demux' [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:183]
INFO: [Synth 8-6155] done synthesizing module 'demux' (29#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:183]
INFO: [Synth 8-6155] done synthesizing module 'Top_final_module' (30#1) [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/sources_1/new/Top_final_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1881.273 ; gain = 81.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.281 ; gain = 107.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1907.281 ; gain = 107.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1915.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_sw'. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dht11_io'. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Working/FPGA_AI_25_2/Final_project_team2_333/Final_project_team2.srcs/constrs_1/imports/UCH_Vivado_Work/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1915.430 ; gain = 115.484
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 30 18:27:20 2025...
