 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : ibex_top
Version: O-2018.06-SP1
Date   : Mon Apr 14 07:41:48 2025
****************************************

Operating Conditions: ff0p88v125c   Library: saed14hvt_ff0p88v125c
Wire Load Model Mode: top

  Startpoint: u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: core_busy_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U3558/X (SAEDHVT14_INV_S_1)                             0.02       0.06 r
  U8770/X (SAEDHVT14_OAI21_0P5)                           0.02       0.08 f
  core_busy_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.01       0.09 f
  data arrival time                                                  0.09

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: core_busy_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg
            (negative level-sensitive latch clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  core_busy_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)       0.00       6.25 r
  core_busy_q_reg[0]/Q (SAEDHVT14_FDPRBQ_V2LP_0P5)        0.04       6.29 r
  U9085/X (SAEDHVT14_ND2B_U_0P5)                          0.01       6.31 r
  U3790/X (SAEDHVT14_NR2_MM_0P5)                          0.05       6.36 f
  U3527/X (SAEDHVT14_INV_S_1)                             0.02       6.38 r
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/SE (SAEDHVT14_LDNR2PQ_1)
                                                          0.01       6.38 r
  data arrival time                                                  6.38

  clock clk_i (rise edge)                                 6.25       6.25
  clock network delay (ideal)                             0.00       6.25
  clock uncertainty                                       0.10       6.35
  core_clock_gate_i/gen_generic.u_impl_generic/en_latch_reg/G (SAEDHVT14_LDNR2PQ_1)
                                                          0.00       6.35 r
  library hold time                                       0.00       6.35
  data required time                                                 6.35
  --------------------------------------------------------------------------
  data required time                                                 6.35
  data arrival time                                                 -6.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4518/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4487/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U5729/X (SAEDHVT14_MUXI2_U_0P5)                         0.03    -204.42 r
  U4107/X (SAEDHVT14_AO222_1)                          -141.95    -346.37 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -346.36 r
  data arrival time                                               -346.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[33]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                346.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -346.46


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.97 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.97 f
  data arrival time                                               -331.97

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -332.08


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9490/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -331.98 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.98 r
  data arrival time                                               -331.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                331.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -332.08


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.94 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.93 f
  data arrival time                                               -331.93

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -332.05


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.91 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.91 f
  data arrival time                                               -331.91

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -332.02


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.88 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.88 f
  data arrival time                                               -331.88

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -332.00


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.85 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.85 f
  data arrival time                                               -331.85

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.97


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.83 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.82 f
  data arrival time                                               -331.82

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.94


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.80 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.79 f
  data arrival time                                               -331.79

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.91


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.77 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.76 f
  data arrival time                                               -331.76

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.88


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.74 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.73 f
  data arrival time                                               -331.73

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.85


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.71 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.70 f
  data arrival time                                               -331.70

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.82


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.68 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.68 f
  data arrival time                                               -331.68

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.79


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.65 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.65 f
  data arrival time                                               -331.65

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.65
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.76


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.62 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.62 f
  data arrival time                                               -331.62

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.74


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.59 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.59 f
  data arrival time                                               -331.59

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.71


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.56 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.56 f
  data arrival time                                               -331.56

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.68


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.54 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.53 f
  data arrival time                                               -331.53

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.65


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.51 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.50 f
  data arrival time                                               -331.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.48 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.47 f
  data arrival time                                               -331.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.45 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.44 f
  data arrival time                                               -331.44

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.56


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.42 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.41 f
  data arrival time                                               -331.41

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.53


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.39 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.38 f
  data arrival time                                               -331.38

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.50


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.36 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.36 f
  data arrival time                                               -331.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.33 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.33 f
  data arrival time                                               -331.33

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.44


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.30 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.30 f
  data arrival time                                               -331.30

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.42


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.27 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.27 f
  data arrival time                                               -331.27

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.39


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.28 r
  U4266/S (SAEDHVT14_ADDH_0P5)                            0.04    -331.24 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.24 f
  data arrival time                                               -331.24

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.35


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.28 r
  U4266/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.25 r
  U4265/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.22 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.21 f
  data arrival time                                               -331.21

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.33


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.28 r
  U4266/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.25 r
  U4265/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.22 r
  U4263/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.19 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.18 f
  data arrival time                                               -331.18

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.30


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.28 r
  U4266/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.25 r
  U4265/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.22 r
  U4263/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.19 r
  U4262/S (SAEDHVT14_ADDH_0P5)                            0.03    -331.16 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.15 f
  data arrival time                                               -331.15

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.27


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U5744/X (SAEDHVT14_AO21_U_0P5)                        -14.94    -332.00 r
  U9731/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.97 r
  U4333/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.94 r
  U4329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.91 r
  U4325/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.89 r
  U5439/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.86 r
  U5445/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.83 r
  U4306/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.80 r
  U5444/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.77 r
  U4299/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.74 r
  U4295/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.71 r
  U9735/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.68 r
  U9734/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.66 r
  U5329/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.63 r
  U5459/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.60 r
  U5460/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.57 r
  U4282/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.54 r
  U5750/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.51 r
  U5467/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.48 r
  U5344/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.45 r
  U4277/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.42 r
  U9732/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.39 r
  U4275/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.36 r
  U9733/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.34 r
  U4272/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.31 r
  U4267/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.28 r
  U4266/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.25 r
  U4265/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.22 r
  U4263/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.19 r
  U4262/CO (SAEDHVT14_ADDH_0P5)                           0.03    -331.16 r
  U3582/X (SAEDHVT14_EO2_V1_0P75)                         0.02    -331.14 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -331.14 f
  data arrival time                                               -331.14

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fetch_addr_q_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                331.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -331.25


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4623/X (SAEDHVT14_AN2_MM_0P5)                          0.02    -204.49 f
  U4805/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.48 r
  U4519/X (SAEDHVT14_OA2BB2_V1_1)                         0.01    -204.47 r
  U4484/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3728/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U5255/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.43 f
  U3633/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8747/X (SAEDHVT14_AO21_U_0P5)                       -112.74    -317.06 r
  U8748/X (SAEDHVT14_AOI21_0P5)                           0.01    -317.06 f
  U8749/X (SAEDHVT14_AO21B_0P5)                           0.01    -317.05 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -317.04 r
  data arrival time                                               -317.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_addr_q_reg[2]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                317.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -317.15


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.02    -209.43 f
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.40 r
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.38 f
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.37 r
  U4255/X (SAEDHVT14_AN2B_MM_1)                           0.03    -209.34 r
  U6404/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.32 f
  U6413/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -209.30 f
  U6414/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U6415/X (SAEDHVT14_BUF_S_0P5)                           0.03    -209.25 r
  U4142/X (SAEDHVT14_AO222_1)                           -89.26    -298.50 r
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -298.50 r
  data arrival time                                               -298.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/minstret_counter_i/counter_q_reg[44]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                298.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -298.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.02    -209.43 f
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.40 r
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.38 f
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.37 r
  U4255/X (SAEDHVT14_AN2B_MM_1)                           0.03    -209.34 r
  U6404/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.32 f
  U6627/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.31 r
  U6628/X (SAEDHVT14_INV_0P5)                             0.01    -209.30 f
  U6629/X (SAEDHVT14_OR2_0P5)                             0.02    -209.29 f
  U3575/X (SAEDHVT14_INV_0P5)                             0.02    -209.27 r
  U5523/X (SAEDHVT14_AO222_1)                           -77.69    -286.95 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -286.95 r
  data arrival time                                               -286.95

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[12]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                286.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -287.05


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.02    -209.43 f
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.40 r
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.38 f
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.37 r
  U4255/X (SAEDHVT14_AN2B_MM_1)                           0.03    -209.34 r
  U6404/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.32 f
  U6627/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.31 r
  U6628/X (SAEDHVT14_INV_0P5)                             0.01    -209.30 f
  U6629/X (SAEDHVT14_OR2_0P5)                             0.02    -209.29 f
  U3575/X (SAEDHVT14_INV_0P5)                             0.02    -209.27 r
  U4776/X (SAEDHVT14_AO222_1)                           -77.69    -286.95 r
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -286.95 r
  data arrival time                                               -286.95

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q_reg[3]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                286.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -287.05


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3453/X (SAEDHVT14_BUF_U_0P5)                           0.02    -236.04 r
  U3329/X (SAEDHVT14_BUF_U_0P5)                           0.04    -236.00 r
  U9027/X (SAEDHVT14_AOI22_0P5)                         -23.96    -259.96 f
  U9028/X (SAEDHVT14_OAI21_0P5)                           0.01    -259.96 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -259.95 r
  data arrival time                                               -259.95

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                259.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -260.05


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U9024/X (SAEDHVT14_INV_0P5)                             0.02    -235.93 f
  U3341/X (SAEDHVT14_AO222_U_0P5)                        -6.13    -242.06 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -242.05 f
  data arrival time                                               -242.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                242.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -242.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U9024/X (SAEDHVT14_INV_0P5)                             0.02    -235.93 f
  U3340/X (SAEDHVT14_AO222_U_0P5)                        -6.13    -242.06 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -242.05 f
  data arrival time                                               -242.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                242.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -242.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3436/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3347/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3338/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][27]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3339/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3342/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][25]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3343/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3310/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][11]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3321/CKOUTB (SAEDHVT14_CLKSPLT_8)                      0.07    -235.96 f
  U6744/X (SAEDHVT14_INV_0P5)                             0.01    -235.95 r
  U3470/X (SAEDHVT14_INV_S_0P75)                          0.02    -235.93 f
  U3331/X (SAEDHVT14_AO222_U_0P5)                        -0.94    -236.87 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.87 f
  data arrival time                                               -236.87

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][26]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.99


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U9774/X (SAEDHVT14_OA21B_1)                             0.01    -236.07 r
  U4104/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -236.05 f
  data arrival time                                               -236.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[1]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.17


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U3366/X (SAEDHVT14_BUF_U_0P5)                           0.02    -236.07 f
  U5309/X (SAEDHVT14_NR3_0P5)                             0.02    -236.06 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2]/D (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.01    -236.05 r
  data arrival time                                               -236.05

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[2]/CK (SAEDHVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                236.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.15


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U3366/X (SAEDHVT14_BUF_U_0P5)                           0.02    -236.07 f
  U9196/X (SAEDHVT14_OA21B_1)                             0.02    -236.06 f
  U4109/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.05 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0]/D (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.01    -236.04 r
  data arrival time                                               -236.04

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0]/CK (SAEDHVT14_FDPRBQ_V2_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                236.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.15


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3350/X (SAEDHVT14_AO222_U_0P5)                         0.03    -236.01 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.01 f
  data arrival time                                               -236.01

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3435/X (SAEDHVT14_AO222_U_0P5)                         0.03    -236.01 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.01 f
  data arrival time                                               -236.01

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][20]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U4085/X (SAEDHVT14_AO222_1)                             0.03    -236.01 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.01 f
  data arrival time                                               -236.01

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][4]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U4080/X (SAEDHVT14_AO222_1)                             0.03    -236.01 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -236.01 f
  data arrival time                                               -236.01

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][7]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                236.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.12


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4774/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][28]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4086/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][16]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4094/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][16]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][16]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4093/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4090/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4096/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U4092/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.99 f
  data arrival time                                               -235.99

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03    -236.01 f
  U4081/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03    -236.01 f
  U4079/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03    -236.01 f
  U4087/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3314/X (SAEDHVT14_BUF_ECO_3)                           0.03    -236.01 f
  U4088/X (SAEDHVT14_AO222_1)                             0.02    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U3356/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3337/X (SAEDHVT14_NR2_MM_2)                            0.01    -236.05 f
  U3320/X (SAEDHVT14_INV_PECO_1)                          0.02    -236.03 r
  U3294/X (SAEDHVT14_INV_S_1P5)                           0.02    -236.02 f
  U4095/X (SAEDHVT14_AO222_1)                             0.03    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/err_q_reg[1]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3327/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U9025/X (SAEDHVT14_AOI22_0P5)                           0.02    -236.00 r
  U9026/X (SAEDHVT14_OAI21_0P5)                           0.01    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][0]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U3348/X (SAEDHVT14_BUF_S_3)                             0.03    -236.01 f
  U3324/X (SAEDHVT14_AO222_1)                             0.03    -235.99 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][6]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03    -236.01 f
  U4089/X (SAEDHVT14_AO222_1)                             0.03    -235.98 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03    -236.01 f
  U4084/X (SAEDHVT14_AO222_1)                             0.03    -235.98 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03    -236.01 f
  U4082/X (SAEDHVT14_AO222_1)                             0.03    -235.98 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][21]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U6706/X (SAEDHVT14_INV_0P5)                             0.02    -209.37 f
  U3363/X (SAEDHVT14_ND2_1)                               0.03    -209.34 r
  U3361/X (SAEDHVT14_INV_ECO_3)                           0.02    -209.32 f
  U3362/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -26.80    -236.12 r
  U3367/X (SAEDHVT14_OR2_0P75)                            0.01    -236.11 r
  U3376/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.09 f
  U5340/X (SAEDHVT14_AN2B_MM_1)                           0.02    -236.07 f
  U4114/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -236.06 r
  U3349/X (SAEDHVT14_NR2_MM_1)                            0.02    -236.04 f
  U8833/X (SAEDHVT14_BUF_S_0P5)                           0.03    -236.01 f
  U4083/X (SAEDHVT14_AO222_1)                             0.03    -235.98 f
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -235.98 f
  data arrival time                                               -235.98

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_q_reg[1][5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                235.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -236.10


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4608/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4458/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.47 f
  U5072/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.46 r
  U4440/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3693/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U4880/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.42 f
  U4879/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.41 r
  U3479/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.32 r
  U5327/X (SAEDHVT14_AO21B_0P5)                           0.03    -204.29 r
  U5984/X (SAEDHVT14_AO21_U_0P5)                        -22.43    -226.72 r
  U9517/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -226.70 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -226.69 r
  data arrival time                                               -226.69

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                226.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -226.80


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U6890/X (SAEDHVT14_OAI22_0P5)                           0.02    -225.40 f
  U6891/X (SAEDHVT14_AOI21_0P5)                           0.01    -225.39 r
  U6892/X (SAEDHVT14_AN2_MM_0P5)                          0.01    -225.38 r
  U5015/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U8834/X (SAEDHVT14_OAI21_0P5)                           0.03    -225.39 f
  U8835/X (SAEDHVT14_AO21_U_0P5)                          0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U8834/X (SAEDHVT14_OAI21_0P5)                           0.03    -225.39 f
  U9960/X (SAEDHVT14_AO21_U_0P5)                          0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[3]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.49


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U8067/X (SAEDHVT14_AO21_U_0P5)                          0.02    -225.39 r
  U8068/X (SAEDHVT14_ND2_CDC_1)                           0.01    -225.39 f
  U8069/X (SAEDHVT14_OA21B_1)                             0.01    -225.38 r
  U5503/X (SAEDHVT14_AO21B_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U9893/X (SAEDHVT14_OAI21_0P5)                           0.03    -225.39 f
  U9894/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -225.38 r
  U9962/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U9893/X (SAEDHVT14_OAI21_0P5)                           0.03    -225.39 f
  U9894/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -225.38 r
  U9895/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[2]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U8067/X (SAEDHVT14_AO21_U_0P5)                          0.02    -225.39 r
  U8068/X (SAEDHVT14_ND2_CDC_1)                           0.01    -225.39 f
  U8069/X (SAEDHVT14_OA21B_1)                             0.01    -225.38 r
  U9931/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/D (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.01    -225.37 f
  data arrival time                                               -225.37

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[29]/CK (SAEDHVT14_FDPQB_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U6899/X (SAEDHVT14_AOI21_0P5)                           0.02    -225.40 f
  U6900/X (SAEDHVT14_AO21_U_0P5)                          0.01    -225.39 f
  U6901/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -225.38 r
  U6902/X (SAEDHVT14_AO21B_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.36 f
  data arrival time                                               -225.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[19]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U6857/X (SAEDHVT14_AO21_U_0P5)                          0.03    -225.39 r
  U5126/X (SAEDHVT14_AN3_0P5)                             0.02    -225.37 r
  U5502/X (SAEDHVT14_AO21B_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.36 f
  data arrival time                                               -225.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_alu_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U6857/X (SAEDHVT14_AO21_U_0P5)                          0.03    -225.39 r
  U5126/X (SAEDHVT14_AN3_0P5)                             0.02    -225.37 r
  U5497/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.37 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -225.36 f
  data arrival time                                               -225.36

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[31]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.48


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U6107/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4861/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U6154/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.42 f
  U4772/X (SAEDHVT14_AO2BB2_V1_0P5)                      -5.02    -209.45 f
  U6155/X (SAEDHVT14_MUXI2_U_0P5)                         0.01    -209.43 r
  U6173/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.43 f
  U6179/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.42 r
  U5736/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.41 f
  U4260/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.39 r
  U4257/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -209.38 f
  U6694/X (SAEDHVT14_ND2_CDC_1)                           0.02    -209.36 r
  U6700/X (SAEDHVT14_ND2_CDC_1)                           0.01    -209.35 f
  U5727/X (SAEDHVT14_OAI21_0P5)                           0.01    -209.34 r
  U6704/X (SAEDHVT14_OAI22_0P5)                           0.01    -209.33 f
  U3370/X (SAEDHVT14_ND2_CDC_0P5)                         0.02    -209.31 r
  U5577/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -209.29 f
  U5357/X (SAEDHVT14_INV_0P5)                             0.02    -209.28 r
  U3569/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.27 f
  U3377/X (SAEDHVT14_INV_S_1)                             0.01    -209.25 r
  U3302/X (SAEDHVT14_INV_S_0P75)                          0.01    -209.24 f
  U3325/X (SAEDHVT14_AN2_MM_2)                            0.01    -209.23 f
  U3326/CKOUTB (SAEDHVT14_CLKSPLT_1)                    -16.19    -225.42 r
  U9798/X (SAEDHVT14_AO21_U_0P5)                          0.02    -225.40 r
  U9799/X (SAEDHVT14_OAI21_0P5)                           0.01    -225.39 f
  U9800/X (SAEDHVT14_OR4_1)                               0.03    -225.36 f
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -225.35 f
  data arrival time                                               -225.35

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/instr_rdata_id_o_reg[24]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.02       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                225.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -225.47


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[15]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U3837/X (SAEDHVT14_INV_0P5)                             0.02    -204.49 r
  U4671/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 f
  U5828/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.46 r
  U4506/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 f
  U5829/X (SAEDHVT14_OAI22_0P5)                           0.02    -204.43 r
  U4300/S (SAEDHVT14_ADDF_V1_0P5)                         0.04    -204.39 r
  U5331/CKOUTB (SAEDHVT14_CLKSPLT_1)                      0.06    -204.33 f
  U9151/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.32 r
  U9152/X (SAEDHVT14_AO21_U_0P5)                        -14.23    -218.55 r
  U9511/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.52 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[15]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.52 r
  data arrival time                                               -218.52

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[15]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[17]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4608/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4458/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.47 f
  U5875/X (SAEDHVT14_AO21_U_0P5)                          0.02    -204.45 f
  U4906/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U4418/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.43 f
  U5878/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.42 r
  U4290/S (SAEDHVT14_ADDF_V1_0P5)                         0.05    -204.37 r
  U7960/CKOUTB (SAEDHVT14_CLKSPLT_1)                      0.06    -204.31 f
  U9280/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.30 r
  U9281/X (SAEDHVT14_AO21_U_0P5)                        -14.25    -218.54 r
  U9495/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.52 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[17]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.51 r
  data arrival time                                               -218.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[17]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[21]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U5073/X (SAEDHVT14_ND2_CDC_1)                           0.03    -204.48 r
  U4933/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.46 f
  U4446/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 r
  U5887/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.43 f
  U3464/S (SAEDHVT14_ADDF_V2_2)                           0.05    -204.38 r
  U8292/X (SAEDHVT14_INV_0P5)                             0.03    -204.35 f
  U8298/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.33 r
  U8299/X (SAEDHVT14_AO21_U_0P5)                        -14.21    -218.54 r
  U9509/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.52 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[21]/D (SAEDHVT14_FDP_V2LP_1)
                                                          0.01    -218.51 r
  data arrival time                                               -218.51

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[21]/CK (SAEDHVT14_FDP_V2LP_1)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.62


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[23]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U3837/X (SAEDHVT14_INV_0P5)                             0.02    -204.49 r
  U4939/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 f
  U4938/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.46 r
  U4937/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 f
  U5011/X (SAEDHVT14_OAI22_0P5)                           0.02    -204.43 r
  U3306/S (SAEDHVT14_ADDF_V1_1)                           0.08    -204.34 r
  U6075/X (SAEDHVT14_INV_0P5)                             0.03    -204.31 f
  U9139/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.30 r
  U9140/X (SAEDHVT14_AO21_U_0P5)                        -14.23    -218.53 r
  U9514/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.50 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[23]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.50 r
  data arrival time                                               -218.50

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[23]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.60


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4793/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4798/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 f
  U6109/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.46 r
  U4843/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 f
  U6112/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.43 r
  U3584/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.34 r
  U5453/X (SAEDHVT14_INV_0P5)                             0.04    -204.30 f
  U9264/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.27 r
  U5746/X (SAEDHVT14_AO21_U_0P5)                        -14.24    -218.51 r
  U9525/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.49 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.48 r
  data arrival time                                               -218.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[30]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.59


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[29]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U5073/X (SAEDHVT14_ND2_CDC_1)                           0.03    -204.48 r
  U4813/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.46 f
  U4812/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 r
  U4409/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.43 f
  U6100/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.42 r
  U3585/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.32 r
  U6101/X (SAEDHVT14_INV_0P5)                             0.03    -204.29 f
  U9268/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.27 r
  U9269/X (SAEDHVT14_AO21_U_0P5)                        -14.24    -218.51 r
  U9521/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.49 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[29]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.48 r
  data arrival time                                               -218.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[29]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[9]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U5850/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4919/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U4486/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.42 f
  U3488/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U6039/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U7968/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U7969/X (SAEDHVT14_AO21_U_0P5)                        -14.25    -218.51 r
  U9496/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.48 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[9]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.48 r
  data arrival time                                               -218.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[9]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[10]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U5847/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4921/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U4492/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.42 f
  U3486/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U5441/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U8839/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U8840/X (SAEDHVT14_AO21_U_0P5)                        -14.25    -218.51 r
  U9491/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.48 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[10]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.48 r
  data arrival time                                               -218.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[10]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[14]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U5832/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4809/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U5833/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.42 f
  U3481/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U8324/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U8466/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U8467/X (SAEDHVT14_AO21_U_0P5)                        -14.25    -218.51 r
  U9516/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.48 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[14]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.48 r
  data arrival time                                               -218.48

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[14]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[22]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4793/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4798/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 f
  U5696/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.46 r
  U4935/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 f
  U5884/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.43 r
  U3593/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.34 r
  U6060/X (SAEDHVT14_INV_0P5)                             0.04    -204.30 f
  U9145/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.27 r
  U9146/X (SAEDHVT14_AO21_U_0P5)                        -14.23    -218.50 r
  U9500/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.48 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[22]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.47 r
  data arrival time                                               -218.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[22]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.58


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[18]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U3837/X (SAEDHVT14_INV_0P5)                             0.02    -204.49 r
  U4666/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 f
  U4837/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.46 r
  U4836/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 f
  U5008/X (SAEDHVT14_OAI22_0P5)                           0.02    -204.43 r
  U3597/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.33 r
  U5986/X (SAEDHVT14_INV_0P5)                             0.04    -204.30 f
  U5989/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.27 r
  U5990/X (SAEDHVT14_AO21_U_0P5)                        -14.23    -218.50 r
  U9497/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.48 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[18]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.47 r
  data arrival time                                               -218.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[18]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[12]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4608/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4458/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.47 f
  U4896/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.46 r
  U4434/X (SAEDHVT14_ND2_CDC_1)                           0.01    -204.45 f
  U3699/X (SAEDHVT14_INV_0P5)                             0.01    -204.44 r
  U4415/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.42 f
  U5844/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.41 r
  U3483/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.32 r
  U8429/X (SAEDHVT14_INV_0P5)                             0.04    -204.28 f
  U9293/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.25 r
  U9294/X (SAEDHVT14_AO21_U_0P5)                        -14.24    -218.49 r
  U9365/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.47 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[12]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.47 r
  data arrival time                                               -218.47

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[12]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[24]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U5073/X (SAEDHVT14_ND2_CDC_1)                           0.03    -204.48 r
  U4810/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.46 f
  U4449/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.45 r
  U4426/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.43 f
  U4849/X (SAEDHVT14_OAI21_0P5)                           0.01    -204.42 r
  U3591/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.33 r
  U5450/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U8283/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U8284/X (SAEDHVT14_AO21_U_0P5)                        -14.23    -218.49 r
  U9504/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.47 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[24]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.46 r
  data arrival time                                               -218.46

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[24]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.57


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[13]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U5836/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4835/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U5837/X (SAEDHVT14_OAI22_0P5)                           0.01    -204.42 f
  U3482/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U5992/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U5996/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U5997/X (SAEDHVT14_AO21_U_0P5)                        -14.21    -218.47 r
  U9494/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.45 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[13]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.44 r
  data arrival time                                               -218.44

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[13]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.54


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[8]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4559/X (SAEDHVT14_AN3_0P5)                             0.02    -204.49 f
  U4546/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.47 r
  U5854/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.45 f
  U4864/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.44 r
  U4444/X (SAEDHVT14_OAI22_0P5)                           0.02    -204.42 f
  U3490/S (SAEDHVT14_ADDF_V1_0P5)                         0.10    -204.33 r
  U5338/X (SAEDHVT14_INV_0P5)                             0.04    -204.29 f
  U9077/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.26 r
  U9078/X (SAEDHVT14_AO21_U_0P5)                        -14.21    -218.47 r
  U9493/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.44 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[8]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.44 r
  data arrival time                                               -218.44

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[8]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.54


  Startpoint: u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]
              (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Endpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[5]
            (rising edge-triggered flip-flop clocked by cluster_clock_gating)
  Path Group: cluster_clock_gating
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ibex_top           8000                  saed14hvt_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/CK (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.00       0.00 r
  u_ibex_core/load_store_unit_i/ls_fsm_cs_reg[2]/Q (SAEDHVT14_FDPRBQ_V2_1)
                                                          0.04       0.04 f
  U5698/X (SAEDHVT14_EN2_1)                            -204.58    -204.54 f
  U3871/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.53 r
  U3850/X (SAEDHVT14_NR2_MM_0P5)                          0.02    -204.51 f
  U4793/X (SAEDHVT14_ND2_CDC_1)                           0.02    -204.49 r
  U4613/X (SAEDHVT14_INV_0P5)                             0.02    -204.47 f
  U4510/X (SAEDHVT14_OR2_MM_0P5)                          0.02    -204.45 f
  U4481/X (SAEDHVT14_NR2_MM_0P5)                          0.01    -204.44 r
  U4985/X (SAEDHVT14_AOI21_0P5)                           0.01    -204.43 f
  U4396/X (SAEDHVT14_OAI21_0P5)                           0.02    -204.41 r
  U3617/S (SAEDHVT14_ADDF_V1_0P5)                         0.09    -204.31 r
  U5442/X (SAEDHVT14_INV_0P5)                             0.04    -204.28 f
  U9155/X (SAEDHVT14_OAI21_0P5)                           0.03    -204.25 r
  U9156/X (SAEDHVT14_AO21_U_0P5)                        -13.90    -218.14 r
  U9518/X (SAEDHVT14_MUX2_U_0P5)                          0.02    -218.12 r
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[5]/D (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.01    -218.12 r
  data arrival time                                               -218.12

  clock cluster_clock_gating (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/stored_addr_q_reg[5]/CK (SAEDHVT14_FDP_V2LP_0P5)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                218.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -218.22


1
