#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Feb 18 19:08:38 2024
# Process ID: 15232
# Current directory: C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.runs/synth_1
# Command line: vivado.exe -log TOP_LAB1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LAB1.tcl
# Log file: C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.runs/synth_1/TOP_LAB1.vds
# Journal file: C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.runs/synth_1\vivado.jou
# Running On: LaptopMateo, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 8389 MB
#-----------------------------------------------------------
source TOP_LAB1.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 472.453 ; gain = 178.301
Command: synth_design -top TOP_LAB1 -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1306.156 ; gain = 439.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LAB1' [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/TOP_LAB1.vhd:39]
INFO: [Synth 8-3491] module 'COD_LAB1' declared at 'C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/COD_LAB1.vhd:34' bound to instance 'B0' of component 'COD_LAB1' [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/TOP_LAB1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'COD_LAB1' [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/COD_LAB1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'COD_LAB1' (0#1) [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/COD_LAB1.vhd:39]
INFO: [Synth 8-3491] module 'DECO_LAB1' declared at 'C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/DECO_LAB1.vhd:34' bound to instance 'B1' of component 'DECO_LAB1' [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/TOP_LAB1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'DECO_LAB1' [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/DECO_LAB1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'DECO_LAB1' (0#1) [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/DECO_LAB1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'TOP_LAB1' (0#1) [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/sources_1/new/TOP_LAB1.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1412.004 ; gain = 545.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1412.004 ; gain = 545.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1412.004 ; gain = 545.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/constrs_1/new/XDC_LAB1.xdc]
Finished Parsing XDC File [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/constrs_1/new/XDC_LAB1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.srcs/constrs_1/new/XDC_LAB1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LAB1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LAB1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1436.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     6|
|3     |LUT6 |     8|
|4     |IBUF |     9|
|5     |OBUF |     7|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:22 . Memory (MB): peak = 1436.250 ; gain = 545.074
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1436.250 ; gain = 569.320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3dc74082
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:42 . Memory (MB): peak = 1447.430 ; gain = 974.977
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1447.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ElectronicaDigitalyMicrocontroladores/Laboratorio1/Example_2/Example_2.runs/synth_1/TOP_LAB1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LAB1_utilization_synth.rpt -pb TOP_LAB1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 19:10:43 2024...
