# Pipelined-Processor
Different blocks of a processor such as ALU, data memory block, stall control block etc were coded in Verilog HDL. And an attempt was made to dump them on FPGA.
