<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CMSISv2p00_LPC1102: LPC11xx Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="pastedimage1486834625336v2.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CMSISv2p00_LPC1102
   &#160;<span id="projectnumber">2</span>
   </div>
   <div id="projectbrief">CMSIS2 adaptado al LPC1102 con modificaciones</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">LPC11xx Definitions</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for LPC11xx Definitions:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___l_p_c11xx___definitions.png" border="0" alt="" usemap="#group______l__p__c11xx______definitions"/>
<map name="group______l__p__c11xx______definitions" id="group______l__p__c11xx______definitions">
<area shape="rect" id="node1" href="group___l_p_c11xx___p_m_u.html" title="LPC11xx Power Management Unit" alt="" coords="196,5,420,32"/>
<area shape="rect" id="node2" href="group___l_p_c11xx___t_m_r.html" title="LPC11xx 16/32&#45;bit Counter\l/Timer" alt="" coords="218,57,398,98"/>
<area shape="rect" id="node3" href="group___l_p_c11xx___c_m_s_i_s.html" title="LPC11xx CMSIS Definitions" alt="" coords="213,123,403,149"/>
<area shape="rect" id="node4" href="group___l_p_c11xx___i2_c.html" title="LPC11xx I2C&#45;Bus Interface" alt="" coords="217,173,399,200"/>
<area shape="rect" id="node5" href="group___l_p_c11xx___u_a_r_t.html" title="LPC11xx Universal Asynchronous\l Receiver/Transmitter" alt="" coords="197,225,419,266"/>
<area shape="rect" id="node6" href="group___l_p_c11xx___s_y_s_c_o_n.html" title="LPC11xx System Control\l Block" alt="" coords="223,290,393,331"/>
<area shape="rect" id="node7" href="group___l_p_c11xx___a_d_c.html" title="LPC11xx Analog&#45;to&#45;Digital\l Converter" alt="" coords="220,355,396,397"/>
<area shape="rect" id="node9" href="group___l_p_c11xx___w_d_t.html" title="LPC11xx WatchDog Timer" alt="" coords="219,421,397,448"/>
<area shape="rect" id="node10" href="group___l_p_c11xx___c_a_n.html" title="LPC11xx Controller\l Area Network(CAN)" alt="" coords="237,473,379,514"/>
<area shape="rect" id="node11" href="group___l_p_c11xx___s_s_p.html" title="LPC11xx Synchronous\l Serial Port" alt="" coords="230,538,386,579"/>
<area shape="rect" id="node12" href="group___l_p_c11xx___g_p_i_o.html" title="LPC11xx General Purpose\l Input/Output" alt="" coords="219,603,397,645"/>
<area shape="rect" id="node13" href="group___l_p_c11xx___i_o_c_o_n.html" title="LPC11xx I/O Configuration\l Block" alt="" coords="219,669,397,710"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___l_p_c11xx___c_m_s_i_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___c_m_s_i_s.html">LPC11xx CMSIS Definitions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___s_y_s_c_o_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___s_y_s_c_o_n.html">LPC11xx System Control Block</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___i_o_c_o_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___i_o_c_o_n.html">LPC11xx I/O Configuration Block</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___p_m_u"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___p_m_u.html">LPC11xx Power Management Unit</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___g_p_i_o"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___g_p_i_o.html">LPC11xx General Purpose Input/Output</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___t_m_r"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___t_m_r.html">LPC11xx 16/32-bit Counter/Timer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___u_a_r_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___u_a_r_t.html">LPC11xx Universal Asynchronous Receiver/Transmitter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___s_s_p"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___s_s_p.html">LPC11xx Synchronous Serial Port</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___i2_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___i2_c.html">LPC11xx I2C-Bus Interface</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___w_d_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___w_d_t.html">LPC11xx WatchDog Timer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___a_d_c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___a_d_c.html">LPC11xx Analog-to-Digital Converter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___l_p_c11xx___c_a_n"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___c_a_n.html">LPC11xx Controller Area Network(CAN)</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___f_l_a_s_h_c_t_r_l___type.html">LPC_FLASHCTRL_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7d7417b6cd6c6975fa03de03920d27e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7d7417b6cd6c6975fa03de03920d27e8">LPC_FLASH_BASE</a>&#160;&#160;&#160;(0x00000000UL)</td></tr>
<tr class="separator:ga7d7417b6cd6c6975fa03de03920d27e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9782814ad6434f200b65440d2ac01c2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9782814ad6434f200b65440d2ac01c2a">LPC_RAM_BASE</a>&#160;&#160;&#160;(0x10000000UL)</td></tr>
<tr class="separator:ga9782814ad6434f200b65440d2ac01c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cab996c3594a0f4cc459ec8e10daea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a>&#160;&#160;&#160;(0x40000000UL)</td></tr>
<tr class="separator:ga55cab996c3594a0f4cc459ec8e10daea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0d25ffe3428ed27f963e83089046a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>&#160;&#160;&#160;(0x50000000UL)</td></tr>
<tr class="separator:ga8e0d25ffe3428ed27f963e83089046a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e53652929424015ade23fe30e1d022b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9e53652929424015ade23fe30e1d022b">LPC_I2C_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x00000)</td></tr>
<tr class="separator:ga9e53652929424015ade23fe30e1d022b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a30b0be4672972c3af9e5aebdcfea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga02a30b0be4672972c3af9e5aebdcfea1">LPC_WDT_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x04000)</td></tr>
<tr class="separator:ga02a30b0be4672972c3af9e5aebdcfea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ba023c2b0046a5be8b1b236effeb35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga50ba023c2b0046a5be8b1b236effeb35">LPC_UART_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x08000)</td></tr>
<tr class="separator:ga50ba023c2b0046a5be8b1b236effeb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663c7a2d9c286efce1fd9c90c0068dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga663c7a2d9c286efce1fd9c90c0068dac">LPC_CT16B0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x0C000)</td></tr>
<tr class="separator:ga663c7a2d9c286efce1fd9c90c0068dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f33f849b010785defa0105cf6eb87f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5f33f849b010785defa0105cf6eb87f1">LPC_CT16B1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x10000)</td></tr>
<tr class="separator:ga5f33f849b010785defa0105cf6eb87f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10dcc3ac224bf132010cb6bc6fc7d9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga10dcc3ac224bf132010cb6bc6fc7d9c9">LPC_CT32B0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x14000)</td></tr>
<tr class="separator:ga10dcc3ac224bf132010cb6bc6fc7d9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f807832b5a2afb17265d22fed6160d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga70f807832b5a2afb17265d22fed6160d">LPC_CT32B1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x18000)</td></tr>
<tr class="separator:ga70f807832b5a2afb17265d22fed6160d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2396e0d0c565e4c1c3b2fc593bd6c37f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2396e0d0c565e4c1c3b2fc593bd6c37f">LPC_ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x1C000)</td></tr>
<tr class="separator:ga2396e0d0c565e4c1c3b2fc593bd6c37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865bed8ad61e9e273439ad1349a46d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga865bed8ad61e9e273439ad1349a46d68">LPC_PMU_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x38000)</td></tr>
<tr class="separator:ga865bed8ad61e9e273439ad1349a46d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bd09a830e15ea80293576f61deeccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad8bd09a830e15ea80293576f61deeccd">LPC_FLASHCTRL_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x3C000)</td></tr>
<tr class="separator:gad8bd09a830e15ea80293576f61deeccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fb1af80b541545988f2a966681abfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga53fb1af80b541545988f2a966681abfd">LPC_SSP0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x40000)</td></tr>
<tr class="separator:ga53fb1af80b541545988f2a966681abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48aea115d5924805263d7a15402d4fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae48aea115d5924805263d7a15402d4fa">LPC_IOCON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x44000)</td></tr>
<tr class="separator:gae48aea115d5924805263d7a15402d4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976cd83a81fd89a472221e68f0c0fbff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga976cd83a81fd89a472221e68f0c0fbff">LPC_SYSCON_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x48000)</td></tr>
<tr class="separator:ga976cd83a81fd89a472221e68f0c0fbff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae0f80f43f37b41a8a1c3cb7028d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaeae0f80f43f37b41a8a1c3cb7028d22f">LPC_CAN_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x50000)</td></tr>
<tr class="separator:gaeae0f80f43f37b41a8a1c3cb7028d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d118997f53f596d3a087f8b91a1969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga05d118997f53f596d3a087f8b91a1969">LPC_SSP1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x58000)</td></tr>
<tr class="separator:ga05d118997f53f596d3a087f8b91a1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feb4a6692784a25eaed627661bd8f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5feb4a6692784a25eaed627661bd8f36">LPC_GPIO_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x00000)</td></tr>
<tr class="separator:ga5feb4a6692784a25eaed627661bd8f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e0e964ea1abf3b991772df2aa52405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga09e0e964ea1abf3b991772df2aa52405">LPC_GPIO0_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x00000)</td></tr>
<tr class="separator:ga09e0e964ea1abf3b991772df2aa52405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb0536853721a3073bd69d94d0b7ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9fb0536853721a3073bd69d94d0b7ec2">LPC_GPIO1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x10000)</td></tr>
<tr class="separator:ga9fb0536853721a3073bd69d94d0b7ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5524b2d728167194033ec7a1841a36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae5524b2d728167194033ec7a1841a36b">LPC_GPIO2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x20000)</td></tr>
<tr class="separator:gae5524b2d728167194033ec7a1841a36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c68c5326b521b3278a35f4d81369a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga56c68c5326b521b3278a35f4d81369a9">LPC_GPIO3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x30000)</td></tr>
<tr class="separator:ga56c68c5326b521b3278a35f4d81369a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a2faf2e119737f0e660984564d4907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga70a2faf2e119737f0e660984564d4907">LPC_I2C</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga9e53652929424015ade23fe30e1d022b">LPC_I2C_BASE</a>   )</td></tr>
<tr class="separator:ga70a2faf2e119737f0e660984564d4907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d68cf0829652bd8c1f837c697653c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7d68cf0829652bd8c1f837c697653c5f">LPC_WDT</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___w_d_t___type_def.html">LPC_WDT_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga02a30b0be4672972c3af9e5aebdcfea1">LPC_WDT_BASE</a>   )</td></tr>
<tr class="separator:ga7d68cf0829652bd8c1f837c697653c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a69c06776f4a82569d7ed7e91bd45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga31a69c06776f4a82569d7ed7e91bd45c">LPC_UART</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga50ba023c2b0046a5be8b1b236effeb35">LPC_UART_BASE</a>  )</td></tr>
<tr class="separator:ga31a69c06776f4a82569d7ed7e91bd45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e75d39e502088028bfe901b28f6471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae3e75d39e502088028bfe901b28f6471">LPC_TMR16B0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga663c7a2d9c286efce1fd9c90c0068dac">LPC_CT16B0_BASE</a>)</td></tr>
<tr class="separator:gae3e75d39e502088028bfe901b28f6471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82d36f91fa86aad5e3d57f5543e4cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad82d36f91fa86aad5e3d57f5543e4cf6">LPC_TMR16B1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga5f33f849b010785defa0105cf6eb87f1">LPC_CT16B1_BASE</a>)</td></tr>
<tr class="separator:gad82d36f91fa86aad5e3d57f5543e4cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59694d96a23b3e6de134dc5f34ad61e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga59694d96a23b3e6de134dc5f34ad61e8">LPC_TMR32B0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga10dcc3ac224bf132010cb6bc6fc7d9c9">LPC_CT32B0_BASE</a>)</td></tr>
<tr class="separator:ga59694d96a23b3e6de134dc5f34ad61e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cca8bad611399aad1da65cfafcbe2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab5cca8bad611399aad1da65cfafcbe2e">LPC_TMR32B1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga70f807832b5a2afb17265d22fed6160d">LPC_CT32B1_BASE</a>)</td></tr>
<tr class="separator:gab5cca8bad611399aad1da65cfafcbe2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eaf639d3a1eec83583a9e11ab7336f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab6eaf639d3a1eec83583a9e11ab7336f">LPC_ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___a_d_c___type_def.html">LPC_ADC_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga2396e0d0c565e4c1c3b2fc593bd6c37f">LPC_ADC_BASE</a>   )</td></tr>
<tr class="separator:gab6eaf639d3a1eec83583a9e11ab7336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d540cc313db00679c10f9ac1961b06a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9d540cc313db00679c10f9ac1961b06a">LPC_PMU</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___p_m_u___type_def.html">LPC_PMU_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga865bed8ad61e9e273439ad1349a46d68">LPC_PMU_BASE</a>   )</td></tr>
<tr class="separator:ga9d540cc313db00679c10f9ac1961b06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5b0ed0e4ad1155df98372c932e8bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0e5b0ed0e4ad1155df98372c932e8bc7">LPC_FLASHCTRL</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___f_l_a_s_h_c_t_r_l___type.html">LPC_FLASHCTRL_Type</a> *) <a class="el" href="group___l_p_c11xx___definitions.html#gad8bd09a830e15ea80293576f61deeccd">LPC_FLASHCTRL_BASE</a>)</td></tr>
<tr class="separator:ga0e5b0ed0e4ad1155df98372c932e8bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac213e0325a8e8a972bd2e0dd6ccf353c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga53fb1af80b541545988f2a966681abfd">LPC_SSP0_BASE</a>  )</td></tr>
<tr class="separator:gac213e0325a8e8a972bd2e0dd6ccf353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c4610ada1d9aa18913963cbd1a6e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga05d118997f53f596d3a087f8b91a1969">LPC_SSP1_BASE</a>  )</td></tr>
<tr class="separator:ga09c4610ada1d9aa18913963cbd1a6e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177aa5b075c24ed459e92f4698bea9cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga177aa5b075c24ed459e92f4698bea9cc">LPC_CAN</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#gaeae0f80f43f37b41a8a1c3cb7028d22f">LPC_CAN_BASE</a>   )</td></tr>
<tr class="separator:ga177aa5b075c24ed459e92f4698bea9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc651799ba17b0dd4a0114c8d48a145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaabc651799ba17b0dd4a0114c8d48a145">LPC_IOCON</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i_o_c_o_n___type_def.html">LPC_IOCON_TypeDef</a>  *) <a class="el" href="group___l_p_c11xx___definitions.html#gae48aea115d5924805263d7a15402d4fa">LPC_IOCON_BASE</a> )</td></tr>
<tr class="separator:gaabc651799ba17b0dd4a0114c8d48a145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe45c10a979fe812e3d9ecd72fe33a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gabe45c10a979fe812e3d9ecd72fe33a2f">LPC_SYSCON</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_y_s_c_o_n___type_def.html">LPC_SYSCON_TypeDef</a> *) <a class="el" href="group___l_p_c11xx___definitions.html#ga976cd83a81fd89a472221e68f0c0fbff">LPC_SYSCON_BASE</a>)</td></tr>
<tr class="separator:gabe45c10a979fe812e3d9ecd72fe33a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3de6ff5cfd5b8c290696fad07b18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga92f3de6ff5cfd5b8c290696fad07b18a">LPC_GPIO0</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga09e0e964ea1abf3b991772df2aa52405">LPC_GPIO0_BASE</a> )</td></tr>
<tr class="separator:ga92f3de6ff5cfd5b8c290696fad07b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335587dad4e6d0da56c1f3ad1c087d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga335587dad4e6d0da56c1f3ad1c087d10">LPC_GPIO1</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga9fb0536853721a3073bd69d94d0b7ec2">LPC_GPIO1_BASE</a> )</td></tr>
<tr class="separator:ga335587dad4e6d0da56c1f3ad1c087d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a09e8c08f9e209c6af70b0a3c56b39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga27a09e8c08f9e209c6af70b0a3c56b39">LPC_GPIO2</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#gae5524b2d728167194033ec7a1841a36b">LPC_GPIO2_BASE</a> )</td></tr>
<tr class="separator:ga27a09e8c08f9e209c6af70b0a3c56b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e961eb01d0f1e61dd9b9d5979d2aafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6e961eb01d0f1e61dd9b9d5979d2aafc">LPC_GPIO3</a>&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga56c68c5326b521b3278a35f4d81369a9">LPC_GPIO3_BASE</a> )</td></tr>
<tr class="separator:ga6e961eb01d0f1e61dd9b9d5979d2aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga970fb69752548b297feae4645834cce1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga970fb69752548b297feae4645834cce1">LPC_SYSCON_TypeDef::SYSMEMREMAP</a></td></tr>
<tr class="separator:ga970fb69752548b297feae4645834cce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a4b05ee430bb29acff26d16d65448d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf1a4b05ee430bb29acff26d16d65448d">LPC_SYSCON_TypeDef::PRESETCTRL</a></td></tr>
<tr class="separator:gaf1a4b05ee430bb29acff26d16d65448d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c74ae51f98b5315c25dd045ce363f55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7c74ae51f98b5315c25dd045ce363f55">LPC_SYSCON_TypeDef::SYSPLLCTRL</a></td></tr>
<tr class="separator:ga7c74ae51f98b5315c25dd045ce363f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3657072d53aa3907b0d49c252c7437f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac3657072d53aa3907b0d49c252c7437f">LPC_SYSCON_TypeDef::SYSPLLSTAT</a></td></tr>
<tr class="separator:gac3657072d53aa3907b0d49c252c7437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1f45f981b0b5c60a243403b3c158b9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3b1f45f981b0b5c60a243403b3c158b9">LPC_SYSCON_TypeDef::RESERVED0</a> [4]</td></tr>
<tr class="separator:ga3b1f45f981b0b5c60a243403b3c158b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe759a051315e5daf1fe3d621bb72814"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafe759a051315e5daf1fe3d621bb72814">LPC_SYSCON_TypeDef::SYSOSCCTRL</a></td></tr>
<tr class="separator:gafe759a051315e5daf1fe3d621bb72814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca10fa6e4f236c2f1a9dd0a801f81b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3ca10fa6e4f236c2f1a9dd0a801f81b3">LPC_SYSCON_TypeDef::WDTOSCCTRL</a></td></tr>
<tr class="separator:ga3ca10fa6e4f236c2f1a9dd0a801f81b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3e5d2e617c04cbf22c7af9070b86ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2b3e5d2e617c04cbf22c7af9070b86ee">LPC_SYSCON_TypeDef::IRCCTRL</a></td></tr>
<tr class="separator:ga2b3e5d2e617c04cbf22c7af9070b86ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f6035ebae5d3f6b21c40f152417cd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab6f6035ebae5d3f6b21c40f152417cd2">LPC_SYSCON_TypeDef::RESERVED1</a> [1]</td></tr>
<tr class="separator:gab6f6035ebae5d3f6b21c40f152417cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fff308582edb9f7bfd034d3dcfde524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7fff308582edb9f7bfd034d3dcfde524">LPC_SYSCON_TypeDef::SYSRSTSTAT</a></td></tr>
<tr class="separator:ga7fff308582edb9f7bfd034d3dcfde524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadb6b4a71da6b8f321e2e4080864b1c1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaadb6b4a71da6b8f321e2e4080864b1c1">LPC_SYSCON_TypeDef::RESERVED2</a> [3]</td></tr>
<tr class="separator:gaadb6b4a71da6b8f321e2e4080864b1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f62077336072e5861eaf1fccebfa25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga51f62077336072e5861eaf1fccebfa25">LPC_SYSCON_TypeDef::SYSPLLCLKSEL</a></td></tr>
<tr class="separator:ga51f62077336072e5861eaf1fccebfa25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66518ea53c8ee53935f6a073262dab7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae66518ea53c8ee53935f6a073262dab7">LPC_SYSCON_TypeDef::SYSPLLCLKUEN</a></td></tr>
<tr class="separator:gae66518ea53c8ee53935f6a073262dab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab166232abfe71225f9b41a1400d6ffaa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab166232abfe71225f9b41a1400d6ffaa">LPC_SYSCON_TypeDef::RESERVED3</a> [10]</td></tr>
<tr class="separator:gab166232abfe71225f9b41a1400d6ffaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54af00088fc697ce0954b04ec4786c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac54af00088fc697ce0954b04ec4786c8">LPC_SYSCON_TypeDef::MAINCLKSEL</a></td></tr>
<tr class="separator:gac54af00088fc697ce0954b04ec4786c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37489ea97331f7e125153289ab06b236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga37489ea97331f7e125153289ab06b236">LPC_SYSCON_TypeDef::MAINCLKUEN</a></td></tr>
<tr class="separator:ga37489ea97331f7e125153289ab06b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddbe116af6e92606b3cce1ca897a4d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2ddbe116af6e92606b3cce1ca897a4d0">LPC_SYSCON_TypeDef::SYSAHBCLKDIV</a></td></tr>
<tr class="separator:ga2ddbe116af6e92606b3cce1ca897a4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec0b128a114fba37b3501d88630acd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gadec0b128a114fba37b3501d88630acd9">LPC_SYSCON_TypeDef::RESERVED4</a> [1]</td></tr>
<tr class="separator:gadec0b128a114fba37b3501d88630acd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b25dc1da3cf2046edafb388eeab57d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga19b25dc1da3cf2046edafb388eeab57d">LPC_SYSCON_TypeDef::SYSAHBCLKCTRL</a></td></tr>
<tr class="separator:ga19b25dc1da3cf2046edafb388eeab57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85209a97e506caccc4d0fe28f7fc63a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac85209a97e506caccc4d0fe28f7fc63a">LPC_SYSCON_TypeDef::RESERVED5</a> [4]</td></tr>
<tr class="separator:gac85209a97e506caccc4d0fe28f7fc63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12014d9def35fe72f78e96d151bcd2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac12014d9def35fe72f78e96d151bcd2e">LPC_SYSCON_TypeDef::SSP0CLKDIV</a></td></tr>
<tr class="separator:gac12014d9def35fe72f78e96d151bcd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5246aff7a74ac569d5a25364601e3a62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5246aff7a74ac569d5a25364601e3a62">LPC_SYSCON_TypeDef::UARTCLKDIV</a></td></tr>
<tr class="separator:ga5246aff7a74ac569d5a25364601e3a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3aeb90b3e045b2bafa727bf55fa4e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0b3aeb90b3e045b2bafa727bf55fa4e0">LPC_SYSCON_TypeDef::SSP1CLKDIV</a></td></tr>
<tr class="separator:ga0b3aeb90b3e045b2bafa727bf55fa4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f21d812bc385b1452e4b634910dc96"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga57f21d812bc385b1452e4b634910dc96">LPC_SYSCON_TypeDef::RESERVED6</a> [12]</td></tr>
<tr class="separator:ga57f21d812bc385b1452e4b634910dc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb4b4060b3fb896d8932b4709982186"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafcb4b4060b3fb896d8932b4709982186">LPC_SYSCON_TypeDef::WDTCLKSEL</a></td></tr>
<tr class="separator:gafcb4b4060b3fb896d8932b4709982186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed9dd241501cd76e1f45ef74324a8c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafed9dd241501cd76e1f45ef74324a8c6">LPC_SYSCON_TypeDef::WDTCLKUEN</a></td></tr>
<tr class="separator:gafed9dd241501cd76e1f45ef74324a8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d787d109526ad3eb0278790fb71a58b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5d787d109526ad3eb0278790fb71a58b">LPC_SYSCON_TypeDef::WDTCLKDIV</a></td></tr>
<tr class="separator:ga5d787d109526ad3eb0278790fb71a58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a77dbffb206de6e41e18c6bc3b4895"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga03a77dbffb206de6e41e18c6bc3b4895">LPC_SYSCON_TypeDef::RESERVED8</a> [1]</td></tr>
<tr class="separator:ga03a77dbffb206de6e41e18c6bc3b4895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29fe890ede735895af857345a6d6cb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac29fe890ede735895af857345a6d6cb2">LPC_SYSCON_TypeDef::CLKOUTCLKSEL</a></td></tr>
<tr class="separator:gac29fe890ede735895af857345a6d6cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e61850e73ee4ba00145e337568cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6e2e61850e73ee4ba00145e337568cdf">LPC_SYSCON_TypeDef::CLKOUTUEN</a></td></tr>
<tr class="separator:ga6e2e61850e73ee4ba00145e337568cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ef5401531552a52e072c288d2e0900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga88ef5401531552a52e072c288d2e0900">LPC_SYSCON_TypeDef::CLKOUTDIV</a></td></tr>
<tr class="separator:ga88ef5401531552a52e072c288d2e0900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92efb41fb5e7ec4f9840b6be6d86cbaa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga92efb41fb5e7ec4f9840b6be6d86cbaa">LPC_SYSCON_TypeDef::RESERVED9</a> [5]</td></tr>
<tr class="separator:ga92efb41fb5e7ec4f9840b6be6d86cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf602252d93ac876feb330a5710324f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf602252d93ac876feb330a5710324f43">LPC_SYSCON_TypeDef::PIOPORCAP0</a></td></tr>
<tr class="separator:gaf602252d93ac876feb330a5710324f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada09efd8706154dd5e6d2675e612619f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gada09efd8706154dd5e6d2675e612619f">LPC_SYSCON_TypeDef::PIOPORCAP1</a></td></tr>
<tr class="separator:gada09efd8706154dd5e6d2675e612619f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a24e7e1ad0983bd355423fd7119da7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga60a24e7e1ad0983bd355423fd7119da7">LPC_SYSCON_TypeDef::RESERVED10</a> [18]</td></tr>
<tr class="separator:ga60a24e7e1ad0983bd355423fd7119da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c18e909c190b4b0819a72c6cc346661"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6c18e909c190b4b0819a72c6cc346661">LPC_SYSCON_TypeDef::BODCTRL</a></td></tr>
<tr class="separator:ga6c18e909c190b4b0819a72c6cc346661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7900975ba840724314c3994379eb63b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaa7900975ba840724314c3994379eb63b">LPC_SYSCON_TypeDef::SYSTCKCAL</a></td></tr>
<tr class="separator:gaa7900975ba840724314c3994379eb63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d48056afe2fd1921e2ce8669c3ffab7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6d48056afe2fd1921e2ce8669c3ffab7">LPC_SYSCON_TypeDef::RESERVED13</a> [7]</td></tr>
<tr class="separator:ga6d48056afe2fd1921e2ce8669c3ffab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5f01b7f5f9ebc4067a0599113db0cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5d5f01b7f5f9ebc4067a0599113db0cd">LPC_SYSCON_TypeDef::NMISRC</a></td></tr>
<tr class="separator:ga5d5f01b7f5f9ebc4067a0599113db0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044755f7a4c5447c75d2266dfe529b19"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga044755f7a4c5447c75d2266dfe529b19">LPC_SYSCON_TypeDef::RESERVED14</a> [34]</td></tr>
<tr class="separator:ga044755f7a4c5447c75d2266dfe529b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c25ccf3a127a6304bbd0cbf6b7b79d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2c25ccf3a127a6304bbd0cbf6b7b79d9">LPC_SYSCON_TypeDef::STARTAPRP0</a></td></tr>
<tr class="separator:ga2c25ccf3a127a6304bbd0cbf6b7b79d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a994387b964d63f90460bb4d473c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga96a994387b964d63f90460bb4d473c19">LPC_SYSCON_TypeDef::STARTERP0</a></td></tr>
<tr class="separator:ga96a994387b964d63f90460bb4d473c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca777f145324363be79ee75267222aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaca777f145324363be79ee75267222aa4">LPC_SYSCON_TypeDef::STARTRSRP0CLR</a></td></tr>
<tr class="separator:gaca777f145324363be79ee75267222aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4af7c32837d8f9c4f299215c6b656d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3c4af7c32837d8f9c4f299215c6b656d">LPC_SYSCON_TypeDef::STARTSRP0</a></td></tr>
<tr class="separator:ga3c4af7c32837d8f9c4f299215c6b656d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5396148c86ac74f5144944ff3a3c6eb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5396148c86ac74f5144944ff3a3c6eb9">LPC_SYSCON_TypeDef::STARTAPRP1</a></td></tr>
<tr class="separator:ga5396148c86ac74f5144944ff3a3c6eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5965d7fdc0339537cc797fa8251f57d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5965d7fdc0339537cc797fa8251f57d4">LPC_SYSCON_TypeDef::STARTERP1</a></td></tr>
<tr class="separator:ga5965d7fdc0339537cc797fa8251f57d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cdc080e24dee708eae9cd43d9d9ea29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4cdc080e24dee708eae9cd43d9d9ea29">LPC_SYSCON_TypeDef::STARTRSRP1CLR</a></td></tr>
<tr class="separator:ga4cdc080e24dee708eae9cd43d9d9ea29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fb26095e712d2e565e49ae4833ee4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga29fb26095e712d2e565e49ae4833ee4e">LPC_SYSCON_TypeDef::STARTSRP1</a></td></tr>
<tr class="separator:ga29fb26095e712d2e565e49ae4833ee4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb8d59fb969826b0b27b5527016d5f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0eb8d59fb969826b0b27b5527016d5f5">LPC_SYSCON_TypeDef::RESERVED17</a> [4]</td></tr>
<tr class="separator:ga0eb8d59fb969826b0b27b5527016d5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6212507a2117dbb6d82fc184998e3c2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6212507a2117dbb6d82fc184998e3c2c">LPC_SYSCON_TypeDef::PDSLEEPCFG</a></td></tr>
<tr class="separator:ga6212507a2117dbb6d82fc184998e3c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9a0f3442dd4f5a8a6bb8bc54236e62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6b9a0f3442dd4f5a8a6bb8bc54236e62">LPC_SYSCON_TypeDef::PDAWAKECFG</a></td></tr>
<tr class="separator:ga6b9a0f3442dd4f5a8a6bb8bc54236e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb6707dad69fdc2c8eb0b10524902dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaabb6707dad69fdc2c8eb0b10524902dd">LPC_SYSCON_TypeDef::PDRUNCFG</a></td></tr>
<tr class="separator:gaabb6707dad69fdc2c8eb0b10524902dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7315f0a0ee0dc2a8e76d8bcd6f7d3cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae7315f0a0ee0dc2a8e76d8bcd6f7d3cb">LPC_SYSCON_TypeDef::RESERVED15</a> [110]</td></tr>
<tr class="separator:gae7315f0a0ee0dc2a8e76d8bcd6f7d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab05124b010cfedcc6af2f10290cb27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4ab05124b010cfedcc6af2f10290cb27">LPC_SYSCON_TypeDef::DEVICE_ID</a></td></tr>
<tr class="separator:ga4ab05124b010cfedcc6af2f10290cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaca8c6a8f0ee9eadc44aefbcde5999d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaaaca8c6a8f0ee9eadc44aefbcde5999d">LPC_IOCON_TypeDef::PIO2_6</a></td></tr>
<tr class="separator:gaaaca8c6a8f0ee9eadc44aefbcde5999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c9ad1b3c2f523a2ae17423b3e14f39"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae0c9ad1b3c2f523a2ae17423b3e14f39">LPC_IOCON_TypeDef::RESERVED0</a> [1]</td></tr>
<tr class="separator:gae0c9ad1b3c2f523a2ae17423b3e14f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527d194efec901713ea175d5d735601c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga527d194efec901713ea175d5d735601c">LPC_IOCON_TypeDef::PIO2_0</a></td></tr>
<tr class="separator:ga527d194efec901713ea175d5d735601c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69af896ceb6c10b8f9de41aa033da88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab69af896ceb6c10b8f9de41aa033da88">LPC_IOCON_TypeDef::RESET_PIO0_0</a></td></tr>
<tr class="separator:gab69af896ceb6c10b8f9de41aa033da88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be433c8d0d4b04d48d7435990640b82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga1be433c8d0d4b04d48d7435990640b82">LPC_IOCON_TypeDef::PIO0_1</a></td></tr>
<tr class="separator:ga1be433c8d0d4b04d48d7435990640b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21ecfdd70f25fde6090d50447fba94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7b21ecfdd70f25fde6090d50447fba94">LPC_IOCON_TypeDef::PIO1_8</a></td></tr>
<tr class="separator:ga7b21ecfdd70f25fde6090d50447fba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4b6c37c371658c818344930384b993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gade4b6c37c371658c818344930384b993">LPC_IOCON_TypeDef::SSEL1_LOC</a></td></tr>
<tr class="separator:gade4b6c37c371658c818344930384b993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ff4df0d6572840ce3f9613fe1c5ef0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga21ff4df0d6572840ce3f9613fe1c5ef0">LPC_IOCON_TypeDef::PIO0_2</a></td></tr>
<tr class="separator:ga21ff4df0d6572840ce3f9613fe1c5ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c04ca957971220fb2ac40eea7aba0ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5c04ca957971220fb2ac40eea7aba0ff">LPC_IOCON_TypeDef::PIO2_7</a></td></tr>
<tr class="separator:ga5c04ca957971220fb2ac40eea7aba0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6abe4351486e94939abac7091e20182"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf6abe4351486e94939abac7091e20182">LPC_IOCON_TypeDef::PIO2_8</a></td></tr>
<tr class="separator:gaf6abe4351486e94939abac7091e20182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8668d7e2612dde155027d1d92e4677e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8668d7e2612dde155027d1d92e4677e6">LPC_IOCON_TypeDef::PIO2_1</a></td></tr>
<tr class="separator:ga8668d7e2612dde155027d1d92e4677e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76725f15077b4abb458e593cd3ddf3c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga76725f15077b4abb458e593cd3ddf3c8">LPC_IOCON_TypeDef::PIO0_3</a></td></tr>
<tr class="separator:ga76725f15077b4abb458e593cd3ddf3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c88b803f94450f62ead1a9286275696"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9c88b803f94450f62ead1a9286275696">LPC_IOCON_TypeDef::PIO0_4</a></td></tr>
<tr class="separator:ga9c88b803f94450f62ead1a9286275696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47080726daee765a484a0788c2a99228"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga47080726daee765a484a0788c2a99228">LPC_IOCON_TypeDef::PIO0_5</a></td></tr>
<tr class="separator:ga47080726daee765a484a0788c2a99228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da9e994b901560065126a526fae6f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab3da9e994b901560065126a526fae6f3">LPC_IOCON_TypeDef::PIO1_9</a></td></tr>
<tr class="separator:gab3da9e994b901560065126a526fae6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ab46069cfc989752861c981fcd8b0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac3ab46069cfc989752861c981fcd8b0a">LPC_IOCON_TypeDef::PIO3_4</a></td></tr>
<tr class="separator:gac3ab46069cfc989752861c981fcd8b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740326ac07f023dc92db7f585e6ad407"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga740326ac07f023dc92db7f585e6ad407">LPC_IOCON_TypeDef::PIO2_4</a></td></tr>
<tr class="separator:ga740326ac07f023dc92db7f585e6ad407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2f9afaefeff5ab5dd1fbc04f968b34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gade2f9afaefeff5ab5dd1fbc04f968b34">LPC_IOCON_TypeDef::PIO2_5</a></td></tr>
<tr class="separator:gade2f9afaefeff5ab5dd1fbc04f968b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979251234fed038c221e650f2ccaf8ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga979251234fed038c221e650f2ccaf8ae">LPC_IOCON_TypeDef::PIO3_5</a></td></tr>
<tr class="separator:ga979251234fed038c221e650f2ccaf8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b18348a8f7b7604b3a3c0511eb073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga614b18348a8f7b7604b3a3c0511eb073">LPC_IOCON_TypeDef::PIO0_6</a></td></tr>
<tr class="separator:ga614b18348a8f7b7604b3a3c0511eb073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35ec9a2c3fd40798ab1fd51cc73f465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaa35ec9a2c3fd40798ab1fd51cc73f465">LPC_IOCON_TypeDef::PIO0_7</a></td></tr>
<tr class="separator:gaa35ec9a2c3fd40798ab1fd51cc73f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca4c8c499eb2f54c10dad6a8b05eacd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6ca4c8c499eb2f54c10dad6a8b05eacd">LPC_IOCON_TypeDef::PIO2_9</a></td></tr>
<tr class="separator:ga6ca4c8c499eb2f54c10dad6a8b05eacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841de055f1f1ac93749884241ebd4274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga841de055f1f1ac93749884241ebd4274">LPC_IOCON_TypeDef::PIO2_10</a></td></tr>
<tr class="separator:ga841de055f1f1ac93749884241ebd4274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad85518fffd1c1786fdc6940c108e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad8ad85518fffd1c1786fdc6940c108e5">LPC_IOCON_TypeDef::PIO2_2</a></td></tr>
<tr class="separator:gad8ad85518fffd1c1786fdc6940c108e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04ee957f0c17950e8ef72345e57e455"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae04ee957f0c17950e8ef72345e57e455">LPC_IOCON_TypeDef::PIO0_8</a></td></tr>
<tr class="separator:gae04ee957f0c17950e8ef72345e57e455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fe7c8feaa2ef89a0eed742da824d04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga11fe7c8feaa2ef89a0eed742da824d04">LPC_IOCON_TypeDef::PIO0_9</a></td></tr>
<tr class="separator:ga11fe7c8feaa2ef89a0eed742da824d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c20cfee78e9855265f6c58d56d43086"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga1c20cfee78e9855265f6c58d56d43086">LPC_IOCON_TypeDef::SWCLK_PIO0_10</a></td></tr>
<tr class="separator:ga1c20cfee78e9855265f6c58d56d43086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952de1f8b6cdc4f74c39ecc5997372dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga952de1f8b6cdc4f74c39ecc5997372dc">LPC_IOCON_TypeDef::PIO1_10</a></td></tr>
<tr class="separator:ga952de1f8b6cdc4f74c39ecc5997372dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad384ab0e4ae297786b37d2c3a874508f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad384ab0e4ae297786b37d2c3a874508f">LPC_IOCON_TypeDef::PIO2_11</a></td></tr>
<tr class="separator:gad384ab0e4ae297786b37d2c3a874508f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217ef0df39e9b59c6633cdaf10460939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga217ef0df39e9b59c6633cdaf10460939">LPC_IOCON_TypeDef::R_PIO0_11</a></td></tr>
<tr class="separator:ga217ef0df39e9b59c6633cdaf10460939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa554ece26b1cedbb06e8def15bec47e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafa554ece26b1cedbb06e8def15bec47e">LPC_IOCON_TypeDef::R_PIO1_0</a></td></tr>
<tr class="separator:gafa554ece26b1cedbb06e8def15bec47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f021c3546227736e430948dc05e2c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad6f021c3546227736e430948dc05e2c3">LPC_IOCON_TypeDef::R_PIO1_1</a></td></tr>
<tr class="separator:gad6f021c3546227736e430948dc05e2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaade79f615353aeb33fda16202c368fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaaade79f615353aeb33fda16202c368fc">LPC_IOCON_TypeDef::R_PIO1_2</a></td></tr>
<tr class="separator:gaaade79f615353aeb33fda16202c368fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5f8bc14da9cb94cb5d8184443ba458"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2d5f8bc14da9cb94cb5d8184443ba458">LPC_IOCON_TypeDef::PIO3_0</a></td></tr>
<tr class="separator:ga2d5f8bc14da9cb94cb5d8184443ba458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8af57ebdb3aa3d29df43ad8d316df81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad8af57ebdb3aa3d29df43ad8d316df81">LPC_IOCON_TypeDef::PIO3_1</a></td></tr>
<tr class="separator:gad8af57ebdb3aa3d29df43ad8d316df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ffc992bab7191884f1a926743ffdf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga39ffc992bab7191884f1a926743ffdf5">LPC_IOCON_TypeDef::PIO2_3</a></td></tr>
<tr class="separator:ga39ffc992bab7191884f1a926743ffdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ced73f257a78ae4b7de9a811ea4d248"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3ced73f257a78ae4b7de9a811ea4d248">LPC_IOCON_TypeDef::SWDIO_PIO1_3</a></td></tr>
<tr class="separator:ga3ced73f257a78ae4b7de9a811ea4d248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37567f664f663d9a9704e567629fa77b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga37567f664f663d9a9704e567629fa77b">LPC_IOCON_TypeDef::PIO1_4</a></td></tr>
<tr class="separator:ga37567f664f663d9a9704e567629fa77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f916a71decccb5aac0af7249b098ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4f916a71decccb5aac0af7249b098ac5">LPC_IOCON_TypeDef::PIO1_11</a></td></tr>
<tr class="separator:ga4f916a71decccb5aac0af7249b098ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0f9c076d146081bae89118a344894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga55e0f9c076d146081bae89118a344894">LPC_IOCON_TypeDef::PIO3_2</a></td></tr>
<tr class="separator:ga55e0f9c076d146081bae89118a344894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755707b6d35e6497cd10aeb38bee443c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga755707b6d35e6497cd10aeb38bee443c">LPC_IOCON_TypeDef::PIO1_5</a></td></tr>
<tr class="separator:ga755707b6d35e6497cd10aeb38bee443c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d99b431267d587d8d31f11746ccfec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab0d99b431267d587d8d31f11746ccfec">LPC_IOCON_TypeDef::PIO1_6</a></td></tr>
<tr class="separator:gab0d99b431267d587d8d31f11746ccfec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e4c8b31f2bd3420aefa571cfeb08c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad81e4c8b31f2bd3420aefa571cfeb08c">LPC_IOCON_TypeDef::PIO1_7</a></td></tr>
<tr class="separator:gad81e4c8b31f2bd3420aefa571cfeb08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8297919bcdca8419b6f8347e76a042ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8297919bcdca8419b6f8347e76a042ef">LPC_IOCON_TypeDef::PIO3_3</a></td></tr>
<tr class="separator:ga8297919bcdca8419b6f8347e76a042ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabee829d0788636cad1cefdfdb9d29fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gabee829d0788636cad1cefdfdb9d29fee">LPC_IOCON_TypeDef::SCK_LOC</a></td></tr>
<tr class="separator:gabee829d0788636cad1cefdfdb9d29fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4a13589d65569c8a92ad3bfdb74ad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8c4a13589d65569c8a92ad3bfdb74ad6">LPC_IOCON_TypeDef::DSR_LOC</a></td></tr>
<tr class="separator:ga8c4a13589d65569c8a92ad3bfdb74ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae619bf8f2c109b169f653a8689656350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae619bf8f2c109b169f653a8689656350">LPC_IOCON_TypeDef::DCD_LOC</a></td></tr>
<tr class="separator:gae619bf8f2c109b169f653a8689656350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac464399c1e24e3c34085b91429d0cebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac464399c1e24e3c34085b91429d0cebc">LPC_IOCON_TypeDef::RI_LOC</a></td></tr>
<tr class="separator:gac464399c1e24e3c34085b91429d0cebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665596a8d6cc6bd6f61485aba90d62c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga665596a8d6cc6bd6f61485aba90d62c5">LPC_IOCON_TypeDef::CT16B0_CAP0_LOC</a></td></tr>
<tr class="separator:ga665596a8d6cc6bd6f61485aba90d62c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6627c21723c298dedcef119bff3ca6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad6627c21723c298dedcef119bff3ca6e">LPC_IOCON_TypeDef::SCK1_LOC</a></td></tr>
<tr class="separator:gad6627c21723c298dedcef119bff3ca6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed5efce144c7f27500230e8cbbbf2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3aed5efce144c7f27500230e8cbbbf2f">LPC_IOCON_TypeDef::MISO1_LOC</a></td></tr>
<tr class="separator:ga3aed5efce144c7f27500230e8cbbbf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50678fa63c5721d9e4622405102531be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga50678fa63c5721d9e4622405102531be">LPC_IOCON_TypeDef::MOSI1_LOC</a></td></tr>
<tr class="separator:ga50678fa63c5721d9e4622405102531be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeedcd139dfd63880543f3498602fe58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaaeedcd139dfd63880543f3498602fe58">LPC_IOCON_TypeDef::CT32B0_CAP0_LOC</a></td></tr>
<tr class="separator:gaaeedcd139dfd63880543f3498602fe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec4275fda741de5194ccd27dcb0cb22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8ec4275fda741de5194ccd27dcb0cb22">LPC_IOCON_TypeDef::RXD_LOC</a></td></tr>
<tr class="separator:ga8ec4275fda741de5194ccd27dcb0cb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace88fd565967e0b8a698ed05aa6a08f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gace88fd565967e0b8a698ed05aa6a08f9">LPC_PMU_TypeDef::PCON</a></td></tr>
<tr class="separator:gace88fd565967e0b8a698ed05aa6a08f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa25492f1cc07e7dd2a3458cb1bb466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8aa25492f1cc07e7dd2a3458cb1bb466">LPC_PMU_TypeDef::GPREG0</a></td></tr>
<tr class="separator:ga8aa25492f1cc07e7dd2a3458cb1bb466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1077907bc2cb229a78dd4349de107f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae1077907bc2cb229a78dd4349de107f7">LPC_PMU_TypeDef::GPREG1</a></td></tr>
<tr class="separator:gae1077907bc2cb229a78dd4349de107f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d0d66c3216217926792c465ba59557"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga56d0d66c3216217926792c465ba59557">LPC_PMU_TypeDef::GPREG2</a></td></tr>
<tr class="separator:ga56d0d66c3216217926792c465ba59557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8206f79423746cfc3789c0a039139e02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8206f79423746cfc3789c0a039139e02">LPC_PMU_TypeDef::GPREG3</a></td></tr>
<tr class="separator:ga8206f79423746cfc3789c0a039139e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1232f5a7193adf2f2e5b1fd6ec943889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga1232f5a7193adf2f2e5b1fd6ec943889">LPC_PMU_TypeDef::GPREG4</a></td></tr>
<tr class="separator:ga1232f5a7193adf2f2e5b1fd6ec943889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e76ff992a53b6f0d322ba31ceed23a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga1e76ff992a53b6f0d322ba31ceed23a1">LPC_FLASHCTRL_Type::RESERVED0</a> [4]</td></tr>
<tr class="separator:ga1e76ff992a53b6f0d322ba31ceed23a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935218d47a7a49f946adf9eab4c879f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga935218d47a7a49f946adf9eab4c879f8">LPC_FLASHCTRL_Type::FLASHCFG</a></td></tr>
<tr class="separator:ga935218d47a7a49f946adf9eab4c879f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c960baaa0123b6be73d4342af7f1f63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4c960baaa0123b6be73d4342af7f1f63">LPC_FLASHCTRL_Type::RESERVED1</a> [3]</td></tr>
<tr class="separator:ga4c960baaa0123b6be73d4342af7f1f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f34045f09782996b016d4d28fc59385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3f34045f09782996b016d4d28fc59385">LPC_FLASHCTRL_Type::FMSSTART</a></td></tr>
<tr class="separator:ga3f34045f09782996b016d4d28fc59385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c075053616e15f2f53435deb3bfcd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga23c075053616e15f2f53435deb3bfcd0">LPC_FLASHCTRL_Type::FMSSTOP</a></td></tr>
<tr class="separator:ga23c075053616e15f2f53435deb3bfcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b04a97fcb2700fcf92bdc6ec393047"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad8b04a97fcb2700fcf92bdc6ec393047">LPC_FLASHCTRL_Type::RESERVED2</a> [1]</td></tr>
<tr class="separator:gad8b04a97fcb2700fcf92bdc6ec393047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga402795c81bfe0d9a3560dd9cfe784ec3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga402795c81bfe0d9a3560dd9cfe784ec3">LPC_FLASHCTRL_Type::FMSW0</a></td></tr>
<tr class="separator:ga402795c81bfe0d9a3560dd9cfe784ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc341282b3494e79a8ca5ba5eb563559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gabc341282b3494e79a8ca5ba5eb563559">LPC_FLASHCTRL_Type::FMSW1</a></td></tr>
<tr class="separator:gabc341282b3494e79a8ca5ba5eb563559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409818874ee3d884138c96416fafe2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga409818874ee3d884138c96416fafe2ca">LPC_FLASHCTRL_Type::FMSW2</a></td></tr>
<tr class="separator:ga409818874ee3d884138c96416fafe2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b52687fb425ae91ed7937501dfc036"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae2b52687fb425ae91ed7937501dfc036">LPC_FLASHCTRL_Type::FMSW3</a></td></tr>
<tr class="separator:gae2b52687fb425ae91ed7937501dfc036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c05e98fac013cde1a119a3e91dde5d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5c05e98fac013cde1a119a3e91dde5d4">LPC_FLASHCTRL_Type::RESERVED3</a> [1001]</td></tr>
<tr class="separator:ga5c05e98fac013cde1a119a3e91dde5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac196f302787ff85c055a02a32fae86d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac196f302787ff85c055a02a32fae86d6">LPC_FLASHCTRL_Type::FMSTAT</a></td></tr>
<tr class="separator:gac196f302787ff85c055a02a32fae86d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c56664dd38ea6e92198855afc93af3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga01c56664dd38ea6e92198855afc93af3">LPC_FLASHCTRL_Type::RESERVED4</a> [1]</td></tr>
<tr class="separator:ga01c56664dd38ea6e92198855afc93af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55332ea67635bc3c2cad7d51a9478f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf55332ea67635bc3c2cad7d51a9478f6">LPC_FLASHCTRL_Type::FMSTATCLR</a></td></tr>
<tr class="separator:gaf55332ea67635bc3c2cad7d51a9478f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b10c0d1b4d52637686fca60c7334f1"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga42131a82621eb8fd5f55365654dabdba">LPC_GPIO_TypeDef::MASKED_ACCESS</a> [4096]</td></tr>
<tr class="separator:gaa8b10c0d1b4d52637686fca60c7334f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memItemLeft" >uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaea82533d430cb89b9623ac026edc2517">LPC_GPIO_TypeDef::RESERVED0</a> [4095]</td></tr>
<tr class="separator:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaeff8043a3d85a01f1351d68367d76c"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaef9bb9639cb3af843526756c06ff763e">LPC_GPIO_TypeDef::DATA</a></td></tr>
<tr class="separator:gacaeff8043a3d85a01f1351d68367d76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaea82533d430cb89b9623ac026edc2517">LPC_GPIO_TypeDef::RESERVED0</a> [4095]</td></tr>
<tr class="separator:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaeff8043a3d85a01f1351d68367d76c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaef9bb9639cb3af843526756c06ff763e">LPC_GPIO_TypeDef::DATA</a></td></tr>
<tr class="separator:gacaeff8043a3d85a01f1351d68367d76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7408cd7a9f7bb7bc4601434addb6cb8"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gaa8b10c0d1b4d52637686fca60c7334f1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga42131a82621eb8fd5f55365654dabdba">LPC_GPIO_TypeDef::MASKED_ACCESS</a> [4096]</td></tr>
<tr class="separator:gaa8b10c0d1b4d52637686fca60c7334f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaea82533d430cb89b9623ac026edc2517">LPC_GPIO_TypeDef::RESERVED0</a> [4095]</td></tr>
<tr class="separator:gaebf6ef3eddb8171369c52cf409f5a90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaeff8043a3d85a01f1351d68367d76c"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gaef9bb9639cb3af843526756c06ff763e">LPC_GPIO_TypeDef::DATA</a></td></tr>
<tr class="separator:gacaeff8043a3d85a01f1351d68367d76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga430da4aec9c6031240e911cba3c9bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7408cd7a9f7bb7bc4601434addb6cb8"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gad7408cd7a9f7bb7bc4601434addb6cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03729e6952253d21fc84623affecc8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0c03729e6952253d21fc84623affecc8">LPC_GPIO_TypeDef::RESERVED1</a> [4096]</td></tr>
<tr class="separator:ga0c03729e6952253d21fc84623affecc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dad13799c53cc50122d3b504f1f215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga39dad13799c53cc50122d3b504f1f215">LPC_GPIO_TypeDef::DIR</a></td></tr>
<tr class="separator:ga39dad13799c53cc50122d3b504f1f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61b4d1fa9ec8608bc0d34e094e9a605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaa61b4d1fa9ec8608bc0d34e094e9a605">LPC_GPIO_TypeDef::IS</a></td></tr>
<tr class="separator:gaa61b4d1fa9ec8608bc0d34e094e9a605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60ed0e9e99e717d85add279d88cff1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad60ed0e9e99e717d85add279d88cff1d">LPC_GPIO_TypeDef::IBE</a></td></tr>
<tr class="separator:gad60ed0e9e99e717d85add279d88cff1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9fc83dd2bca12c307e35a48963f507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6e9fc83dd2bca12c307e35a48963f507">LPC_GPIO_TypeDef::IEV</a></td></tr>
<tr class="separator:ga6e9fc83dd2bca12c307e35a48963f507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02a984a4f5ce3e5851cc7ea9fa23527"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac02a984a4f5ce3e5851cc7ea9fa23527">LPC_GPIO_TypeDef::IE</a></td></tr>
<tr class="separator:gac02a984a4f5ce3e5851cc7ea9fa23527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804c5ae638accaaaff4d1d044e788b55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga804c5ae638accaaaff4d1d044e788b55">LPC_GPIO_TypeDef::RIS</a></td></tr>
<tr class="separator:ga804c5ae638accaaaff4d1d044e788b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa611e60a60c7477a9b5eb5b101d8f2be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaa611e60a60c7477a9b5eb5b101d8f2be">LPC_GPIO_TypeDef::MIS</a></td></tr>
<tr class="separator:gaa611e60a60c7477a9b5eb5b101d8f2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ef5e6a1ea080bada52390c13d4c650"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga68ef5e6a1ea080bada52390c13d4c650">LPC_GPIO_TypeDef::IC</a></td></tr>
<tr class="separator:ga68ef5e6a1ea080bada52390c13d4c650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16332cbc39630294982e798e7a8d63d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf16332cbc39630294982e798e7a8d63d">LPC_TMR_TypeDef::IR</a></td></tr>
<tr class="separator:gaf16332cbc39630294982e798e7a8d63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01eb339565185250e0451be2c008082b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga01eb339565185250e0451be2c008082b">LPC_TMR_TypeDef::TCR</a></td></tr>
<tr class="separator:ga01eb339565185250e0451be2c008082b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a69dc7f40533cd8d997a6ddf5b02db3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2a69dc7f40533cd8d997a6ddf5b02db3">LPC_TMR_TypeDef::TC</a></td></tr>
<tr class="separator:ga2a69dc7f40533cd8d997a6ddf5b02db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda5f3b5ff58869fd5548ced27b32630"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gacda5f3b5ff58869fd5548ced27b32630">LPC_TMR_TypeDef::PR</a></td></tr>
<tr class="separator:gacda5f3b5ff58869fd5548ced27b32630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847806a474e59a84685cff99373556ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga847806a474e59a84685cff99373556ac">LPC_TMR_TypeDef::PC</a></td></tr>
<tr class="separator:ga847806a474e59a84685cff99373556ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898fc8d30de7119762aa61233661ded4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga898fc8d30de7119762aa61233661ded4">LPC_TMR_TypeDef::MCR</a></td></tr>
<tr class="separator:ga898fc8d30de7119762aa61233661ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a2277815b2fc2275ece428e1de2366"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga40a2277815b2fc2275ece428e1de2366">LPC_TMR_TypeDef::MR0</a></td></tr>
<tr class="separator:ga40a2277815b2fc2275ece428e1de2366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3e31390f522f8fc5f302901b16f40b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2b3e31390f522f8fc5f302901b16f40b">LPC_TMR_TypeDef::MR1</a></td></tr>
<tr class="separator:ga2b3e31390f522f8fc5f302901b16f40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364c4a95084f74482259dae570a5b08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaa364c4a95084f74482259dae570a5b08">LPC_TMR_TypeDef::MR2</a></td></tr>
<tr class="separator:gaa364c4a95084f74482259dae570a5b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga025ea47a7567ed8afb77463081a86f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga025ea47a7567ed8afb77463081a86f0c">LPC_TMR_TypeDef::MR3</a></td></tr>
<tr class="separator:ga025ea47a7567ed8afb77463081a86f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097d57fef779a73f06690de0b0710753"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga097d57fef779a73f06690de0b0710753">LPC_TMR_TypeDef::CCR</a></td></tr>
<tr class="separator:ga097d57fef779a73f06690de0b0710753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fb131eb523de2ee3bf8c7882d7ee61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga62fb131eb523de2ee3bf8c7882d7ee61">LPC_TMR_TypeDef::CR0</a></td></tr>
<tr class="separator:ga62fb131eb523de2ee3bf8c7882d7ee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ad1e04b125d455b3881f652cfe14c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga38ad1e04b125d455b3881f652cfe14c3">LPC_TMR_TypeDef::CR1</a></td></tr>
<tr class="separator:ga38ad1e04b125d455b3881f652cfe14c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4fb508969702f0f6768a515dd3a08a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9a4fb508969702f0f6768a515dd3a08a">LPC_TMR_TypeDef::RESERVED1</a> [2]</td></tr>
<tr class="separator:ga9a4fb508969702f0f6768a515dd3a08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b565bf2661f6ca601c2dad16cc3eca0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3b565bf2661f6ca601c2dad16cc3eca0">LPC_TMR_TypeDef::EMR</a></td></tr>
<tr class="separator:ga3b565bf2661f6ca601c2dad16cc3eca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8194b9a61c94110beb56893fbff4947"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf8194b9a61c94110beb56893fbff4947">LPC_TMR_TypeDef::RESERVED2</a> [12]</td></tr>
<tr class="separator:gaf8194b9a61c94110beb56893fbff4947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f161dc0d6e4dd663a2053058141bc55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga9f161dc0d6e4dd663a2053058141bc55">LPC_TMR_TypeDef::CTCR</a></td></tr>
<tr class="separator:ga9f161dc0d6e4dd663a2053058141bc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fca58bbc7cc65cdca1286221a3abc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga26fca58bbc7cc65cdca1286221a3abc6">LPC_TMR_TypeDef::PWMC</a></td></tr>
<tr class="separator:ga26fca58bbc7cc65cdca1286221a3abc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeaa620d68eb3bd4bed02b53296cf472"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga7f91d69f11beff3ba1c9b067cc547d18">LPC_UART_TypeDef::RBR</a></td></tr>
<tr class="separator:gaeeaa620d68eb3bd4bed02b53296cf472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dcad06118093e5e6a8f3a71b86de84"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gab3343b931a2ef5cbcfa1a24aaca8ac95">LPC_UART_TypeDef::THR</a></td></tr>
<tr class="separator:ga77dcad06118093e5e6a8f3a71b86de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235adedd49098d09d880fa740f02dd43"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga41d5df9870fe86e6718f9a51fcc52a47">LPC_UART_TypeDef::DLL</a></td></tr>
<tr class="separator:ga235adedd49098d09d880fa740f02dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afa7eba702f037c6c4a3b4221115df"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:gaeeaa620d68eb3bd4bed02b53296cf472"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga7f91d69f11beff3ba1c9b067cc547d18">LPC_UART_TypeDef::RBR</a></td></tr>
<tr class="separator:gaeeaa620d68eb3bd4bed02b53296cf472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77dcad06118093e5e6a8f3a71b86de84"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gab3343b931a2ef5cbcfa1a24aaca8ac95">LPC_UART_TypeDef::THR</a></td></tr>
<tr class="separator:ga77dcad06118093e5e6a8f3a71b86de84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235adedd49098d09d880fa740f02dd43"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga41d5df9870fe86e6718f9a51fcc52a47">LPC_UART_TypeDef::DLL</a></td></tr>
<tr class="separator:ga235adedd49098d09d880fa740f02dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afa7eba702f037c6c4a3b4221115df"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga00afa7eba702f037c6c4a3b4221115df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298038ea97ac8f072443c23902dffac5"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga1bf0b08d8a70f114a9a440a88c461b11">LPC_UART_TypeDef::DLM</a></td></tr>
<tr class="separator:ga298038ea97ac8f072443c23902dffac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aae30be6bd3688e3e8989dbb8ab85bb"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gafc1b84e9e3670126ce7bc52a44cf0315">LPC_UART_TypeDef::IER</a></td></tr>
<tr class="separator:ga7aae30be6bd3688e3e8989dbb8ab85bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672c1863d6629c3738c31c8ebd9a3bea"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga298038ea97ac8f072443c23902dffac5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga1bf0b08d8a70f114a9a440a88c461b11">LPC_UART_TypeDef::DLM</a></td></tr>
<tr class="separator:ga298038ea97ac8f072443c23902dffac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aae30be6bd3688e3e8989dbb8ab85bb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#gafc1b84e9e3670126ce7bc52a44cf0315">LPC_UART_TypeDef::IER</a></td></tr>
<tr class="separator:ga7aae30be6bd3688e3e8989dbb8ab85bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672c1863d6629c3738c31c8ebd9a3bea"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ga672c1863d6629c3738c31c8ebd9a3bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982467917144ee2dacddfe586a3fe2e2"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga360b5c67d6e31dd5f6a9c6f3ad57b8a0">LPC_UART_TypeDef::IIR</a></td></tr>
<tr class="separator:ga982467917144ee2dacddfe586a3fe2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a60160e51d6a2dc1a5901d55739d4e"><td class="memItemLeft" ><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga397726038aebd15c8869a534e08e911b">LPC_UART_TypeDef::FCR</a></td></tr>
<tr class="separator:ga20a60160e51d6a2dc1a5901d55739d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00c51e385e1fedbf1fb1f6175c90196"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ga982467917144ee2dacddfe586a3fe2e2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga360b5c67d6e31dd5f6a9c6f3ad57b8a0">LPC_UART_TypeDef::IIR</a></td></tr>
<tr class="separator:ga982467917144ee2dacddfe586a3fe2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a60160e51d6a2dc1a5901d55739d4e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;&#160;&#160;<a class="el" href="group___l_p_c11xx___definitions.html#ga397726038aebd15c8869a534e08e911b">LPC_UART_TypeDef::FCR</a></td></tr>
<tr class="separator:ga20a60160e51d6a2dc1a5901d55739d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00c51e385e1fedbf1fb1f6175c90196"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:gac00c51e385e1fedbf1fb1f6175c90196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac260406af632c312e34268a20d63d9cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac260406af632c312e34268a20d63d9cf">LPC_UART_TypeDef::LCR</a></td></tr>
<tr class="separator:gac260406af632c312e34268a20d63d9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6643cdb94520e1a694777499964760a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6643cdb94520e1a694777499964760a3">LPC_UART_TypeDef::MCR</a></td></tr>
<tr class="separator:ga6643cdb94520e1a694777499964760a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a31a0104195ed9168c0d228802b5210"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8a31a0104195ed9168c0d228802b5210">LPC_UART_TypeDef::LSR</a></td></tr>
<tr class="separator:ga8a31a0104195ed9168c0d228802b5210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bcf65497b984bf5b06ce6727d76161"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga00bcf65497b984bf5b06ce6727d76161">LPC_UART_TypeDef::MSR</a></td></tr>
<tr class="separator:ga00bcf65497b984bf5b06ce6727d76161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0fdb3089d0cd1e01f42c405fa93fc36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae0fdb3089d0cd1e01f42c405fa93fc36">LPC_UART_TypeDef::SCR</a></td></tr>
<tr class="separator:gae0fdb3089d0cd1e01f42c405fa93fc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5c974d92ad63ce7f5e212a7b4bfcd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7d5c974d92ad63ce7f5e212a7b4bfcd0">LPC_UART_TypeDef::ACR</a></td></tr>
<tr class="separator:ga7d5c974d92ad63ce7f5e212a7b4bfcd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e56087b281e86c37a25efd473bad96"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga83e56087b281e86c37a25efd473bad96">LPC_UART_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga83e56087b281e86c37a25efd473bad96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85169bcb084d583ebd1b7bec5c06a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gabd85169bcb084d583ebd1b7bec5c06a8">LPC_UART_TypeDef::FDR</a></td></tr>
<tr class="separator:gabd85169bcb084d583ebd1b7bec5c06a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df6c0a645ba420331a1d6c1a7d32785"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2df6c0a645ba420331a1d6c1a7d32785">LPC_UART_TypeDef::RESERVED1</a></td></tr>
<tr class="separator:ga2df6c0a645ba420331a1d6c1a7d32785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9eca1b8b66856a78a64820be99130e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab9eca1b8b66856a78a64820be99130e1">LPC_UART_TypeDef::TER</a></td></tr>
<tr class="separator:gab9eca1b8b66856a78a64820be99130e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga529759b9e0e7aba3cb0e6f2b5c0b93ed"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga529759b9e0e7aba3cb0e6f2b5c0b93ed">LPC_UART_TypeDef::RESERVED2</a> [6]</td></tr>
<tr class="separator:ga529759b9e0e7aba3cb0e6f2b5c0b93ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a486c0c1ea4054b08a3893a6d7d1202"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7a486c0c1ea4054b08a3893a6d7d1202">LPC_UART_TypeDef::RS485CTRL</a></td></tr>
<tr class="separator:ga7a486c0c1ea4054b08a3893a6d7d1202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2171616d6659b7f82a217b465ba0e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf2171616d6659b7f82a217b465ba0e3d">LPC_UART_TypeDef::ADRMATCH</a></td></tr>
<tr class="separator:gaf2171616d6659b7f82a217b465ba0e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115176a87a83f57041b8ee50e2a4bc98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga115176a87a83f57041b8ee50e2a4bc98">LPC_UART_TypeDef::RS485DLY</a></td></tr>
<tr class="separator:ga115176a87a83f57041b8ee50e2a4bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a853929f0e5b479297d55f150bf017e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3a853929f0e5b479297d55f150bf017e">LPC_UART_TypeDef::FIFOLVL</a></td></tr>
<tr class="separator:ga3a853929f0e5b479297d55f150bf017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a68722d4e2c1b7dfc787c779a380a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga32a68722d4e2c1b7dfc787c779a380a3">LPC_SSP_TypeDef::CR0</a></td></tr>
<tr class="separator:ga32a68722d4e2c1b7dfc787c779a380a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016ea63a8c118f5b75a64a6e5f81c984"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga016ea63a8c118f5b75a64a6e5f81c984">LPC_SSP_TypeDef::CR1</a></td></tr>
<tr class="separator:ga016ea63a8c118f5b75a64a6e5f81c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305381985bf14d72c35b97ac3b56661e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga305381985bf14d72c35b97ac3b56661e">LPC_SSP_TypeDef::DR</a></td></tr>
<tr class="separator:ga305381985bf14d72c35b97ac3b56661e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82edd1e82e00dbdc9db58e5173893d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga82edd1e82e00dbdc9db58e5173893d77">LPC_SSP_TypeDef::SR</a></td></tr>
<tr class="separator:ga82edd1e82e00dbdc9db58e5173893d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454a4d1a09ccb43c3f3a8965a8b30087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga454a4d1a09ccb43c3f3a8965a8b30087">LPC_SSP_TypeDef::CPSR</a></td></tr>
<tr class="separator:ga454a4d1a09ccb43c3f3a8965a8b30087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61842512c283fb1c980ec6f04927a62c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga61842512c283fb1c980ec6f04927a62c">LPC_SSP_TypeDef::IMSC</a></td></tr>
<tr class="separator:ga61842512c283fb1c980ec6f04927a62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbbc9a0280708e15f5f7cca5270df738"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gadbbc9a0280708e15f5f7cca5270df738">LPC_SSP_TypeDef::RIS</a></td></tr>
<tr class="separator:gadbbc9a0280708e15f5f7cca5270df738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece7bdc39b768644e660c21c7fc7d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6ece7bdc39b768644e660c21c7fc7d6a">LPC_SSP_TypeDef::MIS</a></td></tr>
<tr class="separator:ga6ece7bdc39b768644e660c21c7fc7d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9041aa351c3158fe05a163192abac34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf9041aa351c3158fe05a163192abac34">LPC_SSP_TypeDef::ICR</a></td></tr>
<tr class="separator:gaf9041aa351c3158fe05a163192abac34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ba10a49a23a16fc3ff26d0ec702a1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga50ba10a49a23a16fc3ff26d0ec702a1d">LPC_I2C_TypeDef::CONSET</a></td></tr>
<tr class="separator:ga50ba10a49a23a16fc3ff26d0ec702a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad899053f412fa24b201a479017f04f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad899053f412fa24b201a479017f04f5e">LPC_I2C_TypeDef::STAT</a></td></tr>
<tr class="separator:gad899053f412fa24b201a479017f04f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb767d34e141707ca657ed2df4cbc3f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafb767d34e141707ca657ed2df4cbc3f5">LPC_I2C_TypeDef::DAT</a></td></tr>
<tr class="separator:gafb767d34e141707ca657ed2df4cbc3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ed8ecb80a084f3f10a82d7e29dc069"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac8ed8ecb80a084f3f10a82d7e29dc069">LPC_I2C_TypeDef::ADR0</a></td></tr>
<tr class="separator:gac8ed8ecb80a084f3f10a82d7e29dc069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e408689670ce2cca437972896bc241d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5e408689670ce2cca437972896bc241d">LPC_I2C_TypeDef::SCLH</a></td></tr>
<tr class="separator:ga5e408689670ce2cca437972896bc241d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ecc95ca301033c54b4f860858050c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf1ecc95ca301033c54b4f860858050c7">LPC_I2C_TypeDef::SCLL</a></td></tr>
<tr class="separator:gaf1ecc95ca301033c54b4f860858050c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dcac209a164a265abcbfe49c1b80355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8dcac209a164a265abcbfe49c1b80355">LPC_I2C_TypeDef::CONCLR</a></td></tr>
<tr class="separator:ga8dcac209a164a265abcbfe49c1b80355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132689ac34ccf6d86dc52216b4c4987c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga132689ac34ccf6d86dc52216b4c4987c">LPC_I2C_TypeDef::MMCTRL</a></td></tr>
<tr class="separator:ga132689ac34ccf6d86dc52216b4c4987c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab280cbe7965f098dd17a41ee2641710a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab280cbe7965f098dd17a41ee2641710a">LPC_I2C_TypeDef::ADR1</a></td></tr>
<tr class="separator:gab280cbe7965f098dd17a41ee2641710a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e6b501bf1fdfb6787f6d15d52e2f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga45e6b501bf1fdfb6787f6d15d52e2f6c">LPC_I2C_TypeDef::ADR2</a></td></tr>
<tr class="separator:ga45e6b501bf1fdfb6787f6d15d52e2f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d9441dc204cc08796931c332d2259"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8b1d9441dc204cc08796931c332d2259">LPC_I2C_TypeDef::ADR3</a></td></tr>
<tr class="separator:ga8b1d9441dc204cc08796931c332d2259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e68823c832452aa2d0b4d9be4ba122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad1e68823c832452aa2d0b4d9be4ba122">LPC_I2C_TypeDef::DATA_BUFFER</a></td></tr>
<tr class="separator:gad1e68823c832452aa2d0b4d9be4ba122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbe9cd48d1a0b7efa8175a9b66c1af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2dbe9cd48d1a0b7efa8175a9b66c1af4">LPC_I2C_TypeDef::MASK0</a></td></tr>
<tr class="separator:ga2dbe9cd48d1a0b7efa8175a9b66c1af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9d4bb3ddf1de0ffdf8d9fb42488ad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8d9d4bb3ddf1de0ffdf8d9fb42488ad1">LPC_I2C_TypeDef::MASK1</a></td></tr>
<tr class="separator:ga8d9d4bb3ddf1de0ffdf8d9fb42488ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812c5823d41baf9e0ae59dc229994819"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga812c5823d41baf9e0ae59dc229994819">LPC_I2C_TypeDef::MASK2</a></td></tr>
<tr class="separator:ga812c5823d41baf9e0ae59dc229994819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dca11db526cd0cbe627dd3d17b3f322"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3dca11db526cd0cbe627dd3d17b3f322">LPC_I2C_TypeDef::MASK3</a></td></tr>
<tr class="separator:ga3dca11db526cd0cbe627dd3d17b3f322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5112fe2fb4a591ff3310a2eb08e28a47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5112fe2fb4a591ff3310a2eb08e28a47">LPC_WDT_TypeDef::MOD</a></td></tr>
<tr class="separator:ga5112fe2fb4a591ff3310a2eb08e28a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88d8aa857d093999d12de4a3d97065f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac88d8aa857d093999d12de4a3d97065f">LPC_WDT_TypeDef::TC</a></td></tr>
<tr class="separator:gac88d8aa857d093999d12de4a3d97065f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a47b06c1daa5f07ba8c62127414f5f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6a47b06c1daa5f07ba8c62127414f5f6">LPC_WDT_TypeDef::FEED</a></td></tr>
<tr class="separator:ga6a47b06c1daa5f07ba8c62127414f5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6788dee11cb43f56bcfdde5bf58b98b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6788dee11cb43f56bcfdde5bf58b98b0">LPC_WDT_TypeDef::TV</a></td></tr>
<tr class="separator:ga6788dee11cb43f56bcfdde5bf58b98b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f673a98b4eccd3c144c68c17c04bc41"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4f673a98b4eccd3c144c68c17c04bc41">LPC_WDT_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga4f673a98b4eccd3c144c68c17c04bc41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3fd0a78f0582b2905bb674a562fdd9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab3fd0a78f0582b2905bb674a562fdd9d">LPC_WDT_TypeDef::WARNINT</a></td></tr>
<tr class="separator:gab3fd0a78f0582b2905bb674a562fdd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac636e5c9a75e0818b102050ef7f5f23c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac636e5c9a75e0818b102050ef7f5f23c">LPC_WDT_TypeDef::WINDOW</a></td></tr>
<tr class="separator:gac636e5c9a75e0818b102050ef7f5f23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9525fbad55b4d561ec1f4c8e1a6c75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5d9525fbad55b4d561ec1f4c8e1a6c75">LPC_ADC_TypeDef::CR</a></td></tr>
<tr class="separator:ga5d9525fbad55b4d561ec1f4c8e1a6c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6891936fcf717753e53ffed97d6329dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6891936fcf717753e53ffed97d6329dd">LPC_ADC_TypeDef::GDR</a></td></tr>
<tr class="separator:ga6891936fcf717753e53ffed97d6329dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cf73fb4dbf0486e17c338b59481012"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga40cf73fb4dbf0486e17c338b59481012">LPC_ADC_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga40cf73fb4dbf0486e17c338b59481012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd88fd018d5d8464442e7c6bbabda5a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafd88fd018d5d8464442e7c6bbabda5a2">LPC_ADC_TypeDef::INTEN</a></td></tr>
<tr class="separator:gafd88fd018d5d8464442e7c6bbabda5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2fe5ff342d70582f0f476c880ab2cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gacb2fe5ff342d70582f0f476c880ab2cc">LPC_ADC_TypeDef::DR</a> [8]</td></tr>
<tr class="separator:gacb2fe5ff342d70582f0f476c880ab2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdbd1fea2c9424fa59b47192fcf63d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga1bdbd1fea2c9424fa59b47192fcf63d0">LPC_ADC_TypeDef::STAT</a></td></tr>
<tr class="separator:ga1bdbd1fea2c9424fa59b47192fcf63d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8add56ab65690f15125719eb9eda4470"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8add56ab65690f15125719eb9eda4470">LPC_CAN_TypeDef::CNTL</a></td></tr>
<tr class="separator:ga8add56ab65690f15125719eb9eda4470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209f4b82c9f56bbd7b3bbd74ea0c71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0b209f4b82c9f56bbd7b3bbd74ea0c71">LPC_CAN_TypeDef::STAT</a></td></tr>
<tr class="separator:ga0b209f4b82c9f56bbd7b3bbd74ea0c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c69811a8a235e77f2066a96610b9f96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2c69811a8a235e77f2066a96610b9f96">LPC_CAN_TypeDef::EC</a></td></tr>
<tr class="separator:ga2c69811a8a235e77f2066a96610b9f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c23c4ebe014434dacbc966d68846f21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga5c23c4ebe014434dacbc966d68846f21">LPC_CAN_TypeDef::BT</a></td></tr>
<tr class="separator:ga5c23c4ebe014434dacbc966d68846f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3019df722c0ccf0e0f0a3480c985d188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3019df722c0ccf0e0f0a3480c985d188">LPC_CAN_TypeDef::INT</a></td></tr>
<tr class="separator:ga3019df722c0ccf0e0f0a3480c985d188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41d8021c6279949be65ac66cb5d35d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac41d8021c6279949be65ac66cb5d35d2">LPC_CAN_TypeDef::TEST</a></td></tr>
<tr class="separator:gac41d8021c6279949be65ac66cb5d35d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7c082aa752b35a5167f664ba74aafc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3b7c082aa752b35a5167f664ba74aafc">LPC_CAN_TypeDef::BRPE</a></td></tr>
<tr class="separator:ga3b7c082aa752b35a5167f664ba74aafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aaf019e54287718e9867461d05fccb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga97aaf019e54287718e9867461d05fccb">LPC_CAN_TypeDef::RESERVED0</a></td></tr>
<tr class="separator:ga97aaf019e54287718e9867461d05fccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45151797d18dbb4cdee027788d7dc2f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga45151797d18dbb4cdee027788d7dc2f6">LPC_CAN_TypeDef::IF1_CMDREQ</a></td></tr>
<tr class="separator:ga45151797d18dbb4cdee027788d7dc2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6c7f057c23660d4f7e07737ac841cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga3b6c7f057c23660d4f7e07737ac841cf">LPC_CAN_TypeDef::IF1_CMDMSK</a></td></tr>
<tr class="separator:ga3b6c7f057c23660d4f7e07737ac841cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae755f1728176c2ac1afcc2f40b1e12f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaae755f1728176c2ac1afcc2f40b1e12f">LPC_CAN_TypeDef::IF1_MSK1</a></td></tr>
<tr class="separator:gaae755f1728176c2ac1afcc2f40b1e12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455246305e2379030ba4d9bcdc28d219"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga455246305e2379030ba4d9bcdc28d219">LPC_CAN_TypeDef::IF1_MSK2</a></td></tr>
<tr class="separator:ga455246305e2379030ba4d9bcdc28d219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfa0cbf26f7c7b19964205260840c16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga8bfa0cbf26f7c7b19964205260840c16">LPC_CAN_TypeDef::IF1_ARB1</a></td></tr>
<tr class="separator:ga8bfa0cbf26f7c7b19964205260840c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8cc57b47b3f40fb755b775734ae96c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafb8cc57b47b3f40fb755b775734ae96c">LPC_CAN_TypeDef::IF1_ARB2</a></td></tr>
<tr class="separator:gafb8cc57b47b3f40fb755b775734ae96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b153c866a4e4b8bbadae2f8f3ac4855"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga6b153c866a4e4b8bbadae2f8f3ac4855">LPC_CAN_TypeDef::IF1_MCTRL</a></td></tr>
<tr class="separator:ga6b153c866a4e4b8bbadae2f8f3ac4855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c33859386353ab630c9103410551b08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga7c33859386353ab630c9103410551b08">LPC_CAN_TypeDef::IF1_DA1</a></td></tr>
<tr class="separator:ga7c33859386353ab630c9103410551b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd4a84037c610c93a86d6584efb55d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gadd4a84037c610c93a86d6584efb55d66">LPC_CAN_TypeDef::IF1_DA2</a></td></tr>
<tr class="separator:gadd4a84037c610c93a86d6584efb55d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bfadf7004722f5a0776f5229e341ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga79bfadf7004722f5a0776f5229e341ce">LPC_CAN_TypeDef::IF1_DB1</a></td></tr>
<tr class="separator:ga79bfadf7004722f5a0776f5229e341ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2190ebf4f611a5a19c554610949e637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae2190ebf4f611a5a19c554610949e637">LPC_CAN_TypeDef::IF1_DB2</a></td></tr>
<tr class="separator:gae2190ebf4f611a5a19c554610949e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67db9e4622642f886f81d4225bfd6ca3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga67db9e4622642f886f81d4225bfd6ca3">LPC_CAN_TypeDef::RESERVED1</a> [13]</td></tr>
<tr class="separator:ga67db9e4622642f886f81d4225bfd6ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eb87edb95f06094e7fdc2b00542fdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga23eb87edb95f06094e7fdc2b00542fdb">LPC_CAN_TypeDef::IF2_CMDREQ</a></td></tr>
<tr class="separator:ga23eb87edb95f06094e7fdc2b00542fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1841a007c665765fd5bc9ec2c3bd9bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac1841a007c665765fd5bc9ec2c3bd9bb">LPC_CAN_TypeDef::IF2_CMDMSK</a></td></tr>
<tr class="separator:gac1841a007c665765fd5bc9ec2c3bd9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e085765bc1424bcda239e5c98c9f183"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4e085765bc1424bcda239e5c98c9f183">LPC_CAN_TypeDef::IF2_MSK1</a></td></tr>
<tr class="separator:ga4e085765bc1424bcda239e5c98c9f183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c1675d6e43b7ddf76fdcadb83e3d7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gae8c1675d6e43b7ddf76fdcadb83e3d7b">LPC_CAN_TypeDef::IF2_MSK2</a></td></tr>
<tr class="separator:gae8c1675d6e43b7ddf76fdcadb83e3d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e0f296ba765d6587677a2fecdd3692"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga00e0f296ba765d6587677a2fecdd3692">LPC_CAN_TypeDef::IF2_ARB1</a></td></tr>
<tr class="separator:ga00e0f296ba765d6587677a2fecdd3692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d05f7ebf62d51c6ab973c78e04cfa4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0d05f7ebf62d51c6ab973c78e04cfa4f">LPC_CAN_TypeDef::IF2_ARB2</a></td></tr>
<tr class="separator:ga0d05f7ebf62d51c6ab973c78e04cfa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aefb018eeb2b0ee1f41e09f41fee754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga0aefb018eeb2b0ee1f41e09f41fee754">LPC_CAN_TypeDef::IF2_MCTRL</a></td></tr>
<tr class="separator:ga0aefb018eeb2b0ee1f41e09f41fee754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6089f5fac0b908d26b073c05ae099e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gafb6089f5fac0b908d26b073c05ae099e">LPC_CAN_TypeDef::IF2_DA1</a></td></tr>
<tr class="separator:gafb6089f5fac0b908d26b073c05ae099e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga148142dc7364af3052e4d6f9eb40994c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga148142dc7364af3052e4d6f9eb40994c">LPC_CAN_TypeDef::IF2_DA2</a></td></tr>
<tr class="separator:ga148142dc7364af3052e4d6f9eb40994c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac012bbcf7bb1c4652d6bafed70b18597"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac012bbcf7bb1c4652d6bafed70b18597">LPC_CAN_TypeDef::IF2_DB1</a></td></tr>
<tr class="separator:gac012bbcf7bb1c4652d6bafed70b18597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b91f8118a022094558ac2d0b7ece77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaf9b91f8118a022094558ac2d0b7ece77">LPC_CAN_TypeDef::IF2_DB2</a></td></tr>
<tr class="separator:gaf9b91f8118a022094558ac2d0b7ece77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfdfc30dad1c391034d049062b2821b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gaccfdfc30dad1c391034d049062b2821b">LPC_CAN_TypeDef::RESERVED2</a> [21]</td></tr>
<tr class="separator:gaccfdfc30dad1c391034d049062b2821b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4eebce6a7b6b29f8556faec742ab9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4d4eebce6a7b6b29f8556faec742ab9a">LPC_CAN_TypeDef::TXREQ1</a></td></tr>
<tr class="separator:ga4d4eebce6a7b6b29f8556faec742ab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd04e0f2c97733548cc5150c2f714be2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gacd04e0f2c97733548cc5150c2f714be2">LPC_CAN_TypeDef::TXREQ2</a></td></tr>
<tr class="separator:gacd04e0f2c97733548cc5150c2f714be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ccc3f8f6d1be742dddf974aaf93654"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga92ccc3f8f6d1be742dddf974aaf93654">LPC_CAN_TypeDef::RESERVED3</a> [6]</td></tr>
<tr class="separator:ga92ccc3f8f6d1be742dddf974aaf93654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5351cb5630c84bdbf56ac6229d7eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gabf5351cb5630c84bdbf56ac6229d7eb0">LPC_CAN_TypeDef::ND1</a></td></tr>
<tr class="separator:gabf5351cb5630c84bdbf56ac6229d7eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40c20ab0f7db488eb3b52f6e45b726b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gad40c20ab0f7db488eb3b52f6e45b726b">LPC_CAN_TypeDef::ND2</a></td></tr>
<tr class="separator:gad40c20ab0f7db488eb3b52f6e45b726b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab147f256c7264f9cf1d23e58138ca1f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab147f256c7264f9cf1d23e58138ca1f5">LPC_CAN_TypeDef::RESERVED4</a> [6]</td></tr>
<tr class="separator:gab147f256c7264f9cf1d23e58138ca1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c2ae4c02a7a893cef1d8afc393be1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gab2c2ae4c02a7a893cef1d8afc393be1a">LPC_CAN_TypeDef::IR1</a></td></tr>
<tr class="separator:gab2c2ae4c02a7a893cef1d8afc393be1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b10d24d5c997f5929cd7364b5c526"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga110b10d24d5c997f5929cd7364b5c526">LPC_CAN_TypeDef::IR2</a></td></tr>
<tr class="separator:ga110b10d24d5c997f5929cd7364b5c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2e33a50c45e694cde5d08bca108a07"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gada2e33a50c45e694cde5d08bca108a07">LPC_CAN_TypeDef::RESERVED5</a> [6]</td></tr>
<tr class="separator:gada2e33a50c45e694cde5d08bca108a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762d98c04b8192bf57bae042e5c7bfb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga762d98c04b8192bf57bae042e5c7bfb2">LPC_CAN_TypeDef::MSGV1</a></td></tr>
<tr class="separator:ga762d98c04b8192bf57bae042e5c7bfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2237b693c88eca2620ed971623c6db5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga2237b693c88eca2620ed971623c6db5f">LPC_CAN_TypeDef::MSGV2</a></td></tr>
<tr class="separator:ga2237b693c88eca2620ed971623c6db5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d8872ef23421105e28b5c87ebcbbc4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#gac9d8872ef23421105e28b5c87ebcbbc4">LPC_CAN_TypeDef::RESERVED6</a> [6]</td></tr>
<tr class="separator:gac9d8872ef23421105e28b5c87ebcbbc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a89a19bd8d6a91479a7d60830850bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c11xx___definitions.html#ga4a89a19bd8d6a91479a7d60830850bbd">LPC_CAN_TypeDef::CLKDIV</a></td></tr>
<tr class="separator:ga4a89a19bd8d6a91479a7d60830850bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This file defines all structures and symbols for LPC11xx:</p><ul>
<li>Registers and bitfields</li>
<li>peripheral base address</li>
<li>peripheral ID</li>
<li>PIO definitions </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab6eaf639d3a1eec83583a9e11ab7336f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_ADC&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___a_d_c___type_def.html">LPC_ADC_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga2396e0d0c565e4c1c3b2fc593bd6c37f">LPC_ADC_BASE</a>   )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00580">580</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2396e0d0c565e4c1c3b2fc593bd6c37f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_ADC_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x1C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00554">554</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e0d25ffe3428ed27f963e83089046a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_AHB_BASE&#160;&#160;&#160;(0x50000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00544">544</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55cab996c3594a0f4cc459ec8e10daea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_APB0_BASE&#160;&#160;&#160;(0x40000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00543">543</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga177aa5b075c24ed459e92f4698bea9cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CAN&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#gaeae0f80f43f37b41a8a1c3cb7028d22f">LPC_CAN_BASE</a>   )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00585">585</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeae0f80f43f37b41a8a1c3cb7028d22f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CAN_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x50000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00560">560</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga663c7a2d9c286efce1fd9c90c0068dac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CT16B0_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x0C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00550">550</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f33f849b010785defa0105cf6eb87f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CT16B1_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00551">551</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga10dcc3ac224bf132010cb6bc6fc7d9c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CT32B0_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x14000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00552">552</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70f807832b5a2afb17265d22fed6160d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_CT32B1_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x18000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00553">553</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d7417b6cd6c6975fa03de03920d27e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_FLASH_BASE&#160;&#160;&#160;(0x00000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00541">541</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e5b0ed0e4ad1155df98372c932e8bc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_FLASHCTRL&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___f_l_a_s_h_c_t_r_l___type.html">LPC_FLASHCTRL_Type</a> *) <a class="el" href="group___l_p_c11xx___definitions.html#gad8bd09a830e15ea80293576f61deeccd">LPC_FLASHCTRL_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00582">582</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8bd09a830e15ea80293576f61deeccd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_FLASHCTRL_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x3C000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00556">556</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92f3de6ff5cfd5b8c290696fad07b18a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO0&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga09e0e964ea1abf3b991772df2aa52405">LPC_GPIO0_BASE</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00588">588</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09e0e964ea1abf3b991772df2aa52405"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO0_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00565">565</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga335587dad4e6d0da56c1f3ad1c087d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO1&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga9fb0536853721a3073bd69d94d0b7ec2">LPC_GPIO1_BASE</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00589">589</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9fb0536853721a3073bd69d94d0b7ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO1_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x10000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00566">566</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27a09e8c08f9e209c6af70b0a3c56b39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO2&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#gae5524b2d728167194033ec7a1841a36b">LPC_GPIO2_BASE</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00590">590</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae5524b2d728167194033ec7a1841a36b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO2_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x20000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00567">567</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e961eb01d0f1e61dd9b9d5979d2aafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO3&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga56c68c5326b521b3278a35f4d81369a9">LPC_GPIO3_BASE</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00591">591</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56c68c5326b521b3278a35f4d81369a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO3_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x30000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00568">568</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5feb4a6692784a25eaed627661bd8f36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_GPIO_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga8e0d25ffe3428ed27f963e83089046a8">LPC_AHB_BASE</a>  + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00564">564</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70a2faf2e119737f0e660984564d4907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_I2C&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga9e53652929424015ade23fe30e1d022b">LPC_I2C_BASE</a>   )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00573">573</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e53652929424015ade23fe30e1d022b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_I2C_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x00000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00547">547</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabc651799ba17b0dd4a0114c8d48a145"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_IOCON&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___i_o_c_o_n___type_def.html">LPC_IOCON_TypeDef</a>  *) <a class="el" href="group___l_p_c11xx___definitions.html#gae48aea115d5924805263d7a15402d4fa">LPC_IOCON_BASE</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00586">586</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae48aea115d5924805263d7a15402d4fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_IOCON_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x44000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00558">558</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d540cc313db00679c10f9ac1961b06a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_PMU&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___p_m_u___type_def.html">LPC_PMU_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga865bed8ad61e9e273439ad1349a46d68">LPC_PMU_BASE</a>   )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00581">581</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga865bed8ad61e9e273439ad1349a46d68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_PMU_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x38000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00555">555</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9782814ad6434f200b65440d2ac01c2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_RAM_BASE&#160;&#160;&#160;(0x10000000UL)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00542">542</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac213e0325a8e8a972bd2e0dd6ccf353c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SSP0&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga53fb1af80b541545988f2a966681abfd">LPC_SSP0_BASE</a>  )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00583">583</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga53fb1af80b541545988f2a966681abfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SSP0_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x40000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00557">557</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09c4610ada1d9aa18913963cbd1a6e52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SSP1&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga05d118997f53f596d3a087f8b91a1969">LPC_SSP1_BASE</a>  )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00584">584</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga05d118997f53f596d3a087f8b91a1969"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SSP1_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x58000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00561">561</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe45c10a979fe812e3d9ecd72fe33a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SYSCON&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___s_y_s_c_o_n___type_def.html">LPC_SYSCON_TypeDef</a> *) <a class="el" href="group___l_p_c11xx___definitions.html#ga976cd83a81fd89a472221e68f0c0fbff">LPC_SYSCON_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00587">587</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga976cd83a81fd89a472221e68f0c0fbff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_SYSCON_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x48000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00559">559</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3e75d39e502088028bfe901b28f6471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_TMR16B0&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga663c7a2d9c286efce1fd9c90c0068dac">LPC_CT16B0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00576">576</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad82d36f91fa86aad5e3d57f5543e4cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_TMR16B1&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga5f33f849b010785defa0105cf6eb87f1">LPC_CT16B1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00577">577</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59694d96a23b3e6de134dc5f34ad61e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_TMR32B0&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga10dcc3ac224bf132010cb6bc6fc7d9c9">LPC_CT32B0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00578">578</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5cca8bad611399aad1da65cfafcbe2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_TMR32B1&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___t_m_r___type_def.html">LPC_TMR_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga70f807832b5a2afb17265d22fed6160d">LPC_CT32B1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00579">579</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31a69c06776f4a82569d7ed7e91bd45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_UART&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a>   *) <a class="el" href="group___l_p_c11xx___definitions.html#ga50ba023c2b0046a5be8b1b236effeb35">LPC_UART_BASE</a>  )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00575">575</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50ba023c2b0046a5be8b1b236effeb35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_UART_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x08000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00549">549</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d68cf0829652bd8c1f837c697653c5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_WDT&#160;&#160;&#160;((<a class="el" href="struct_l_p_c___w_d_t___type_def.html">LPC_WDT_TypeDef</a>    *) <a class="el" href="group___l_p_c11xx___definitions.html#ga02a30b0be4672972c3af9e5aebdcfea1">LPC_WDT_BASE</a>   )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00574">574</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a30b0be4672972c3af9e5aebdcfea1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LPC_WDT_BASE&#160;&#160;&#160;(<a class="el" href="group___l_p_c11xx___definitions.html#ga55cab996c3594a0f4cc459ec8e10daea">LPC_APB0_BASE</a> + 0x04000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00548">548</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga672c1863d6629c3738c31c8ebd9a3bea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gac00c51e385e1fedbf1fb1f6175c90196"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gad7408cd7a9f7bb7bc4601434addb6cb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga430da4aec9c6031240e911cba3c9bcc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga00afa7eba702f037c6c4a3b4221115df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga7d5c974d92ad63ce7f5e212a7b4bfcd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::ACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 Auto-baud Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00387">387</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8ed8ecb80a084f3f10a82d7e29dc069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::ADR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C I2C Slave Address Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00429">429</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab280cbe7965f098dd17a41ee2641710a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::ADR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 I2C Slave Address Register 1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00434">434</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45e6b501bf1fdfb6787f6d15d52e2f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::ADR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 I2C Slave Address Register 2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00435">435</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b1d9441dc204cc08796931c332d2259"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::ADR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 I2C Slave Address Register 3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00436">436</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2171616d6659b7f82a217b465ba0e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::ADRMATCH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 RS-485/EIA-485 address match Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00394">394</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c18e909c190b4b0819a72c6cc346661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::BODCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x150 BOD control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00176">176</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b7c082aa752b35a5167f664ba74aafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::BRPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00491">491</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c23c4ebe014434dacbc966d68846f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::BT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00488">488</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga097d57fef779a73f06690de0b0710753"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 Capture Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00351">351</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a89a19bd8d6a91479a7d60830850bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00529">529</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac29fe890ede735895af857345a6d6cb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::CLKOUTCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0E0 CLKOUT clock source select (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00168">168</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga88ef5401531552a52e072c288d2e0900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::CLKOUTDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0E8 CLKOUT clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00170">170</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e2e61850e73ee4ba00145e337568cdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::CLKOUTUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0E4 CLKOUT clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00169">169</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8add56ab65690f15125719eb9eda4470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::CNTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00485">485</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8dcac209a164a265abcbfe49c1b80355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_I2C_TypeDef::CONCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 I2C Control Clear Register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00432">432</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50ba10a49a23a16fc3ff26d0ec702a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::CONSET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 I2C Control Set Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00426">426</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga454a4d1a09ccb43c3f3a8965a8b30087"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SSP_TypeDef::CPSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 Clock Prescale Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00411">411</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d9525fbad55b4d561ec1f4c8e1a6c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_ADC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 A/D Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00469">469</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62fb131eb523de2ee3bf8c7882d7ee61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_TMR_TypeDef::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C Capture Register 0 (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00352">352</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32a68722d4e2c1b7dfc787c779a380a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SSP_TypeDef::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Control Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00407">407</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga38ad1e04b125d455b3881f652cfe14c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_TMR_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 Capture Register 1 (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00353">353</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga016ea63a8c118f5b75a64a6e5f81c984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SSP_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Control Register 1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00408">408</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga665596a8d6cc6bd6f61485aba90d62c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::CT16B0_CAP0_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C0 IOCON CT16B0_CAP0 location register (IOCON_CT16B0_CAP0_LOC, address 0x4004 40C0) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00261">261</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeedcd139dfd63880543f3498602fe58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::CT32B0_CAP0_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D0 IOCON CT32B0_CAP0 location register (IOCON_CT32B0_CAP0_LOC, address 0x4004 40D0) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00265">265</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f161dc0d6e4dd663a2053058141bc55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::CTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x070 Count Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00357">357</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb767d34e141707ca657ed2df4cbc3f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 I2C Data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00428">428</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacaeff8043a3d85a01f1351d68367d76c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3FFC Port data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00320">320</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaef9bb9639cb3af843526756c06ff763e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3FFC Port data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00320">320</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1e68823c832452aa2d0b4d9be4ba122"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_I2C_TypeDef::DATA_BUFFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C Data buffer register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00437">437</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae619bf8f2c109b169f653a8689656350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::DCD_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0B8 DCD pin location select Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00259">259</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ab05124b010cfedcc6af2f10290cb27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SYSCON_TypeDef::DEVICE_ID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x3F4 Device ID (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00197">197</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39dad13799c53cc50122d3b504f1f215"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::DIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8000 Data direction Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00324">324</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga235adedd49098d09d880fa740f02dd43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Divisor Latch LSB (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00372">372</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga41d5df9870fe86e6718f9a51fcc52a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::DLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Divisor Latch LSB (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00372">372</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bf0b08d8a70f114a9a440a88c461b11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Divisor Latch MSB (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00375">375</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga298038ea97ac8f072443c23902dffac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::DLM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Divisor Latch MSB (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00375">375</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga305381985bf14d72c35b97ac3b56661e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SSP_TypeDef::DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00409">409</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb2fe5ff342d70582f0f476c880ab2cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_ADC_TypeDef::DR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010-0x02C A/D Channel 0..7 Data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00473">473</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c4a13589d65569c8a92ad3bfdb74ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::DSR_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0B4 DSR pin location select Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00258">258</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c69811a8a235e77f2066a96610b9f96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::EC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00487">487</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b565bf2661f6ca601c2dad16cc3eca0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::EMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C External Match Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00355">355</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga397726038aebd15c8869a534e08e911b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART_TypeDef::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 FIFO Control Register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00380">380</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga20a60160e51d6a2dc1a5901d55739d4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... } ::FCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 FIFO Control Register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00380">380</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabd85169bcb084d583ebd1b7bec5c06a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 Fractional Divider Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00389">389</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a47b06c1daa5f07ba8c62127414f5f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_WDT_TypeDef::FEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Watchdog feed sequence register (W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00454">454</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a853929f0e5b479297d55f150bf017e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART_TypeDef::FIFOLVL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x058 FIFO Level Register (R) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00396">396</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga935218d47a7a49f946adf9eab4c879f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_FLASHCTRL_Type::FLASHCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C010) Flash memory access time configuration register </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00294">294</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3f34045f09782996b016d4d28fc59385"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_FLASHCTRL_Type::FMSSTART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C020) Signature start address register </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00296">296</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23c075053616e15f2f53435deb3bfcd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_FLASHCTRL_Type::FMSSTOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C024) Signature stop-address register </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00297">297</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac196f302787ff85c055a02a32fae86d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::FMSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003CFE0) Signature generation status register </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00304">304</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf55332ea67635bc3c2cad7d51a9478f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_FLASHCTRL_Type::FMSTATCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003CFE8) Signature generation status clear register </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00306">306</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga402795c81bfe0d9a3560dd9cfe784ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::FMSW0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C02C) Word 0 [31:0] </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00299">299</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabc341282b3494e79a8ca5ba5eb563559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::FMSW1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C030) Word 1 [63:32] </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00300">300</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga409818874ee3d884138c96416fafe2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::FMSW2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C034) Word 2 [95:64] </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00301">301</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2b52687fb425ae91ed7937501dfc036"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::FMSW3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x4003C038) Word 3 [127:96] </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00302">302</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6891936fcf717753e53ffed97d6329dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_ADC_TypeDef::GDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 A/D Global Data Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00470">470</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8aa25492f1cc07e7dd2a3458cb1bb466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::GPREG0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 General purpose Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00278">278</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae1077907bc2cb229a78dd4349de107f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::GPREG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 General purpose Register 1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00279">279</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga56d0d66c3216217926792c465ba59557"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::GPREG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C General purpose Register 2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00280">280</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8206f79423746cfc3789c0a039139e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::GPREG3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 General purpose Register 3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00281">281</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1232f5a7193adf2f2e5b1fd6ec943889"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::GPREG4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 General purpose Register 4 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00282">282</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad60ed0e9e99e717d85add279d88cff1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::IBE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8008 Interrupt both edges Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00326">326</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68ef5e6a1ea080bada52390c13d4c650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_GPIO_TypeDef::IC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x801C Interrupt clear Register (/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00331">331</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9041aa351c3158fe05a163192abac34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_SSP_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 SSPICR Interrupt Clear Register (/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00415">415</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac02a984a4f5ce3e5851cc7ea9fa23527"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::IE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8010 Interrupt mask Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00328">328</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc1b84e9e3670126ce7bc52a44cf0315"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Interrupt Enable Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00376">376</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7aae30be6bd3688e3e8989dbb8ab85bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Interrupt Enable Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00376">376</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e9fc83dd2bca12c307e35a48963f507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::IEV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x800C Interrupt event Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00327">327</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bfa0cbf26f7c7b19964205260840c16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_ARB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00497">497</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb8cc57b47b3f40fb755b775734ae96c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_ARB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00498">498</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b6c7f057c23660d4f7e07737ac841cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_CMDMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00494">494</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga45151797d18dbb4cdee027788d7dc2f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_CMDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00493">493</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c33859386353ab630c9103410551b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_DA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00500">500</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd4a84037c610c93a86d6584efb55d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_DA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00501">501</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79bfadf7004722f5a0776f5229e341ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_DB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00502">502</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2190ebf4f611a5a19c554610949e637"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_DB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00503">503</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b153c866a4e4b8bbadae2f8f3ac4855"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_MCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00499">499</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae755f1728176c2ac1afcc2f40b1e12f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_MSK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00495">495</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga455246305e2379030ba4d9bcdc28d219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF1_MSK2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00496">496</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00e0f296ba765d6587677a2fecdd3692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_ARB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00509">509</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d05f7ebf62d51c6ab973c78e04cfa4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_ARB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00510">510</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac1841a007c665765fd5bc9ec2c3bd9bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_CMDMSK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00506">506</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23eb87edb95f06094e7fdc2b00542fdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_CMDREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00505">505</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafb6089f5fac0b908d26b073c05ae099e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_DA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00512">512</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga148142dc7364af3052e4d6f9eb40994c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_DA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00513">513</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac012bbcf7bb1c4652d6bafed70b18597"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_DB1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00514">514</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9b91f8118a022094558ac2d0b7ece77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_DB2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00515">515</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0aefb018eeb2b0ee1f41e09f41fee754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_MCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00511">511</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e085765bc1424bcda239e5c98c9f183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_MSK1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00507">507</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae8c1675d6e43b7ddf76fdcadb83e3d7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::IF2_MSK2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00508">508</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga360b5c67d6e31dd5f6a9c6f3ad57b8a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART_TypeDef::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Interrupt ID Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00379">379</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga982467917144ee2dacddfe586a3fe2e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I { ... } ::IIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Interrupt ID Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00379">379</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga61842512c283fb1c980ec6f04927a62c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SSP_TypeDef::IMSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Interrupt Mask Set and Clear Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00412">412</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3019df722c0ccf0e0f0a3480c985d188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00489">489</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd88fd018d5d8464442e7c6bbabda5a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_ADC_TypeDef::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C A/D Interrupt Enable Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00472">472</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf16332cbc39630294982e798e7a8d63d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Interrupt Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00341">341</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab2c2ae4c02a7a893cef1d8afc393be1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::IR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00523">523</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga110b10d24d5c997f5929cd7364b5c526"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::IR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00524">524</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b3e5d2e617c04cbf22c7af9070b86ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::IRCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 IRC control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00144">144</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa61b4d1fa9ec8608bc0d34e094e9a605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::IS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8004 Interrupt sense Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00325">325</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac260406af632c312e34268a20d63d9cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::LCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Line Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00382">382</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8a31a0104195ed9168c0d228802b5210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART_TypeDef::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Line Status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00384">384</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac54af00088fc697ce0954b04ec4786c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::MAINCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x070 Main clock source select (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00152">152</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37489ea97331f7e125153289ab06b236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::MAINCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x074 Main clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00153">153</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2dbe9cd48d1a0b7efa8175a9b66c1af4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::MASK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 I2C Slave address mask register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00438">438</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d9d4bb3ddf1de0ffdf8d9fb42488ad1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::MASK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 I2C Slave address mask register 1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00439">439</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga812c5823d41baf9e0ae59dc229994819"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::MASK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 I2C Slave address mask register 2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00440">440</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dca11db526cd0cbe627dd3d17b3f322"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::MASK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C I2C Slave address mask register 3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00441">441</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8b10c0d1b4d52637686fca60c7334f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO { ... } ::MASKED_ACCESS[4096]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0000 to 0x3FFC Port data Register for pins PIOn_0 to PIOn_11 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00317">317</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga42131a82621eb8fd5f55365654dabdba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_GPIO_TypeDef::MASKED_ACCESS[4096]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0000 to 0x3FFC Port data Register for pins PIOn_0 to PIOn_11 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00317">317</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga898fc8d30de7119762aa61233661ded4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Match Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00346">346</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6643cdb94520e1a694777499964760a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 Modem control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00383">383</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa611e60a60c7477a9b5eb5b101d8f2be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_GPIO_TypeDef::MIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8018 Masked interrupt status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00330">330</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ece7bdc39b768644e660c21c7fc7d6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SSP_TypeDef::MIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Masked Interrupt Status Register (R/) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00414">414</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3aed5efce144c7f27500230e8cbbbf2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::MISO1_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C8 IOCON MISO1 location register (IOCON_MISO1_LOC, address 0x4004 40C8) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00263">263</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga132689ac34ccf6d86dc52216b4c4987c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::MMCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Monitor mode control register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00433">433</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5112fe2fb4a591ff3310a2eb08e28a47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_WDT_TypeDef::MOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Watchdog mode register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00452">452</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50678fa63c5721d9e4622405102531be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::MOSI1_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0CC IOCON MOSI1 location register (IOCON_MOSI1_LOC, address 0x4004 40CC) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00264">264</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a2277815b2fc2275ece428e1de2366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::MR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Match Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00347">347</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b3e31390f522f8fc5f302901b16f40b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::MR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Match Register 1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00348">348</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa364c4a95084f74482259dae570a5b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::MR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 Match Register 2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00349">349</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga025ea47a7567ed8afb77463081a86f0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::MR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 Match Register 3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00350">350</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga762d98c04b8192bf57bae042e5c7bfb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::MSGV1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00526">526</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2237b693c88eca2620ed971623c6db5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::MSGV2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00527">527</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00bcf65497b984bf5b06ce6727d76161"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART_TypeDef::MSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Modem status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00385">385</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf5351cb5630c84bdbf56ac6229d7eb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::ND1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00520">520</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad40c20ab0f7db488eb3b52f6e45b726b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::ND2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00521">521</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d5f01b7f5f9ebc4067a0599113db0cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::NMISRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x174 NMI source selection register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00180">180</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga847806a474e59a84685cff99373556ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 Prescale Counter Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00345">345</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gace88fd565967e0b8a698ed05aa6a08f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PMU_TypeDef::PCON</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Power control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00277">277</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b9a0f3442dd4f5a8a6bb8bc54236e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PDAWAKECFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x234 Power-down states after wake-up (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00194">194</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabb6707dad69fdc2c8eb0b10524902dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PDRUNCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x238 Power-down configuration Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00195">195</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6212507a2117dbb6d82fc184998e3c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PDSLEEPCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x230 Power-down states in Deep-sleep mode (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00193">193</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1be433c8d0d4b04d48d7435990640b82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 I/O configuration for pin PIO0_1/CLKOUT/CT32B0_MAT2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00212">212</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21ff4df0d6572840ce3f9613fe1c5ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C I/O configuration for pin PIO0_2/SSEL0/CT16B0_CAP0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00215">215</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga76725f15077b4abb458e593cd3ddf3c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C I/O configuration for pin PIO0_3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00220">220</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c88b803f94450f62ead1a9286275696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 I/O configuration for pin PIO0_4/SCL (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00221">221</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47080726daee765a484a0788c2a99228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 I/O configuration for pin PIO0_5/SDA (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00222">222</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga614b18348a8f7b7604b3a3c0511eb073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C I/O configuration for pin PIO0_6/SCK0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00229">229</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa35ec9a2c3fd40798ab1fd51cc73f465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 I/O configuration for pin PIO0_7/nCTS (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00230">230</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae04ee957f0c17950e8ef72345e57e455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x060 I/O configuration for pin PIO0_8/MISO0/CT16B0_MAT0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00235">235</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11fe7c8feaa2ef89a0eed742da824d04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO0_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x064 I/O configuration for pin PIO0_9/MOSI0/CT16B0_MAT1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00236">236</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga952de1f8b6cdc4f74c39ecc5997372dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x06C I/O configuration for pin PIO1_10/AD6/CT16B1_MAT1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00238">238</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f916a71decccb5aac0af7249b098ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x098 I/O configuration for pin PIO1_11/AD7 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00250">250</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37567f664f663d9a9704e567629fa77b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x094 I/O configuration for pin PIO1_4/AD5/CT32B1_MAT3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00249">249</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga755707b6d35e6497cd10aeb38bee443c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A0 I/O configuration for pin PIO1_5/nRTS/CT32B0_CAP0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00253">253</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0d99b431267d587d8d31f11746ccfec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A4 I/O configuration for pin PIO1_6/RXD/CT32B0_MAT0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00254">254</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad81e4c8b31f2bd3420aefa571cfeb08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0A8 I/O configuration for pin PIO1_7/TXD/CT32B0_MAT1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00255">255</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b21ecfdd70f25fde6090d50447fba94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 I/O configuration for pin PIO1_8/CT16B1_CAP0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00213">213</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3da9e994b901560065126a526fae6f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO1_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 I/O configuration for pin PIO1_9/CT16B1_MAT0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00223">223</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga527d194efec901713ea175d5d735601c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 I/O configuration for pin PIO2_0/DTR/SSEL1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00210">210</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8668d7e2612dde155027d1d92e4677e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 I/O configuration for pin PIO2_1/nDSR/SCK1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00219">219</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga841de055f1f1ac93749884241ebd4274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x058 I/O configuration for pin PIO2_10 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00232">232</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad384ab0e4ae297786b37d2c3a874508f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x070 I/O configuration for pin PIO2_11/SCK0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00239">239</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8ad85518fffd1c1786fdc6940c108e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x05C I/O configuration for pin PIO2_2/DCD/MISO1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00233">233</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga39ffc992bab7191884f1a926743ffdf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x08C I/O configuration for pin PIO2_3/RI/MOSI1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00247">247</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga740326ac07f023dc92db7f585e6ad407"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 I/O configuration for pin PIO2_4 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00226">226</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade2f9afaefeff5ab5dd1fbc04f968b34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 I/O configuration for pin PIO2_5 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00227">227</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaaca8c6a8f0ee9eadc44aefbcde5999d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 I/O configuration for pin PIO2_6 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00208">208</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c04ca957971220fb2ac40eea7aba0ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 I/O configuration for pin PIO2_7 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00217">217</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6abe4351486e94939abac7091e20182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 I/O configuration for pin PIO2_8 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00218">218</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ca4c8c499eb2f54c10dad6a8b05eacd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO2_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 I/O configuration for pin PIO2_9 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00231">231</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d5f8bc14da9cb94cb5d8184443ba458"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x084 I/O configuration for pin PIO3_0/nDTR (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00245">245</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8af57ebdb3aa3d29df43ad8d316df81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x088 I/O configuration for pin PIO3_1/nDSR (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00246">246</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55e0f9c076d146081bae89118a344894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x09C I/O configuration for pin PIO3_2/nDCD (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00251">251</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8297919bcdca8419b6f8347e76a042ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0AC I/O configuration for pin PIO3_3/nRI (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00256">256</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3ab46069cfc989752861c981fcd8b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x03C I/O configuration for pin PIO3_4 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00224">224</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga979251234fed038c221e650f2ccaf8ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::PIO3_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 I/O configuration for pin PIO3_5 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00228">228</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf602252d93ac876feb330a5710324f43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PIOPORCAP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 POR captured PIO status 0 (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00173">173</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada09efd8706154dd5e6d2675e612619f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PIOPORCAP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x104 POR captured PIO status 1 (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00174">174</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacda5f3b5ff58869fd5548ced27b32630"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Prescale Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00344">344</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1a4b05ee430bb29acff26d16d65448d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::PRESETCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Peripheral reset control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00137">137</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26fca58bbc7cc65cdca1286221a3abc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::PWMC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x074 PWM Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00358">358</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga217ef0df39e9b59c6633cdaf10460939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::R_PIO0_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x074 I/O configuration for pin TDI/PIO0_11/AD0/CT32B0_MAT3 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00240">240</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa554ece26b1cedbb06e8def15bec47e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::R_PIO1_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 I/O configuration for pin TMS/PIO1_0/AD1/CT32B1_CAP0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00241">241</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6f021c3546227736e430948dc05e2c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::R_PIO1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x07C I/O configuration for pin TDO/PIO1_1/AD2/CT32B1_MAT0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00242">242</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaade79f615353aeb33fda16202c368fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::R_PIO1_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 I/O configuration for pin nTRST/PIO1_2/AD3/CT32B1_MAT1 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00244">244</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f91d69f11beff3ba1c9b067cc547d18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_UART_TypeDef::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Receiver Buffer Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00370">370</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeeaa620d68eb3bd4bed02b53296cf472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I { ... } ::RBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Receiver Buffer Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00370">370</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b1f45f981b0b5c60a243403b3c158b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00140">140</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0c9ad1b3c2f523a2ae17423b3e14f39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_IOCON_TypeDef::RESERVED0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00209">209</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e76ff992a53b6f0d322ba31ceed23a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::RESERVED0[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x4003C000) FLASHCTRL Structure </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00293">293</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebf6ef3eddb8171369c52cf409f5a90d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t { ... } ::RESERVED0[4095]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00319">319</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea82533d430cb89b9623ac026edc2517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_GPIO_TypeDef::RESERVED0[4095]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00319">319</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga83e56087b281e86c37a25efd473bad96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00388">388</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f673a98b4eccd3c144c68c17c04bc41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_WDT_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00456">456</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40cf73fb4dbf0486e17c338b59481012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_ADC_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00471">471</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga97aaf019e54287718e9867461d05fccb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00492">492</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6f6035ebae5d3f6b21c40f152417cd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00145">145</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4c960baaa0123b6be73d4342af7f1f63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00295">295</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c03729e6952253d21fc84623affecc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_GPIO_TypeDef::RESERVED1[4096]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00323">323</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a4fb508969702f0f6768a515dd3a08a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_TMR_TypeDef::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00354">354</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2df6c0a645ba420331a1d6c1a7d32785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART_TypeDef::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00390">390</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67db9e4622642f886f81d4225bfd6ca3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00504">504</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60a24e7e1ad0983bd355423fd7119da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED10[18]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00175">175</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d48056afe2fd1921e2ce8669c3ffab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED13[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00179">179</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga044755f7a4c5447c75d2266dfe529b19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED14[34]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00181">181</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae7315f0a0ee0dc2a8e76d8bcd6f7d3cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED15[110]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00196">196</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0eb8d59fb969826b0b27b5527016d5f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED17[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00191">191</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaadb6b4a71da6b8f321e2e4080864b1c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00147">147</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8b04a97fcb2700fcf92bdc6ec393047"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::RESERVED2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00298">298</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf8194b9a61c94110beb56893fbff4947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_TMR_TypeDef::RESERVED2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00356">356</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga529759b9e0e7aba3cb0e6f2b5c0b93ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_UART_TypeDef::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00392">392</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaccfdfc30dad1c391034d049062b2821b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED2[21]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00516">516</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab166232abfe71225f9b41a1400d6ffaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED3[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00150">150</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c05e98fac013cde1a119a3e91dde5d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::RESERVED3[1001]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00303">303</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92ccc3f8f6d1be742dddf974aaf93654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00519">519</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadec0b128a114fba37b3501d88630acd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00155">155</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01c56664dd38ea6e92198855afc93af3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_FLASHCTRL_Type::RESERVED4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00305">305</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab147f256c7264f9cf1d23e58138ca1f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED4[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00522">522</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac85209a97e506caccc4d0fe28f7fc63a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00158">158</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada2e33a50c45e694cde5d08bca108a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED5[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00525">525</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57f21d812bc385b1452e4b634910dc96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED6[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00162">162</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac9d8872ef23421105e28b5c87ebcbbc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_CAN_TypeDef::RESERVED6[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00528">528</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga03a77dbffb206de6e41e18c6bc3b4895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED8[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00167">167</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92efb41fb5e7ec4f9840b6be6d86cbaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t LPC_SYSCON_TypeDef::RESERVED9[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00171">171</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab69af896ceb6c10b8f9de41aa033da88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::RESET_PIO0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C I/O configuration for pin RESET/PIO0_0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00211">211</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac464399c1e24e3c34085b91429d0cebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::RI_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0BC RI pin location Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00260">260</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga804c5ae638accaaaff4d1d044e788b55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_GPIO_TypeDef::RIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x8014 Raw interrupt status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00329">329</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbbc9a0280708e15f5f7cca5270df738"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SSP_TypeDef::RIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Raw Interrupt Status Register (R/) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00413">413</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a486c0c1ea4054b08a3893a6d7d1202"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::RS485CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C RS-485/EIA-485 Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00393">393</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga115176a87a83f57041b8ee50e2a4bc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::RS485DLY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x054 RS-485/EIA-485 direction control delay Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00395">395</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ec4275fda741de5194ccd27dcb0cb22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::RXD_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D4 IOCON RXD location register (IOCON_RXD_LOC, address 0x4004 40D4) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00266">266</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad6627c21723c298dedcef119bff3ca6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::SCK1_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0C4 IOCON SCK1 location register (IOCON_SCK1_LOC, address 0x4004 40C4) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00262">262</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabee829d0788636cad1cefdfdb9d29fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::SCK_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0B0 SCK pin location select Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00257">257</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e408689670ce2cca437972896bc241d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::SCLH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 SCH Duty Cycle Register High Half Word (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00430">430</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1ecc95ca301033c54b4f860858050c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_I2C_TypeDef::SCLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 SCL Duty Cycle Register Low Half Word (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00431">431</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae0fdb3089d0cd1e01f42c405fa93fc36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Scratch Pad Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00386">386</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82edd1e82e00dbdc9db58e5173893d77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SSP_TypeDef::SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Status Registe (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00410">410</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade4b6c37c371658c818344930384b993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::SSEL1_LOC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 IOCON SSEL1 location register (IOCON_SSEL1_LOC, address 0x4004 4018) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00214">214</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac12014d9def35fe72f78e96d151bcd2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SSP0CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x094 SSP0 clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00159">159</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b3aeb90b3e045b2bafa727bf55fa4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SSP1CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x09C SSP1 clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00161">161</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c25ccf3a127a6304bbd0cbf6b7b79d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTAPRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 Start logic edge control Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00183">183</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5396148c86ac74f5144944ff3a3c6eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTAPRP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x210 Start logic edge control Register 0 (R/W). (LPC11UXX only) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00187">187</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96a994387b964d63f90460bb4d473c19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTERP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x204 Start logic signal enable Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00184">184</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5965d7fdc0339537cc797fa8251f57d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTERP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x214 Start logic signal enable Register 0 (R/W). (LPC11UXX only) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00188">188</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca777f145324363be79ee75267222aa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_SYSCON_TypeDef::STARTRSRP0CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x208 Start logic reset Register 0 ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00185">185</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cdc080e24dee708eae9cd43d9d9ea29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_SYSCON_TypeDef::STARTRSRP1CLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x218 Start logic reset Register 0 ( /W). (LPC11UXX only) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00189">189</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c4af7c32837d8f9c4f299215c6b656d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTSRP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x20C Start logic status Register 0 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00186">186</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29fb26095e712d2e565e49ae4833ee4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::STARTSRP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x21C Start logic status Register 0 (R/W). (LPC11UXX only) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00190">190</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad899053f412fa24b201a479017f04f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_I2C_TypeDef::STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 I2C Status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00427">427</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1bdbd1fea2c9424fa59b47192fcf63d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_ADC_TypeDef::STAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 A/D Status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00474">474</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b209f4b82c9f56bbd7b3bbd74ea0c71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::STAT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00486">486</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c20cfee78e9855265f6c58d56d43086"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::SWCLK_PIO0_10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x068 I/O configuration for pin SWCLK/PIO0_10/SCK0/CT16B0_MAT2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00237">237</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ced73f257a78ae4b7de9a811ea4d248"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_IOCON_TypeDef::SWDIO_PIO1_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x090 I/O configuration for pin SWDIO/PIO1_3/AD4/CT32B1_MAT2 (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00248">248</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19b25dc1da3cf2046edafb388eeab57d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSAHBCLKCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 System AHB clock control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00157">157</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ddbe116af6e92606b3cce1ca897a4d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSAHBCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x078 System AHB clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00154">154</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga970fb69752548b297feae4645834cce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSMEMREMAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 System memory remap (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00136">136</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafe759a051315e5daf1fe3d621bb72814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 System oscillator control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00142">142</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga51f62077336072e5861eaf1fccebfa25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSPLLCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 System PLL clock source select (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00148">148</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae66518ea53c8ee53935f6a073262dab7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSPLLCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 System PLL clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00149">149</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c74ae51f98b5315c25dd045ce363f55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSPLLCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 System PLL control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00138">138</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3657072d53aa3907b0d49c252c7437f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_SYSCON_TypeDef::SYSPLLSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C System PLL status (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00139">139</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fff308582edb9f7bfd034d3dcfde524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSRSTSTAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 System reset status Register (R/ ) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00146">146</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7900975ba840724314c3994379eb63b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::SYSTCKCAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x154 System tick counter calibration (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00177">177</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a69dc7f40533cd8d997a6ddf5b02db3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::TC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Timer Counter Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00343">343</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac88d8aa857d093999d12de4a3d97065f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_WDT_TypeDef::TC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Watchdog timer constant register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00453">453</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01eb339565185250e0451be2c008082b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_TMR_TypeDef::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Timer Control Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00342">342</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab9eca1b8b66856a78a64820be99130e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_UART_TypeDef::TER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 Transmit Enable Register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00391">391</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac41d8021c6279949be65ac66cb5d35d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_CAN_TypeDef::TEST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00490">490</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga77dcad06118093e5e6a8f3a71b86de84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O { ... } ::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Transmit Holding Register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00371">371</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3343b931a2ef5cbcfa1a24aaca8ac95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t LPC_UART_TypeDef::THR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Transmit Holding Register ( /W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00371">371</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6788dee11cb43f56bcfdde5bf58b98b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_WDT_TypeDef::TV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Watchdog timer value register (R) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00455">455</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d4eebce6a7b6b29f8556faec742ab9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::TXREQ1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00517">517</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacd04e0f2c97733548cc5150c2f714be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_CAN_TypeDef::TXREQ2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00518">518</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5246aff7a74ac569d5a25364601e3a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::UARTCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x098 UART clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00160">160</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab3fd0a78f0582b2905bb674a562fdd9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_WDT_TypeDef::WARNINT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Watchdog timer warning int. register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00457">457</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d787d109526ad3eb0278790fb71a58b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::WDTCLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D8 WDT clock divider (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00166">166</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb4b4060b3fb896d8932b4709982186"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::WDTCLKSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D0 WDT clock source select (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00164">164</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafed9dd241501cd76e1f45ef74324a8c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::WDTCLKUEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x0D4 WDT clock source update enable (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00165">165</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ca10fa6e4f236c2f1a9dd0a801f81b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_SYSCON_TypeDef::WDTOSCCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 Watchdog oscillator control (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00143">143</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac636e5c9a75e0818b102050ef7f5f23c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_WDT_TypeDef::WINDOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Watchdog timer window value register (R/W) </p>

<p>Definition at line <a class="el" href="_l_p_c11xx_8h_source.html#l00458">458</a> of file <a class="el" href="_l_p_c11xx_8h_source.html">LPC11xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
