digraph pipeline { // auto-generated HCL2 visualization via graphviz
    node [ fontname="sans-serif" ];
    rankdir=BT;
    ///////////////////////// builtin components ////////////////////////

    _regfile [shape="record" label="{<reg_outputA>reg_outputA|<reg_srcA>reg_srcA}|{<reg_outputB>reg_outputB|<reg_srcB>reg_srcB}|{|{<reg_dstE>reg_dstE|<reg_inputE>reg_inputE}}|{|{<reg_dstM>reg_dstM|<reg_inputM>reg_inputM}}" style="filled" fillcolor="#aaffff"];
    _datamem [shape="record" label="{<mem_output>mem_output|{<mem_readbit>mem_readbit|<mem_addr>mem_addr}}|{|{<mem_writebit>mem_writebit|<mem_input>mem_input}}" style="filled" fillcolor="#aaffff"];
    _instmem [shape="record" label="{<i10bytes>i10bytes|<pc>pc}" style="filled" fillcolor="#aaffff"];
    _status [shape="record" label="{|<Stat>Stat}" style="filled" fillcolor="#aaffff"];

    //////////////////////////// user code //////////////////////////////

_reg_F [shape="record" label="{|{<bubble_F>bubble_F|<stall_F>stall_F}}|{<F_pc>F_pc|<x_pc>x_pc}"];
    _reg_F:F_pc -> _instmem:pc;
    _instmem:i10bytes -> icode;
    _instmem:i10bytes -> rA;
    _instmem:i10bytes -> rB;
    _op_valC [shape="none" label="16-19"];
    _op_valC -> valC;
    _instmem:i10bytes -> _op_valC;
    icode -> _op_valC [style=dotted];
    _op_offset [shape="none" label="22-27"];
    _op_offset -> offset;
    icode -> _op_offset [style=dotted];
    _op_valP [shape="none" label="28:7-20"];
    _op_valP -> valP;
    _reg_F:F_pc -> _op_valP;
    offset -> _op_valP;
    valP -> _reg_F:x_pc;
    _op_f_stat [shape="none" label="33-37"];
    _op_f_stat -> _reg_D:f_stat;
    _reg_D:f_icode -> _op_f_stat [style=dotted];
    icode -> _reg_D:f_icode;
    rA -> _reg_D:f_rA;
    rB -> _reg_D:f_rB;
    valC -> _reg_D:f_valC;
_reg_D [shape="record" label="{|{<bubble_D>bubble_D|<stall_D>stall_D}}|{<D_stat>D_stat|<f_stat>f_stat}|{<D_icode>D_icode|<f_icode>f_icode}|{<D_rA>D_rA|<f_rA>f_rA}|{<D_rB>D_rB|<f_rB>f_rB}|{<D_valC>D_valC|<f_valC>f_valC}"];
    _op_reg_srcA [shape="none" label="59-62"];
    _op_reg_srcA -> _regfile:reg_srcA;
    _reg_D:D_rA -> _op_reg_srcA;
    _reg_D:D_icode -> _op_reg_srcA [style=dotted];
    _op_reg_srcB [shape="none" label="63-66"];
    _op_reg_srcB -> _regfile:reg_srcB;
    _reg_D:D_rB -> _op_reg_srcB;
    _reg_D:D_icode -> _op_reg_srcB [style=dotted];
    _op_d_dstM [shape="none" label="68-71"];
    _op_d_dstM -> _reg_E:d_dstM;
    _reg_D:D_rA -> _op_d_dstM;
    _reg_D:D_icode -> _op_d_dstM [style=dotted];
    _op_d_valA [shape="none" label="73-78"];
    _op_d_valA -> _reg_E:d_valA;
    _reg_W:m_valM -> _op_d_valA;
    _reg_W:W_valM -> _op_d_valA;
    _regfile:reg_outputA -> _op_d_valA;
    _regfile:reg_srcA -> _op_d_valA [style=dotted];
    _reg_W:m_dstM -> _op_d_valA [style=dotted];
    _reg_W:W_dstM -> _op_d_valA [style=dotted];
    _op_d_valB [shape="none" label="79-85"];
    _op_d_valB -> _reg_E:d_valB;
    _reg_W:m_valM -> _op_d_valB;
    _reg_W:W_valM -> _op_d_valB;
    _regfile:reg_outputB -> _op_d_valB;
    _regfile:reg_srcB -> _op_d_valB [style=dotted];
    _reg_W:m_dstM -> _op_d_valB [style=dotted];
    _reg_W:W_dstM -> _op_d_valB [style=dotted];
    _reg_D:D_stat -> _reg_E:d_stat;
    _reg_D:D_icode -> _reg_E:d_icode;
    _reg_D:D_valC -> _reg_E:d_valC;
_reg_E [shape="record" label="{|{<bubble_E>bubble_E|<stall_E>stall_E}}|{<E_stat>E_stat|<d_stat>d_stat}|{<E_icode>E_icode|<d_icode>d_icode}|{<E_valC>E_valC|<d_valC>d_valC}|{<E_valA>E_valA|<d_valA>d_valA}|{<E_valB>E_valB|<d_valB>d_valB}|{<E_dstM>E_dstM|<d_dstM>d_dstM}"];
    _op_e_valE [shape="none" label="105-108"];
    _op_e_valE -> _reg_M:e_valE;
    _reg_E:E_valC -> _op_e_valE;
    _reg_E:E_valB -> _op_e_valE;
    _reg_E:E_icode -> _op_e_valE [style=dotted];
    _reg_E:E_stat -> _reg_M:e_stat;
    _reg_E:E_icode -> _reg_M:e_icode;
    _reg_E:E_valA -> _reg_M:e_valA;
    _reg_E:E_dstM -> _reg_M:e_dstM;
_reg_M [shape="record" label="{|{<bubble_M>bubble_M|<stall_M>stall_M}}|{<M_stat>M_stat|<e_stat>e_stat}|{<M_icode>M_icode|<e_icode>e_icode}|{<M_valE>M_valE|<e_valE>e_valE}|{<M_valA>M_valA|<e_valA>e_valA}|{<M_dstM>M_dstM|<e_dstM>e_dstM}"];
    _op_mem_addr [shape="none" label="126-129"];
    _op_mem_addr -> _datamem:mem_addr;
    _reg_M:M_valE -> _op_mem_addr;
    _reg_M:M_icode -> _op_mem_addr [style=dotted];
    _reg_M:M_icode -> _datamem:mem_readbit;
    _reg_M:M_icode -> _datamem:mem_writebit;
    _reg_M:M_valA -> _datamem:mem_input;
    _reg_M:M_stat -> _reg_W:m_stat;
    _datamem:mem_output -> _reg_W:m_valM;
    _reg_M:M_dstM -> _reg_W:m_dstM;
    _reg_M:M_icode -> _reg_W:m_icode;
_reg_W [shape="record" label="{|{<bubble_W>bubble_W|<stall_W>stall_W}}|{<W_stat>W_stat|<m_stat>m_stat}|{<W_icode>W_icode|<m_icode>m_icode}|{<W_valM>W_valM|<m_valM>m_valM}|{<W_dstM>W_dstM|<m_dstM>m_dstM}"];
    _reg_W:W_valM -> _regfile:reg_inputM;
    _reg_W:W_dstM -> _regfile:reg_dstM;
    _reg_W:W_stat -> _status:Stat;
    _op_loadUse [shape="none" label="158:10-67"];
    _op_loadUse -> loadUse;
    _reg_E:E_icode -> _op_loadUse;
    _reg_E:E_dstM -> _op_loadUse;
    _regfile:reg_srcA -> _op_loadUse;
    _regfile:reg_srcB -> _op_loadUse;
    _op_stall_F [shape="none" label="161:10-39"];
    _op_stall_F -> _reg_F:stall_F;
    loadUse -> _op_stall_F;
    _reg_D:f_stat -> _op_stall_F;
    loadUse -> _reg_D:stall_D;
    loadUse -> _reg_E:bubble_E;

}