INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_op/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KevinWu/Desktop/pynq_project/pynq_op/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
