

Implementation tool: Xilinx Vivado v.2017.1
Project:             lesson_1_proj
Solution:            solution1
Device target:       xc7z020clg484-1
Report date:         Fri Jun 09 05:57:55 BST 2017

#=== Post-Implementation Resource usage ===
SLICE:            8
LUT:             32
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.651
CP achieved post-implementation:    NA
No Sequential Path
