// Seed: 1476102163
module module_0;
  tri0 id_1;
  assign #1 id_2 = id_1;
  assign module_1.id_3 = 0;
  wire id_3;
  wire id_4, id_5, id_6;
  assign id_1 = 1;
  assign id_5.id_6 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  assign id_3 = id_4;
  module_0 modCall_1 ();
  assign id_6 = id_4;
  wand id_7 = -1'd0;
  for (id_8 = 1; 1; id_3 = id_8) begin : LABEL_0
    initial id_3 <= -1;
    wire id_9, id_10;
  end
endmodule
