;redcode
;assert 1
	SPL 0, <753
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <20
	ADD -130, 9
	DJN -1, @-20
	SUB 960, -907
	CMP @127, 100
	CMP @127, 100
	SLT 270, 1
	SLT 270, 1
	SUB #-127, 100
	SUB @127, 100
	SUB -7, <-20
	CMP 12, @10
	CMP -100, -300
	SPL @12, @200
	SPL @12, @200
	SLT 270, 60
	SLT 270, 60
	SUB @327, 106
	SLT 270, 1
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-702
	ADD -130, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV @0, @2
	MOV -0, 20
	SUB @21, 100
	MOV 0, -702
	SUB @0, @2
	MOV -7, <-20
	SLT 270, 60
	SLT 270, 60
	SLT 270, 60
	MOV @327, 100
	MOV @327, 100
	ADD -1, <-20
	SLT 0, @42
	MOV -0, 900
	ADD 10, 30
	DJN -1, @-20
	SPL 0, <753
	JMN @12, #200
	CMP -7, <-420
	SUB -1, <20
	MOV -7, <-20
	JMN @12, #200
