// Seed: 3276961204
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    output wire id_6
);
  assign id_3 = -1;
  initial
    forever begin : LABEL_0
      id_0 <= -1 + id_1;
    end
  bit  id_8;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  wire id_10;
  always @(posedge id_10) id_8 <= id_10;
endmodule
