

================================================================
== Synthesis Summary Report of 'inverter'
================================================================
+ General Information: 
    * Date:           Thu Nov  2 08:56:39 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        Inverter
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------------+----+------------+-------------+-----+
    |       Modules      | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |            |    |            |             |     |
    |       & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|    BRAM    | DSP|     FF     |     LUT     | URAM|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------------+----+------------+-------------+-----+
    |+ inverter          |     -|  -4.21|   307815|  3.078e+06|         -|   307816|     -|        no|  512 (118%)|   -|  10232 (7%)|  21106 (29%)|    -|
    | o VITIS_LOOP_12_1  |     -|  -7.30|   307814|  3.078e+06|       501|        -|   614|        no|           -|   -|           -|            -|    -|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------------+----+------------+-------------+-----+

