INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab6/Task1/Task1.srcs/sources_1/new/regfile2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/avach/Documents/GitHub/CmpE125/Lab6/Task1/Task1.srcs/sim_1/new/task1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_tb
