////////////////////////////////////////
//------------------------------------------------------------------------------
//             __             __   ___  __
//     | |\ | /  ` |    |  | |  \ |__  /__`
//     | | \| \__, |___ \__/ |__/ |___ .__/
//
//------------------------------------------------------------------------------

#include "sam.h"
#include "adc.h"

//------------------------------------------------------------------------------
//      __   ___  ___         ___  __
//     |  \ |__  |__  | |\ | |__  /__`
//     |__/ |___ |    | | \| |___ .__/
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//     ___      __   ___  __   ___  ___  __
//      |  \ / |__) |__  |  \ |__  |__  /__`
//      |   |  |    |___ |__/ |___ |    .__/
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//                __          __        ___  __
//     \  /  /\  |__) |  /\  |__) |    |__  /__`
//      \/  /~~\ |  \ | /~~\ |__) |___ |___ .__/
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//      __   __   __  ___  __  ___      __   ___  __
//     |__) |__) /  \  |  /  \  |  \ / |__) |__  /__`
//     |    |  \ \__/  |  \__/  |   |  |    |___ .__/
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//      __        __          __
//     |__) |  | |__) |    | /  `
//     |    \__/ |__) |___ | \__,
//
//------------------------------------------------------------------------------

void adc_init()
{
	// Disable ADC
	ADC->CTRLA.bit.ENABLE = 0x00;
	adc_busy_check();

	// Debug mode
	ADC->DBGCTRL.bit.DBGRUN = 1;

	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_ADC) | // Generic Clock ADC
	GCLK_CLKCTRL_GEN_GCLK0     | // Generic Clock Generator 0 is source
	GCLK_CLKCTRL_CLKEN;

	// PA02 Enable the Peripheral
	PORT->Group[0].PINCFG[2].bit.PMUXEN = 1;

	// Setup user channel by setting up peripheral B
	PORT->Group[0].PMUX[1].bit.PMUXE = 0x1;

	// Gain of 1/2
	ADC->INPUTCTRL.bit.GAIN = ADC_INPUTCTRL_GAIN_DIV2_Val;
	adc_busy_check();

	// Positive Mux input selection on AIN0 pin.
	ADC->INPUTCTRL.bit.MUXPOS = ADC_INPUTCTRL_MUXPOS_PIN0_Val;
	adc_busy_check();

	// MUX NEG
	ADC->INPUTCTRL.bit.MUXNEG = ADC_INPUTCTRL_MUXNEG_GND_Val;
	adc_busy_check();

	// Make sure ADC reference 1.0V
	ADC->REFCTRL.bit.REFSEL = ADC_REFCTRL_REFSEL_INTVCC1_Val;

	// Set the average setting to no averaging.
	ADC->AVGCTRL.reg = 0x00;

	// Default sample time (1/2 CLK_ADC cycles)
	ADC->SAMPCTRL.reg = 0x3f;

	// Set prescaler to /16, set to free running mode.
	// Leave at default 12-bit resolution. Leave right adjusted default.
	ADC->CTRLB.reg |= ADC_CTRLB_PRESCALER_DIV16 | ADC_CTRLB_FREERUN | ADC_CTRLB_RESSEL_12BIT;
	adc_busy_check();

	// Enable the ADC.
	ADC->CTRLA.bit.ENABLE = 1;
	adc_busy_check();

	adc_pot_get();
}


//==============================================================================
uint16_t adc_pot_get()
{
	return ADC->RESULT.reg;
}

//------------------------------------------------------------------------------
//      __   __              ___  ___
//     |__) |__) | \  /  /\   |  |__
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------
static void adc_busy_check()
{
	while (1 == ADC->STATUS.bit.SYNCBUSY)		// While sync is busy, wait.
	{
		;
	}
}
//------------------------------------------------------------------------------
//      __                  __        __        __
//     /  `  /\  |    |    |__)  /\  /  ` |__/ /__`
//     \__, /~~\ |___ |___ |__) /~~\ \__, |  \ .__/
//
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
//        __   __  , __
//     | /__` |__)  /__`
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
