
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8442823 heartbeat IPC: 1.77684 cumulative IPC: 1.77684 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14071099 heartbeat IPC: 1.77674 cumulative IPC: 1.77679 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19692945 heartbeat IPC: 1.77877 cumulative IPC: 1.77745 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25367681 heartbeat IPC: 1.7622 cumulative IPC: 1.77361 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 31014530 heartbeat IPC: 1.7709 cumulative IPC: 1.77307 (Simulation time: 0 hr 4 min 14 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36646298 heartbeat IPC: 1.77564 cumulative IPC: 1.7735 (Simulation time: 0 hr 4 min 59 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42283908 heartbeat IPC: 1.7738 cumulative IPC: 1.77354 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47944917 heartbeat IPC: 1.76647 cumulative IPC: 1.77265 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53582753 heartbeat IPC: 1.77373 cumulative IPC: 1.77277 (Simulation time: 0 hr 7 min 16 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 59174664 heartbeat IPC: 1.7883 cumulative IPC: 1.77431 (Simulation time: 0 hr 8 min 3 sec) 
Finished CPU 0 instructions: 100000003 cycles: 56359802 cumulative IPC: 1.77431 (Simulation time: 0 hr 8 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77431 instructions: 100000003 cycles: 56359802
cpu0_DTLB TOTAL     ACCESS:   16102932  HIT:   15019863  MISS:    1083069
cpu0_DTLB LOAD      ACCESS:   10875282  HIT:    9809970  MISS:    1065312
cpu0_DTLB RFO       ACCESS:    5227650  HIT:    5209893  MISS:      17757
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.4732 cycles
cpu0_ITLB TOTAL     ACCESS:    1804706  HIT:    1804706  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1804706  HIT:    1804706  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2750502  HIT:    2750502  MISS:          0
cpu0_L1I LOAD      ACCESS:    2750502  HIT:    2750502  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083069  HIT:    1076096  MISS:       6973
cpu0_STLB LOAD      ACCESS:    1065312  HIT:    1060392  MISS:       4920
cpu0_STLB RFO       ACCESS:      17757  HIT:      15704  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.044 cycles
cpu0_L1D TOTAL     ACCESS:   18600783  HIT:   17939988  MISS:     660795
cpu0_L1D LOAD      ACCESS:   10915202  HIT:   10434460  MISS:     480742
cpu0_L1D RFO       ACCESS:    7678928  HIT:    7503512  MISS:     175416
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6653  HIT:       2016  MISS:       4637
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 138.383 cycles
cpu0_L2C TOTAL     ACCESS:     838861  HIT:     409931  MISS:     428930
cpu0_L2C LOAD      ACCESS:     480712  HIT:     197407  MISS:     283305
cpu0_L2C RFO       ACCESS:     175370  HIT:      34913  MISS:     140457
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178142  HIT:     173208  MISS:       4934
cpu0_L2C TRANSLATION ACCESS:       4637  HIT:       4403  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 196.226 cycles
LLC TOTAL     ACCESS:     580546  HIT:     238870  MISS:     341676
LLC LOAD      ACCESS:     283305  HIT:      88025  MISS:     195280
LLC RFO       ACCESS:     140457  HIT:      64222  MISS:      76235
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156550  HIT:      86391  MISS:      70159
LLC TRANSLATION ACCESS:        234  HIT:        232  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.277 cycles
Insertion Distribution: 
	LOAD 24295 0 0 0 0 0 0 0 0 0 0 0 0 0 33304 159891 
	RFO 200 0 0 0 0 0 0 0 0 0 0 0 0 0 11605 74836 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70186 
	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24 2 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21294  ROW_BUFFER_MISS:     250223
 DBUS AVG_CONGESTED_CYCLE:    3.99053
 WQ ROW_BUFFER_HIT:       5754  ROW_BUFFER_MISS:      74166  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 206.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

