{
  "module_name": "adf_4xxx_hw_data.h",
  "hash_id": "be81537b30e15971b6ed9ffbca3d72d7468dc9817a7181711ecc889f96c48d78",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_4xxx/adf_4xxx_hw_data.h",
  "human_readable_source": " \n \n#ifndef ADF_4XXX_HW_DATA_H_\n#define ADF_4XXX_HW_DATA_H_\n\n#include <linux/units.h>\n#include <adf_accel_devices.h>\n\n \n#define ADF_4XXX_SRAM_BAR\t\t0\n#define ADF_4XXX_PMISC_BAR\t\t1\n#define ADF_4XXX_ETR_BAR\t\t2\n#define ADF_4XXX_RX_RINGS_OFFSET\t1\n#define ADF_4XXX_TX_RINGS_MASK\t\t0x1\n#define ADF_4XXX_MAX_ACCELERATORS\t1\n#define ADF_4XXX_MAX_ACCELENGINES\t9\n#define ADF_4XXX_BAR_MASK\t\t(BIT(0) | BIT(2) | BIT(4))\n\n \n#define ADF_4XXX_FUSECTL0_OFFSET\t(0x2C8)\n#define ADF_4XXX_FUSECTL1_OFFSET\t(0x2CC)\n#define ADF_4XXX_FUSECTL2_OFFSET\t(0x2D0)\n#define ADF_4XXX_FUSECTL3_OFFSET\t(0x2D4)\n#define ADF_4XXX_FUSECTL4_OFFSET\t(0x2D8)\n#define ADF_4XXX_FUSECTL5_OFFSET\t(0x2DC)\n\n#define ADF_4XXX_ACCELERATORS_MASK\t(0x1)\n#define ADF_4XXX_ACCELENGINES_MASK\t(0x1FF)\n#define ADF_4XXX_ADMIN_AE_MASK\t\t(0x100)\n\n#define ADF_4XXX_ETR_MAX_BANKS\t\t64\n\n \n#define ADF_4XXX_SMIAPF_RP_X0_MASK_OFFSET\t(0x41A040)\n#define ADF_4XXX_SMIAPF_RP_X1_MASK_OFFSET\t(0x41A044)\n#define ADF_4XXX_SMIAPF_MASK_OFFSET\t\t(0x41A084)\n#define ADF_4XXX_MSIX_RTTABLE_OFFSET(i)\t\t(0x409000 + ((i) * 0x04))\n\n \n#define ADF_4XXX_NUM_RINGS_PER_BANK\t2\n#define ADF_4XXX_NUM_BANKS_PER_VF\t4\n\n \n#define ADF_4XXX_ARB_CONFIG\t\t\t(BIT(31) | BIT(6) | BIT(0))\n#define ADF_4XXX_ARB_OFFSET\t\t\t(0x0)\n#define ADF_4XXX_ARB_WRK_2_SER_MAP_OFFSET\t(0x400)\n\n \n#define ADF_4XXX_ADMINMSGUR_OFFSET\t(0x500574)\n#define ADF_4XXX_ADMINMSGLR_OFFSET\t(0x500578)\n#define ADF_4XXX_MAILBOX_BASE_OFFSET\t(0x600970)\n\n \n#define ADF_4XXX_FW\t\t\"qat_4xxx.bin\"\n#define ADF_4XXX_MMP\t\t\"qat_4xxx_mmp.bin\"\n#define ADF_4XXX_SYM_OBJ\t\"qat_4xxx_sym.bin\"\n#define ADF_4XXX_DC_OBJ\t\t\"qat_4xxx_dc.bin\"\n#define ADF_4XXX_ASYM_OBJ\t\"qat_4xxx_asym.bin\"\n#define ADF_4XXX_ADMIN_OBJ\t\"qat_4xxx_admin.bin\"\n \n#define ADF_402XX_FW\t\t\"qat_402xx.bin\"\n#define ADF_402XX_MMP\t\t\"qat_402xx_mmp.bin\"\n#define ADF_402XX_SYM_OBJ\t\"qat_402xx_sym.bin\"\n#define ADF_402XX_DC_OBJ\t\"qat_402xx_dc.bin\"\n#define ADF_402XX_ASYM_OBJ\t\"qat_402xx_asym.bin\"\n#define ADF_402XX_ADMIN_OBJ\t\"qat_402xx_admin.bin\"\n\n \n#define ADF_4XXX_KPT_COUNTER_FREQ (100 * HZ_PER_MHZ)\n\n \nenum icp_qat_4xxx_slice_mask {\n\tICP_ACCEL_4XXX_MASK_CIPHER_SLICE = BIT(0),\n\tICP_ACCEL_4XXX_MASK_AUTH_SLICE = BIT(1),\n\tICP_ACCEL_4XXX_MASK_PKE_SLICE = BIT(2),\n\tICP_ACCEL_4XXX_MASK_COMPRESS_SLICE = BIT(3),\n\tICP_ACCEL_4XXX_MASK_UCS_SLICE = BIT(4),\n\tICP_ACCEL_4XXX_MASK_EIA3_SLICE = BIT(5),\n\tICP_ACCEL_4XXX_MASK_SMX_SLICE = BIT(7),\n};\n\nvoid adf_init_hw_data_4xxx(struct adf_hw_device_data *hw_data, u32 dev_id);\nvoid adf_clean_hw_data_4xxx(struct adf_hw_device_data *hw_data);\nint adf_gen4_dev_config(struct adf_accel_dev *accel_dev);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}