// Seed: 4195532177
module module_0 ();
endmodule
module module_1 (
    output tri0  id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    output wor   id_4
);
  final $clog2(49);
  ;
  parameter id_6 = 1 - 1;
  xor primCall (id_0, id_3, id_6, id_7);
  logic [1 : -1] id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  uwire id_7, id_8;
  logic id_9;
  assign id_8 = id_2;
  module_0 modCall_1 ();
  assign id_8 = -1;
endmodule
