{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613639555974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613639555974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:42:35 2021 " "Processing started: Thu Feb 18 14:42:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613639555974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639555974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639555974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613639556261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613639556261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twobyonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoByOneMux-ARCH " "Found design unit 1: TwoByOneMux-ARCH" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/TwoByOneMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564617 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoByOneMux " "Found entity 1: TwoByOneMux" {  } { { "TwoByOneMux.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/TwoByOneMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OrGate-Struct " "Found design unit 1: OrGate-Struct" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OrGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564618 ""} { "Info" "ISGN_ENTITY_NAME" "1 OrGate " "Found entity 1: OrGate" {  } { { "OrGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OrGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebithalfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebithalfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitHalfAdd-ARCH " "Found design unit 1: OnebitHalfAdd-ARCH" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OnebitHalfAdd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564619 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitHalfAdd " "Found entity 1: OnebitHalfAdd" {  } { { "OnebitHalfAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OnebitHalfAdd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnebitFullAdd-ARCH " "Found design unit 1: OnebitFullAdd-ARCH" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OnebitFullAdd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564621 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnebitFullAdd " "Found entity 1: OnebitFullAdd" {  } { { "OnebitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/OnebitFullAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NotGate-Struct " "Found design unit 1: NotGate-Struct" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/NotGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564622 ""} { "Info" "ISGN_ENTITY_NAME" "1 NotGate " "Found entity 1: NotGate" {  } { { "NotGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/NotGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-ARCH " "Found design unit 1: lab4-ARCH" {  } { { "lab4.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/lab4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564623 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/lab4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Struct " "Found design unit 1: AndGate-Struct" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/AndGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564625 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "AndGate.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/AndGate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitfulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitfulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitFullAdd-ARCH " "Found design unit 1: FourbitFullAdd-ARCH" {  } { { "FourbitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/FourbitFullAdd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564626 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitFullAdd " "Found entity 1: FourbitFullAdd" {  } { { "FourbitFullAdd.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/FourbitFullAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-tb " "Found design unit 1: TestBench-tb" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564627 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "Testbench.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitComp-ARCH_Comp " "Found design unit 1: FourbitComp-ARCH_Comp" {  } { { "FourbitComp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/FourbitComp.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564629 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitComp " "Found entity 1: FourbitComp" {  } { { "FourbitComp.vhd" "" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/FourbitComp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613639564629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639564629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FourbitComp " "Elaborating entity \"FourbitComp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613639564666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoByOneMux TwoByOneMux:And1 " "Elaborating entity \"TwoByOneMux\" for hierarchy \"TwoByOneMux:And1\"" {  } { { "FourbitComp.vhd" "And1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/FourbitComp.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613639564683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrGate TwoByOneMux:And1\|OrGate:Chip1 " "Elaborating entity \"OrGate\" for hierarchy \"TwoByOneMux:And1\|OrGate:Chip1\"" {  } { { "TwoByOneMux.vhd" "Chip1" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/TwoByOneMux.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613639564695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndGate TwoByOneMux:And1\|AndGate:Chip2 " "Elaborating entity \"AndGate\" for hierarchy \"TwoByOneMux:And1\|AndGate:Chip2\"" {  } { { "TwoByOneMux.vhd" "Chip2" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/TwoByOneMux.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613639564701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NotGate TwoByOneMux:And1\|NotGate:Chip4 " "Elaborating entity \"NotGate\" for hierarchy \"TwoByOneMux:And1\|NotGate:Chip4\"" {  } { { "TwoByOneMux.vhd" "Chip4" { Text "D:/Courses/Sem4/cs226_digital_logic/CS254/lab4/TwoByOneMux.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613639564707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613639564969 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613639564969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613639564969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613639564969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613639565044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:42:45 2021 " "Processing ended: Thu Feb 18 14:42:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613639565044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613639565044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613639565044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613639565044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613639570108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613639570108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 14:42:50 2021 " "Processing started: Thu Feb 18 14:42:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613639570108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613639570108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab4 -c lab4 --netlist_type=sgate " "Command: quartus_npp lab4 -c lab4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613639570108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1613639570267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613639570317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 14:42:50 2021 " "Processing ended: Thu Feb 18 14:42:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613639570317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613639570317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613639570317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1613639570317 ""}
