

================================================================
== Vitis HLS Report for 'fir_hw_wrapped_Pipeline_L1'
================================================================
* Date:           Sat Nov  5 11:49:10 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fir_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.543 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2094|     2094|  20.940 us|  20.940 us|  2094|  2094|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1      |     2092|     2092|        46|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    628|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   40|    2784|   2840|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    2042|    704|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   40|    4826|   4208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       3|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U18  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U19  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U20  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U21  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U22  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U23  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U24  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U25  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    |mux_21_32_1_1_U34                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U35                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U36                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U37                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U38                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U39                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U40                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    |mux_21_32_1_1_U41                   |mux_21_32_1_1                   |        0|   0|    0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  40| 2784| 2840|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_440_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln15_1_fu_474_p2     |         +|   0|  0|  19|          12|           3|
    |add_ln15_2_fu_500_p2     |         +|   0|  0|  19|          12|           3|
    |add_ln15_3_fu_526_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln15_4_fu_552_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln15_5_fu_578_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln15_6_fu_604_p2     |         +|   0|  0|  19|          12|           4|
    |add_ln15_fu_656_p2       |         +|   0|  0|  18|          11|           2|
    |add_ln16_10_fu_781_p2    |         +|   0|  0|  18|          11|           4|
    |add_ln16_11_fu_610_p2    |         +|   0|  0|  17|          10|           4|
    |add_ln16_12_fu_806_p2    |         +|   0|  0|  18|          11|           4|
    |add_ln16_1_fu_480_p2     |         +|   0|  0|  17|          10|           3|
    |add_ln16_2_fu_681_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln16_3_fu_506_p2     |         +|   0|  0|  17|          10|           3|
    |add_ln16_4_fu_706_p2     |         +|   0|  0|  18|          11|           3|
    |add_ln16_5_fu_532_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln16_6_fu_731_p2     |         +|   0|  0|  18|          11|           4|
    |add_ln16_7_fu_558_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln16_8_fu_756_p2     |         +|   0|  0|  18|          11|           4|
    |add_ln16_9_fu_584_p2     |         +|   0|  0|  17|          10|           4|
    |add_ln16_fu_456_p2       |         +|   0|  0|  17|          10|           2|
    |icmp_ln12_fu_434_p2      |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln16_fu_462_p2      |      icmp|   0|  0|  12|          12|           1|
    |select_ln16_1_fu_837_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_2_fu_843_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_3_fu_849_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_4_fu_855_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_5_fu_861_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_6_fu_867_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln16_fu_831_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 628|         263|         311|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|   12|         24|
    |k_fu_102                 |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln16_reg_945                  |   1|   0|    1|          0|
    |k_1_reg_924                        |  12|   0|   12|          0|
    |k_fu_102                           |  12|   0|   12|          0|
    |mul_i_1_reg_1095                   |  32|   0|   32|          0|
    |mul_i_2_reg_1100                   |  32|   0|   32|          0|
    |mul_i_3_reg_1105                   |  32|   0|   32|          0|
    |mul_i_4_reg_1110                   |  32|   0|   32|          0|
    |mul_i_5_reg_1115                   |  32|   0|   32|          0|
    |mul_i_6_reg_1120                   |  32|   0|   32|          0|
    |mul_i_7_reg_1125                   |  32|   0|   32|          0|
    |mul_i_reg_1090                     |  32|   0|   32|          0|
    |select_ln16_1_reg_1142             |  32|   0|   32|          0|
    |select_ln16_2_reg_1148             |  32|   0|   32|          0|
    |select_ln16_3_reg_1154             |  32|   0|   32|          0|
    |select_ln16_4_reg_1160             |  32|   0|   32|          0|
    |select_ln16_5_reg_1166             |  32|   0|   32|          0|
    |select_ln16_6_reg_1172             |  32|   0|   32|          0|
    |select_ln16_reg_1136               |  32|   0|   32|          0|
    |tmp_10_reg_1005                    |   1|   0|    1|          0|
    |tmp_12_reg_1020                    |   1|   0|    1|          0|
    |tmp_14_reg_1035                    |   1|   0|    1|          0|
    |tmp_2_reg_1130                     |  32|   0|   32|          0|
    |tmp_4_reg_960                      |   1|   0|    1|          0|
    |tmp_6_reg_975                      |   1|   0|    1|          0|
    |tmp_8_reg_990                      |   1|   0|    1|          0|
    |icmp_ln16_reg_945                  |  64|  32|    1|          0|
    |k_1_reg_924                        |  64|  32|   12|          0|
    |mul_i_1_reg_1095                   |  64|  32|   32|          0|
    |mul_i_2_reg_1100                   |  64|  32|   32|          0|
    |mul_i_3_reg_1105                   |  64|  32|   32|          0|
    |mul_i_4_reg_1110                   |  64|  32|   32|          0|
    |mul_i_5_reg_1115                   |  64|  32|   32|          0|
    |mul_i_6_reg_1120                   |  64|  32|   32|          0|
    |mul_i_7_reg_1125                   |  64|  32|   32|          0|
    |select_ln16_1_reg_1142             |  64|  32|   32|          0|
    |select_ln16_2_reg_1148             |  64|  32|   32|          0|
    |select_ln16_3_reg_1154             |  64|  32|   32|          0|
    |select_ln16_4_reg_1160             |  64|  32|   32|          0|
    |select_ln16_5_reg_1166             |  64|  32|   32|          0|
    |select_ln16_reg_1136               |  64|  32|   32|          0|
    |tmp_10_reg_1005                    |  64|  32|    1|          0|
    |tmp_12_reg_1020                    |  64|  32|    1|          0|
    |tmp_14_reg_1035                    |  64|  32|    1|          0|
    |tmp_2_reg_1130                     |  64|  32|   32|          0|
    |tmp_4_reg_960                      |  64|  32|    1|          0|
    |tmp_6_reg_975                      |  64|  32|    1|          0|
    |tmp_8_reg_990                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |2042| 704| 1101|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fir_hw_wrapped_Pipeline_L1|  return value|
|b_address0      |  out|   10|   ap_memory|                           b|         array|
|b_ce0           |  out|    1|   ap_memory|                           b|         array|
|b_q0            |   in|   32|   ap_memory|                           b|         array|
|b_address1      |  out|   10|   ap_memory|                           b|         array|
|b_ce1           |  out|    1|   ap_memory|                           b|         array|
|b_q1            |   in|   32|   ap_memory|                           b|         array|
|b_address2      |  out|   10|   ap_memory|                           b|         array|
|b_ce2           |  out|    1|   ap_memory|                           b|         array|
|b_q2            |   in|   32|   ap_memory|                           b|         array|
|b_address3      |  out|   10|   ap_memory|                           b|         array|
|b_ce3           |  out|    1|   ap_memory|                           b|         array|
|b_q3            |   in|   32|   ap_memory|                           b|         array|
|b_address4      |  out|   10|   ap_memory|                           b|         array|
|b_ce4           |  out|    1|   ap_memory|                           b|         array|
|b_q4            |   in|   32|   ap_memory|                           b|         array|
|b_address5      |  out|   10|   ap_memory|                           b|         array|
|b_ce5           |  out|    1|   ap_memory|                           b|         array|
|b_q5            |   in|   32|   ap_memory|                           b|         array|
|b_address6      |  out|   10|   ap_memory|                           b|         array|
|b_ce6           |  out|    1|   ap_memory|                           b|         array|
|b_q6            |   in|   32|   ap_memory|                           b|         array|
|b_address7      |  out|   10|   ap_memory|                           b|         array|
|b_ce7           |  out|    1|   ap_memory|                           b|         array|
|b_q7            |   in|   32|   ap_memory|                           b|         array|
|b_1_address0    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce0         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q0          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address1    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce1         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q1          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address2    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce2         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q2          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address3    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce3         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q3          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address4    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce4         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q4          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address5    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce5         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q5          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address6    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce6         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q6          |   in|   32|   ap_memory|                         b_1|         array|
|b_1_address7    |  out|   10|   ap_memory|                         b_1|         array|
|b_1_ce7         |  out|    1|   ap_memory|                         b_1|         array|
|b_1_q7          |   in|   32|   ap_memory|                         b_1|         array|
|a_load          |   in|   32|     ap_none|                      a_load|        scalar|
|a_load_1        |   in|   32|     ap_none|                    a_load_1|        scalar|
|a_load_2        |   in|   32|     ap_none|                    a_load_2|        scalar|
|a_load_3        |   in|   32|     ap_none|                    a_load_3|        scalar|
|a_load_4        |   in|   32|     ap_none|                    a_load_4|        scalar|
|a_load_5        |   in|   32|     ap_none|                    a_load_5|        scalar|
|a_load_6        |   in|   32|     ap_none|                    a_load_6|        scalar|
|a_load_7        |   in|   32|     ap_none|                    a_load_7|        scalar|
|out_r_address0  |  out|   11|   ap_memory|                       out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                       out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                       out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|                       out_r|         array|
+----------------+-----+-----+------------+----------------------------+--------------+

