#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Oct 12 14:09:24 2017
# Process ID: 14764
# Current directory: C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1
# Command line: vivado.exe -log design_dma_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_dma_wrapper.tcl
# Log file: C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/design_dma_wrapper.vds
# Journal file: C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kab/Desktop/workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_dma_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3132 
WARNING: [Synth 8-2507] parameter declaration becomes local in Sample_Generator_v1_0_S_AXIS with formal parameter declaration list [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_S_AXIS.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in Sample_Generator_v1_0_M_AXIS with formal parameter declaration list [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_M_AXIS.v:65]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 393.273 ; gain = 182.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_dma_wrapper' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_dma' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:13]
INFO: [Synth 8-638] synthesizing module 'design_dma_Sample_Generator_0_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_Sample_Generator_0_0/synth/design_dma_Sample_Generator_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Sample_Generator_v1_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Sample_Generator_v1_0_S_AXIS' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'Sample_Generator_v1_0_S_AXIS' (1#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_S_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'Sample_Generator_v1_0_M_AXIS' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_M_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_M_AXIS.v:108]
INFO: [Synth 8-256] done synthesizing module 'Sample_Generator_v1_0_M_AXIS' (2#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0_M_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'Sample_Generator_v1_0' (3#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/d78b/hdl/Sample_Generator_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_dma_Sample_Generator_0_0' (4#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_Sample_Generator_0_0/synth/design_dma_Sample_Generator_0_0.v:56]
WARNING: [Synth 8-350] instance 'Sample_Generator_0' of module 'design_dma_Sample_Generator_0_0' requires 17 connections, but only 15 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:214]
INFO: [Synth 8-638] synthesizing module 'design_dma_axi_dma_0_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/synth/design_dma_axi_dma_0_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21486' bound to instance 'U0' of component 'axi_dma' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/synth/design_dma_axi_dma_0_0.vhd:314]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (6#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (7#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (8#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4673]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (9#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (10#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (11#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (12#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (13#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (14#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (15#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46304]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (16#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46304]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (17#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (18#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (18#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (19#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (20#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (21#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (22#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 21 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (23#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (24#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26144]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (25#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 25 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (26#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38457]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37313]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37314]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37338]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37339]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37340]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37341]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (27#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (28#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (29#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (30#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (31#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40628]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (32#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 7 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (33#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 4 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_READ_DEPTH bound to: 8 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 8 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (54#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (55#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
	Parameter C_DWIDTH bound to: 38 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (64#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (64#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (64#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (65#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized3' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (66#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (67#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19015]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19016]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19018]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (68#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (69#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (70#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (71#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21675]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21701]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21746]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21747]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21748]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22372]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22365]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22345]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22274]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (72#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'design_dma_axi_dma_0_0' (73#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/synth/design_dma_axi_dma_0_0.vhd:107]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_dma_axi_dma_0_0' requires 43 connections, but only 41 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:230]
INFO: [Synth 8-638] synthesizing module 'design_dma_axi_gpio_0_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/synth/design_dma_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/synth/design_dma_axi_gpio_0_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1028]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (74#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (74#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (74#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (74#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (75#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (76#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (77#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (77#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (78#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (79#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'design_dma_axi_gpio_0_0' (80#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/synth/design_dma_axi_gpio_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_gpio_0' of module 'design_dma_axi_gpio_0_0' requires 22 connections, but only 21 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:272]
INFO: [Synth 8-638] synthesizing module 'design_dma_axi_gpio_1_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/synth/design_dma_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:998' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/synth/design_dma_axi_gpio_1_0.vhd:166]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (80#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (80#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (80#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1091]
INFO: [Synth 8-256] done synthesizing module 'design_dma_axi_gpio_1_0' (81#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/synth/design_dma_axi_gpio_1_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_gpio_1' of module 'design_dma_axi_gpio_1_0' requires 22 connections, but only 21 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:294]
INFO: [Synth 8-638] synthesizing module 'design_dma_axi_mem_intercon_0' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:569]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8C9BEL' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:2146]
INFO: [Synth 8-638] synthesizing module 'design_dma_auto_pc_1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_pc_1/synth/design_dma_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' (82#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (84#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (85#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' (86#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' (87#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' (88#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (89#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_dma_auto_pc_1' (90#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_pc_1/synth/design_dma_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'design_dma_auto_us_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_us_0/synth/design_dma_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (91#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (92#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (93#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (94#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (95#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (95#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (95#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (95#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (95#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (96#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (97#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_11_axi_upsizer does not have driver. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7175]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (98#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (99#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_dma_auto_us_0' (100#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_us_0/synth/design_dma_auto_us_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8C9BEL' (101#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:2146]
INFO: [Synth 8-256] done synthesizing module 'design_dma_axi_mem_intercon_0' (102#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:569]
INFO: [Synth 8-638] synthesizing module 'design_dma_processing_system7_0_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/synth/design_dma_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (103#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (104#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (105#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (106#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/synth/design_dma_processing_system7_0_0.v:459]
INFO: [Synth 8-256] done synthesizing module 'design_dma_processing_system7_0_0' (107#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/synth/design_dma_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_dma_processing_system7_0_0' requires 114 connections, but only 98 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:357]
INFO: [Synth 8-638] synthesizing module 'design_dma_ps7_0_axi_periph_0' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:769]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ODLEVE' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1452]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ODLEVE' (108#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1452]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1GFSA18' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1577]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1GFSA18' (109#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1577]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_5D385I' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1709]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_5D385I' (110#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1709]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1G4MM2Z' [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1841]
INFO: [Synth 8-638] synthesizing module 'design_dma_auto_pc_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_pc_0/synth/design_dma_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (111#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (112#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (113#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (114#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (115#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (116#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (116#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (117#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (118#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (119#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (119#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (119#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (120#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (121#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' (121#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_dma_auto_pc_0' (122#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_auto_pc_0/synth/design_dma_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1G4MM2Z' (123#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1841]
INFO: [Synth 8-638] synthesizing module 'design_dma_xbar_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xbar_0/synth/design_dma_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000100100001000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000100100001111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (124#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (125#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (125#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (125#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (126#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (127#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (128#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (129#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (129#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (130#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (131#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (132#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_dma_xbar_0' (133#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xbar_0/synth/design_dma_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_dma_xbar_0' requires 40 connections, but only 38 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:1411]
INFO: [Synth 8-256] done synthesizing module 'design_dma_ps7_0_axi_periph_0' (134#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:769]
INFO: [Synth 8-638] synthesizing module 'design_dma_rst_ps7_0_100M_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/synth/design_dma_rst_ps7_0_100M_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/synth/design_dma_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (135#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (135#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (135#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (136#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (137#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (138#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (139#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_dma_rst_ps7_0_100M_0' (140#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/synth/design_dma_rst_ps7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_dma_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:555]
INFO: [Synth 8-638] synthesizing module 'design_dma_xlconstant_0_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xlconstant_0_0/sim/design_dma_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 4'b1111 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (141#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_dma_xlconstant_0_0' (142#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xlconstant_0_0/sim/design_dma_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_dma_xlconstant_1_0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xlconstant_1_0/sim/design_dma_xlconstant_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/e147/xlconstant.v:23]
	Parameter CONST_VAL bound to: 1'b0 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (142#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/e147/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_dma_xlconstant_1_0' (143#1) [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_xlconstant_1_0/sim/design_dma_xlconstant_1_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_dma' (144#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_dma_wrapper' (145#1) [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/hdl/design_dma_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized1 has unconnected port S[0]
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rlast[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_12_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_bid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:47 ; elapsed = 00:03:51 . Memory (MB): peak = 648.320 ; gain = 437.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:48 ; elapsed = 00:03:52 . Memory (MB): peak = 648.320 ; gain = 437.980
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/design_dma_axi_dma_0_0.xdc] for cell 'design_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/design_dma_axi_dma_0_0.xdc] for cell 'design_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/design_dma_processing_system7_0_0.xdc] for cell 'design_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/design_dma_processing_system7_0_0.xdc] for cell 'design_dma_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_processing_system7_0_0/design_dma_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/design_dma_axi_gpio_0_0_board.xdc] for cell 'design_dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/design_dma_axi_gpio_0_0_board.xdc] for cell 'design_dma_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/design_dma_axi_gpio_0_0.xdc] for cell 'design_dma_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_0_0/design_dma_axi_gpio_0_0.xdc] for cell 'design_dma_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/design_dma_axi_gpio_1_0_board.xdc] for cell 'design_dma_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/design_dma_axi_gpio_1_0_board.xdc] for cell 'design_dma_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/design_dma_axi_gpio_1_0.xdc] for cell 'design_dma_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_gpio_1_0/design_dma_axi_gpio_1_0.xdc] for cell 'design_dma_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/design_dma_rst_ps7_0_100M_0_board.xdc] for cell 'design_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/design_dma_rst_ps7_0_100M_0_board.xdc] for cell 'design_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/design_dma_rst_ps7_0_100M_0.xdc] for cell 'design_dma_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_rst_ps7_0_100M_0/design_dma_rst_ps7_0_100M_0.xdc] for cell 'design_dma_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/design_dma_axi_dma_0_0_clocks.xdc] for cell 'design_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ip/design_dma_axi_dma_0_0/design_dma_axi_dma_0_0_clocks.xdc] for cell 'design_dma_i/axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 79 instances were transformed.
  FDR => FDRE: 78 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 825.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:00 ; elapsed = 00:04:04 . Memory (MB): peak = 825.973 ; gain = 615.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:00 ; elapsed = 00:04:04 . Memory (MB): peak = 825.973 ; gain = 615.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_dma_i/axi_dma_0/U0. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_dma_i/processing_system7_0/inst. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_gpio_0/U0. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_gpio_1/U0. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for design_dma_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 77).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for design_dma_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/Sample_Generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_dma_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:00 ; elapsed = 00:04:05 . Memory (MB): peak = 825.973 ; gain = 615.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18750]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18175]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18552]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                              000 |                              000
           wait_for_pcmd |                              001 |                              001
          ch_error_trap1 |                              010 |                              101
          ch_error_trap2 |                              011 |                              110
      ch_wait_for_sf_cmd |                              100 |                              010
         ch_ld_child_cmd |                              101 |                              011
          ch_chk_if_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:05 ; elapsed = 00:04:10 . Memory (MB): peak = 825.973 ; gain = 615.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 12    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   3 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 92    
+---Registers : 
	              150 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 22    
	               30 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 12    
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 483   
+---Muxes : 
	   2 Input    150 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 30    
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 34    
	   4 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 39    
	   5 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 267   
	   4 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sample_Generator_v1_0_S_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Sample_Generator_v1_0_M_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module dc_ss__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    150 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_11_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_11_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_11_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_11_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_11_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_11_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_11_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_12_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_12_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_12_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_11_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_12_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:16436]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17416]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18844]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19056]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26357]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27022]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27075]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26206]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37390]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19796]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18788]
INFO: [Synth 8-4471] merging register 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd:1417]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[5]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[6]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[7]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[8]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[9]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[10]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[11]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[12]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[13]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[14]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[15]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[16]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[17]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[18]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[19]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[20]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[21]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[22]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[23]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[24]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[25]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[26]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[27]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[28]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[29]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[30]' (FDRE) to 'design_dma_i/Sample_Generator_0/inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/Sample_Generator_0/\inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/Sample_Generator_v1_0_M_AXIS_inst/stream_data_out_reg[31]) is unused and will be removed from module design_dma_Sample_Generator_0_0.
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[31]' (FDE) to 'design_dma_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_drr_reg_reg' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[35]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[36]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[37]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[38]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13] )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[5]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[5]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_reg' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[9]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[10]' (FDRE) to 'design_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[21]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[20]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[19]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[17]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[16]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[15]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[14]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[11]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[9]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[7]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[5]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[4]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dly_irq_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_decerr_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_tag_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_wr_xfer_cmplt_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_ld_nxt_len_reg) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[7]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[5]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[4]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_tag_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_tag_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'design_dma_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_dma_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_gpio_1/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AID_Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/multiple_id_non_split_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:17 ; elapsed = 00:04:23 . Memory (MB): peak = 825.973 ; gain = 615.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name            | RTL Object                                                                                                                                                                                                                                        | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|axi_dma                | I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 8 x 9                | RAM32M x 2   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                                                                     | User Attribute | 32 x 5               | RAM32M x 1   | 
|fifo_generator_v13_1_3 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                                                                                                                                                     | User Attribute | 32 x 5               | RAM32M x 1   | 
+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:27 ; elapsed = 00:04:32 . Memory (MB): peak = 955.727 ; gain = 745.387
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_dma_i/axi_mem_intercon/\s00_couplers/auto_us /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[4] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:31 ; elapsed = 00:04:37 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:35 ; elapsed = 00:04:40 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:682]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:752]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6615]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.srcs/sources_1/bd/design_dma/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6593]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:36 ; elapsed = 00:04:42 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:36 ; elapsed = 00:04:42 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[5]      | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[5]      | 8      | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]      | 4      | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[3]      | 4      | 27         | 27     | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]      | 4      | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[15]     | 16     | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__6     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[3]                 | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[31]                | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |    54|
|4     |LUT1     |   243|
|5     |LUT2     |   202|
|6     |LUT3     |   624|
|7     |LUT4     |   387|
|8     |LUT5     |   399|
|9     |LUT6     |   442|
|10    |MUXF7    |     1|
|11    |PS7      |     1|
|12    |RAM32M   |     4|
|13    |RAMB36E1 |     1|
|14    |SRL16    |     1|
|15    |SRL16E   |   113|
|16    |SRLC32E  |    71|
|17    |FDCE     |    46|
|18    |FDPE     |    42|
|19    |FDR      |    52|
|20    |FDRE     |  2400|
|21    |FDSE     |   118|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                                 |Module                                                                |Cells |
+------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                      |                                                                      |  5332|
|2     |  design_dma_i                                                                           |design_dma                                                            |  5332|
|3     |    Sample_Generator_0                                                                   |design_dma_Sample_Generator_0_0                                       |    48|
|4     |      inst                                                                               |Sample_Generator_v1_0                                                 |    48|
|5     |        Sample_Generator_v1_0_M_AXIS_inst                                                |Sample_Generator_v1_0_M_AXIS                                          |    37|
|6     |        Sample_Generator_v1_0_S_AXIS_inst                                                |Sample_Generator_v1_0_S_AXIS                                          |    11|
|7     |    axi_dma_0                                                                            |design_dma_axi_dma_0_0                                                |  2238|
|8     |      U0                                                                                 |axi_dma                                                               |  2238|
|9     |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                  |axi_dma_s2mm_mngr                                                     |   112|
|10    |          \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                       |axi_dma_smple_sm                                                      |    60|
|11    |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                            |axi_dma_s2mm_cmdsts_if                                                |    46|
|12    |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                          |axi_dma_s2mm_sts_mngr                                                 |     5|
|13    |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                |axi_dma_sofeof_gen                                                    |    12|
|14    |        I_AXI_DMA_REG_MODULE                                                             |axi_dma_reg_module                                                    |   242|
|15    |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                 |axi_dma_lite_if                                                       |   131|
|16    |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                        |axi_dma_register_s2mm                                                 |   111|
|17    |        I_PRMRY_DATAMOVER                                                                |axi_datamover                                                         |  1828|
|18    |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                             |axi_datamover_s2mm_full_wrap                                          |  1828|
|19    |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                       |axi_datamover_skid_buf                                                |   131|
|20    |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                         |axi_datamover_indet_btt                                               |   338|
|21    |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                     |axi_datamover_skid_buf__parameterized0                                |   131|
|22    |              I_DATA_FIFO                                                                |axi_datamover_sfifo_autord__parameterized0                            |    95|
|23    |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                             |sync_fifo_fg__parameterized0                                          |    94|
|24    |                  \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                     |fifo_generator_v13_1_3__parameterized0                                |    94|
|25    |                    inst_fifo_gen                                                        |fifo_generator_v13_1_3_synth__parameterized0                          |    94|
|26    |                      \gconvfifo.rf                                                      |fifo_generator_top__parameterized0                                    |    94|
|27    |                        \grf.rf                                                          |fifo_generator_ramfifo__parameterized0                                |    94|
|28    |                          \gntv_or_sync_fifo.gl0.rd                                      |rd_logic__parameterized0                                              |    50|
|29    |                            \gr1.gr1_int.rfwft                                           |rd_fwft                                                               |    18|
|30    |                            \grss.rsts                                                   |rd_status_flags_ss__parameterized0                                    |     3|
|31    |                            rpntr                                                        |rd_bin_cntr__parameterized0                                           |    29|
|32    |                          \gntv_or_sync_fifo.gl0.wr                                      |wr_logic__parameterized0                                              |    37|
|33    |                            \gwss.wsts                                                   |wr_status_flags_ss__parameterized0                                    |     4|
|34    |                            wpntr                                                        |wr_bin_cntr__parameterized0                                           |    33|
|35    |                          \gntv_or_sync_fifo.mem                                         |memory__parameterized0                                                |     7|
|36    |                            \gbm.gbmg.gbmgb.ngecc.bmg                                    |blk_mem_gen_v8_3_5                                                    |     7|
|37    |                              inst_blk_mem_gen                                           |blk_mem_gen_v8_3_5_synth                                              |     7|
|38    |                                \gnbram.gnativebmg.native_blk_mem_gen                    |blk_mem_gen_top                                                       |     7|
|39    |                                  \valid.cstr                                            |blk_mem_gen_generic_cstr                                              |     7|
|40    |                                    \ramloop[0].ram.r                                    |blk_mem_gen_prim_width                                                |     7|
|41    |                                      \prim_noinit.ram                                   |blk_mem_gen_prim_wrapper                                              |     7|
|42    |              I_XD_FIFO                                                                  |axi_datamover_sfifo_autord                                            |    94|
|43    |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                         |sync_fifo_fg                                                          |    93|
|44    |                  \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                     |fifo_generator_v13_1_3                                                |    93|
|45    |                    inst_fifo_gen                                                        |fifo_generator_v13_1_3_synth                                          |    93|
|46    |                      \gconvfifo.rf                                                      |fifo_generator_top                                                    |    93|
|47    |                        \grf.rf                                                          |fifo_generator_ramfifo                                                |    93|
|48    |                          \gntv_or_sync_fifo.gl0.rd                                      |rd_logic                                                              |    44|
|49    |                            \grhf.rhf                                                    |rd_handshaking_flags                                                  |     4|
|50    |                            \grss.gdc.dc                                                 |dc_ss                                                                 |    24|
|51    |                              \gsym_dc.dc                                                |updn_cntr                                                             |    24|
|52    |                            \grss.rsts                                                   |rd_status_flags_ss                                                    |     4|
|53    |                            rpntr                                                        |rd_bin_cntr                                                           |    12|
|54    |                          \gntv_or_sync_fifo.gl0.wr                                      |wr_logic                                                              |    19|
|55    |                            \gwss.wsts                                                   |wr_status_flags_ss                                                    |     5|
|56    |                            wpntr                                                        |wr_bin_cntr                                                           |    14|
|57    |                          \gntv_or_sync_fifo.mem                                         |memory                                                                |    30|
|58    |                            \gdm.dm_gen.dm                                               |dmem                                                                  |    30|
|59    |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                       |axi_datamover_ibttcc                                                  |   420|
|60    |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                      |axi_datamover_s2mm_realign                                            |   366|
|61    |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                        |axi_datamover_s2mm_scatter                                            |   319|
|62    |                I_MSSAI_SKID_BUF                                                         |axi_datamover_mssai_skid_buf                                          |   141|
|63    |                I_TSTRB_FIFO                                                             |axi_datamover_fifo__parameterized4                                    |    40|
|64    |                  \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized2                                            |    34|
|65    |                    I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized2                                        |    34|
|66    |                      CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f__parameterized1                                 |    17|
|67    |                      DYNSHREG_F_I                                                       |dynshreg_f__parameterized2                                            |    16|
|68    |                SLICE_INSERTION                                                          |axi_datamover_slice                                                   |    43|
|69    |              I_DRE_CNTL_FIFO                                                            |axi_datamover_fifo__parameterized3                                    |    39|
|70    |                \USE_SRL_FIFO.I_SYNC_FIFO                                                |srl_fifo_f__parameterized1                                            |    36|
|71    |                  I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1                                        |    36|
|72    |                    CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0                                 |    12|
|73    |                    DYNSHREG_F_I                                                         |dynshreg_f__parameterized1                                            |    23|
|74    |            I_ADDR_CNTL                                                                  |axi_datamover_addr_cntl                                               |   101|
|75    |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                            |axi_datamover_fifo__parameterized5                                    |    55|
|76    |                \USE_SRL_FIFO.I_SYNC_FIFO                                                |srl_fifo_f__parameterized3                                            |    52|
|77    |                  I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized3                                        |    52|
|78    |                    CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized2                                 |     8|
|79    |                    DYNSHREG_F_I                                                         |dynshreg_f__parameterized3                                            |    42|
|80    |            I_CMD_STATUS                                                                 |axi_datamover_cmd_status                                              |   103|
|81    |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                        |axi_datamover_fifo__parameterized0                                    |    44|
|82    |              I_CMD_FIFO                                                                 |axi_datamover_fifo                                                    |    59|
|83    |            I_RESET                                                                      |axi_datamover_reset                                                   |     6|
|84    |            I_S2MM_MMAP_SKID_BUF                                                         |axi_datamover_skid2mm_buf                                             |   114|
|85    |            I_WR_DATA_CNTL                                                               |axi_datamover_wrdata_cntl                                             |   145|
|86    |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                       |axi_datamover_fifo__parameterized6                                    |    47|
|87    |                \USE_SRL_FIFO.I_SYNC_FIFO                                                |srl_fifo_f__parameterized4                                            |    44|
|88    |                  I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized4                                        |    44|
|89    |                    CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized3                                 |    19|
|90    |                    DYNSHREG_F_I                                                         |dynshreg_f__parameterized4                                            |    23|
|91    |            I_WR_STATUS_CNTLR                                                            |axi_datamover_wr_status_cntl                                          |   104|
|92    |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                           |axi_datamover_fifo__parameterized2                                    |    42|
|93    |                \USE_SRL_FIFO.I_SYNC_FIFO                                                |srl_fifo_f__parameterized0                                            |    39|
|94    |                  I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized0                                        |    39|
|95    |                    CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f_33                                              |    11|
|96    |                    DYNSHREG_F_I                                                         |dynshreg_f__parameterized0                                            |    26|
|97    |              I_WRESP_STATUS_FIFO                                                        |axi_datamover_fifo__parameterized1                                    |    24|
|98    |                \USE_SRL_FIFO.I_SYNC_FIFO                                                |srl_fifo_f                                                            |    21|
|99    |                  I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f                                                        |    21|
|100   |                    CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f                                                 |    10|
|101   |                    DYNSHREG_F_I                                                         |dynshreg_f                                                            |     4|
|102   |        I_RST_MODULE                                                                     |axi_dma_rst_module                                                    |    44|
|103   |          \GEN_RESET_FOR_S2MM.RESET_I                                                    |axi_dma_reset                                                         |    30|
|104   |          REG_HRD_RST                                                                    |cdc_sync                                                              |     4|
|105   |          REG_HRD_RST_OUT                                                                |cdc_sync_32                                                           |     4|
|106   |    axi_gpio_0                                                                           |design_dma_axi_gpio_0_0                                               |   148|
|107   |      U0                                                                                 |axi_gpio                                                              |   148|
|108   |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_29                                                      |    69|
|109   |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_30                                                   |    69|
|110   |            I_DECODER                                                                    |address_decoder_31                                                    |    23|
|111   |        gpio_core_1                                                                      |GPIO_Core                                                             |    69|
|112   |          \Not_Dual.INPUT_DOUBLE_REGS3                                                   |cdc_sync__parameterized0                                              |    32|
|113   |    axi_gpio_1                                                                           |design_dma_axi_gpio_1_0                                               |    66|
|114   |      U0                                                                                 |axi_gpio__parameterized1                                              |    66|
|115   |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif                                                         |    50|
|116   |          I_SLAVE_ATTACHMENT                                                             |slave_attachment                                                      |    50|
|117   |            I_DECODER                                                                    |address_decoder                                                       |    11|
|118   |        gpio_core_1                                                                      |GPIO_Core__parameterized0                                             |    13|
|119   |          \Not_Dual.INPUT_DOUBLE_REGS3                                                   |cdc_sync__parameterized1                                              |     4|
|120   |    axi_mem_intercon                                                                     |design_dma_axi_mem_intercon_0                                         |  1024|
|121   |      s00_couplers                                                                       |s00_couplers_imp_8C9BEL                                               |  1024|
|122   |        auto_pc                                                                          |design_dma_auto_pc_1                                                  |   493|
|123   |          inst                                                                           |axi_protocol_converter_v2_1_11_axi_protocol_converter                 |   493|
|124   |            \gen_axi4_axi3.axi3_conv_inst                                                |axi_protocol_converter_v2_1_11_axi3_conv                              |   493|
|125   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                     |axi_protocol_converter_v2_1_11_b_downsizer                            |    19|
|126   |              \USE_WRITE.write_addr_inst                                                 |axi_protocol_converter_v2_1_11_a_axi3_conv                            |   452|
|127   |                \USE_BURSTS.cmd_queue                                                    |axi_data_fifo_v2_1_10_axic_fifo                                       |    98|
|128   |                  inst                                                                   |axi_data_fifo_v2_1_10_fifo_gen_9                                      |    98|
|129   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_3__parameterized1__1                             |    92|
|130   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth__parameterized1_10                       |    92|
|131   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized1_11                                 |    92|
|132   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized1_12                             |    92|
|133   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized1_13                                           |    38|
|134   |                              \gr1.gr1_int.rfwft                                         |rd_fwft__parameterized0_26                                            |    17|
|135   |                              \grss.rsts                                                 |rd_status_flags_ss__parameterized1_27                                 |     2|
|136   |                              rpntr                                                      |rd_bin_cntr__parameterized1_28                                        |    19|
|137   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized1_14                                           |    25|
|138   |                              \gwss.wsts                                                 |wr_status_flags_ss__parameterized1_24                                 |     5|
|139   |                              wpntr                                                      |wr_bin_cntr__parameterized1_25                                        |    20|
|140   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized1_15                                             |     9|
|141   |                              \gdm.dm_gen.dm                                             |dmem__parameterized0_23                                               |     5|
|142   |                            rstblk                                                       |reset_blk_ramfifo__parameterized1_16                                  |    20|
|143   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_17                                                    |     1|
|144   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_18                                                    |     1|
|145   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_19                                                    |     2|
|146   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_20                                                    |     2|
|147   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_21                                                    |     1|
|148   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_22                                                    |     1|
|149   |                \USE_B_CHANNEL.cmd_b_queue                                               |axi_data_fifo_v2_1_10_axic_fifo_3                                     |   106|
|150   |                  inst                                                                   |axi_data_fifo_v2_1_10_fifo_gen                                        |   106|
|151   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_3__parameterized1                                |    94|
|152   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_3_synth__parameterized1                          |    94|
|153   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized1                                    |    94|
|154   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized1                                |    94|
|155   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized1                                              |    38|
|156   |                              \gr1.gr1_int.rfwft                                         |rd_fwft__parameterized0                                               |    17|
|157   |                              \grss.rsts                                                 |rd_status_flags_ss__parameterized1                                    |     2|
|158   |                              rpntr                                                      |rd_bin_cntr__parameterized1                                           |    19|
|159   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized1                                              |    25|
|160   |                              \gwss.wsts                                                 |wr_status_flags_ss__parameterized1                                    |     5|
|161   |                              wpntr                                                      |wr_bin_cntr__parameterized1                                           |    20|
|162   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized1                                                |    11|
|163   |                              \gdm.dm_gen.dm                                             |dmem__parameterized0                                                  |     6|
|164   |                            rstblk                                                       |reset_blk_ramfifo__parameterized1                                     |    20|
|165   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                                                       |     1|
|166   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_4                                                     |     1|
|167   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_5                                                     |     2|
|168   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_6                                                     |     2|
|169   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_7                                                     |     1|
|170   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_8                                                     |     1|
|171   |              \USE_WRITE.write_data_inst                                                 |axi_protocol_converter_v2_1_11_w_axi3_conv                            |    22|
|172   |        auto_us                                                                          |design_dma_auto_us_0                                                  |   531|
|173   |          inst                                                                           |axi_dwidth_converter_v2_1_11_top                                      |   531|
|174   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                               |axi_dwidth_converter_v2_1_11_axi_upsizer                              |   531|
|175   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                          |axi_dwidth_converter_v2_1_11_w_upsizer                                |   272|
|176   |              \USE_WRITE.write_addr_inst                                                 |axi_dwidth_converter_v2_1_11_a_upsizer                                |   136|
|177   |                \GEN_CMD_QUEUE.cmd_queue                                                 |generic_baseblocks_v2_1_0_command_fifo                                |   135|
|178   |              si_register_slice_inst                                                     |axi_register_slice_v2_1_11_axi_register_slice                         |   123|
|179   |                aw_pipe                                                                  |axi_register_slice_v2_1_11_axic_register_slice                        |   123|
|180   |    processing_system7_0                                                                 |design_dma_processing_system7_0_0                                     |   244|
|181   |      inst                                                                               |processing_system7_v5_5_processing_system7                            |   244|
|182   |    ps7_0_axi_periph                                                                     |design_dma_ps7_0_axi_periph_0                                         |  1498|
|183   |      xbar                                                                               |design_dma_xbar_0                                                     |   308|
|184   |        inst                                                                             |axi_crossbar_v2_1_12_axi_crossbar                                     |   308|
|185   |          \gen_sasd.crossbar_sasd_0                                                      |axi_crossbar_v2_1_12_crossbar_sasd                                    |   308|
|186   |            addr_arbiter_inst                                                            |axi_crossbar_v2_1_12_addr_arbiter_sasd                                |   127|
|187   |            \gen_decerr.decerr_slave_inst                                                |axi_crossbar_v2_1_12_decerr_slave                                     |    14|
|188   |            reg_slice_r                                                                  |axi_register_slice_v2_1_11_axic_register_slice__parameterized14       |   147|
|189   |            splitter_ar                                                                  |axi_crossbar_v2_1_12_splitter__parameterized0                         |     4|
|190   |            splitter_aw                                                                  |axi_crossbar_v2_1_12_splitter                                         |     7|
|191   |      s00_couplers                                                                       |s00_couplers_imp_1G4MM2Z                                              |  1190|
|192   |        auto_pc                                                                          |design_dma_auto_pc_0                                                  |  1190|
|193   |          inst                                                                           |axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0 |  1190|
|194   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                        |axi_protocol_converter_v2_1_11_b2s                                    |  1190|
|195   |              \RD.ar_channel_0                                                           |axi_protocol_converter_v2_1_11_b2s_ar_channel                         |   181|
|196   |                ar_cmd_fsm_0                                                             |axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm                         |    27|
|197   |                cmd_translator_0                                                         |axi_protocol_converter_v2_1_11_b2s_cmd_translator_0                   |   142|
|198   |                  incr_cmd_0                                                             |axi_protocol_converter_v2_1_11_b2s_incr_cmd_1                         |    48|
|199   |                  wrap_cmd_0                                                             |axi_protocol_converter_v2_1_11_b2s_wrap_cmd_2                         |    89|
|200   |              \RD.r_channel_0                                                            |axi_protocol_converter_v2_1_11_b2s_r_channel                          |   126|
|201   |                rd_data_fifo_0                                                           |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1        |    74|
|202   |                transaction_fifo_0                                                       |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2        |    38|
|203   |              SI_REG                                                                     |axi_register_slice_v2_1_11_axi_register_slice__parameterized0         |   643|
|204   |                ar_pipe                                                                  |axi_register_slice_v2_1_11_axic_register_slice__parameterized7        |   217|
|205   |                aw_pipe                                                                  |axi_register_slice_v2_1_11_axic_register_slice__parameterized4        |   232|
|206   |                b_pipe                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized6        |    48|
|207   |                r_pipe                                                                   |axi_register_slice_v2_1_11_axic_register_slice__parameterized8        |   146|
|208   |              \WR.aw_channel_0                                                           |axi_protocol_converter_v2_1_11_b2s_aw_channel                         |   174|
|209   |                aw_cmd_fsm_0                                                             |axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm                         |    18|
|210   |                cmd_translator_0                                                         |axi_protocol_converter_v2_1_11_b2s_cmd_translator                     |   140|
|211   |                  incr_cmd_0                                                             |axi_protocol_converter_v2_1_11_b2s_incr_cmd                           |    48|
|212   |                  wrap_cmd_0                                                             |axi_protocol_converter_v2_1_11_b2s_wrap_cmd                           |    88|
|213   |              \WR.b_channel_0                                                            |axi_protocol_converter_v2_1_11_b2s_b_channel                          |    64|
|214   |                bid_fifo_0                                                               |axi_protocol_converter_v2_1_11_b2s_simple_fifo                        |    32|
|215   |                bresp_fifo_0                                                             |axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0        |     8|
|216   |    rst_ps7_0_100M                                                                       |design_dma_rst_ps7_0_100M_0                                           |    66|
|217   |      U0                                                                                 |proc_sys_reset                                                        |    66|
|218   |        EXT_LPF                                                                          |lpf                                                                   |    23|
|219   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |cdc_sync__parameterized3                                              |     6|
|220   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |cdc_sync__parameterized2                                              |     6|
|221   |        SEQ                                                                              |sequence_psr                                                          |    38|
|222   |          SEQ_COUNTER                                                                    |upcnt_n                                                               |    13|
|223   |    xlconstant_0                                                                         |design_dma_xlconstant_0_0                                             |     0|
|224   |    xlconstant_1                                                                         |design_dma_xlconstant_1_0                                             |     0|
+------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2432 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:04:26 . Memory (MB): peak = 1016.121 ; gain = 532.176
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:43 . Memory (MB): peak = 1016.121 ; gain = 805.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 52 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
946 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:35 ; elapsed = 00:04:39 . Memory (MB): peak = 1016.121 ; gain = 714.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/kab/Desktop/workspace/ZedBoard_DMA_SampleGenerator/ZedBoard_DMA_SampleGenerator.runs/synth_1/design_dma_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1016.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 14:14:13 2017...
