Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ryan/Desktop/School/ECE238L/test/testvb_isim_beh.exe -prj C:/Users/Ryan/Desktop/School/ECE238L/test/testvb_beh.prj work.testvb 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ryan/Desktop/School/ECE238L/test/test.vhd" into library work
Parsing VHDL file "C:/Users/Ryan/Desktop/School/ECE238L/test/testvb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity test [test_default]
Compiling architecture behavior of entity testvb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/Ryan/Desktop/School/ECE238L/test/testvb_isim_beh.exe
Fuse Memory Usage: 19020 KB
Fuse CPU Usage: 202 ms
