# CPU-Design-In-Verilog
A project I did to create a CPU in verilog in order to learn about the basics of how CPUs function.
Contains a basic single cycle CPU implementation as well as a pipelined one. For all questions please email lelroycollege@gmail.com
