int F_1 ( int V_1 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nreturn - 1 ;\r\ncase V_4 :\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 0 )\r\nreturn 4 ;\r\nelse if ( V_1 == 1 )\r\nreturn 9 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_14 :\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 ;\r\nelse if ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_15 :\r\nreturn - 1 ;\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\nif ( ( V_1 >= V_19 ) &&\r\n( V_1 < ( V_19 + 2 ) ) )\r\nreturn V_1 - V_19 ;\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 2 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\nif ( V_1 == V_19 )\r\nreturn 0 ;\r\nif ( ( V_1 >= 0 ) && ( V_1 < 4 ) )\r\nreturn V_1 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_23 :\r\nif ( V_1 == 2 )\r\nreturn 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_24 :\r\nif ( ( V_1 >= 16 ) && ( V_1 < 20 ) )\r\nreturn V_1 - 16 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_25 :\r\ncase V_26 :\r\nreturn - 1 ;\r\ncase V_27 :\r\nif ( V_1 >= 0 && V_1 <= 3 )\r\nreturn ( V_1 + 0x1f ) & 0x1f ;\r\nelse\r\nreturn - 1 ;\r\ncase V_28 :\r\nif ( V_1 >= 0 && V_1 <= 1 )\r\nreturn V_1 + 1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_29 :\r\nreturn - 1 ;\r\ncase V_30 :\r\nif ( V_1 >= 0 && V_1 <= 3 )\r\nreturn V_1 ;\r\nelse if ( V_1 >= 16 && V_1 <= 19 )\r\nreturn V_1 - 16 + 4 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_31 :\r\nif ( V_1 >= 0 && V_1 <= 2 )\r\nreturn 7 - V_1 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_32 :\r\nif ( V_1 == 2 )\r\nreturn 8 ;\r\nelse\r\nreturn - 1 ;\r\ncase V_33 :\r\nif ( V_1 == V_19 )\r\nreturn 1 ;\r\nelse\r\nreturn - 1 ;\r\n}\r\nF_3\r\n( L_1 ,\r\nF_2 () -> V_2 ) ;\r\nreturn - 1 ;\r\n}\r\nT_1 F_4 ( int V_1 )\r\n{\r\nT_1 V_34 ;\r\nint V_35 ;\r\nint V_36 = 0 ;\r\nif ( V_37 )\r\nreturn V_37 ( V_1 ) ;\r\nV_34 . V_38 = 0 ;\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_3 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nreturn V_34 ;\r\ncase V_9 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nif ( V_1 == 1 ) {\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nreturn V_34 ;\r\n}\r\nbreak;\r\ncase V_23 :\r\nif ( V_1 == 1 ) {\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nreturn V_34 ;\r\n} else\r\nV_36 = 1 ;\r\nbreak;\r\ncase V_29 :\r\nif ( V_1 == 2 ) {\r\nV_34 . V_38 = 0 ;\r\nreturn V_34 ;\r\n} else {\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nreturn V_34 ;\r\n}\r\nbreak;\r\ncase V_32 :\r\nif ( V_1 == 0 || V_1 == 1 ) {\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nreturn V_34 ;\r\n} else {\r\nV_36 = 1 ;\r\n}\r\nbreak;\r\n}\r\nV_35 = F_1 ( V_1 ) ;\r\nif ( V_35 != - 1 ) {\r\nif ( V_36 ) {\r\nint V_43 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\n0x19 ) ;\r\nswitch ( ( V_43 >> 8 ) & 0x7 ) {\r\ncase 0 :\r\nV_34 . V_38 = 0 ;\r\nbreak;\r\ncase 1 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 0 ;\r\nV_34 . V_39 . V_42 = 10 ;\r\nbreak;\r\ncase 2 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 10 ;\r\nbreak;\r\ncase 3 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 0 ;\r\nV_34 . V_39 . V_42 = 100 ;\r\nbreak;\r\ncase 4 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 100 ;\r\nbreak;\r\ncase 5 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 100 ;\r\nbreak;\r\ncase 6 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 0 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nbreak;\r\ncase 7 :\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = 1 ;\r\nV_34 . V_39 . V_42 = 1000 ;\r\nbreak;\r\n}\r\n} else {\r\nint V_43 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff , 17 ) ;\r\nif ( ( V_43 & ( 1 << 11 ) ) == 0 ) {\r\nint V_44 =\r\nF_5 ( V_35 >> 8 ,\r\nV_35 & 0xff , 0 ) ;\r\nif ( ( V_44 & ( 1 << 12 ) ) == 0 )\r\nV_43 |= 1 << 11 ;\r\n}\r\nif ( V_43 & ( 1 << 11 ) ) {\r\nV_34 . V_39 . V_40 = 1 ;\r\nV_34 . V_39 . V_41 = ( ( V_43 >> 13 ) & 1 ) ;\r\nswitch ( ( V_43 >> 14 ) & 3 ) {\r\ncase 0 :\r\nV_34 . V_39 . V_42 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_34 . V_39 . V_42 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_34 . V_39 . V_42 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_34 . V_38 = 0 ;\r\nbreak;\r\n}\r\n}\r\n}\r\n} else if ( F_6 ( V_45 )\r\n|| F_6 ( V_46 )\r\n|| F_6 ( V_47 ) ) {\r\nunion V_48 V_49 ;\r\nint V_50 = F_7 ( V_1 ) ;\r\nint V_51 = F_8 ( V_1 ) ;\r\nV_49 . V_38 =\r\nF_9 ( F_10 ( V_51 , V_50 ) ) ;\r\nV_34 . V_39 . V_40 = V_49 . V_39 . V_52 ;\r\nV_34 . V_39 . V_41 = V_49 . V_39 . V_53 ;\r\nswitch ( V_49 . V_39 . V_42 ) {\r\ncase 0 :\r\nV_34 . V_39 . V_42 = 10 ;\r\nbreak;\r\ncase 1 :\r\nV_34 . V_39 . V_42 = 100 ;\r\nbreak;\r\ncase 2 :\r\nV_34 . V_39 . V_42 = 1000 ;\r\nbreak;\r\ncase 3 :\r\nV_34 . V_38 = 0 ;\r\nbreak;\r\n}\r\n} else {\r\nV_34 . V_38 = 0 ;\r\n}\r\nif ( ! V_34 . V_39 . V_40 )\r\nV_34 . V_38 = 0 ;\r\nreturn V_34 ;\r\n}\r\nint F_11 ( int V_35 ,\r\nT_2\r\nV_54 ,\r\nT_1 V_55 )\r\n{\r\nif ( ( V_54 & V_56 ) !=\r\nV_57 ) {\r\nT_3 V_58 ;\r\nV_58 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ) ;\r\nV_58 . V_39 . V_61 =\r\n( V_54 & V_56 ) ==\r\nV_62 ;\r\nV_58 . V_39 . V_63 =\r\n( V_54 & V_56 ) ==\r\nV_62 ;\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ,\r\nV_58 . V_59 ) ;\r\n}\r\nif ( ( V_54 & V_64 )\r\n&& ( V_55 . V_39 . V_42 == 0 ) ) {\r\nT_4 V_65 ;\r\nT_5 V_66 ;\r\nT_3 V_58 ;\r\nT_6 V_67 ;\r\nT_7 V_68 ;\r\nV_66 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_69 ) ;\r\nV_58 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ) ;\r\nV_58 . V_39 . V_70 =\r\nV_66 . V_39 . V_71 ;\r\nV_58 . V_39 . V_72 =\r\nV_66 . V_39 . V_73 ;\r\nV_58 . V_39 . V_74 =\r\nV_66 . V_39 . V_75 ;\r\nV_58 . V_39 . V_76 =\r\nV_66 . V_39 . V_77 ;\r\nV_58 . V_39 . V_78 =\r\nV_66 . V_39 . V_79 ;\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ,\r\nV_58 . V_59 ) ;\r\nif ( V_66 . V_39 . V_80 ) {\r\nV_67 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_81 ) ;\r\nV_68 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_82 ) ;\r\nV_68 . V_39 . V_83 =\r\nV_67 . V_39 . V_84 ;\r\nV_68 . V_39 . V_85 =\r\nV_67 . V_39 . V_86 ;\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_82 ,\r\nV_68 . V_59 ) ;\r\n}\r\nV_65 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 ) ;\r\nV_65 . V_39 . V_88 = 1 ;\r\nV_65 . V_39 . V_89 = 1 ;\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 , V_65 . V_59 ) ;\r\n} else if ( ( V_54 & V_64 ) ) {\r\nT_4 V_65 ;\r\nT_5 V_66 ;\r\nT_3 V_58 ;\r\nT_7 V_68 ;\r\nV_66 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_69 ) ;\r\nV_58 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ) ;\r\nV_58 . V_39 . V_70 = 0 ;\r\nV_58 . V_39 . V_72 = 0 ;\r\nV_58 . V_39 . V_74 = 0 ;\r\nV_58 . V_39 . V_76 = 0 ;\r\nV_58 . V_39 . V_78 = 0 ;\r\nif ( V_66 . V_39 . V_80 ) {\r\nV_68 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_82 ) ;\r\nV_68 . V_39 . V_83 = 0 ;\r\nV_68 . V_39 . V_85 = 0 ;\r\n}\r\nswitch ( V_55 . V_39 . V_42 ) {\r\ncase 10 :\r\nV_58 . V_39 . V_72 =\r\nV_55 . V_39 . V_41 ;\r\nV_58 . V_39 . V_74 =\r\n! V_55 . V_39 . V_41 ;\r\nbreak;\r\ncase 100 :\r\nV_58 . V_39 . V_76 =\r\nV_55 . V_39 . V_41 ;\r\nV_58 . V_39 . V_78 =\r\n! V_55 . V_39 . V_41 ;\r\nbreak;\r\ncase 1000 :\r\nV_68 . V_39 . V_83 =\r\nV_55 . V_39 . V_41 ;\r\nV_68 . V_39 . V_85 =\r\n! V_55 . V_39 . V_41 ;\r\nbreak;\r\n}\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_60 ,\r\nV_58 . V_59 ) ;\r\nif ( V_66 . V_39 . V_80 )\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_82 ,\r\nV_68 . V_59 ) ;\r\nV_65 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 ) ;\r\nV_65 . V_39 . V_88 = 1 ;\r\nV_65 . V_39 . V_89 = 1 ;\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 , V_65 . V_59 ) ;\r\n} else {\r\nT_4 V_65 ;\r\nV_65 . V_59 =\r\nF_5 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 ) ;\r\nV_65 . V_39 . V_88 = 0 ;\r\nV_65 . V_39 . V_89 = 1 ;\r\nV_65 . V_39 . V_53 = V_55 . V_39 . V_41 ;\r\nif ( V_55 . V_39 . V_42 == 1000 ) {\r\nV_65 . V_39 . V_90 = 1 ;\r\nV_65 . V_39 . V_91 = 0 ;\r\n} else if ( V_55 . V_39 . V_42 == 100 ) {\r\nV_65 . V_39 . V_90 = 0 ;\r\nV_65 . V_39 . V_91 = 1 ;\r\n} else if ( V_55 . V_39 . V_42 == 10 ) {\r\nV_65 . V_39 . V_90 = 0 ;\r\nV_65 . V_39 . V_91 = 0 ;\r\n}\r\nF_12 ( V_35 >> 8 , V_35 & 0xff ,\r\nV_87 , V_65 . V_59 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_13 ( int V_50 , int V_92 )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_12 :\r\nif ( V_50 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_29 :\r\nif ( V_50 == 0 )\r\nreturn 2 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_50 == 0 )\r\nreturn 0 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_50 == 1 )\r\nreturn 0 ;\r\nbreak;\r\n}\r\nreturn V_92 ;\r\n}\r\nint F_14 ( int V_50 )\r\n{\r\nif ( F_2 () -> V_2 == V_12 ) {\r\nif ( V_50 == 0 ) {\r\nF_15 ( F_16 ( 1 , V_50 ) , 0 ) ;\r\nF_15 ( F_17 ( 1 , V_50 ) , 0 ) ;\r\nF_15 ( F_16 ( 0 , V_50 ) ,\r\n0xc ) ;\r\nF_15 ( F_17 ( 0 , V_50 ) ,\r\n0xc ) ;\r\n}\r\n} else if ( F_2 () -> V_2 ==\r\nV_11 ) {\r\nif ( V_50 == 0 ) {\r\nint V_35 = F_1 ( 0 ) ;\r\nif ( V_35 != - 1 ) {\r\nint V_93 =\r\nF_5 ( V_35 >> 8 ,\r\nV_35 & 0xff , 0x2 ) ;\r\nif ( V_93 == 0x0143 ) {\r\nF_3 ( L_2 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3\r\n( L_4 ) ;\r\nF_3\r\n( L_5 ) ;\r\nF_3\r\n( L_6 ) ;\r\nF_3 ( L_3 ) ;\r\nF_3 ( L_2 ) ;\r\nF_18 ( 1000000000 ) ;\r\nF_15 ( F_17\r\n( 0 , V_50 ) , 5 ) ;\r\nF_15 ( F_16\r\n( 0 , V_50 ) , 5 ) ;\r\n}\r\n}\r\n}\r\n} else if ( F_2 () -> V_2 ==\r\nV_31 ) {\r\nF_15 ( F_17 ( 0 , V_50 ) , 0 ) ;\r\nF_15 ( F_16 ( 0 , V_50 ) , 0x10 ) ;\r\nF_15 ( F_17 ( 1 , V_50 ) , 0 ) ;\r\nF_15 ( F_16 ( 1 , V_50 ) , 0x10 ) ;\r\nF_15 ( F_17 ( 2 , V_50 ) , 0 ) ;\r\nF_15 ( F_16 ( 2 , V_50 ) , 0x10 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nenum V_94 F_19 ( void )\r\n{\r\nswitch ( F_2 () -> V_2 ) {\r\ncase V_29 :\r\ncase V_95 :\r\ncase V_96 :\r\ncase V_97 :\r\ncase V_98 :\r\ncase V_31 :\r\ncase V_32 :\r\nreturn V_99 ;\r\ncase V_26 :\r\nreturn V_100 ;\r\ndefault:\r\nbreak;\r\n}\r\nif ( F_20 () )\r\nreturn V_99 ;\r\nreturn V_101 ;\r\n}
