Analysis & Elaboration report for top_level
Thu Jun 25 15:58:44 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "add32:iadd_adder2"
  6. Port Connectivity Checks: "mul16_16:imul_t0|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393|pgtree32slansky:pgtree32slansky_i1"
  7. Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i328"
  8. Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i327"
  9. Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i326"
 10. Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i325"
 11. Port Connectivity Checks: "mul16_16:imul_t0|half_adder:half_adder_i324"
 12. Port Connectivity Checks: "add32:iadd_adder1|pgtree32slansky:pgtree32slansky_i1"
 13. Port Connectivity Checks: "add32:iadd_adder1"
 14. Port Connectivity Checks: "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1"
 15. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                        ;
+------------------------------------+--------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Jun 25 15:58:44 2015            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_level                                        ;
; Top-level Entity Name              ; top_level                                        ;
; Family                             ; Cyclone IV GX                                    ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                        ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                        ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                        ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; top_level          ; top_level          ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add32:iadd_adder2"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393|pgtree32slansky:pgtree32slansky_i1" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                            ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; p     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; g[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i328"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i327"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i326"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|buf_1:buf_1_i325"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mul16_16:imul_t0|half_adder:half_adder_i324"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add32:iadd_adder1|pgtree32slansky:pgtree32slansky_i1"                                ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; p     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add32:iadd_adder1"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1"                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; p     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 25 15:57:21 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file zero_1.vhd
    Info (12022): Found design unit 1: zero_1-behavioural
    Info (12023): Found entity 1: zero_1
Info (12021): Found 2 design units, including 1 entities, in source file xr2_1.vhd
    Info (12022): Found design unit 1: xr2_1-behavioural
    Info (12023): Found entity 1: xr2_1
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-behavioural
    Info (12023): Found entity 1: top_level
Info (12021): Found 2 design units, including 1 entities, in source file slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd
    Info (12022): Found design unit 1: slansky_nbit0_32_nbit1_32_extended_false_signed_true-behavioural
    Info (12023): Found entity 1: slansky_nbit0_32_nbit1_32_extended_false_signed_true
Info (12021): Found 2 design units, including 1 entities, in source file pigi.vhd
    Info (12022): Found design unit 1: pigi-behavioural
    Info (12023): Found entity 1: pigi
Info (12021): Found 2 design units, including 1 entities, in source file pigibus32.vhd
    Info (12022): Found design unit 1: pigibus32-behavioural
    Info (12023): Found entity 1: pigibus32
Info (12021): Found 2 design units, including 1 entities, in source file pigibus16.vhd
    Info (12022): Found design unit 1: pigibus16-behavioural
    Info (12023): Found entity 1: pigibus16
Info (12021): Found 2 design units, including 1 entities, in source file pgtree32slansky.vhd
    Info (12022): Found design unit 1: pgtree32slansky-behavioural
    Info (12023): Found entity 1: pgtree32slansky
Info (12021): Found 2 design units, including 1 entities, in source file pgtree16slansky.vhd
    Info (12022): Found design unit 1: pgtree16slansky-behavioural
    Info (12023): Found entity 1: pgtree16slansky
Info (12021): Found 2 design units, including 1 entities, in source file pg.vhd
    Info (12022): Found design unit 1: pg-behavioural
    Info (12023): Found entity 1: pg
Info (12021): Found 2 design units, including 1 entities, in source file one_1.vhd
    Info (12022): Found design unit 1: one_1-behavioural
    Info (12023): Found entity 1: one_1
Info (12021): Found 2 design units, including 1 entities, in source file o2_1.vhd
    Info (12022): Found design unit 1: o2_1-behavioural
    Info (12023): Found entity 1: o2_1
Info (12021): Found 2 design units, including 1 entities, in source file mul16_16.vhd
    Info (12022): Found design unit 1: mul16_16-behavioural
    Info (12023): Found entity 1: mul16_16
Info (12021): Found 2 design units, including 1 entities, in source file inv_1.vhd
    Info (12022): Found design unit 1: inv_1-behavioural
    Info (12023): Found entity 1: inv_1
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-behavioural
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-behavioural
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file constant_0b1011111011101100.vhd
    Info (12022): Found design unit 1: constant_0b1011111011101100-behavioural
    Info (12023): Found entity 1: constant_0b1011111011101100
Info (12021): Found 2 design units, including 1 entities, in source file constant_0b1011000001101101.vhd
    Info (12022): Found design unit 1: constant_0b1011000001101101-behavioural
    Info (12023): Found entity 1: constant_0b1011000001101101
Info (12021): Found 2 design units, including 1 entities, in source file constant_0b1001111001110111.vhd
    Info (12022): Found design unit 1: constant_0b1001111001110111-behavioural
    Info (12023): Found entity 1: constant_0b1001111001110111
Info (12021): Found 2 design units, including 1 entities, in source file constant_0b0100000000000000.vhd
    Info (12022): Found design unit 1: constant_0b0100000000000000-behavioural
    Info (12023): Found entity 1: constant_0b0100000000000000
Info (12021): Found 2 design units, including 1 entities, in source file buf_32.vhd
    Info (12022): Found design unit 1: buf_32-behavioural
    Info (12023): Found entity 1: buf_32
Info (12021): Found 2 design units, including 1 entities, in source file buf_1.vhd
    Info (12022): Found design unit 1: buf_1-behavioural
    Info (12023): Found entity 1: buf_1
Info (12021): Found 2 design units, including 1 entities, in source file buf_16.vhd
    Info (12022): Found design unit 1: buf_16-behavioural
    Info (12023): Found entity 1: buf_16
Info (12021): Found 2 design units, including 1 entities, in source file booth_mux.vhd
    Info (12022): Found design unit 1: booth_mux-behavioural
    Info (12023): Found entity 1: booth_mux
Info (12021): Found 2 design units, including 1 entities, in source file booth_decoder.vhd
    Info (12022): Found design unit 1: booth_decoder-behavioural
    Info (12023): Found entity 1: booth_decoder
Info (12021): Found 2 design units, including 1 entities, in source file add32.vhd
    Info (12022): Found design unit 1: add32-behavioural
    Info (12023): Found entity 1: add32
Info (12021): Found 2 design units, including 1 entities, in source file add16.vhd
    Info (12022): Found design unit 1: add16-behavioural
    Info (12023): Found entity 1: add16
Info (12021): Found 2 design units, including 1 entities, in source file a2_1.vhd
    Info (12022): Found design unit 1: a2_1-behavioural
    Info (12023): Found entity 1: a2_1
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "add16" for hierarchy "add16:iadd_add_2"
Warning (10036): Verilog HDL or VHDL warning at add16.vhd(58): object "p1_a" assigned a value but never read
Info (12128): Elaborating entity "pigibus16" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0"
Info (12128): Elaborating entity "pigi" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0|pigi:pigi_i0"
Info (12128): Elaborating entity "xr2_1" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0|pigi:pigi_i0|xr2_1:xr2_1_i0"
Warning (12125): Using design file /soc/alliance/cells/sxlib/xr2_x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: xr2_x1-RTL
    Info (12023): Found entity 1: xr2_x1
Info (12128): Elaborating entity "xr2_x1" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0|pigi:pigi_i0|xr2_1:xr2_1_i0|xr2_x1:xr2_x1_i0"
Info (12128): Elaborating entity "a2_1" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0|pigi:pigi_i0|a2_1:a2_1_i1"
Warning (12125): Using design file /soc/alliance/cells/sxlib/a2_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: a2_x2-RTL
    Info (12023): Found entity 1: a2_x2
Info (12128): Elaborating entity "a2_x2" for hierarchy "add16:iadd_add_2|pigibus16:pigibus16_i0|pigi:pigi_i0|a2_1:a2_1_i1|a2_x2:a2_x2_i0"
Info (12128): Elaborating entity "pgtree16slansky" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1"
Info (12128): Elaborating entity "buf_1" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|buf_1:buf_1_i0"
Warning (12125): Using design file /soc/alliance/cells/sxlib/buf_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: buf_x2-RTL
    Info (12023): Found entity 1: buf_x2
Info (12128): Elaborating entity "buf_x2" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|buf_1:buf_1_i0|buf_x2:buf_x2_i0"
Info (12128): Elaborating entity "pg" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|pg:pg_i2"
Info (12128): Elaborating entity "o2_1" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|pg:pg_i2|o2_1:o2_1_i2"
Warning (12125): Using design file /soc/alliance/cells/sxlib/o2_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: o2_x2-RTL
    Info (12023): Found entity 1: o2_x2
Info (12128): Elaborating entity "o2_x2" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|pg:pg_i2|o2_1:o2_1_i2|o2_x2:o2_x2_i0"
Info (12128): Elaborating entity "buf_16" for hierarchy "add16:iadd_add_2|pgtree16slansky:pgtree16slansky_i1|buf_16:buf_16_i96"
Info (12128): Elaborating entity "add32" for hierarchy "add32:iadd_adder1"
Warning (10036): Verilog HDL or VHDL warning at add32.vhd(58): object "p2_a" assigned a value but never read
Info (12128): Elaborating entity "pigibus32" for hierarchy "add32:iadd_adder1|pigibus32:pigibus32_i0"
Info (12128): Elaborating entity "pgtree32slansky" for hierarchy "add32:iadd_adder1|pgtree32slansky:pgtree32slansky_i1"
Info (12128): Elaborating entity "buf_32" for hierarchy "add32:iadd_adder1|pgtree32slansky:pgtree32slansky_i1|buf_32:buf_32_i240"
Info (12128): Elaborating entity "constant_0b1011000001101101" for hierarchy "constant_0b1011000001101101:constant_0b1011000001101101_i0"
Info (12128): Elaborating entity "one_1" for hierarchy "constant_0b1011000001101101:constant_0b1011000001101101_i0|one_1:one_1_i0"
Warning (12125): Using design file /soc/alliance/cells/sxlib/one_x0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: one_x0-RTL
    Info (12023): Found entity 1: one_x0
Info (12128): Elaborating entity "one_x0" for hierarchy "constant_0b1011000001101101:constant_0b1011000001101101_i0|one_1:one_1_i0|one_x0:one_x0_i0"
Info (12128): Elaborating entity "zero_1" for hierarchy "constant_0b1011000001101101:constant_0b1011000001101101_i0|zero_1:zero_1_i1"
Warning (12125): Using design file /soc/alliance/cells/sxlib/zero_x0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: zero_x0-RTL
    Info (12023): Found entity 1: zero_x0
Info (12128): Elaborating entity "zero_x0" for hierarchy "constant_0b1011000001101101:constant_0b1011000001101101_i0|zero_1:zero_1_i1|zero_x0:zero_x0_i0"
Info (12128): Elaborating entity "mul16_16" for hierarchy "mul16_16:imul_t0"
Warning (10036): Verilog HDL or VHDL warning at mul16_16.vhd(789): object "report_3_33_0" assigned a value but never read
Info (12128): Elaborating entity "booth_decoder" for hierarchy "mul16_16:imul_t0|booth_decoder:booth_decoder_i1"
Info (12128): Elaborating entity "inv_1" for hierarchy "mul16_16:imul_t0|booth_decoder:booth_decoder_i1|inv_1:inv_1_i0"
Warning (12125): Using design file /soc/alliance/cells/sxlib/inv_x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: inv_x1-RTL
    Info (12023): Found entity 1: inv_x1
Info (12128): Elaborating entity "inv_x1" for hierarchy "mul16_16:imul_t0|booth_decoder:booth_decoder_i1|inv_1:inv_1_i0|inv_x1:inv_x1_i0"
Info (12128): Elaborating entity "booth_mux" for hierarchy "mul16_16:imul_t0|booth_mux:booth_mux_i2"
Info (12128): Elaborating entity "half_adder" for hierarchy "mul16_16:imul_t0|half_adder:half_adder_i153"
Warning (12125): Using design file /soc/alliance/cells/sxlib/halfadder_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: halfadder_x2-RTL
    Info (12023): Found entity 1: halfadder_x2
Info (12128): Elaborating entity "halfadder_x2" for hierarchy "mul16_16:imul_t0|half_adder:half_adder_i153|halfadder_x2:halfadder_x2_i0"
Info (12128): Elaborating entity "full_adder" for hierarchy "mul16_16:imul_t0|full_adder:full_adder_i155"
Warning (12125): Using design file /soc/alliance/cells/sxlib/fulladder_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fulladder_x2-RTL
    Info (12023): Found entity 1: fulladder_x2
Info (12128): Elaborating entity "fulladder_x2" for hierarchy "mul16_16:imul_t0|full_adder:full_adder_i155|fulladder_x2:fulladder_x2_i0"
Info (12128): Elaborating entity "slansky_nbit0_32_nbit1_32_extended_false_signed_true" for hierarchy "mul16_16:imul_t0|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393"
Warning (10036): Verilog HDL or VHDL warning at slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd(58): object "p3_a" assigned a value but never read
Info (12128): Elaborating entity "constant_0b0100000000000000" for hierarchy "constant_0b0100000000000000:constant_0b0100000000000000_i1"
Info (12128): Elaborating entity "constant_0b1001111001110111" for hierarchy "constant_0b1001111001110111:constant_0b1001111001110111_i2"
Info (12128): Elaborating entity "constant_0b1011111011101100" for hierarchy "constant_0b1011111011101100:constant_0b1011111011101100_i3"
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Thu Jun 25 15:58:45 2015
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:01:01


