

================================================================
== Vivado HLS Report for 'blendOpt_Loop_1_proc'
================================================================
* Date:           Wed Mar  4 23:28:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.268|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    4|  130308|    4|  130308|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------+-----+-----+-----+-----+----------+
        |                        |        |  Latency  |  Interval | Pipeline |
        |        Instance        | Module | min | max | min | max |   Type   |
        +------------------------+--------+-----+-----+-----+-----+----------+
        |tmp_V_read_r_fu_117     |read_r  |    0|    0|    1|    1| function |
        |tmp_V_10_read_r_fu_124  |read_r  |    0|    0|    1|    1| function |
        +------------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |    1|  130305|         2|          1|          1| 1 ~ 130305 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     62|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       2|     22|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    159|    -|
|Register         |        -|      -|      68|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|      70|    243|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------+---------+-------+---+----+-----+
    |        Instance        | Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------+---------+-------+---+----+-----+
    |tmp_V_read_r_fu_117     |read_r  |        0|      0|  1|  11|    0|
    |tmp_V_10_read_r_fu_124  |read_r  |        0|      0|  1|  11|    0|
    +------------------------+--------+---------+-------+---+----+-----+
    |Total                   |        |        0|      0|  2|  22|    0|
    +------------------------+--------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |blendTop_mul_mul_Ffa_U208  |blendTop_mul_mul_Ffa  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln471_fu_142_p2                            |     +    |      0|  0|  26|          19|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp29       |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp31       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln471_fu_137_p2                           |   icmp   |      0|  0|  18|          19|          19|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call3  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call5  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  62|          48|          30|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  27|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |imageA_cols_load4_loc_blk_n      |   9|          2|    1|          2|
    |imageA_cols_load4_loc_out_blk_n  |   9|          2|    1|          2|
    |imageA_data_V_blk_n              |   9|          2|    1|          2|
    |imageA_data_V_read               |   9|          2|    1|          2|
    |imageA_rows_load3_loc_blk_n      |   9|          2|    1|          2|
    |imageA_rows_load3_loc_out_blk_n  |   9|          2|    1|          2|
    |imageB_data_V_blk_n              |   9|          2|    1|          2|
    |imageB_data_V_read               |   9|          2|    1|          2|
    |indvar_flatten_reg_106           |   9|          2|   19|         38|
    |p_imageA_in_V_V_blk_n            |   9|          2|    1|          2|
    |p_imageB_in_V_V_blk_n            |   9|          2|    1|          2|
    |real_start                       |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 159|         34|   33|         70|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |bound_reg_164                        |  19|   0|   19|          0|
    |icmp_ln471_reg_169                   |   1|   0|    1|          0|
    |imageA_cols_load4_lo_reg_159         |  10|   0|   10|          0|
    |imageA_rows_load3_lo_reg_154         |   9|   0|    9|          0|
    |indvar_flatten_reg_106               |  19|   0|   19|          0|
    |start_once_reg                       |   1|   0|    1|          0|
    |tmp_V_10_read_r_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |tmp_V_read_r_fu_117_ap_start_reg     |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  68|   0|   68|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|start_full_n                      |  in |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_done                           | out |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|start_out                         | out |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|start_write                       | out |    1| ap_ctrl_hs |    blendOpt_Loop_1_proc   | return value |
|imageA_rows_load3_loc_dout        |  in |    9|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_rows_load3_loc_empty_n     |  in |    1|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_rows_load3_loc_read        | out |    1|   ap_fifo  |   imageA_rows_load3_loc   |    pointer   |
|imageA_cols_load4_loc_dout        |  in |   10|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_cols_load4_loc_empty_n     |  in |    1|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_cols_load4_loc_read        | out |    1|   ap_fifo  |   imageA_cols_load4_loc   |    pointer   |
|imageA_data_V_dout                |  in |    8|   ap_fifo  |       imageA_data_V       |    pointer   |
|imageA_data_V_empty_n             |  in |    1|   ap_fifo  |       imageA_data_V       |    pointer   |
|imageA_data_V_read                | out |    1|   ap_fifo  |       imageA_data_V       |    pointer   |
|p_imageA_in_V_V_din               | out |    8|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|p_imageA_in_V_V_full_n            |  in |    1|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|p_imageA_in_V_V_write             | out |    1|   ap_fifo  |      p_imageA_in_V_V      |    pointer   |
|imageB_data_V_dout                |  in |    8|   ap_fifo  |       imageB_data_V       |    pointer   |
|imageB_data_V_empty_n             |  in |    1|   ap_fifo  |       imageB_data_V       |    pointer   |
|imageB_data_V_read                | out |    1|   ap_fifo  |       imageB_data_V       |    pointer   |
|p_imageB_in_V_V_din               | out |    8|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|p_imageB_in_V_V_full_n            |  in |    1|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|p_imageB_in_V_V_write             | out |    1|   ap_fifo  |      p_imageB_in_V_V      |    pointer   |
|imageA_rows_load3_loc_out_din     | out |    9|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_rows_load3_loc_out_full_n  |  in |    1|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_rows_load3_loc_out_write   | out |    1|   ap_fifo  | imageA_rows_load3_loc_out |    pointer   |
|imageA_cols_load4_loc_out_din     | out |   10|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
|imageA_cols_load4_loc_out_full_n  |  in |    1|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
|imageA_cols_load4_loc_out_write   | out |    1|   ap_fifo  | imageA_cols_load4_loc_out |    pointer   |
+----------------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%imageA_rows_load3_lo = call i9 @_ssdm_op_Read.ap_fifo.i9P(i9* %imageA_rows_load3_loc)"   --->   Operation 6 'read' 'imageA_rows_load3_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%imageA_cols_load4_lo = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %imageA_cols_load4_loc)"   --->   Operation 7 'read' 'imageA_cols_load4_lo' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i9P(i9* %imageA_rows_load3_loc_out, i9 %imageA_rows_load3_lo)"   --->   Operation 8 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %imageA_cols_load4_loc_out, i10 %imageA_cols_load4_lo)"   --->   Operation 9 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageB_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_imageA_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageB_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imageA_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_cols_load4_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %imageA_rows_load3_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %imageA_rows_load3_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %imageA_cols_load4_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i9 %imageA_rows_load3_lo to i19"   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i10 %imageA_cols_load4_lo to i19"   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i19 %cast1, %cast"   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %entry ], [ %add_ln471, %hls_label_10 ]" [test_blend/src/fusion_lib.hpp:471]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.43ns)   --->   "%icmp_ln471 = icmp eq i19 %indvar_flatten, %bound" [test_blend/src/fusion_lib.hpp:471]   --->   Operation 23 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.16ns)   --->   "%add_ln471 = add i19 %indvar_flatten, 1" [test_blend/src/fusion_lib.hpp:471]   --->   Operation 24 'add' 'add_ln471' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.exit, label %hls_label_10" [test_blend/src/fusion_lib.hpp:471]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 130305, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_106_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [test_blend/src/fusion_lib.hpp:475]   --->   Operation 27 'specregionbegin' 'tmp_106_i_i' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion_lib.hpp:477]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V = call fastcc i8 @read(i8* %imageA_data_V)" [test_blend/src/fusion_lib.hpp:478]   --->   Operation 29 'call' 'tmp_V' <Predicate = (!icmp_ln471)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_imageA_in_V_V, i8 %tmp_V)" [test_blend/src/fusion_lib.hpp:478]   --->   Operation 30 'write' <Predicate = (!icmp_ln471)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_10 = call fastcc i8 @read(i8* %imageB_data_V)" [test_blend/src/fusion_lib.hpp:479]   --->   Operation 31 'call' 'tmp_V_10' <Predicate = (!icmp_ln471)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_imageB_in_V_V, i8 %tmp_V_10)" [test_blend/src/fusion_lib.hpp:479]   --->   Operation 32 'write' <Predicate = (!icmp_ln471)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_106_i_i)" [test_blend/src/fusion_lib.hpp:481]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %0" [test_blend/src/fusion_lib.hpp:474]   --->   Operation 34 'br' <Predicate = (!icmp_ln471)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imageA_rows_load3_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols_load4_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_imageA_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageB_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_imageB_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_rows_load3_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imageA_cols_load4_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
imageA_rows_load3_lo  (read             ) [ 001000]
imageA_cols_load4_lo  (read             ) [ 001000]
write_ln0             (write            ) [ 000000]
write_ln0             (write            ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
cast                  (zext             ) [ 000000]
cast1                 (zext             ) [ 000000]
bound                 (mul              ) [ 000110]
br_ln0                (br               ) [ 001110]
indvar_flatten        (phi              ) [ 000100]
icmp_ln471            (icmp             ) [ 000110]
add_ln471             (add              ) [ 001110]
br_ln471              (br               ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
tmp_106_i_i           (specregionbegin  ) [ 000000]
specpipeline_ln477    (specpipeline     ) [ 000000]
tmp_V                 (call             ) [ 000000]
write_ln478           (write            ) [ 000000]
tmp_V_10              (call             ) [ 000000]
write_ln479           (write            ) [ 000000]
empty                 (specregionend    ) [ 000000]
br_ln474              (br               ) [ 001110]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imageA_rows_load3_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows_load3_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imageA_cols_load4_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols_load4_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imageA_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_imageA_in_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageA_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imageB_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageB_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_imageB_in_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_imageB_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="imageA_rows_load3_loc_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_rows_load3_loc_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="imageA_cols_load4_loc_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageA_cols_load4_loc_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="imageA_rows_load3_lo_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="9" slack="0"/>
<pin id="67" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_rows_load3_lo/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="imageA_cols_load4_lo_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="10" slack="0"/>
<pin id="72" dir="0" index="1" bw="10" slack="0"/>
<pin id="73" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageA_cols_load4_lo/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln478_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln478/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln479_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln479/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="indvar_flatten_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="19" slack="1"/>
<pin id="108" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="19" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_V_read_r_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_10_read_r_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V_10/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cast1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln471_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="19" slack="0"/>
<pin id="139" dir="0" index="1" bw="19" slack="1"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln471_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="19" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln471/3 "/>
</bind>
</comp>

<comp id="148" class="1007" name="bound_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="imageA_rows_load3_lo_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="imageA_rows_load3_lo "/>
</bind>
</comp>

<comp id="159" class="1005" name="imageA_cols_load4_lo_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="1"/>
<pin id="161" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imageA_cols_load4_lo "/>
</bind>
</comp>

<comp id="164" class="1005" name="bound_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="1"/>
<pin id="166" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="169" class="1005" name="icmp_ln471_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln471 "/>
</bind>
</comp>

<comp id="173" class="1005" name="add_ln471_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="19" slack="0"/>
<pin id="175" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="add_ln471 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="64" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="70" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="60" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="60" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="58" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="117" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="128"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="124" pin="2"/><net_sink comp="99" pin=2"/></net>

<net id="141"><net_src comp="110" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="110" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="131" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="64" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="162"><net_src comp="70" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="167"><net_src comp="148" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="172"><net_src comp="137" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="142" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imageA_data_V | {}
	Port: p_imageA_in_V_V | {4 }
	Port: imageB_data_V | {}
	Port: p_imageB_in_V_V | {4 }
	Port: imageA_rows_load3_loc_out | {1 }
	Port: imageA_cols_load4_loc_out | {1 }
 - Input state : 
	Port: blendOpt_Loop_1_proc : imageA_rows_load3_loc | {1 }
	Port: blendOpt_Loop_1_proc : imageA_cols_load4_loc | {1 }
	Port: blendOpt_Loop_1_proc : imageA_data_V | {4 }
	Port: blendOpt_Loop_1_proc : imageB_data_V | {4 }
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln471 : 1
		add_ln471 : 1
		br_ln471 : 2
	State 4
		write_ln478 : 1
		write_ln479 : 1
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln471_fu_142        |    0    |    0    |    26   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln471_fu_137        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |           bound_fu_148          |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   | imageA_rows_load3_lo_read_fu_64 |    0    |    0    |    0    |
|          | imageA_cols_load4_lo_read_fu_70 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_76      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_84      |    0    |    0    |    0    |
|          |     write_ln478_write_fu_92     |    0    |    0    |    0    |
|          |     write_ln479_write_fu_99     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   call   |       tmp_V_read_r_fu_117       |    0    |    0    |    0    |
|          |      tmp_V_10_read_r_fu_124     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |           cast_fu_131           |    0    |    0    |    0    |
|          |           cast1_fu_134          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |    44   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln471_reg_173     |   19   |
|        bound_reg_164       |   19   |
|     icmp_ln471_reg_169     |    1   |
|imageA_cols_load4_lo_reg_159|   10   |
|imageA_rows_load3_lo_reg_154|    9   |
|   indvar_flatten_reg_106   |   19   |
+----------------------------+--------+
|            Total           |   77   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   77   |   44   |
+-----------+--------+--------+--------+
