\hypertarget{classpll}{}\section{pll Entity Reference}
\label{classpll}\index{pll@{pll}}
Inheritance diagram for pll\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classpll}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_1_1_s_y_n}{S\+Y\+N} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_a0a6af6eef40212dbaf130d57ce711256}{ieee} 
\item 
\hyperlink{classpll_ad57cd8d31a38ff87ac163fb47757ffbf}{altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{classpll_a470a86ce8776f637b0483eabf2d92ad2}{ all }   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classpll_a5ff6e3af321d94570fc485fa1bce5a06}{areset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_a9463f4cc62782c2faac516c942dcb5db}{inclk0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_abbf54d96b104435e8cbaadcf0e9184bd}{c0}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classpll_ab33e72e8245db404191648e9a25344eb}{locked}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 43 of file pll.\+vhd.



\subsection{Member Data Documentation}
\hypertarget{classpll_a470a86ce8776f637b0483eabf2d92ad2}{}\index{pll@{pll}! all @{ all }}
\index{ all @{ all }!pll@{pll}}
\subsubsection[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line 41 of file pll.\+vhd.

\hypertarget{classpll_ad57cd8d31a38ff87ac163fb47757ffbf}{}\index{pll@{pll}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!pll@{pll}}
\subsubsection[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line 40 of file pll.\+vhd.

\hypertarget{classpll_a5ff6e3af321d94570fc485fa1bce5a06}{}\index{pll@{pll}!areset@{areset}}
\index{areset@{areset}!pll@{pll}}
\subsubsection[{areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll_a5ff6e3af321d94570fc485fa1bce5a06}


Definition at line 46 of file pll.\+vhd.

\hypertarget{classpll_abbf54d96b104435e8cbaadcf0e9184bd}{}\index{pll@{pll}!c0@{c0}}
\index{c0@{c0}!pll@{pll}}
\subsubsection[{c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll_abbf54d96b104435e8cbaadcf0e9184bd}


Definition at line 48 of file pll.\+vhd.

\hypertarget{classpll_a0a6af6eef40212dbaf130d57ce711256}{}\index{pll@{pll}!ieee@{ieee}}
\index{ieee@{ieee}!pll@{pll}}
\subsubsection[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll_a0a6af6eef40212dbaf130d57ce711256}


Definition at line 37 of file pll.\+vhd.

\hypertarget{classpll_a9463f4cc62782c2faac516c942dcb5db}{}\index{pll@{pll}!inclk0@{inclk0}}
\index{inclk0@{inclk0}!pll@{pll}}
\subsubsection[{inclk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inclk0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll_a9463f4cc62782c2faac516c942dcb5db}


Definition at line 47 of file pll.\+vhd.

\hypertarget{classpll_ab33e72e8245db404191648e9a25344eb}{}\index{pll@{pll}!locked@{locked}}
\index{locked@{locked}!pll@{pll}}
\subsubsection[{locked}]{\setlength{\rightskip}{0pt plus 5cm}{\bf locked} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll_ab33e72e8245db404191648e9a25344eb}


Definition at line 50 of file pll.\+vhd.

\hypertarget{classpll_acd03516902501cd1c7296a98e22c6fcb}{}\index{pll@{pll}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll@{pll}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll_acd03516902501cd1c7296a98e22c6fcb}


Definition at line 38 of file pll.\+vhd.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{pll_8vhd}{pll.\+vhd}\end{DoxyCompactItemize}
