// Seed: 1373308529
module module_0;
  wire [1  +  1 : 1 'b0] id_1;
  tri1 id_2;
  assign id_2 = -1 ? id_2 == 1 : 1 ? 1 : -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wand id_6;
  inout wire id_5;
  input wire _id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic _id_7;
  ;
  assign {id_3, ~id_5, 1} = id_3[id_4&!-1'h0-id_4&"" : id_7];
  logic id_8;
  ;
  assign id_6 = 1;
endmodule
