

================================================================
== Vitis HLS Report for 'keccak_absorb_1_Pipeline_VITIS_LOOP_391_1'
================================================================
* Date:           Fri Mar 10 17:36:13 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.567 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_391_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     161|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|     112|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     112|     206|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln386_fu_129_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln391_fu_119_p2   |         +|   0|  0|  71|          64|           1|
    |i_68_fu_147_p2        |         +|   0|  0|  39|          32|           1|
    |icmp_ln391_fu_114_p2  |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 161|         174|          81|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|   32|         64|
    |idx_fu_40                |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   99|        198|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |i_fu_44                     |  32|   0|   32|          0|
    |idx_fu_40                   |  64|   0|   64|          0|
    |m_offset_cast_cast_reg_182  |  12|   0|   13|          1|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 112|   0|  113|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  keccak_absorb.1_Pipeline_VITIS_LOOP_391_1|  return value|
|zext_ln389     |   in|    3|     ap_none|                                 zext_ln389|        scalar|
|xor_ln391_2    |   in|   64|     ap_none|                                xor_ln391_2|        scalar|
|m_offset_cast  |   in|   12|     ap_none|                              m_offset_cast|        scalar|
|sm_address0    |  out|   13|   ap_memory|                                         sm|         array|
|sm_ce0         |  out|    1|   ap_memory|                                         sm|         array|
|sm_q0          |   in|    8|   ap_memory|                                         sm|         array|
|t_address0     |  out|    3|   ap_memory|                                          t|         array|
|t_ce0          |  out|    1|   ap_memory|                                          t|         array|
|t_we0          |  out|    1|   ap_memory|                                          t|         array|
|t_d0           |  out|    8|   ap_memory|                                          t|         array|
+---------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%m_offset_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset_cast"   --->   Operation 7 'read' 'm_offset_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%xor_ln391_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xor_ln391_2"   --->   Operation 8 'read' 'xor_ln391_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln389_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln389"   --->   Operation 9 'read' 'zext_ln389_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_offset_cast_cast = zext i12 %m_offset_cast_read"   --->   Operation 10 'zext' 'm_offset_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln389_cast = zext i3 %zext_ln389_read"   --->   Operation 11 'zext' 'zext_ln389_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i32 %zext_ln389_cast, i32 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx"   --->   Operation 16 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.34ns)   --->   "%icmp_ln391 = icmp_eq  i64 %idx_load, i64 %xor_ln391_2_read" [dilithium2/fips202.c:391]   --->   Operation 18 'icmp' 'icmp_ln391' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.99ns)   --->   "%add_ln391 = add i64 %idx_load, i64 1" [dilithium2/fips202.c:391]   --->   Operation 19 'add' 'add_ln391' <Predicate = true> <Delay = 2.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln391 = br i1 %icmp_ln391, void %while.body, void %for.inc.i.preheader.exitStub" [dilithium2/fips202.c:391]   --->   Operation 20 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i64 %idx_load"   --->   Operation 21 'trunc' 'empty' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.79ns)   --->   "%add_ln386 = add i13 %empty, i13 %m_offset_cast_cast" [dilithium2/fips202.c:386]   --->   Operation 22 'add' 'add_ln386' <Predicate = (!icmp_ln391)> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i13 %add_ln386" [dilithium2/fips202.c:386]   --->   Operation 23 'zext' 'zext_ln386' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln386" [dilithium2/fips202.c:392]   --->   Operation 24 'getelementptr' 'sm_addr' <Predicate = (!icmp_ln391)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:392]   --->   Operation 25 'load' 'sm_load' <Predicate = (!icmp_ln391)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 26 [1/1] (1.32ns)   --->   "%store_ln391 = store i64 %add_ln391, i64 %idx" [dilithium2/fips202.c:391]   --->   Operation 26 'store' 'store_ln391' <Predicate = (!icmp_ln391)> <Delay = 1.32>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln391)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [dilithium2/fips202.c:392]   --->   Operation 27 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln392 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dilithium2/fips202.c:392]   --->   Operation 28 'specloopname' 'specloopname_ln392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%sm_load = load i13 %sm_addr" [dilithium2/fips202.c:392]   --->   Operation 29 'load' 'sm_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%i_68 = add i32 %i_load, i32 1" [dilithium2/fips202.c:392]   --->   Operation 30 'add' 'i_68' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_load" [dilithium2/fips202.c:392]   --->   Operation 31 'zext' 'zext_ln392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln392" [dilithium2/fips202.c:392]   --->   Operation 32 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.75ns)   --->   "%store_ln392 = store i8 %sm_load, i3 %t_addr" [dilithium2/fips202.c:392]   --->   Operation 33 'store' 'store_ln392' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 34 [1/1] (1.32ns)   --->   "%store_ln391 = store i32 %i_68, i32 %i" [dilithium2/fips202.c:391]   --->   Operation 34 'store' 'store_ln391' <Predicate = true> <Delay = 1.32>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln391 = br void %while.cond" [dilithium2/fips202.c:391]   --->   Operation 35 'br' 'br_ln391' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln389]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln391_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_offset_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca       ) [ 0110]
i                  (alloca       ) [ 0111]
m_offset_cast_read (read         ) [ 0000]
xor_ln391_2_read   (read         ) [ 0110]
zext_ln389_read    (read         ) [ 0000]
m_offset_cast_cast (zext         ) [ 0110]
zext_ln389_cast    (zext         ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
store_ln0          (store        ) [ 0000]
store_ln0          (store        ) [ 0000]
br_ln0             (br           ) [ 0000]
idx_load           (load         ) [ 0000]
specpipeline_ln0   (specpipeline ) [ 0000]
icmp_ln391         (icmp         ) [ 0110]
add_ln391          (add          ) [ 0000]
br_ln391           (br           ) [ 0000]
empty              (trunc        ) [ 0000]
add_ln386          (add          ) [ 0000]
zext_ln386         (zext         ) [ 0000]
sm_addr            (getelementptr) [ 0101]
store_ln391        (store        ) [ 0000]
i_load             (load         ) [ 0000]
specloopname_ln392 (specloopname ) [ 0000]
sm_load            (load         ) [ 0000]
i_68               (add          ) [ 0000]
zext_ln392         (zext         ) [ 0000]
t_addr             (getelementptr) [ 0000]
store_ln392        (store        ) [ 0000]
store_ln391        (store        ) [ 0000]
br_ln391           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln389">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xor_ln391_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln391_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_offset_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_offset_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="idx_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="m_offset_cast_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="12" slack="0"/>
<pin id="50" dir="0" index="1" bw="12" slack="0"/>
<pin id="51" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_offset_cast_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="xor_ln391_2_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln391_2_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln389_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln389_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sm_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="13" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sm_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="t_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln392_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="m_offset_cast_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_offset_cast_cast/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln389_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="idx_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln391_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln391/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln391_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="empty_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln386_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="0" index="1" bw="12" slack="1"/>
<pin id="132" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln386/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln386_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln391_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_load_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_68_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_68/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln392_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln392/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln391_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="idx_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="177" class="1005" name="xor_ln391_2_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="1"/>
<pin id="179" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln391_2_read "/>
</bind>
</comp>

<comp id="182" class="1005" name="m_offset_cast_cast_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="1"/>
<pin id="184" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="m_offset_cast_cast "/>
</bind>
</comp>

<comp id="190" class="1005" name="sm_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="1"/>
<pin id="192" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sm_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="48" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="60" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="111" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="143"><net_src comp="119" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="162"><net_src comp="147" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="40" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="173"><net_src comp="44" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="180"><net_src comp="54" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="185"><net_src comp="93" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="193"><net_src comp="66" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {}
	Port: t | {3 }
 - Input state : 
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 : zext_ln389 | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 : xor_ln391_2 | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 : m_offset_cast | {1 }
	Port: keccak_absorb.1_Pipeline_VITIS_LOOP_391_1 : sm | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln391 : 1
		add_ln391 : 1
		br_ln391 : 2
		empty : 1
		add_ln386 : 2
		zext_ln386 : 3
		sm_addr : 4
		sm_load : 5
		store_ln391 : 2
	State 3
		i_68 : 1
		zext_ln392 : 1
		t_addr : 2
		store_ln392 : 3
		store_ln391 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln391_fu_119       |    0    |    71   |
|    add   |        add_ln386_fu_129       |    0    |    20   |
|          |          i_68_fu_147          |    0    |    39   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln391_fu_114       |    0    |    29   |
|----------|-------------------------------|---------|---------|
|          | m_offset_cast_read_read_fu_48 |    0    |    0    |
|   read   |  xor_ln391_2_read_read_fu_54  |    0    |    0    |
|          |   zext_ln389_read_read_fu_60  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    m_offset_cast_cast_fu_93   |    0    |    0    |
|   zext   |     zext_ln389_cast_fu_97     |    0    |    0    |
|          |       zext_ln386_fu_134       |    0    |    0    |
|          |       zext_ln392_fu_153       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          empty_fu_125         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   159   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_170        |   32   |
|        idx_reg_163       |   64   |
|m_offset_cast_cast_reg_182|   13   |
|      sm_addr_reg_190     |   13   |
| xor_ln391_2_read_reg_177 |   64   |
+--------------------------+--------+
|           Total          |   186  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.324  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   186  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   186  |   168  |
+-----------+--------+--------+--------+
