{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533942148944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533942148954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 10 18:02:28 2018 " "Processing started: Fri Aug 10 18:02:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533942148954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942148954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942148954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533942149934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533942149934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-FSM " "Found design unit 1: lab1-FSM" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533942167263 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533942167263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942167263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533942167302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display_left1 Lab1.vhd(18) " "VHDL Signal Declaration warning at Lab1.vhd(18): used implicit default value for signal \"display_left1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533942167302 "|Lab1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 Lab1.vhd(29) " "Verilog HDL or VHDL warning at Lab1.vhd(29): object \"r1\" assigned a value but never read" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533942167302 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(42) " "VHDL Process Statement warning at Lab1.vhd(42): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533942167302 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number Lab1.vhd(44) " "VHDL Process Statement warning at Lab1.vhd(44): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533942167334 "|Lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l1 Lab1.vhd(90) " "VHDL Process Statement warning at Lab1.vhd(90): signal \"l1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1533942167334 "|Lab1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[7\] number\[7\]~_emulated number\[7\]~1 " "Register \"number\[7\]\" is converted into an equivalent circuit using register \"number\[7\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[6\] number\[6\]~_emulated number\[7\]~1 " "Register \"number\[6\]\" is converted into an equivalent circuit using register \"number\[6\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[5\] number\[5\]~_emulated number\[7\]~1 " "Register \"number\[5\]\" is converted into an equivalent circuit using register \"number\[5\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[4\] number\[4\]~_emulated number\[7\]~1 " "Register \"number\[4\]\" is converted into an equivalent circuit using register \"number\[4\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[0\] number\[0\]~_emulated number\[7\]~1 " "Register \"number\[0\]\" is converted into an equivalent circuit using register \"number\[0\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[1\] number\[1\]~_emulated number\[7\]~1 " "Register \"number\[1\]\" is converted into an equivalent circuit using register \"number\[1\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[2\] number\[2\]~_emulated number\[7\]~1 " "Register \"number\[2\]\" is converted into an equivalent circuit using register \"number\[2\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "number\[3\] number\[3\]~_emulated number\[7\]~1 " "Register \"number\[3\]\" is converted into an equivalent circuit using register \"number\[3\]~_emulated\" and latch \"number\[7\]~1\"" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1533942171186 "|lab1|number[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1533942171186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[0\] GND " "Pin \"display_left1\[0\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[1\] GND " "Pin \"display_left1\[1\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[2\] GND " "Pin \"display_left1\[2\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[3\] GND " "Pin \"display_left1\[3\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[4\] GND " "Pin \"display_left1\[4\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[5\] GND " "Pin \"display_left1\[5\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_left1\[6\] GND " "Pin \"display_left1\[6\]\" is stuck at GND" {  } { { "Lab1.vhd" "" { Text "C:/Users/WILL/Desktop/Lab1_Computer_Structure/Lab1/Lab1.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1533942171295 "|lab1|display_left1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1533942171295 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533942171846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533942175912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533942175912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533942178139 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533942178139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533942178139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533942178139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533942178254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 10 18:02:58 2018 " "Processing ended: Fri Aug 10 18:02:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533942178254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533942178254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533942178254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533942178254 ""}
