Atwood, G., Fazio, A., Mills, D., and Reaves, B. 1997. Intel StrataFlash memory technology overview. Intel Tech. J. 1, 2.
Kenneth Barr , Krste Asanović, Energy aware lossless data compression, Proceedings of the 1st international conference on Mobile systems, applications and services, p.231-244, May 05-08, 2003, San Francisco, California[doi>10.1145/1066116.1066123]
Benini, L., Macii, A., and Macii, E. 2001. Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems. In Proceedings of the Midwest Symposium on Circuits and Systems, vol. 2, 552--555.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. Tech. Rep. 1342. Department of Computer Sciences, University of Wisconsin. June.
Byeon, D.-S., Lee, S.-S., Lim, Y.-H., Park, J.-S., Han, W.-K., Kwak, P.-S., Kim, D.-H., Chae, D.-H., Moon, S.-H., Lee, S.-J., Cho, H.-C., Lee, J.-W., Kim, M.-S., Yang, J.-S., Park, Y.-W., Bae, D.-W., Choi, J.-D., Hur, S.-H., and Suh, K.-D. 2005. An 8 Gb multi-level NAND flash memory with 63 nm STI CMOS process technology. In Proceedings of the International Solid-State Circuits Conference, 46--47.
Paulo Cappelletti , Carla Golla, Flash Memories, Kluwer Academic Publishers, Norwell, MA, 1999
Naehyuck Chang , Kwanho Kim , Hyung Gyu Lee, Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI, Proceedings of the 2000 international symposium on Low power electronics and design, p.185-190, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344576]
Chen, R. Y., Irwin, M. J., and Bajwa, R. S. 1998. An architectural level power estimator. In Proceedings of the Power-Driven Microarchitecture Workshop (held in conjunction with ISCA), 87--91.
CPLEX. 2008. CPLEX ILP solver. http://www.cplex.com.
Yehua Du , Ming Cai , Jinxiang Dong, Adaptive Energy-Aware Design of a Multi-Bank Flash-Memory Storage System, Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.311-316, August 17-19, 2005[doi>10.1109/RTCSA.2005.18]
Evans, R. J. and Franzon, P. D. 1995. Energy consumption modeling and optimization for SRAM's. IEEE J. Solid-State Circ. 30, 5 (May), 571--579.
Keith I. Farkas , Jason Flinn , Godmar Back , Dirk Grunwald , Jennifer M. Anderson, Quantifying the energy consumption of a pocket computer and a Java virtual machine, Proceedings of the 2000 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, p.252-263, June 18-21, 2000, Santa Clara, California, USA[doi>10.1145/339331.339421]
Fazio, A. and Bauer, M. 1997. Intel StrataFlash memory technology development and implementation. Intel Tech. J. 1, 2.
Jason Flinn , M. Satyanarayanan, PowerScope: A Tool for Profiling the Energy Usage of Mobile Applications, Proceedings of the Second IEEE Workshop on Mobile Computer Systems and Applications, p.2, February 25-26, 1999
Mordecai J. Golin , Claire Kenyon , Neal E. Young, Huffman coding with unequal letter costs, Proceedings of the thiry-fourth annual ACM symposium on Theory of computing, May 19-21, 2002, Montreal, Quebec, Canada[doi>10.1145/509907.510020]
M. J. Golin , G. Rote, A dynamic programming algorithm for constructing optimal prefix-free codes with unequal letter costs, IEEE Transactions on Information Theory, v.44 n.5, p.1770-1781, September 1998[doi>10.1109/18.705558]
Hara, T., Fukuda, K., Kanazawa, K., Noboru, Shibata, Hosono, K., Maejima, H., Nakagawa, M., Abe, T., Kojima, M., Fujiu, M., Takeuchi, Y., Amemiya, K., Morooka, M., Kamei, T., Hiroaki, Nasu, Kawano, K., Wang, C.-M., Sakurai, K., Naoya, Tokiwa, Waki, H., Maruyama, T., Yoshikawa, S., Higashitani, M., Pham, T. D., and Watanabe, T. 2005. A 146 mm/sup 2/8 Gb NAND flash memory with 70 nm CMOS technology. In Proceedings of the International Solid-State Circuits Conference, 44--584.
Intel. 2008. Intel StrataFlash cellular memory (M18) datasheet. Intel.
Intel. 2006. Intel NOR flash memory: Smart choice for cellular handsets. http://www.intel.com/design/flash/articles/310527.pdf.
Yongsoo Joo , Youngjin Cho , Donghwa Shin , Naehyuck Chang, Energy-aware data compression for multi-level cell (MLC) flash memory, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278659]
JPEG. 1992. Information technology—Digital compression and coding of continuous-tone still images—Requirements and guidelines. Tech. Rep., ISO/IEC 10918-1, ITU T.81.
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Karp, R. M. 1961. Minimum-redundancy coding for the discrete noiseless channel. IEEE Trans. Inf. Theory 7, 1 (Jan.), 27--38.
Hyung Gyu Lee , Naehyuck Chang, Energy-aware memory allocation in heterogeneous non-volatile memory systems, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871609]
Alberto Leon-Garcia, Probability and Random Processes For EE's (3rd Edition), Prentice-Hall, Inc., Upper Saddle River, NJ, 2007
K. Ogawa , M. Kohno , F. Kitamura, PASTEL: a parameterized memory characterization system, Proceedings of the conference on Design, automation and test in Europe, p.15-21, February 23-26, 1998, Le Palais des Congrés de Paris, France
G. A. Paleologo , L. Benini , A. Bogliolo , G. De Micheli, Policy optimization for dynamic power management, Proceedings of the 35th annual Design Automation Conference, p.182-187, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277094]
Chanik Park , Jeong-Uk Kang , Seon-Yeong Park , Jin-Soo Kim, Energy-aware demand paging on NAND flash-based embedded storages, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013317]
Park, J.-H., Hur, S.-H., Lee, J.-H., Park, J.-T., Sel, J.-S., Kim, J.-W., Song, S.-B., Lee, J.-Y., Lee, J.-H., Son, S.-J., Kim, Y.-S., Park, M.-C., Chai, S.-J., Choi, J.-D., Chung, U.-I., Moon, J.-T., Kim, K.-T., Kim, K., and Ryu, B.-I. 2004. 8 Gb MLC (multi-level cell) NAND flash memory using 63 nm process technology. In Proceedings of the IEEE International Electron Devices Meeting, 873--876.
Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, Proceedings of the International Conference on Computer Design, p.328, October 05-05, 1998
Christopher M. Sadler , Margaret Martonosi, Data compression algorithms for energy-constrained devices in delay tolerant networks, Proceedings of the 4th international conference on Embedded networked sensor systems, October 31-November 03, 2006, Boulder, Colorado, USA[doi>10.1145/1182807.1182834]
Shannon, C. E. 1948. A mathematical theory of communication. The Bell Syst. Tech. J. 27, 379--423, 623--656.
Hojun Shim , Yongsoo Joo , Yongseok Choi , Hyung Gyu Lee , Naehyuck Chang, Low-energy off-chip SDRAM memory systems for embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.98-130, February 2003[doi>10.1145/605459.605464]
Shivakumar, P. and Jouppi, N. 2001. CACTI 3.0: An integrated cache timing, power, and area model. WRL Res. Rep.
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
STMicroelectronics. 2002. The code shadowing approach: Choose the correct non-volatile memory. http://www.st.com/stonline/products/literature/ta/8800.pdf.
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Joerg Vollrath , Markus Huebl , Ernst Stahl, Power Analysis of DRAMs, Proceedings of the 7th Asian Test Symposium, p.334, December 02-04, 1998
Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.867-872, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310090]
Wells, S. and Clay, D. 1993. Flash solid-state drive with 6 MB/s read/write channel and data compression. In Proceedings of the IEEE International Solid-State Circuits Conference, 52--53.
Keun Soo Yim , Hyokyung Bahn , Kern Koh, A flash compression layer for SmartMedia card systems, IEEE Transactions on Consumer Electronics, v.50 n.1, p.192-197, February 2004[doi>10.1109/TCE.2004.1277861]
