
module squential(
 
       input wire clk , 
       input wire reset , 
        output reg [2:0] count );

always_ff @(posegde clk or negedge reset) begin
     
        if(reset) begin
            count<= 3'b000;
       end else begin
            count <= count + 1'b1;
        end
end

endmodule
