// Seed: 401908817
module module_0;
  reg id_1;
  initial $display;
  assign id_2 = id_2 * id_2;
  always if (1'b0) id_1 <= id_2;
  wor id_3;
  always $display(id_1);
  always id_2 = ~{id_1};
  wire id_4, id_5, id_6;
  assign id_3 = -1;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output wand id_12,
    input wand id_13,
    input uwire id_14,
    input wire id_15,
    input supply0 id_16,
    output wire id_17,
    output tri1 id_18
);
  assign id_0 = id_1;
  module_0 modCall_1 ();
  wire id_20;
endmodule
