<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <packageLog>
        <logs message="ERROR: [HLS 200-1023] Part 'xcu55c-fsvh2892-2L-e' is not installed.&#xA;command 'create_platform' returned error code&#xA;    while executing&#xA;&quot;source /home/giuspru/HLS/tutorial-2023/prova/proj/solution/export.tcl&quot;&#xA;    invoked from within&#xA;&quot;hls::main /home/giuspru/HLS/tutorial-2023/prova/proj/solution/export.tcl&quot;&#xA;    (&quot;uplevel&quot; body line 1)&#xA;    invoked from within&#xA;&quot;uplevel 1 hls::main {*}$newargs&quot;&#xA;    (procedure &quot;hls_proc&quot; line 16)&#xA;    invoked from within&#xA;&quot;hls_proc [info nameofexecutable] $argv&quot;" projectName="proj" solutionName="solution" date="2024-09-27T12:29:25.355+0200"/>
        <logs message="ERROR: failed to initialize device library PART info ERROR: [Common 17-49] Internal Data Exception: Unable to open config file /tools/Xilinx/SharedData/2023.2/data/parts/xilinx/devint/vault/versal/dmvs/dmv42/devices/xcv70/device.manifest: FileIOException&#xA;&#xA;" projectName="proj" solutionName="solution" date="2024-09-27T12:29:25.346+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T12:21:05.721+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T12:21:05.579+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T12:21:05.564+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T12:19:19.230+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T12:19:19.062+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T12:19:19.049+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T12:18:02.459+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T12:18:02.303+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T12:18:02.292+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T12:13:57.604+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T12:13:57.458+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T12:13:57.448+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T10:42:10.817+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T10:42:10.677+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T10:42:10.669+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T10:27:06.612+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T10:27:06.464+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T10:27:06.457+0200"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP." projectName="proj" solutionName="solution" date="2024-09-27T10:25:31.192+0200"/>
        <logs message="ERROR: [Common 17-217] Failed to load feature 'core'." projectName="proj" solutionName="solution" date="2024-09-27T10:25:31.064+0200"/>
        <logs message="ERROR: [Common 17-577] Internal error:  &quot;parts/xilinx/devint/vault/&quot;, not found under data area.&#xA;&#xA;&#xA;Could not load library 'librdi_coretasks' needed by 'core', please check installation.&#xA;    while executing&#xA;&quot;error &quot;$result\nCould not load library '$library' needed by '$feature', please check installation.&quot;&quot;&#xA;    (procedure &quot;rdi::load_library&quot; line 4)&#xA;    invoked from within&#xA;&quot;rdi::load_library core librdi_coretasks&quot;&#xA;    (file &quot;/tools/Xilinx/Vivado/2023.2/lib/scripts/rdi/features/core/core.tcl&quot; line 6)" projectName="proj" solutionName="solution" date="2024-09-27T10:25:31.055+0200"/>
      </packageLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <packageLog>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 3285.629 ; gain = 580.344 ; free physical = 405 ; free virtual = 88957&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3626.766 ; gain = 921.480 ; free physical = 396 ; free virtual = 88644&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3626.766 ; gain = 921.480 ; free physical = 395 ; free virtual = 88644&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 3635.781 ; gain = 930.496 ; free physical = 441 ; free virtual = 88656&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.656 ; gain = 945.371 ; free physical = 397 ; free virtual = 88611&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 3650.656 ; gain = 857.555 ; free physical = 394 ; free virtual = 88610&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 3650.664 ; gain = 945.371 ; free physical = 394 ; free virtual = 88610" projectName="proj" solutionName="solution" date="2024-09-27T13:50:02.927+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Fri Sep 27 13:45:57 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Fri Sep 27 13:45:57 2024] Launched synth_1...&#xA;Run output will be captured here: /home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.runs/synth_1/runme.log&#xA;[Fri Sep 27 13:45:57 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace&#xA;create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1339.793 ; gain = 34.836 ; free physical = 2474 ; free virtual = 91129" projectName="proj" solutionName="solution" date="2024-09-27T13:48:37.877+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1723.367 ; gain = 72.035 ; free physical = 391 ; free virtual = 91447&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-09-27 13:45:57 CEST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="proj" solutionName="solution" date="2024-09-27T13:45:57.624+0200" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /home/giuspru/HLS/tutorial-2023/prova/proj/solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.332 ; gain = 176.812 ; free physical = 366 ; free virtual = 91477&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="proj" solutionName="solution" date="2024-09-27T13:45:52.545+0200" type="Warning"/>
        <logs message="WARNING: [BD 5-236] No ports matched 'get_bd_ports -filter TYPE==clk'&#xA;# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]&#xA;# if { [llength $bd_clk_ports] &amp;&amp; $target_clk_freq_hz ne &quot;&quot; } { &#xA;#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports &#xA;# }&#xA;# foreach bd_port [get_bd_intf_ports] {&#xA;#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port&#xA;# }&#xA;# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {&#xA;#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port&#xA;# }&#xA;# set s_axi_addr_width_min 32" projectName="proj" solutionName="solution" date="2024-09-27T13:45:43.764+0200" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xA;&#xA;&#xA;****** Vivado v2023.2 (64-bit)&#xA;  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_vivadosyn.tcl&#xA;# source ./settings.tcl&#xA;## set top_module basic_mul&#xA;## set language verilog&#xA;## set family virtexuplushbm&#xA;## set device xcu55c&#xA;## set package -fsvh2892&#xA;## set speed -2L-e&#xA;## set clock &quot;&quot;&#xA;## set fsm_ext &quot;off&quot;&#xA;## set add_io_buffers false ;&#xA;# source -notrace ./extraction.tcl&#xA;# set vivado_proj_name project&#xA;# set vivado_proj_dir .&#xA;# set target_device &quot;${device}${package}${speed}&quot;&#xA;# set target_clk_period_ns &quot;2.777&quot;&#xA;# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]&#xA;# set ip_vlnv xilinx.com:hls:basic_mul:1.0&#xA;# set ip_repo_path ../ip&#xA;# set bd_design_name bd_0&#xA;# set bd_inst_name hls_inst&#xA;# set bd_props {}&#xA;# set has_synth true&#xA;# set synth_design_args {-directive sdx_optimization_effort_high}&#xA;# set synth_dcp &quot;&quot;&#xA;# set synth_props {}&#xA;# set has_impl false&#xA;# set impl_props {}&#xA;# set report_options [dict create]&#xA;# dict set report_options report_level 2&#xA;# dict set report_options report_max_paths 10&#xA;# dict set report_options stdout_hls_reports 1&#xA;# dict set report_options stdout_vivado_reports 0&#xA;# dict set report_options hls_project proj&#xA;# dict set report_options hls_solution solution&#xA;# dict set report_options has_synth $has_synth&#xA;# dict set report_options has_impl $has_impl&#xA;# dict set report_options vivado_reportbasename $top_module&#xA;# dict set report_options vivado_reportdir ./report&#xA;# dict set report_options hls_impl_dir ..&#xA;# dict set report_options hls_reportdir ../report/$language&#xA;# dict set report_options target_clk_period $target_clk_period_ns&#xA;# dict set report_options target_device $target_device&#xA;# dict set report_options language $language&#xA;# dict set report_options clock_name $clock&#xA;# dict set report_options error_if_impl_timing_fails false&#xA;# dict set report_options bindmodules basic_mul_mul_16s_10s_24_1_1&#xA;# dict set report_options max_module_depth 5&#xA;# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force&#xA;create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1339.617 ; gain = 96.836 ; free physical = 380 ; free virtual = 91723&#xA;# set_property target_language $language [current_project]&#xA;# if { ![file exists $ip_repo_path] } {&#xA;#   error &quot;Cannot find packaged HLS IP&quot;&#xA;# }&#xA;# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]&#xA;# update_ip_catalog" projectName="proj" solutionName="solution" date="2024-09-27T13:45:41.191+0200" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
