--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M3.twx CNC2_22A_M3.ncd -o CNC2_22A_M3.twr CNC2_22A_M3.pcf -ucf
CNC2_22A_M3.ucf

Design file:              CNC2_22A_M3.ncd
Physical constraint file: CNC2_22A_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Tx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
K3.I                         BUFGMUX_X2Y11.I0                 0.599  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Rx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369290506 paths analyzed, 13002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.960ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (SLICE_X34Y69.AX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.774ns (Levels of Logic = 3)
  Clock Path Skew:      1.704ns (1.299 - -0.405)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOA9    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y19.C1      net (fanout=1)        3.235   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<9>
    SLICE_X12Y19.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_563
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X19Y25.C6      net (fanout=1)        0.901   ML3MST_inst/common_mem_douta<9>
    SLICE_X19Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X39Y32.C5      net (fanout=1)        1.415   LB_MIII_DataOut<9>
    SLICE_X39Y32.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X34Y69.AX      net (fanout=49)       5.300   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X34Y69.CLK     Tds                   0.184   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.774ns (2.923ns logic, 10.851ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.639ns (Levels of Logic = 3)
  Clock Path Skew:      1.594ns (1.299 - -0.295)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA9    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y19.B6      net (fanout=1)        3.107   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<9>
    SLICE_X12Y19.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_562
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_30
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_30
    SLICE_X19Y25.C6      net (fanout=1)        0.901   ML3MST_inst/common_mem_douta<9>
    SLICE_X19Y25.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_a<43>
                                                       ML3MST_inst/Mmux_host_data_r321
    SLICE_X39Y32.C5      net (fanout=1)        1.415   LB_MIII_DataOut<9>
    SLICE_X39Y32.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X34Y69.AX      net (fanout=49)       5.300   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X34Y69.CLK     Tds                   0.184   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.639ns (2.916ns logic, 10.723ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.554ns (Levels of Logic = 3)
  Clock Path Skew:      1.600ns (1.299 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA25    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y29.B5      net (fanout=1)        3.065   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<25>
    SLICE_X16Y29.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<25>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_534
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_16
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_16
    SLICE_X24Y33.A6      net (fanout=1)        1.049   ML3MST_inst/common_mem_douta<25>
    SLICE_X24Y33.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<19>
                                                       ML3MST_inst/Mmux_host_data_r181
    SLICE_X39Y32.C3      net (fanout=1)        1.278   LB_MIII_DataOut<25>
    SLICE_X39Y32.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<11>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X34Y69.AX      net (fanout=49)       5.300   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X34Y69.CLK     Tds                   0.184   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMD_O
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.554ns (2.862ns logic, 10.692ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53 (SLICE_X25Y61.D2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.689ns (Levels of Logic = 4)
  Clock Path Skew:      1.624ns (1.323 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y26.B6      net (fanout=1)        3.224   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<21>
    SLICE_X16Y26.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_526
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X25Y30.C5      net (fanout=1)        0.925   ML3MST_inst/common_mem_douta<21>
    SLICE_X25Y30.C       Tilo                  0.259   LB_MIII_DataOut<21>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X40Y29.C6      net (fanout=1)        1.478   LB_MIII_DataOut<21>
    SLICE_X40Y29.C       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X25Y61.D2      net (fanout=56)       5.062   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X25Y61.CLK     Tas                   0.322   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<53>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[53]_ISTOP_DataIn[5]_MUX_666_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    -------------------------------------------------  ---------------------------
    Total                                     13.689ns (3.000ns logic, 10.689ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.724ns (Levels of Logic = 4)
  Clock Path Skew:      1.716ns (1.323 - -0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.C2      net (fanout=1)        2.953   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<5>
    SLICE_X12Y20.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_555
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X29Y25.D6      net (fanout=1)        1.152   ML3MST_inst/common_mem_douta<5>
    SLICE_X29Y25.D       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X40Y29.C5      net (fanout=1)        1.550   LB_MIII_DataOut<5>
    SLICE_X40Y29.C       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X25Y61.D2      net (fanout=56)       5.062   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X25Y61.CLK     Tas                   0.322   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<53>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[53]_ISTOP_DataIn[5]_MUX_666_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    -------------------------------------------------  ---------------------------
    Total                                     13.724ns (3.007ns logic, 10.717ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.401ns (Levels of Logic = 4)
  Clock Path Skew:      1.618ns (1.323 - -0.295)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA5    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y20.B3      net (fanout=1)        2.637   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<5>
    SLICE_X12Y20.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_554
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_26
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_26
    SLICE_X29Y25.D6      net (fanout=1)        1.152   ML3MST_inst/common_mem_douta<5>
    SLICE_X29Y25.D       Tilo                  0.259   LB_MIII_DataOut<5>
                                                       ML3MST_inst/Mmux_host_data_r281
    SLICE_X40Y29.C5      net (fanout=1)        1.550   LB_MIII_DataOut<5>
    SLICE_X40Y29.C       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X25Y61.D2      net (fanout=56)       5.062   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X25Y61.CLK     Tas                   0.322   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<53>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[53]_ISTOP_DataIn[5]_MUX_666_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_53
    -------------------------------------------------  ---------------------------
    Total                                     13.401ns (3.000ns logic, 10.401ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8 (SLICE_X6Y70.A2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.912ns (Levels of Logic = 4)
  Clock Path Skew:      1.850ns (1.454 - -0.396)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA12    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y23.A6      net (fanout=1)        2.475   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<12>
    SLICE_X10Y23.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X15Y31.B6      net (fanout=1)        0.960   ML3MST_inst/common_mem_douta<12>
    SLICE_X15Y31.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36736_0
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X37Y34.A5      net (fanout=1)        1.562   LB_MIII_DataOut<12>
    SLICE_X37Y34.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X6Y70.A2       net (fanout=75)       5.888   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X6Y70.CLK      Tas                   0.289   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<11>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><0>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    -------------------------------------------------  ---------------------------
    Total                                     13.912ns (3.027ns logic, 10.885ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.868ns (Levels of Logic = 4)
  Clock Path Skew:      1.856ns (1.454 - -0.402)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA12    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y23.A5      net (fanout=1)        2.431   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<12>
    SLICE_X10Y23.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X15Y31.B6      net (fanout=1)        0.960   ML3MST_inst/common_mem_douta<12>
    SLICE_X15Y31.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36736_0
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X37Y34.A5      net (fanout=1)        1.562   LB_MIII_DataOut<12>
    SLICE_X37Y34.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X6Y70.A2       net (fanout=75)       5.888   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X6Y70.CLK      Tas                   0.289   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<11>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><0>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    -------------------------------------------------  ---------------------------
    Total                                     13.868ns (3.027ns logic, 10.841ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.843ns (Levels of Logic = 4)
  Clock Path Skew:      1.847ns (1.454 - -0.393)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOA12   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y23.C2      net (fanout=1)        2.390   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<12>
    SLICE_X10Y23.BMUX    Topcb                 0.386   ML3MST_inst/common_mem_douta<12>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_57
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_2
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_2
    SLICE_X15Y31.B6      net (fanout=1)        0.960   ML3MST_inst/common_mem_douta<12>
    SLICE_X15Y31.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36736_0
                                                       ML3MST_inst/Mmux_host_data_r41
    SLICE_X37Y34.A5      net (fanout=1)        1.562   LB_MIII_DataOut<12>
    SLICE_X37Y34.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X6Y70.A2       net (fanout=75)       5.888   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X6Y70.CLK      Tas                   0.289   CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0<11>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Next_Ibit_Number<1><0>LogicTrst1
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Ibit_Number_0_8
    -------------------------------------------------  ---------------------------
    Total                                     13.843ns (3.043ns logic, 10.800ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (SLICE_X39Y31.B5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_26 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 3)
  Clock Path Skew:      1.440ns (1.163 - -0.277)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_26 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y32.CQ      Tcko                  0.200   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/reg_dout_26
    SLICE_X29Y31.A5      net (fanout=1)        0.514   ML3MST_inst/reg_dout<26>
    SLICE_X29Y31.A       Tilo                  0.156   ML3MST_inst/N715
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X39Y31.A5      net (fanout=1)        0.454   LB_MIII_DataOut<26>
    SLICE_X39Y31.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X39Y31.B5      net (fanout=49)       0.218   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X39Y31.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.667ns logic, 1.186ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_10 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 3)
  Clock Path Skew:      1.419ns (1.163 - -0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_10 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y23.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_10
    SLICE_X18Y27.C3      net (fanout=1)        0.421   ML3MST_inst/reg_dout<10>
    SLICE_X18Y27.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<7>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X39Y31.A4      net (fanout=1)        0.779   LB_MIII_DataOut<10>
    SLICE_X39Y31.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X39Y31.B5      net (fanout=49)       0.218   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X39Y31.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.665ns logic, 1.418ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.212ns (Levels of Logic = 3)
  Clock Path Skew:      1.365ns (1.163 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.B1      net (fanout=5)        0.585   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.BMUX    Tilo                  0.191   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv1
    SLICE_X39Y31.A1      net (fanout=16)       0.709   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv
    SLICE_X39Y31.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X39Y31.B5      net (fanout=49)       0.218   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X39Y31.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[10]_ISTOP_DataIn[10]_MUX_613_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_10
    -------------------------------------------------  ---------------------------
    Total                                      2.212ns (0.700ns logic, 1.512ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12 (SLICE_X37Y34.B5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 3)
  Clock Path Skew:      1.358ns (1.156 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.B1      net (fanout=5)        0.585   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.BMUX    Tilo                  0.191   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv1
    SLICE_X37Y34.A6      net (fanout=16)       0.280   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv
    SLICE_X37Y34.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X37Y34.B5      net (fanout=75)       0.207   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[12]_ISTOP_DataIn[12]_MUX_611_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.700ns logic, 1.072ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_28 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 3)
  Clock Path Skew:      1.445ns (1.156 - -0.289)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_28 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.DQ      Tcko                  0.198   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_28
    SLICE_X27Y35.D5      net (fanout=1)        0.539   ML3MST_inst/reg_dout<28>
    SLICE_X27Y35.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<23>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X37Y34.A3      net (fanout=1)        0.551   LB_MIII_DataOut<28>
    SLICE_X37Y34.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X37Y34.B5      net (fanout=75)       0.207   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[12]_ISTOP_DataIn[12]_MUX_611_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.665ns logic, 1.297ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.103ns (Levels of Logic = 3)
  Clock Path Skew:      1.435ns (1.156 - -0.279)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y42.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y47.C5      net (fanout=7)        0.443   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y47.C       Tilo                  0.156   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT64
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst21
    SLICE_X37Y34.A4      net (fanout=16)       0.786   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst2
    SLICE_X37Y34.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X37Y34.B5      net (fanout=75)       0.207   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[12]_ISTOP_DataIn[12]_MUX_611_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_12
    -------------------------------------------------  ---------------------------
    Total                                      2.103ns (0.667ns logic, 1.436ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (SLICE_X37Y34.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_13 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.855ns (Levels of Logic = 3)
  Clock Path Skew:      1.433ns (1.156 - -0.277)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_13 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y25.CQ      Tcko                  0.234   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/reg_dout_13
    SLICE_X23Y31.D4      net (fanout=1)        0.503   ML3MST_inst/reg_dout<13>
    SLICE_X23Y31.D       Tilo                  0.156   LB_MIII_DataOut<13>
                                                       ML3MST_inst/Mmux_host_data_r51
    SLICE_X37Y34.C6      net (fanout=1)        0.559   LB_MIII_DataOut<13>
    SLICE_X37Y34.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X37Y34.D5      net (fanout=49)       0.092   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[13]_ISTOP_DataIn[13]_MUX_610_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.701ns logic, 1.154ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_29 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.878ns (Levels of Logic = 3)
  Clock Path Skew:      1.434ns (1.156 - -0.278)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_29 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y33.BQ      Tcko                  0.200   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/reg_dout_29
    SLICE_X26Y36.C3      net (fanout=1)        0.564   ML3MST_inst/reg_dout<29>
    SLICE_X26Y36.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<15>
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X37Y34.C5      net (fanout=1)        0.555   LB_MIII_DataOut<29>
    SLICE_X37Y34.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X37Y34.D5      net (fanout=49)       0.092   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[13]_ISTOP_DataIn[13]_MUX_610_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                      1.878ns (0.667ns logic, 1.211ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 3)
  Clock Path Skew:      1.358ns (1.156 - -0.202)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.B1      net (fanout=5)        0.585   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X38Y36.BMUX    Tilo                  0.191   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv1
    SLICE_X37Y34.C1      net (fanout=16)       0.495   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_215_o_inv
    SLICE_X37Y34.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X37Y34.D5      net (fanout=49)       0.092   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X37Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<45>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[13]_ISTOP_DataIn[13]_MUX_610_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_13
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.700ns logic, 1.172ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.972ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X44Y36.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.394 - 0.406)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y29.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X35Y40.B2      net (fanout=13)       1.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X35Y40.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X44Y36.C3      net (fanout=1)        1.002   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.991ns logic, 2.767ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.289ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.394 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X41Y29.D1      net (fanout=7)        1.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X35Y40.A2      net (fanout=28)       2.686   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X35Y40.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X35Y40.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X35Y40.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X44Y36.C3      net (fanout=1)        1.002   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.289ns (2.823ns logic, 8.466ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.180ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.394 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X41Y29.D2      net (fanout=16)       1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X35Y40.A2      net (fanout=28)       2.686   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X35Y40.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X35Y40.B6      net (fanout=1)        0.118   ML3MST_inst/N310
    SLICE_X35Y40.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT63
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X44Y36.C3      net (fanout=1)        1.002   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.180ns (2.765ns logic, 8.415ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (SLICE_X44Y36.A1), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.394 - 0.408)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_0
    SLICE_X47Y39.B1      net (fanout=14)       1.374   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<0>
    SLICE_X47Y39.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1010
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1
    SLICE_X44Y36.A1      net (fanout=1)        1.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<0>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.991ns logic, 2.421ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.840ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.394 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X41Y29.D1      net (fanout=7)        1.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X47Y39.A5      net (fanout=28)       1.816   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X47Y39.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1010
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1_SW0
    SLICE_X47Y39.B4      net (fanout=1)        0.494   ML3MST_inst/N318
    SLICE_X47Y39.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1010
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1
    SLICE_X44Y36.A1      net (fanout=1)        1.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<0>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.840ns (2.823ns logic, 8.017ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.731ns (Levels of Logic = 9)
  Clock Path Skew:      0.012ns (0.394 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X41Y29.D2      net (fanout=16)       1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X47Y39.A5      net (fanout=28)       1.816   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X47Y39.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1010
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1_SW0
    SLICE_X47Y39.B4      net (fanout=1)        0.494   ML3MST_inst/N318
    SLICE_X47Y39.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT1010
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT1
    SLICE_X44Y36.A1      net (fanout=1)        1.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<0>
    SLICE_X44Y36.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                     10.731ns (2.765ns logic, 7.966ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6 (SLICE_X42Y36.C3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.384 - 0.408)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_6 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_6
    SLICE_X41Y39.B3      net (fanout=2)        1.511   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<6>
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT29
    SLICE_X42Y36.C3      net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<6>
    SLICE_X42Y36.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.939ns logic, 2.411ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.561ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.384 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X41Y29.D1      net (fanout=7)        1.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X41Y39.A3      net (fanout=28)       2.112   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X41Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT29_SW0
    SLICE_X41Y39.B6      net (fanout=1)        0.118   ML3MST_inst/N314
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT29
    SLICE_X42Y36.C3      net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<6>
    SLICE_X42Y36.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    -------------------------------------------------  ---------------------------
    Total                                     10.561ns (2.771ns logic, 7.790ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.452ns (Levels of Logic = 9)
  Clock Path Skew:      0.002ns (0.384 - 0.382)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y29.A1      net (fanout=12)       1.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y29.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X41Y29.D2      net (fanout=16)       1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X41Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X41Y29.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X41Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_wrbank<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X47Y29.C5      net (fanout=1)        0.676   ML3MST_inst/N1291
    SLICE_X47Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X47Y29.D5      net (fanout=1)        0.209   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X47Y29.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X43Y26.C2      net (fanout=1)        1.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X43Y26.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/state_FSM_FFd1-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X41Y39.A3      net (fanout=28)       2.112   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X41Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT29_SW0
    SLICE_X41Y39.B6      net (fanout=1)        0.118   ML3MST_inst/N314
    SLICE_X41Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT29
    SLICE_X42Y36.C3      net (fanout=1)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<6>
    SLICE_X42Y36.CLK     Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_6
    -------------------------------------------------  ---------------------------
    Total                                     10.452ns (2.713ns logic, 7.739ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3 (SLICE_X40Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y24.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3
    SLICE_X40Y24.D6      net (fanout=3)        0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
    SLICE_X40Y24.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (SLICE_X44Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X44Y36.A6      net (fanout=11)       0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X44Y36.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X44Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X44Y36.D6      net (fanout=13)       0.025   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X44Y36.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.724ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (SLICE_X7Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.426 - 0.468)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X7Y42.B1       net (fanout=2)        1.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.990ns logic, 2.657ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.426 - 0.446)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B4       net (fanout=2)        0.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.340   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.990ns logic, 2.147ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (SLICE_X7Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.426 - 0.468)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X7Y42.B1       net (fanout=2)        1.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.974ns logic, 2.657ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.426 - 0.446)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B4       net (fanout=2)        0.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.974ns logic, 2.147ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (SLICE_X7Y41.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.426 - 0.468)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y42.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X7Y42.B1       net (fanout=2)        1.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (0.966ns logic, 2.657ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.113ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.426 - 0.446)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B4       net (fanout=2)        0.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X7Y42.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X7Y41.CE       net (fanout=4)        1.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X7Y41.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (0.966ns logic, 2.147ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X2Y43.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y43.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y43.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.106ns logic, 0.207ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X2Y43.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y43.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y43.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.106ns logic, 0.207ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X2Y43.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y42.BQ       Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X2Y43.D4       net (fanout=2)        0.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X2Y43.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.106ns logic, 0.207ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X2Y43.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X2Y43.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X29Y32.A1), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.781ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.985ns (Levels of Logic = 5)
  Clock Path Skew:      0.189ns (0.861 - 0.672)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd19
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X25Y27.B3      net (fanout=19)       2.826   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd15
    SLICE_X25Y27.BMUX    Tilo                  0.313   ML3MST_inst/N721
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.A2      net (fanout=11)       2.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X15Y26.B2      net (fanout=1)        1.444   ML3MST_inst/debug_info_10<2>
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<3>
                                                       ML3MST_inst/mux22_122
    SLICE_X29Y32.B2      net (fanout=1)        2.534   ML3MST_inst/mux22_122
    SLICE_X29Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X29Y32.A1      net (fanout=1)        0.763   ML3MST_inst/mux22_7
    SLICE_X29Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.985ns (1.803ns logic, 10.182ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.491ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.605ns (Levels of Logic = 5)
  Clock Path Skew:      0.099ns (0.861 - 0.762)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X25Y27.B1      net (fanout=43)       1.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd20
    SLICE_X25Y27.BMUX    Tilo                  0.313   ML3MST_inst/N721
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.A2      net (fanout=11)       2.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X15Y26.B2      net (fanout=1)        1.444   ML3MST_inst/debug_info_10<2>
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<3>
                                                       ML3MST_inst/mux22_122
    SLICE_X29Y32.B2      net (fanout=1)        2.534   ML3MST_inst/mux22_122
    SLICE_X29Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X29Y32.A1      net (fanout=1)        0.763   ML3MST_inst/mux22_7
    SLICE_X29Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.605ns (1.803ns logic, 8.802ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.339ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      10.494ns (Levels of Logic = 5)
  Clock Path Skew:      0.140ns (0.861 - 0.721)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y29.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd14
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X25Y27.B2      net (fanout=15)       1.335   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd10
    SLICE_X25Y27.BMUX    Tilo                  0.313   ML3MST_inst/N721
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In551
    SLICE_X15Y33.A2      net (fanout=11)       2.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86-In55
    SLICE_X15Y33.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_4_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[2]
    SLICE_X15Y26.B2      net (fanout=1)        1.444   ML3MST_inst/debug_info_10<2>
    SLICE_X15Y26.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx_cyclic_buf_b_top<3>
                                                       ML3MST_inst/mux22_122
    SLICE_X29Y32.B2      net (fanout=1)        2.534   ML3MST_inst/mux22_122
    SLICE_X29Y32.B       Tilo                  0.259   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X29Y32.A1      net (fanout=1)        0.763   ML3MST_inst/mux22_7
    SLICE_X29Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     10.494ns (1.803ns logic, 8.691ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X23Y23.C6), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.222ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      11.458ns (Levels of Logic = 8)
  Clock Path Skew:      0.221ns (0.881 - 0.660)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y30.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X27Y30.A2      net (fanout=52)       2.336   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X27Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X27Y30.B5      net (fanout=4)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X27Y30.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X17Y27.D6      net (fanout=10)       3.016   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.C4      net (fanout=1)        0.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y25.A1      net (fanout=1)        1.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y25.B       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y23.D4      net (fanout=1)        0.626   ML3MST_inst/mux2_122
    SLICE_X23Y23.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y23.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     11.458ns (2.580ns logic, 8.878ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.617ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.762ns (Levels of Logic = 8)
  Clock Path Skew:      0.130ns (0.881 - 0.751)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X27Y30.A3      net (fanout=41)       1.640   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd41
    SLICE_X27Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X27Y30.B5      net (fanout=4)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X27Y30.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X17Y27.D6      net (fanout=10)       3.016   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.C4      net (fanout=1)        0.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y25.A1      net (fanout=1)        1.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y25.B       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y23.D4      net (fanout=1)        0.626   ML3MST_inst/mux2_122
    SLICE_X23Y23.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y23.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (2.580ns logic, 8.182ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.469ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      10.614ns (Levels of Logic = 8)
  Clock Path Skew:      0.130ns (0.881 - 0.751)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X27Y30.A4      net (fanout=44)       1.492   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X27Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X27Y30.B5      net (fanout=4)        0.377   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X27Y30.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrdata[15]_common_mem_dout[15]_mux_4328_OUT719
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X17Y27.D6      net (fanout=10)       3.016   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.D       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X17Y27.C4      net (fanout=1)        0.462   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X17Y27.C       Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X21Y25.A1      net (fanout=1)        1.825   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.A       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X21Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X21Y25.B       Tilo                  0.259   ML3MST_inst/reg_rw_MOD<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X23Y23.D4      net (fanout=1)        0.626   ML3MST_inst/mux2_122
    SLICE_X23Y23.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X23Y23.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X23Y23.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                     10.614ns (2.580ns logic, 8.034ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X25Y25.A2), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.628ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.698ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.872 - 0.817)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X13Y34.A1      net (fanout=31)       2.046   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X13Y34.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/n00882
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A1      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/_n14312_inv111_cepot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X16Y27.A4      net (fanout=2)        1.345   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X16Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y28.B1      net (fanout=1)        1.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y28.C1      net (fanout=1)        0.711   ML3MST_inst/mux30_122
    SLICE_X22Y28.CMUX    Tilo                  0.361   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y25.A2      net (fanout=1)        0.996   ML3MST_inst/mux30_7
    SLICE_X25Y25.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (2.314ns logic, 8.384ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.063ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.133ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.872 - 0.817)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X13Y34.A6      net (fanout=15)       1.481   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X13Y34.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/n00882
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A1      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/_n14312_inv111_cepot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X16Y27.A4      net (fanout=2)        1.345   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X16Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y28.B1      net (fanout=1)        1.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y28.C1      net (fanout=1)        0.711   ML3MST_inst/mux30_122
    SLICE_X22Y28.CMUX    Tilo                  0.361   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y25.A2      net (fanout=1)        0.996   ML3MST_inst/mux30_7
    SLICE_X25Y25.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.133ns (2.314ns logic, 7.819ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.985ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.055ns (Levels of Logic = 7)
  Clock Path Skew:      0.055ns (0.872 - 0.817)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y30.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X13Y34.A3      net (fanout=16)       1.403   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X13Y34.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/n00882
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A1      net (fanout=1)        0.983   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X16Y35.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/_n14312_inv111_cepot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X16Y27.A4      net (fanout=2)        1.345   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X16Y27.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X18Y28.B1      net (fanout=1)        1.821   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X18Y28.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X18Y28.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X22Y28.C1      net (fanout=1)        0.711   ML3MST_inst/mux30_122
    SLICE_X22Y28.CMUX    Tilo                  0.361   ML3MST_inst/reg_rc_INTS<22>
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X25Y25.A2      net (fanout=1)        0.996   ML3MST_inst/mux30_7
    SLICE_X25Y25.CLK     Tas                   0.322   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (2.314ns logic, 7.741ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X36Y32.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.237ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.810ns (1.085 - 0.275)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25
    SLICE_X36Y32.D6      net (fanout=3)        0.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<25>
    SLICE_X36Y32.CLK     Tah         (-Th)    -0.231   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_F
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.429ns logic, 0.129ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_26 (SLICE_X32Y32.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.215ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_26 (FF)
  Destination:          ML3MST_inst/reg_dout_26 (FF)
  Data Path Delay:      0.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.794ns (1.069 - 0.275)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_26 to ML3MST_inst/reg_dout_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_26
    SLICE_X32Y32.D6      net (fanout=3)        0.135   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<26>
    SLICE_X32Y32.CLK     Tah         (-Th)    -0.231   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/mux18711_F
                                                       ML3MST_inst/mux18711
                                                       ML3MST_inst/reg_dout_26
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.429ns logic, 0.135ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_22 (SLICE_X28Y43.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.197ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_22 (FF)
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.789ns (1.071 - 0.282)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22 to ML3MST_inst/reg_rs_CMD_clr_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y42.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
    SLICE_X28Y43.D5      net (fanout=2)        0.202   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22
    SLICE_X28Y43.CLK     Tah         (-Th)    -0.177   ML3MST_inst/reg_rs_CMD_clr_d<22>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_22_rt
                                                       ML3MST_inst/reg_rs_CMD_clr_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.375ns logic, 0.202ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X28Y9.A2), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.230ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.064ns (Levels of Logic = 12)
  Clock Path Skew:      -0.181ns (0.643 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y14.A1      net (fanout=16)       1.075   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.C1      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.A2       net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.064ns (3.351ns logic, 8.713ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.205ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      12.039ns (Levels of Logic = 12)
  Clock Path Skew:      -0.181ns (0.643 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y14.A4      net (fanout=16)       1.050   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.C1      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.A2       net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     12.039ns (3.351ns logic, 8.688ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.166ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.967ns (Levels of Logic = 12)
  Clock Path Skew:      -0.214ns (0.643 - 0.857)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.CQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X27Y14.A2      net (fanout=13)       0.922   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X26Y10.C1      net (fanout=8)        1.341   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X26Y10.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.A2       net (fanout=1)        0.963   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X28Y9.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.967ns (3.407ns logic, 8.560ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X27Y10.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.865ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.714ns (Levels of Logic = 12)
  Clock Path Skew:      -0.166ns (0.658 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y14.A1      net (fanout=16)       1.075   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y12.D5      net (fanout=8)        1.395   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y12.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.A1      net (fanout=1)        0.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.714ns (3.284ns logic, 8.430ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.840ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.689ns (Levels of Logic = 12)
  Clock Path Skew:      -0.166ns (0.658 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y14.A4      net (fanout=16)       1.050   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y12.D5      net (fanout=8)        1.395   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y12.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.A1      net (fanout=1)        0.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.689ns (3.284ns logic, 8.405ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.801ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.617ns (Levels of Logic = 12)
  Clock Path Skew:      -0.199ns (0.658 - 0.857)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.CQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X27Y14.A2      net (fanout=13)       0.922   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y12.D5      net (fanout=8)        1.395   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y12.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.A1      net (fanout=1)        0.626   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.617ns (3.340ns logic, 8.277ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X27Y10.A4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.535ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.384ns (Levels of Logic = 12)
  Clock Path Skew:      -0.166ns (0.658 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X27Y14.A1      net (fanout=16)       1.075   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y10.B1      net (fanout=8)        1.305   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.384ns (3.230ns logic, 8.154ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.510ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.359ns (Levels of Logic = 12)
  Clock Path Skew:      -0.166ns (0.658 - 0.824)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X27Y14.A4      net (fanout=16)       1.050   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y10.B1      net (fanout=8)        1.305   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (3.230ns logic, 8.129ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.471ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.287ns (Levels of Logic = 12)
  Clock Path Skew:      -0.199ns (0.658 - 0.857)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.CQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X27Y14.A2      net (fanout=13)       0.922   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X27Y14.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_measurebusy_inv
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X26Y10.B2      net (fanout=2)        1.101   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X26Y10.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X26Y10.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X26Y10.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X21Y9.B4       net (fanout=2)        0.911   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X21Y9.B        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X21Y9.A1       net (fanout=2)        0.767   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X21Y9.A        Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/IOLink/Receiver/Controller/out1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X24Y9.B3       net (fanout=2)        0.947   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X24Y9.B        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X24Y9.A5       net (fanout=2)        0.175   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X24Y9.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X26Y11.A6      net (fanout=2)        0.494   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X26Y11.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X26Y11.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X26Y11.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X29Y12.A5      net (fanout=3)        0.397   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X29Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X27Y10.B1      net (fanout=8)        1.305   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X27Y10.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.A4      net (fanout=1)        0.440   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X27Y10.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.287ns (3.286ns logic, 8.001ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (SLICE_X25Y37.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.867ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_30 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30 (FF)
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.391ns (0.870 - 0.479)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_30 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<31>
                                                       ML3MST_inst/reg_rs_CMD_30
    SLICE_X25Y37.CX      net (fanout=3)        0.252   ML3MST_inst/reg_rs_CMD<30>
    SLICE_X25Y37.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<31>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_30
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.257ns logic, 0.252ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_26 (SLICE_X32Y37.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.871ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_26 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_26 (FF)
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.375ns (0.842 - 0.467)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_26 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.BQ      Tcko                  0.234   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_26
    SLICE_X32Y37.CX      net (fanout=3)        0.207   ML3MST_inst/reg_rs_CMD<26>
    SLICE_X32Y37.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_26
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.282ns logic, 0.207ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27 (SLICE_X32Y37.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.868ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27 (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.375ns (0.842 - 0.467)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_27 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.CQ      Tcko                  0.234   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_27
    SLICE_X32Y37.DX      net (fanout=3)        0.210   ML3MST_inst/reg_rs_CMD<27>
    SLICE_X32Y37.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.282ns logic, 0.210ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 486429 paths analyzed, 15377 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.430ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45 (SLICE_X9Y4.CE), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.924ns (Levels of Logic = 2)
  Clock Path Skew:      -2.096ns (-0.117 - 1.979)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_sys_isr_4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y55.BQ      Tcko                  0.447   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount_0
                                                       CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    SLICE_X37Y9.B3       net (fanout=9)        5.578   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.363   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    -------------------------------------------------  ---------------------------
    Total                                      9.924ns (1.328ns logic, 8.596ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.034ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.375   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.363   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    -------------------------------------------------  ---------------------------
    Total                                      9.034ns (2.337ns logic, 6.697ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.000ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.341   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lutdi1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.363   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_45
    -------------------------------------------------  ---------------------------
    Total                                      9.000ns (2.303ns logic, 6.697ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40 (SLICE_X9Y4.CE), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.923ns (Levels of Logic = 2)
  Clock Path Skew:      -2.096ns (-0.117 - 1.979)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_sys_isr_4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y55.BQ      Tcko                  0.447   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount_0
                                                       CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    SLICE_X37Y9.B3       net (fanout=9)        5.578   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    -------------------------------------------------  ---------------------------
    Total                                      9.923ns (1.327ns logic, 8.596ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.033ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.375   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    -------------------------------------------------  ---------------------------
    Total                                      9.033ns (2.336ns logic, 6.697ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.999ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.341   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lutdi1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_40
    -------------------------------------------------  ---------------------------
    Total                                      8.999ns (2.302ns logic, 6.697ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42 (SLICE_X9Y4.CE), 133 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.922ns (Levels of Logic = 2)
  Clock Path Skew:      -2.096ns (-0.117 - 1.979)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_sys_isr_4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y55.BQ      Tcko                  0.447   CNC2_22A/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount_0
                                                       CNC2_22A/LocalBusBridge_1/m_sys_isr_4
    SLICE_X37Y9.B3       net (fanout=9)        5.578   CNC2_22A/LocalBusBridge_1/m_sys_isr<4>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.361   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    -------------------------------------------------  ---------------------------
    Total                                      9.922ns (1.326ns logic, 8.596ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.032ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.375   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.361   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    -------------------------------------------------  ---------------------------
    Total                                      9.032ns (2.335ns logic, 6.697ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.998ns (Levels of Logic = 7)
  Clock Path Skew:      0.145ns (0.495 - 0.350)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_2
    SLICE_X40Y20.B2      net (fanout=3)        1.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<2>
    SLICE_X40Y20.COUT    Topcyb                0.341   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_lutdi1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<3>
    SLICE_X40Y21.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<7>
    SLICE_X40Y22.COUT    Tbyp                  0.076   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CIN     net (fanout=1)        0.003   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<11>
    SLICE_X40Y23.CMUX    Tcinc                 0.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B6      net (fanout=1)        0.542   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<14>
    SLICE_X39Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ifgset<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B4       net (fanout=3)        1.812   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mcompar_n0711_cy<15>
    SLICE_X37Y9.B        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv111
    SLICE_X37Y9.C4       net (fanout=2)        0.305   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv11
    SLICE_X37Y9.C        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv1
    SLICE_X9Y4.CE        net (fanout=63)       2.713   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1789_inv
    SLICE_X9Y4.CLK       Tceck                 0.361   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag<46>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CRCErrorFlag_42
    -------------------------------------------------  ---------------------------
    Total                                      8.998ns (2.301ns logic, 6.697ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_18 (SLICE_X44Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_50 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_50 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<51>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_50
    SLICE_X44Y38.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<50>
    SLICE_X44Y38.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<51>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1250102
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_18
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X32Y11.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y11.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X32Y11.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X32Y11.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n125042
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X40Y44.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X40Y44.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X40Y44.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1250212
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.476ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (SLICE_X2Y5.BX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 14)
  Clock Path Skew:      0.081ns (0.540 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB5    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y22.C4       net (fanout=1)        3.790   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5>
    SLICE_X6Y22.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X9Y20.B5       net (fanout=65)       2.871   ML3MST_inst/common_mem_doutb<5>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X3Y6.D3        net (fanout=8)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X3Y6.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y5.BX        net (fanout=1)        0.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y5.CLK       Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (5.865ns logic, 13.357ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.436ns (Levels of Logic = 14)
  Clock Path Skew:      -0.021ns (0.540 - 0.561)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.A1       net (fanout=1)        2.613   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topab                 0.376   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X3Y6.D3        net (fanout=8)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X3Y6.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y5.BX        net (fanout=1)        0.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y5.CLK       Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     18.436ns (5.855ns logic, 12.581ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.333ns (Levels of Logic = 14)
  Clock Path Skew:      0.091ns (0.540 - 0.449)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.D4       net (fanout=1)        2.520   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topdb                 0.366   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X3Y6.D3        net (fanout=8)        1.637   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X3Y6.D         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>1
    SLICE_X2Y5.BX        net (fanout=1)        0.409   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<4>
    SLICE_X2Y5.CLK       Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m21_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     18.333ns (5.845ns logic, 12.488ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (SLICE_X22Y6.CX), 1868 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.806ns (Levels of Logic = 14)
  Clock Path Skew:      -0.086ns (0.373 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB5    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y22.C4       net (fanout=1)        3.790   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5>
    SLICE_X6Y22.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X9Y20.B5       net (fanout=65)       2.871   ML3MST_inst/common_mem_doutb<5>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X20Y7.A3       net (fanout=8)        1.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X20Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_m<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X22Y6.CX       net (fanout=1)        0.554   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X22Y6.CLK      Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     18.806ns (5.807ns logic, 12.999ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.020ns (Levels of Logic = 14)
  Clock Path Skew:      -0.188ns (0.373 - 0.561)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.A1       net (fanout=1)        2.613   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topab                 0.376   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X20Y7.A3       net (fanout=8)        1.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X20Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_m<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X22Y6.CX       net (fanout=1)        0.554   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X22Y6.CLK      Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     18.020ns (5.797ns logic, 12.223ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.917ns (Levels of Logic = 14)
  Clock Path Skew:      -0.076ns (0.373 - 0.449)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.D4       net (fanout=1)        2.520   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topdb                 0.366   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X20Y7.A3       net (fanout=8)        1.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X20Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc_m<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>1
    SLICE_X22Y6.CX       net (fanout=1)        0.554   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<3>
    SLICE_X22Y6.CLK      Tds                   0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m22_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     17.917ns (5.787ns logic, 12.130ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (SLICE_X10Y9.BX), 3170 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.547ns (Levels of Logic = 14)
  Clock Path Skew:      0.024ns (0.483 - 0.459)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y16.DOB5    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y22.C4       net (fanout=1)        3.790   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5>
    SLICE_X6Y22.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<5>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_523
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_10
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X9Y20.B5       net (fanout=65)       2.871   ML3MST_inst/common_mem_doutb<5>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y9.A5        net (fanout=8)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y9.A         Tilo                  0.259   M3_MDIO_DIR
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X10Y9.BX       net (fanout=1)        0.676   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X10Y9.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     18.547ns (5.865ns logic, 12.682ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.761ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.483 - 0.561)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y16.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.A1       net (fanout=1)        2.613   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topab                 0.376   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y9.A5        net (fanout=8)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y9.A         Tilo                  0.259   M3_MDIO_DIR
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X10Y9.BX       net (fanout=1)        0.676   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X10Y9.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     17.761ns (5.855ns logic, 11.906ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      17.658ns (Levels of Logic = 14)
  Clock Path Skew:      0.034ns (0.483 - 0.449)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB2    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y25.D4       net (fanout=1)        2.520   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2>
    SLICE_X8Y25.BMUX     Topdb                 0.366   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_68
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X9Y20.B6       net (fanout=54)       3.272   ML3MST_inst/common_mem_doutb<2>
    SLICE_X9Y20.B        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X9Y17.A5       net (fanout=3)        0.551   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X9Y17.A        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X9Y17.B6       net (fanout=3)        0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X9Y17.B        Tilo                  0.259   M3_MDI
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X9Y11.D4       net (fanout=5)        0.653   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X9Y11.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X9Y11.C6       net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X9Y11.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y9.B4        net (fanout=5)        0.525   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y9.B         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y9.A5        net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y9.A         Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36756_0
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X11Y9.B5       net (fanout=4)        0.385   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X11Y9.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X11Y9.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X11Y9.C1       net (fanout=3)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X11Y9.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X11Y9.D5       net (fanout=3)        0.217   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X11Y9.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X9Y10.B4       net (fanout=3)        0.546   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X9Y10.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y9.A5        net (fanout=8)        0.695   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y9.A         Tilo                  0.259   M3_MDIO_DIR
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>1
    SLICE_X10Y9.BX       net (fanout=1)        0.676   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<6>
    SLICE_X10Y9.CLK      Tds                   0.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m19_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     17.658ns (5.845ns logic, 11.813ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y8.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_0 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.285 - 0.282)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_0 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_0
    RAMB16_X0Y8.ADDRB13  net (fanout=19)       0.173   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<0>
    RAMB16_X0Y8.CLKB     Trckc_ADDRB (-Th)     0.066   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.132ns logic, 0.173ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y10.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_9 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.278 - 0.279)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_9 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y22.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<9>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_9
    RAMB16_X0Y10.ADDRB12 net (fanout=19)       0.189   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<9>
    RAMB16_X0Y10.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.132ns logic, 0.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y10.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.278 - 0.279)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.AQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr_2
    RAMB16_X0Y10.ADDRB5  net (fanout=19)       0.192   ML3MST_inst/ml3_logic_root/ml3_flame_control/common_mem_addr<2>
    RAMB16_X0Y10.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.132ns logic, 0.192ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4652 paths analyzed, 4652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.887ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_1 (SLICE_X14Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.113ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.470ns (Levels of Logic = 3)
  Clock Path Delay:     0.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X19Y13.A3      net (fanout=41)       2.048   g_reset_i
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X14Y43.SR      net (fanout=69)       4.092   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X14Y43.CLK     Tsrck                 0.442   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    -------------------------------------------------  ---------------------------
    Total                                     13.470ns (2.324ns logic, 11.146ns route)
                                                       (17.3% logic, 82.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X14Y43.CLK     net (fanout=874)      0.907   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (-2.870ns logic, 3.853ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_4 (SLICE_X14Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.116ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_4 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.467ns (Levels of Logic = 3)
  Clock Path Delay:     0.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rc_ESTS_set_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X19Y13.A3      net (fanout=41)       2.048   g_reset_i
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X14Y43.SR      net (fanout=69)       4.092   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X14Y43.CLK     Tsrck                 0.439   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_4
    -------------------------------------------------  ---------------------------
    Total                                     13.467ns (2.321ns logic, 11.146ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rc_ESTS_set_d_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X14Y43.CLK     net (fanout=874)      0.907   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (-2.870ns logic, 3.853ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_2 (SLICE_X14Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.124ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.459ns (Levels of Logic = 3)
  Clock Path Delay:     0.983ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rc_ESTS_set_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X19Y13.A3      net (fanout=41)       2.048   g_reset_i
    SLICE_X19Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X14Y43.SR      net (fanout=69)       4.092   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X14Y43.CLK     Tsrck                 0.431   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_2
    -------------------------------------------------  ---------------------------
    Total                                     13.459ns (2.313ns logic, 11.146ns route)
                                                       (17.2% logic, 82.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rc_ESTS_set_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X14Y43.CLK     net (fanout=874)      0.907   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.983ns (-2.870ns logic, 3.853ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X6Y20.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Delay:     3.466ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P2.I                 Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp267.IMUX.30
    SLICE_X6Y20.AX       net (fanout=1)        2.382   iMPG_A_IBUF
    SLICE_X6Y20.CLK      Tckdi       (-Th)    -0.050   CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (1.176ns logic, 2.382ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X6Y20.CLK      net (fanout=680)      1.236   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.519ns logic, 1.947ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X1Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_RcvDataIn<1> (PAD)
  Destination:          CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.732ns (Levels of Logic = 1)
  Clock Path Delay:     2.207ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rio_RcvDataIn<1> to CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   rio_RcvDataIn<1>
                                                       rio_RcvDataIn<1>
                                                       rio_RcvDataIn_1_IBUF
                                                       ProtoComp267.IMUX.6
    SLICE_X1Y54.AX       net (fanout=1)        1.910   rio_RcvDataIn_1_IBUF
    SLICE_X1Y54.CLK      Tckdi       (-Th)    -0.059   CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.732ns (0.822ns logic, 1.910ns route)
                                                       (30.1% logic, 69.9% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.523   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y54.CLK      net (fanout=680)      0.734   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.950ns logic, 1.257ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X7Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 1)
  Clock Path Delay:     3.473ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_enc_a
                                                       svo_enc_a
                                                       svo_enc_a_IBUF
                                                       ProtoComp267.IMUX.35
    SLICE_X7Y15.AX       net (fanout=1)        2.879   svo_enc_a_IBUF
    SLICE_X7Y15.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (1.174ns logic, 2.879ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y15.CLK      net (fanout=680)      1.243   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.519ns logic, 1.954ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.628ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.372ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.309ns (Levels of Logic = 4)
  Clock Path Delay:     3.294ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y60.CLK     net (fanout=680)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.519ns logic, 1.775ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y60.BQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X29Y60.B1      net (fanout=2)        0.649   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X29Y60.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y63.A5      net (fanout=1)        0.537   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X28Y57.A2      net (fanout=126)      0.889   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X28Y57.A       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_SCAN_1/m_ScanOut<2>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.722   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.309ns (3.512ns logic, 5.797ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.466ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.212ns (Levels of Logic = 4)
  Clock Path Delay:     3.297ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y62.CLK     net (fanout=680)      1.067   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.519ns logic, 1.778ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y62.DQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X29Y62.B1      net (fanout=2)        0.810   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X29Y62.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X29Y63.A6      net (fanout=1)        0.279   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X28Y57.A2      net (fanout=126)      0.889   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X28Y57.A       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_SCAN_1/m_ScanOut<2>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.722   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.212ns (3.512ns logic, 5.700ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.494ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.187ns (Levels of Logic = 4)
  Clock Path Delay:     3.294ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y60.CLK     net (fanout=680)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.294ns (1.519ns logic, 1.775ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y60.CQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_2
    SLICE_X29Y60.B3      net (fanout=2)        0.527   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<2>
    SLICE_X29Y60.B       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y63.A5      net (fanout=1)        0.537   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X28Y57.A2      net (fanout=126)      0.889   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X28Y57.A       Tilo                  0.205   CNC2_22A/HK_Scan_Partition_1/HK_SCAN_1/m_ScanOut<2>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.722   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.187ns (3.512ns logic, 5.675ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point svo_cw<0> (T5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  12.394ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState (FF)
  Destination:          svo_cw<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.289ns (Levels of Logic = 1)
  Clock Path Delay:     3.292ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y36.CLK     net (fanout=680)      1.062   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (1.519ns logic, 1.773ns route)
                                                       (46.1% logic, 53.9% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState to svo_cw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.AQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    T5.O                 net (fanout=3)        6.517   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    T5.PAD               Tioop                 2.381   svo_cw<0>
                                                       svo_cw_0_OBUF
                                                       svo_cw<0>
    -------------------------------------------------  ---------------------------
    Total                                      9.289ns (2.772ns logic, 6.517ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.940ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.754ns (Levels of Logic = 2)
  Clock Path Delay:     0.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y16.CLK     net (fanout=874)      1.149   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (-3.577ns logic, 4.483ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y16.AQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X41Y43.A2      net (fanout=97)       3.025   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X41Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        4.681   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.754ns (3.048ns logic, 7.706ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.008ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.683ns (Levels of Logic = 2)
  Clock Path Delay:     0.909ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X48Y15.CLK     net (fanout=874)      1.152   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (-3.577ns logic, 4.486ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y15.BMUX    Tshcko                0.455   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/m_CRCEN
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X41Y43.A1      net (fanout=101)      2.907   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X41Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        4.681   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.683ns (3.095ns logic, 7.588ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.197ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.498ns (Levels of Logic = 2)
  Clock Path Delay:     0.905ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y17.CLK     net (fanout=874)      1.148   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (-3.577ns logic, 4.482ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y17.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X41Y43.A5      net (fanout=123)      2.786   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X41Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        4.681   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.498ns (3.031ns logic, 7.467ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.161ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 1)
  Clock Path Delay:     0.557ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y60.CLK     net (fanout=874)      0.568   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (-1.976ns logic, 2.533ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y60.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.410   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (1.594ns logic, 1.410ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.214ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.086ns (Levels of Logic = 2)
  Clock Path Delay:     0.528ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y57.CLK     net (fanout=874)      0.539   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.528ns (-1.976ns logic, 2.504ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X46Y64.A3      net (fanout=125)      0.862   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X46Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/_n0202
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.474   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.086ns (1.750ns logic, 2.336ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.132ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 2)
  Clock Path Delay:     0.508ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X41Y58.CLK     net (fanout=874)      0.519   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (-1.976ns logic, 2.484ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y58.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X46Y64.A5      net (fanout=56)       0.800   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X46Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/_n0202
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.474   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.750ns logic, 2.274ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.081ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.929ns (Levels of Logic = 2)
  Clock Path Delay:     0.552ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y58.CLK     net (fanout=874)      0.563   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (-1.976ns logic, 2.528ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y58.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X46Y64.A2      net (fanout=99)       0.705   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X46Y64.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/_n0202
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.474   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.929ns (1.750ns logic, 2.179ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.687ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.509ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp267.IMUX.10
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y28.CLK     net (fanout=874)      0.589   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-1.976ns logic, 2.554ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        2.915   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.509ns (1.594ns logic, 2.915ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  11.002ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X0Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.998ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.380ns (Levels of Logic = 3)
  Clock Path Delay:     0.853ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X1Y12.C6       net (fanout=41)       3.451   g_reset_i
    SLICE_X1Y12.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_20_1
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y17.SR       net (fanout=2)        0.798   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y17.CLK      Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (2.125ns logic, 9.255ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y17.CLK      net (fanout=789)      0.986   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (-3.208ns logic, 4.061ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (SLICE_X0Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.009ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.369ns (Levels of Logic = 3)
  Clock Path Delay:     0.853ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X1Y12.C6       net (fanout=41)       3.451   g_reset_i
    SLICE_X1Y12.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_20_1
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y17.SR       net (fanout=2)        0.798   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y17.CLK      Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    -------------------------------------------------  ---------------------------
    Total                                     11.369ns (2.114ns logic, 9.255ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y17.CLK      net (fanout=789)      0.986   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (-3.208ns logic, 4.061ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X0Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.032ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 3)
  Clock Path Delay:     0.853ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        5.006   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X1Y12.C6       net (fanout=41)       3.451   g_reset_i
    SLICE_X1Y12.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_20_1
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y17.SR       net (fanout=2)        0.798   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y17.CLK      Trck                  0.209   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (2.091ns logic, 9.255ns route)
                                                       (18.4% logic, 81.6% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y17.CLK      net (fanout=789)      0.986   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (-3.208ns logic, 4.061ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X2Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.622ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 2)
  Clock Path Delay:     1.051ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        3.252   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X2Y12.CE       net (fanout=41)       2.034   g_reset_i
    SLICE_X2Y12.CLK      Tckce       (-Th)     0.104   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (0.862ns logic, 5.286ns route)
                                                       (14.0% logic, 86.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X2Y12.CLK      net (fanout=789)      0.756   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (-1.963ns logic, 3.014ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X0Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.401ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 3)
  Clock Path Delay:     1.055ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        3.252   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X1Y12.C6       net (fanout=41)       2.141   g_reset_i
    SLICE_X1Y12.C        Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_20_1
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y16.SR       net (fanout=2)        0.323   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y16.CLK      Tremck      (-Th)    -0.093   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (1.215ns logic, 5.716ns route)
                                                       (17.5% logic, 82.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y16.CLK      net (fanout=789)      0.760   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (-1.963ns logic, 3.018ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X0Y16.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.414ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 3)
  Clock Path Delay:     1.055ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp267.IMUX.7
    SLICE_X29Y34.D4      net (fanout=7)        3.252   g_reset_n_IBUF
    SLICE_X29Y34.DMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd37
                                                       g_reset_i1
    SLICE_X1Y12.C6       net (fanout=41)       2.141   g_reset_i
    SLICE_X1Y12.C        Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_20_1
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y16.SR       net (fanout=2)        0.323   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y16.CLK      Tremck      (-Th)    -0.106   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (1.228ns logic, 5.716ns route)
                                                       (17.7% logic, 82.3% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp267.IMUX.37
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y16.CLK      net (fanout=789)      0.760   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (-1.963ns logic, 3.018ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.334ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y19.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N3.O                 net (fanout=1)        0.234   TXD1T2_OBUF
    N3.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (N1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y18.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y18.OQ      Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    N1.O                 net (fanout=1)        0.234   TXD1T3_OBUF
    N1.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.667ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.851ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.519ns logic, 2.332ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.234   TX_EN1_OBUF
    M3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y21.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M2.O                 net (fanout=1)        0.191   TXD1T0_OBUF
    M2.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y20.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y20.OQ      Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    M1.O                 net (fanout=1)        0.191   TXD1T1_OBUF
    M1.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.694ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp267.IMUX.2
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       0.848   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.822ns logic, 0.974ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.191   TX_EN1_OBUF
    M3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.317ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X0Y36.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.822ns (Levels of Logic = 1)
  Clock Path Delay:     2.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp267.IMUX.27
    SLICE_X0Y36.DX       net (fanout=1)        2.376   RXD1T3_IBUF
    SLICE_X0Y36.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.822ns (1.446ns logic, 2.376ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y36.CLK      net (fanout=17)       0.980   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.323ns logic, 1.207ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X0Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Clock Path Delay:     2.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp267.IMUX.26
    SLICE_X0Y36.CX       net (fanout=1)        2.311   RXD1T2_IBUF
    SLICE_X0Y36.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (1.446ns logic, 2.311ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y36.CLK      net (fanout=17)       0.980   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.323ns logic, 1.207ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X0Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.874ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Delay:     2.530ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp267.IMUX.24
    SLICE_X0Y36.AX       net (fanout=1)        2.185   RXD1T0_IBUF
    SLICE_X0Y36.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.446ns logic, 2.185ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y36.CLK      net (fanout=17)       0.980   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (1.323ns logic, 1.207ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X1Y40.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.299ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 1)
  Clock Path Delay:     3.383ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp267.IMUX.28
    SLICE_X1Y40.AX       net (fanout=1)        1.533   RX_ER1_IBUF
    SLICE_X1Y40.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.174ns logic, 1.533ns route)
                                                       (43.4% logic, 56.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X1Y40.CLK      net (fanout=17)       1.261   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (1.519ns logic, 1.864ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X1Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.453ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.867ns (Levels of Logic = 1)
  Clock Path Delay:     3.389ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp267.IMUX.29
    SLICE_X1Y42.AX       net (fanout=1)        1.693   RX_DV1_IBUF
    SLICE_X1Y42.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      2.867ns (1.174ns logic, 1.693ns route)
                                                       (40.9% logic, 59.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X1Y42.CLK      net (fanout=17)       1.267   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.519ns logic, 1.870ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X0Y36.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.868ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Clock Path Delay:     3.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp267.IMUX.25
    SLICE_X0Y36.BX       net (fanout=1)        2.045   RXD1T1_IBUF
    SLICE_X0Y36.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.233ns logic, 2.045ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp267.IMUX.1
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X0Y36.CLK      net (fanout=17)       1.263   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.519ns logic, 1.866ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.960ns|     24.860ns|            0|            0|    369290506|       486429|
| TS_CLK_80MHz                  |     12.500ns|     12.430ns|          N/A|            0|            0|       486429|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     38.952ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     19.476ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |   11.002(R)|      SLOW  |   -4.622(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.126(R)|      SLOW  |    0.110(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.102(R)|      SLOW  |    0.132(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.252(R)|      SLOW  |   -0.008(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.317(R)|      SLOW  |   -0.069(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.651(R)|      SLOW  |    0.547(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.485(R)|      SLOW  |    0.701(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.442(R)|      SLOW  |   -0.947(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.366(R)|      SLOW  |   -0.842(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n       |   11.464(R)|      SLOW  |   -2.294(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
                |   12.887(R)|      SLOW  |   -1.930(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    4.966(R)|      SLOW  |   -2.594(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.336(R)|      SLOW  |   -0.067(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    2.570(R)|      SLOW  |   -0.917(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_Index      |    2.288(R)|      SLOW  |   -0.790(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.746(R)|      SLOW  |   -1.209(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.013(R)|      SLOW  |   -0.666(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.559(R)|      SLOW  |   -1.608(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    2.433(R)|      SLOW  |   -0.959(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    1.842(R)|      SLOW  |   -0.500(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    3.149(R)|      SLOW  |   -1.035(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a       |    1.820(R)|      SLOW  |   -0.555(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b       |    4.722(R)|      SLOW  |   -2.272(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index   |    2.307(R)|      SLOW  |   -0.785(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.333(R)|      SLOW  |         3.694(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |         8.765(R)|      SLOW  |         4.081(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        12.060(R)|      SLOW  |         6.501(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.239(R)|      SLOW  |         3.161(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         8.744(R)|      SLOW  |         4.687(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.435(R)|      SLOW  |         5.840(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        12.000(R)|      SLOW  |         5.188(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         8.736(R)|      SLOW  |         4.801(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         9.167(R)|      SLOW  |         5.138(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         9.691(R)|      SLOW  |         5.349(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |        10.108(R)|      SLOW  |         5.672(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         9.852(R)|      SLOW  |         5.475(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |        11.470(R)|      SLOW  |         6.594(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |        12.606(R)|      SLOW  |         7.419(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        12.628(R)|      SLOW  |         5.970(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.476|         |         |         |
g_clk          |   13.230|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.724|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   11.312|    3.805|    3.155|    2.247|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   12.781|         |         |         |
g_clk          |   22.053|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.820; Ideal Clock Offset To Actual Clock -6.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.442(R)|      SLOW  |   -0.947(R)|      FAST  |   21.558|    0.947|       10.306|
SRI_RX<1>         |    3.366(R)|      SLOW  |   -0.842(R)|      FAST  |   21.634|    0.842|       10.396|
g_reset_n         |   11.464(R)|      SLOW  |   -2.294(R)|      FAST  |   13.536|    2.294|        5.621|
                  |   12.887(R)|      SLOW  |   -1.930(R)|      FAST  |   12.113|    1.930|        5.092|
iExtIRQInput      |    4.966(R)|      SLOW  |   -2.594(R)|      FAST  |   20.034|    2.594|        8.720|
iMPG_A            |    1.336(R)|      SLOW  |   -0.067(R)|      SLOW  |   23.664|    0.067|       11.799|
iMPG_B            |    2.570(R)|      SLOW  |   -0.917(R)|      FAST  |   22.430|    0.917|       10.756|
iMPG_Index        |    2.288(R)|      SLOW  |   -0.790(R)|      FAST  |   22.712|    0.790|       10.961|
lb_cs_n           |    3.746(R)|      SLOW  |   -1.209(R)|      FAST  |   21.254|    1.209|       10.023|
lb_rd_n           |    3.013(R)|      SLOW  |   -0.666(R)|      FAST  |   21.987|    0.666|       10.660|
lb_wr_n           |    4.559(R)|      SLOW  |   -1.608(R)|      FAST  |   20.441|    1.608|        9.416|
rio_RcvDataIn<0>  |    2.433(R)|      SLOW  |   -0.959(R)|      FAST  |   22.567|    0.959|       10.804|
rio_RcvDataIn<1>  |    1.842(R)|      SLOW  |   -0.500(R)|      FAST  |   23.158|    0.500|       11.329|
svo_alarm<0>      |    3.149(R)|      SLOW  |   -1.035(R)|      FAST  |   21.851|    1.035|       10.408|
svo_enc_a         |    1.820(R)|      SLOW  |   -0.555(R)|      SLOW  |   23.180|    0.555|       11.313|
svo_enc_b         |    4.722(R)|      SLOW  |   -2.272(R)|      FAST  |   20.278|    2.272|        9.003|
svo_enc_index     |    2.307(R)|      SLOW  |   -0.785(R)|      FAST  |   22.693|    0.785|       10.954|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.887|         -  |      -0.067|         -  |   12.113|    0.067|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 6.380; Ideal Clock Offset To Actual Clock -12.188; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   11.002(R)|      SLOW  |   -4.622(R)|      FAST  |   28.998|    4.622|       12.188|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      11.002|         -  |      -4.622|         -  |   28.998|    4.622|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.018; Ideal Clock Offset To Actual Clock 14.308; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.126(R)|      SLOW  |    0.110(R)|      SLOW  |    4.874|   33.890|      -14.508|
RXD1T1            |    1.102(R)|      SLOW  |    0.132(R)|      SLOW  |    4.898|   33.868|      -14.485|
RXD1T2            |    1.252(R)|      SLOW  |   -0.008(R)|      SLOW  |    4.748|   34.008|      -14.630|
RXD1T3            |    1.317(R)|      SLOW  |   -0.069(R)|      SLOW  |    4.683|   34.069|      -14.693|
RX_DV1            |    0.651(R)|      SLOW  |    0.547(R)|      SLOW  |    5.349|   33.453|      -14.052|
RX_ER1            |    0.485(R)|      SLOW  |    0.701(R)|      SLOW  |    5.515|   33.299|      -13.892|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.317|         -  |       0.701|         -  |    4.683|   33.299|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 6.389 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.765|      SLOW  |        4.081|      FAST  |         2.526|
SRI_RTS<1>                                     |       12.060|      SLOW  |        6.501|      FAST  |         5.821|
SRI_TX<0>                                      |        6.239|      SLOW  |        3.161|      FAST  |         0.000|
SRI_TX<1>                                      |        8.744|      SLOW  |        4.687|      FAST  |         2.505|
lb_int                                         |       10.435|      SLOW  |        5.840|      FAST  |         4.196|
led_1                                          |       12.000|      SLOW  |        5.188|      FAST  |         5.761|
rio_XmtDataOut<0>                              |        8.736|      SLOW  |        4.801|      FAST  |         2.497|
rio_XmtDataOut<1>                              |        9.167|      SLOW  |        5.138|      FAST  |         2.928|
spi_clk                                        |        9.691|      SLOW  |        5.349|      FAST  |         3.452|
spi_cs_n                                       |       10.108|      SLOW  |        5.672|      FAST  |         3.869|
spi_mosi                                       |        9.852|      SLOW  |        5.475|      FAST  |         3.613|
svo_ccw<0>                                     |       11.470|      SLOW  |        6.594|      FAST  |         5.231|
svo_cw<0>                                      |       12.606|      SLOW  |        7.419|      FAST  |         6.367|
svo_on                                         |       12.628|      SLOW  |        5.970|      FAST  |         6.389|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.006 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T1                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T2                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TXD1T3                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TX_EN1                                         |        7.333|      SLOW  |        3.694|      FAST  |         0.005|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 371469090 paths, 2 nets, and 65642 connections

Design statistics:
   Minimum period:  24.960ns{1}   (Maximum frequency:  40.064MHz)
   Maximum net skew:   0.376ns
   Minimum input required time before clock:  12.887ns
   Minimum output required time after clock:  12.628ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 10 12:59:11 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



