Project Information                    d:\nsuworkbook\dd_lab2_adder\adder8.rpt

MAX+plus II Compiler Report File
Version 9.6 3/22/2000
Compiled: 03/04/2017 03:18:23

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

adder8    EPM7064AELC44-4  18       10       0      64      41          100%

User Pins:                 18       10       0  



Project Information                    d:\nsuworkbook\dd_lab2_adder\adder8.rpt

** FILE HIERARCHY **



|adder1:add7|
|adder1:add6|
|adder1:add5|
|adder1:add4|
|adder1:add3|
|adder1:add2|
|adder1:add1|
|adder1:add0|


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

***** Logic for device 'adder8' compiled without errors.




Device: EPM7064AELC44-4

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** ERROR SUMMARY **

Info: Chip 'adder8' in device 'EPM7064AELC44-4' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                
                                                
                                                
                        V                       
                        C                       
                        C                       
                        I     G     G  G        
               a  b  b  N  b  N  a  N  N  c  c  
               7  0  2  T  6  D  1  D  D  0  4  
             -----------------------------------_ 
           /   6  5  4  3  2  1 44 43 42 41 40   | 
     #TDI |  7                                39 | save_bit 
       c7 |  8                                38 | #TDO 
carry_out |  9                                37 | GND* 
      GND | 10                                36 | a0 
check_out | 11                                35 | VCCIO 
       c6 | 12        EPM7064AELC44-4         34 | c5 
     #TMS | 13                                33 | a6 
       c2 | 14                                32 | #TCK 
    VCCIO | 15                                31 | c1 
       a4 | 16                                30 | GND 
       c3 | 17                                29 | GND* 
          |_  18 19 20 21 22 23 24 25 26 27 28  _| 
            ------------------------------------ 
               b  b  c  b  G  V  a  b  a  a  b  
               5  7  a  1  N  C  2  4  5  3  3  
                     r     D  C                 
                     r        I                 
                     y        N                 
                     _        T                 
                     i                          
                     n                          
                                                


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GND* = These I/O pins can either be left unconnected or connected to GND. Connecting these pins to GND will improve the device's immunity to noise.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)   8/ 8(100%)  16/16(100%)  27/36( 75%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  16/16(100%)  21/36( 58%) 
C:    LC33 - LC48    16/16(100%)   7/ 8( 87%)  16/16(100%)  33/36( 91%) 
D:    LC49 - LC64    16/16(100%)   7/ 8( 87%)  16/16(100%)  33/36( 91%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            30/32     ( 93%)
Total logic cells used:                         64/64     (100%)
Total shareable expanders used:                 41/64     ( 64%)
Total Turbo logic cells used:                   64/64     (100%)
Total shareable expanders not available (n/a):  23/64     ( 35%)
Average fan-in:                                  6.21
Total fan-in:                                   398

Total input pins required:                      18
Total fast input logic cells required:           0
Total output pins required:                     10
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     64
Total flipflops required:                        0
Total product terms required:                  262
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          39

Synthesized logic cells:                        38/  64   ( 59%)



Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  36   (52)  (D)      INPUT                0      0   0    0    0    3   22  a0
  44      -   -       INPUT                0      0   0    0    0    2   17  a1
  24   (33)  (C)      INPUT                0      0   0    0    0    2   11  a2
  27   (37)  (C)      INPUT                0      0   0    0    0    1    7  a3
  16   (25)  (B)      INPUT                0      0   0    0    0    2    9  a4
  26   (36)  (C)      INPUT                0      0   0    0    0    1    7  a5
  33   (49)  (D)      INPUT                0      0   0    0    0    3   10  a6
   6   (11)  (A)      INPUT                0      0   0    0    0    2    8  a7
   5   (14)  (A)      INPUT                0      0   0    0    0    2   22  b0
  21   (17)  (B)      INPUT                0      0   0    0    0    2   17  b1
   4   (16)  (A)      INPUT                0      0   0    0    0    2   12  b2
  28   (40)  (C)      INPUT                0      0   0    0    0    1    7  b3
  25   (35)  (C)      INPUT                0      0   0    0    0    2    9  b4
  18   (21)  (B)      INPUT                0      0   0    0    0    1    7  b5
   2      -   -       INPUT                0      0   0    0    0    3   10  b6
  19   (20)  (B)      INPUT                0      0   0    0    0    2    8  b7
  20   (19)  (B)      INPUT                0      0   0    0    0    3   27  carry_in
  39   (57)  (D)      INPUT                0      0   0    0    0    1    0  save_bit


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   9      4    A     OUTPUT      t         2      2   0    4    1    0    0  carry_out
  11      3    A     OUTPUT      t         1      0   0    1    8    0    0  check_out
  41     64    D     OUTPUT      t         0      0   0    3    0    0    0  c0
  31     46    C     OUTPUT      t         3      1   1    5    0    0    0  c1
  14     30    B     OUTPUT      t         4      1   0    6    1    0    0  c2
  17     24    B     OUTPUT      t         3      1   0    4    3    0    0  c3
  40     62    D     OUTPUT      t         0      0   0    2    1    0    0  c4
  34     51    D     OUTPUT      t         3      1   1    4    1    0    0  c5
  12      1    A     OUTPUT      t         0      0   0    2    1    0    0  c6
   8      5    A     OUTPUT      t         3      1   1    4    1    0    0  c7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     47    C       SOFT    s t         0      0   0    2    0    0    3  |adder1:add0|~34~1
   -     23    B       SOFT    s t         0      0   0    2    0    0    3  |adder1:add0|~35~1
   -     27    B       SOFT    s t         0      0   0    2    0    0    3  |adder1:add0|~37~1
   -     45    C       SOFT    s t         4      1   1    5    0    0    2  |adder1:add1|~33~1
   -     28    B       SOFT    s t         2      2   0    5    0    0    4  |adder1:add1|~38~1
   -     44    C       SOFT    s t         1      0   1    5    0    1    0  |adder1:add2|~33~1~2
 (21)    17    B       SOFT    s t         4      3   1    7    0    0    4  |adder1:add2|~38~1
   -     42    C       SOFT    s t         1      0   1    6    0    1    0  |adder1:add3|~33~1~2
   -     55    D       SOFT    s t         1      0   1    7    0    1    0  |adder1:add3|~33~1~3
   -     31    B       SOFT    s t         0      0   0    7    0    1    0  |adder1:add3|~33~1~4
   -     18    B       SOFT    s t         5      4   1    9    0    2    5  |adder1:add3|~38~1
   -     60    D       SOFT    s t         0      0   0    2    1    0    3  |adder1:add4|~38~1
 (33)    49    D       SOFT    s t         2      1   0    4    1    3    8  |adder1:add5|~38~1
   -     43    C       SOFT      t         0      0   0    1    7    0    2  pre_sum6
 (25)    35    C       SOFT      t         0      0   0    1    8    0    2  pre_sum7
 (27)    37    C       SOFT      t         0      0   0    1    9    0    2  pre_sum8
   -     50    D       SOFT      t         0      0   0    2    0    0   16  :126
 (20)    19    B       SOFT      t         2      2   0    4    0    0   12  :134
   -     22    B       SOFT      t         3      3   0    6    0    0    7  :144
   -     29    B       SOFT      t         4      4   0    8    0    0    6  :154
 (13)    32    B       SOFT      t         4      4   0    8    0    0    4  :157
   -     13    A       SOFT      t         2      1   0    2    1    0    5  :165
  (4)    16    A       SOFT      t         3      2   0    4    1    0    4  :175
   -     15    A       SOFT      t         4      4   0    6    1    0    3  :185
   -      6    A       SOFT      t         4      4   0    6    1    0    2  :188
   -     12    A       SOFT      t         2      2   0    2    1    0    2  :196
  (7)     8    A       SOFT      t         2      2   0    2    1    0    1  :199
   -     63    D       SOFT    s t         0      0   0    1    1    0    1  ~200~1
   -     34    C       SOFT      t         0      0   0    1    1    0    4  :201
 (32)    48    C       SOFT      t         0      0   0    1    1    0    2  :203
   -     38    C       SOFT    s t         0      0   0    1    3    0    4  ~223~1
 (26)    36    C       SOFT    s t         0      0   0    1    4    0    4  ~233~1
 (24)    33    C       SOFT    s t         0      0   0    1    5    0    3  ~244~1
 (28)    40    C       SOFT    s t         0      0   0    1    6    0    3  ~254~1
   -     39    C       SOFT    s t         4      0   0    5   13    1    0  ~313~1
 (39)    57    D       SOFT    s t         1      0   1    5    6    0    1  ~313~2
 (36)    52    D       SOFT    s t         1      0   1    5    5    0    1  ~313~3
  (5)    14    A       SOFT    s t         1      0   1    4    4    0    1  ~313~4
 (19)    20    B       SOFT    s t         1      0   1    4    4    0    1  ~313~5
   -     58    D       SOFT    s t         1      0   1    9    7    0    1  ~313~6
   -      9    A       SOFT    s t         1      0   1    4    4    0    1  ~313~7
 (18)    21    B       SOFT    s t         1      0   1    4    4    0    1  ~313~8
   -     54    D       SOFT    s t         1      0   1    7    9    0    1  ~313~9
 (37)    53    D       SOFT    s t         1      0   1    5    5    0    1  ~313~10
   -     61    D       SOFT    s t         1      0   1    5    4    0    1  ~313~11
 (38)    56    D       SOFT    s t         0      0   0    2    2    1    0  ~315~1
   -     26    B       SOFT    s t         0      0   0    2    2    1    0  ~318~1
 (16)    25    B       SOFT    s t         0      0   0    2    2    1    0  ~321~1
 (29)    41    C       SOFT    s t         4      0   1    4    3    1    0  ~324~1
   -      2    A       SOFT    s t         1      0   1    4    1    0    1  ~324~2
   -     59    D       SOFT    s t         4      0   1    4    3    1    0  ~327~1
   -     10    A       SOFT    s t         1      0   1    4    1    0    1  ~327~2
  (6)    11    A       SOFT    s t         2      2   0    4    2    1    0  ~330~1
   -      7    A       SOFT    s t         2      2   0    4    2    1    0  ~333~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
h = Register powers up high


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC4 carry_out
        | +----------------------------- LC3 check_out
        | | +--------------------------- LC1 c6
        | | | +------------------------- LC5 c7
        | | | | +----------------------- LC13 :165
        | | | | | +--------------------- LC16 :175
        | | | | | | +------------------- LC15 :185
        | | | | | | | +----------------- LC6 :188
        | | | | | | | | +--------------- LC12 :196
        | | | | | | | | | +------------- LC8 :199
        | | | | | | | | | | +----------- LC14 ~313~4
        | | | | | | | | | | | +--------- LC9 ~313~7
        | | | | | | | | | | | | +------- LC2 ~324~2
        | | | | | | | | | | | | | +----- LC10 ~327~2
        | | | | | | | | | | | | | | +--- LC11 ~330~1
        | | | | | | | | | | | | | | | +- LC7 ~333~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC6  -> - - - - - - - - * * - - - - - - | * - - - | <-- :188
LC11 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~330~1
LC7  -> - * - - - - - - - - - - - - - - | * - - - | <-- ~333~1

Pin
44   -> - - - - - - - - - - - - - - - - | - * * * | <-- a1
27   -> - - - - - - - - - - * * - - - - | * * - - | <-- a3
16   -> - - - - * * * * - - * * - - - - | * - - * | <-- a4
26   -> - - - - - * * * - - - - - - - - | * - - * | <-- a5
33   -> * - * * - - * * - - - - * * * * | * * * * | <-- a6
6    -> * - - * - - - - * * - - * * * * | * - * * | <-- a7
28   -> - - - - - - - - - - * * - - - - | * * - - | <-- b3
25   -> - - - - * * * * - - * * - - - - | * - - * | <-- b4
18   -> - - - - - * * * - - - - - - - - | * - - * | <-- b5
2    -> * - * * - - * * - - - - * * * * | * * * * | <-- b6
19   -> * - - * - - - - * * - - * * * * | * - * * | <-- b7
39   -> - * - - - - - - - - - - - - - - | * - - - | <-- save_bit
LC17 -> - - - - - - - - - - * * - - - - | * * - - | <-- |adder1:add2|~38~1
LC18 -> - - - - - - - - - - * * - - - - | * - - * | <-- |adder1:add3|~38~1
LC49 -> * - * * - - - - - - - - * * * * | * * * * | <-- |adder1:add5|~38~1
LC37 -> - - - - - - - - - - - - - - * * | * - - - | <-- pre_sum8
LC32 -> - - - - * * * * - - - - - - - - | * - - - | <-- :157
LC36 -> - - - - - - - - - - * * - - - - | * * - - | <-- ~233~1
LC33 -> - - - - - - - - - - * * - - - - | * - - * | <-- ~244~1
LC39 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~313~1
LC56 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~315~1
LC26 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~318~1
LC25 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~321~1
LC41 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~324~1
LC59 -> - * - - - - - - - - - - - - - - | * - - - | <-- ~327~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC23 |adder1:add0|~35~1
        | +----------------------------- LC27 |adder1:add0|~37~1
        | | +--------------------------- LC28 |adder1:add1|~38~1
        | | | +------------------------- LC17 |adder1:add2|~38~1
        | | | | +----------------------- LC31 |adder1:add3|~33~1~4
        | | | | | +--------------------- LC18 |adder1:add3|~38~1
        | | | | | | +------------------- LC30 c2
        | | | | | | | +----------------- LC24 c3
        | | | | | | | | +--------------- LC19 :134
        | | | | | | | | | +------------- LC22 :144
        | | | | | | | | | | +----------- LC29 :154
        | | | | | | | | | | | +--------- LC32 :157
        | | | | | | | | | | | | +------- LC20 ~313~5
        | | | | | | | | | | | | | +----- LC21 ~313~8
        | | | | | | | | | | | | | | +--- LC26 ~318~1
        | | | | | | | | | | | | | | | +- LC25 ~321~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC28 -> - - - - - - - - - - - - * * - - | - * - * | <-- |adder1:add1|~38~1
LC17 -> - - - - - - - - - - - - * * - - | * * - - | <-- |adder1:add2|~38~1
LC31 -> - - - - - - - * - - - - - - - - | - * - - | <-- |adder1:add3|~33~1~4

Pin
36   -> * - * * * * * - * * * * - - - - | - * * * | <-- a0
44   -> - - * * * * * - * * * * - - - - | - * * * | <-- a1
24   -> - - - * * * * * - * * * * * - - | - * - * | <-- a2
27   -> - - - - - * - * - - * * * * - - | * * - - | <-- a3
33   -> - - - - - - - - - - - - - - * * | * * * * | <-- a6
5    -> * * * * * * - - * * * * - - - - | - * * * | <-- b0
21   -> - - * * * * * - * * * * - - - - | - * * * | <-- b1
4    -> - - - * * * * * - * * * * * - - | - * * * | <-- b2
28   -> - - - - - * - * - - * * * * - - | * * - - | <-- b3
2    -> - - - - - - - - - - - - - - * * | * * * * | <-- b6
20   -> - * * * * * * - - - - - - - - - | - * * * | <-- carry_in
LC44 -> - - - - - - * - - - - - - - - - | - * - - | <-- |adder1:add2|~33~1~2
LC42 -> - - - - - - - * - - - - - - - - | - * - - | <-- |adder1:add3|~33~1~2
LC55 -> - - - - - - - * - - - - - - - - | - * - - | <-- |adder1:add3|~33~1~3
LC49 -> - - - - - - - - - - - - - - * * | * * * * | <-- |adder1:add5|~38~1
LC43 -> - - - - - - - - - - - - - - * * | - * - - | <-- pre_sum6
LC38 -> - - - - - - - - - - - - * * - - | - * - * | <-- ~223~1
LC36 -> - - - - - - - - - - - - * * - - | * * - - | <-- ~233~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC47 |adder1:add0|~34~1
        | +----------------------------- LC45 |adder1:add1|~33~1
        | | +--------------------------- LC44 |adder1:add2|~33~1~2
        | | | +------------------------- LC42 |adder1:add3|~33~1~2
        | | | | +----------------------- LC46 c1
        | | | | | +--------------------- LC43 pre_sum6
        | | | | | | +------------------- LC35 pre_sum7
        | | | | | | | +----------------- LC37 pre_sum8
        | | | | | | | | +--------------- LC34 :201
        | | | | | | | | | +------------- LC48 :203
        | | | | | | | | | | +----------- LC38 ~223~1
        | | | | | | | | | | | +--------- LC36 ~233~1
        | | | | | | | | | | | | +------- LC33 ~244~1
        | | | | | | | | | | | | | +----- LC40 ~254~1
        | | | | | | | | | | | | | | +--- LC39 ~313~1
        | | | | | | | | | | | | | | | +- LC41 ~324~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC35 -> - - - - - - - - - - - - - - - * | - - * * | <-- pre_sum7
LC34 -> - - - - - - - - - - - - - - * - | - - * * | <-- :201

Pin
36   -> * * * * * - - - - - - - - - * - | - * * * | <-- a0
44   -> - * * * * - - - - - - - - - * - | - * * * | <-- a1
33   -> - - - - - - - - - - - - - - - * | * * * * | <-- a6
6    -> - - - - - - - - - - - - - - - * | * - * * | <-- a7
5    -> - * * * * - - - - - - - - - * - | - * * * | <-- b0
21   -> - * * * * - - - - - - - - - * - | - * * * | <-- b1
4    -> - - - * - - - - - - - - - - - - | - * * * | <-- b2
2    -> - - - - - - - - - - - - - - - * | * * * * | <-- b6
19   -> - - - - - - - - - - - - - - - * | * - * * | <-- b7
20   -> * * * * * * * * * * * * * * * - | - * * * | <-- carry_in
LC49 -> - - - - - - - - - - - - - - - * | * * * * | <-- |adder1:add5|~38~1
LC50 -> - - - - - * * * * * * * * * * - | - - * * | <-- :126
LC19 -> - - - - - * * * - - * * * * * - | - - * * | <-- :134
LC22 -> - - - - - * * * - - * * * * - - | - - * - | <-- :144
LC29 -> - - - - - * * * - - - * * * - - | - - * - | <-- :154
LC13 -> - - - - - * * * - - - - * * - - | - - * - | <-- :165
LC16 -> - - - - - * * * - - - - - * - - | - - * - | <-- :175
LC15 -> - - - - - * * * - - - - - - - - | - - * - | <-- :185
LC12 -> - - - - - - * * - - - - - - - - | - - * - | <-- :196
LC8  -> - - - - - - - * - - - - - - - - | - - * - | <-- :199
LC57 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~2
LC52 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~3
LC14 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~4
LC20 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~5
LC58 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~6
LC9  -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~7
LC21 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~8
LC54 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~9
LC53 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~10
LC61 -> - - - - - - - - - - - - - - * - | - - * - | <-- ~313~11
LC2  -> - - - - - - - - - - - - - - - * | - - * - | <-- ~324~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC55 |adder1:add3|~33~1~3
        | +----------------------------- LC60 |adder1:add4|~38~1
        | | +--------------------------- LC49 |adder1:add5|~38~1
        | | | +------------------------- LC64 c0
        | | | | +----------------------- LC62 c4
        | | | | | +--------------------- LC51 c5
        | | | | | | +------------------- LC50 :126
        | | | | | | | +----------------- LC63 ~200~1
        | | | | | | | | +--------------- LC57 ~313~2
        | | | | | | | | | +------------- LC52 ~313~3
        | | | | | | | | | | +----------- LC58 ~313~6
        | | | | | | | | | | | +--------- LC54 ~313~9
        | | | | | | | | | | | | +------- LC53 ~313~10
        | | | | | | | | | | | | | +----- LC61 ~313~11
        | | | | | | | | | | | | | | +--- LC56 ~315~1
        | | | | | | | | | | | | | | | +- LC59 ~327~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC60 -> - - - - - - - - - * * - - - * - | - - - * | <-- |adder1:add4|~38~1
LC49 -> - - - - - - - - - - - - - - - * | * * * * | <-- |adder1:add5|~38~1
LC50 -> - - - - - - - * - * * * * * - - | - - * * | <-- :126
LC63 -> - - - - - - - - - - - * - - - - | - - - * | <-- ~200~1

Pin
36   -> * - - * - - * - * * * * * * - - | - * * * | <-- a0
44   -> * - - - - - - - * - - * * * - - | - * * * | <-- a1
24   -> * - - - - - - - - - * * - - - - | - * - * | <-- a2
16   -> - * * - * * - - - - * - - - - - | * - - * | <-- a4
26   -> - - * - - * - - - * * - - - * - | * - - * | <-- a5
33   -> - - - - - - - - - - - - - - - * | * * * * | <-- a6
6    -> - - - - - - - - - - - - - - - * | * - * * | <-- a7
5    -> * - - * - - * - * * * * * * - - | - * * * | <-- b0
21   -> * - - - - - - - * - - * * * - - | - * * * | <-- b1
4    -> * - - - - - - - - - * * - - - - | - * * * | <-- b2
25   -> - * * - * * - - - - * - - - - - | * - - * | <-- b4
18   -> - - * - - * - - - * * - - - * - | * - - * | <-- b5
2    -> - - - - - - - - - - - - - - - * | * * * * | <-- b6
19   -> - - - - - - - - - - - - - - - * | * - * * | <-- b7
20   -> * - - * - - - * * * * * * * - - | - * * * | <-- carry_in
LC47 -> - - - - - - - - * - - * * - - - | - - - * | <-- |adder1:add0|~34~1
LC23 -> - - - - - - - - * - - * * - - - | - - - * | <-- |adder1:add0|~35~1
LC27 -> - - - - - - - - * - - * * - - - | - - - * | <-- |adder1:add0|~37~1
LC45 -> - - - - - - - - - - - * - * - - | - - - * | <-- |adder1:add1|~33~1
LC28 -> - - - - - - - - - - * * - - - - | - * - * | <-- |adder1:add1|~38~1
LC18 -> - * * - * * - - - - * - - - - - | * - - * | <-- |adder1:add3|~38~1
LC35 -> - - - - - - - - - - - - - - - * | - - * * | <-- pre_sum7
LC19 -> - - - - - - - - * - - * * * - - | - - * * | <-- :134
LC34 -> - - - - - - - - * * - - - * - - | - - * * | <-- :201
LC48 -> - - - - - - - - * * - - - - - - | - - - * | <-- :203
LC38 -> - - - - - - - - - - * * - - - - | - * - * | <-- ~223~1
LC33 -> - - - - - - - - - - * - - - - - | * - - * | <-- ~244~1
LC40 -> - - - - - - - - - * * - - - * - | - - - * | <-- ~254~1
LC10 -> - - - - - - - - - - - - - - - * | - - - * | <-- ~327~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:           d:\nsuworkbook\dd_lab2_adder\adder8.rpt
adder8

** EQUATIONS **

a0       : INPUT;
a1       : INPUT;
a2       : INPUT;
a3       : INPUT;
a4       : INPUT;
a5       : INPUT;
a6       : INPUT;
a7       : INPUT;
b0       : INPUT;
b1       : INPUT;
b2       : INPUT;
b3       : INPUT;
b4       : INPUT;
b5       : INPUT;
b6       : INPUT;
b7       : INPUT;
carry_in : INPUT;
save_bit : INPUT;

-- Node name is 'carry_out' 
-- Equation name is 'carry_out', location is LC004, type is output.
 carry_out = LCELL( _EQ001 $  GND);
  _EQ001 =  b6 &  b7 &  _X001
         #  a6 &  _LC049 &  _X002
         #  a7 &  b6 &  _X001
         #  a7 &  b7;
  _X001  = EXP(!a6 & !_LC049);
  _X002  = EXP(!a7 & !b7);

-- Node name is 'check_out' 
-- Equation name is 'check_out', location is LC003, type is output.
 check_out = LCELL( _EQ002 $  VCC);
  _EQ002 = !save_bit &  _X003;
  _X003  = EXP(!_LC007 & !_LC011 & !_LC025 & !_LC026 & !_LC039 & !_LC041 & 
             !_LC056 & !_LC059);

-- Node name is 'c0' 
-- Equation name is 'c0', location is LC064, type is output.
 c0      = LCELL( _EQ003 $  carry_in);
  _EQ003 =  a0 & !b0
         # !a0 &  b0;

-- Node name is 'c1' 
-- Equation name is 'c1', location is LC046, type is output.
 c1      = LCELL( _EQ004 $  a1);
  _EQ004 =  a0 &  b0 & !b1
         # !b1 &  carry_in &  _X004
         # !a0 &  b1 &  _X005
         # !b0 &  b1 & !carry_in;
  _X004  = EXP(!a0 & !b0);
  _X005  = EXP( b0 &  carry_in);

-- Node name is 'c2' 
-- Equation name is 'c2', location is LC030, type is output.
 c2      = LCELL( _EQ005 $  _EQ006);
  _EQ005 =  _X006 &  _X007;
  _X006  = EXP(!a2 &  b2);
  _X007  = EXP( a2 & !b2);
  _EQ006 = !_LC044 &  _X008 &  _X009;
  _X008  = EXP( a0 &  a1 &  carry_in);
  _X009  = EXP( a1 &  b1);

-- Node name is 'c3' 
-- Equation name is 'c3', location is LC024, type is output.
 c3      = LCELL( _EQ007 $  _EQ008);
  _EQ007 =  _X010 &  _X011;
  _X010  = EXP(!a3 &  b3);
  _X011  = EXP( a3 & !b3);
  _EQ008 = !_LC031 & !_LC042 & !_LC055 &  _X012;
  _X012  = EXP( a2 &  b2);

-- Node name is 'c4' 
-- Equation name is 'c4', location is LC062, type is output.
 c4      = LCELL( _EQ009 $  _LC018);
  _EQ009 =  a4 & !b4
         # !a4 &  b4;

-- Node name is 'c5' 
-- Equation name is 'c5', location is LC051, type is output.
 c5      = LCELL( _EQ010 $  a5);
  _EQ010 =  a4 &  b4 & !b5
         # !b5 &  _LC018 &  _X013
         # !a4 &  b5 &  _X014
         # !b4 &  b5 & !_LC018;
  _X013  = EXP(!a4 & !b4);
  _X014  = EXP( b4 &  _LC018);

-- Node name is 'c6' 
-- Equation name is 'c6', location is LC001, type is output.
 c6      = LCELL( _EQ011 $  _LC049);
  _EQ011 =  a6 & !b6
         # !a6 &  b6;

-- Node name is 'c7' 
-- Equation name is 'c7', location is LC005, type is output.
 c7      = LCELL( _EQ012 $  a7);
  _EQ012 =  a6 &  b6 & !b7
         # !b7 &  _LC049 &  _X015
         # !a6 &  b7 &  _X016
         # !b6 &  b7 & !_LC049;
  _X015  = EXP(!a6 & !b6);
  _X016  = EXP( b6 &  _LC049);

-- Node name is 'pre_sum6' from file "adder8.tdf" line 23, column 38
-- Equation name is 'pre_sum6', location is LC043, type is buried.
pre_sum6 = LCELL( _LC015 $  _EQ013);
  _EQ013 =  carry_in &  _LC013 &  _LC016 &  _LC019 &  _LC022 &  _LC029 & 
              _LC050;

-- Node name is 'pre_sum7' from file "adder8.tdf" line 23, column 38
-- Equation name is 'pre_sum7', location is LC035, type is buried.
pre_sum7 = LCELL( _LC012 $  _EQ014);
  _EQ014 =  carry_in &  _LC013 &  _LC015 &  _LC016 &  _LC019 &  _LC022 & 
              _LC029 &  _LC050;

-- Node name is 'pre_sum8' from file "adder8.tdf" line 23, column 38
-- Equation name is 'pre_sum8', location is LC037, type is buried.
pre_sum8 = LCELL( _LC008 $  _EQ015);
  _EQ015 =  carry_in &  _LC012 &  _LC013 &  _LC015 &  _LC016 &  _LC019 & 
              _LC022 &  _LC029 &  _LC050;

-- Node name is '|adder1:add0|~34~1' from file "adder1.tdf" line 9, column 17
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ016 $  GND);
  _EQ016 =  a0 &  carry_in;

-- Node name is '|adder1:add0|~35~1' from file "adder1.tdf" line 9, column 37
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ017 $  GND);
  _EQ017 =  a0 &  b0;

-- Node name is '|adder1:add0|~37~1' from file "adder1.tdf" line 9, column 50
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ018 $  GND);
  _EQ018 =  b0 &  carry_in;

-- Node name is '|adder1:add1|~33~1' from file "adder1.tdf" line 8, column 14
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ019 $  a1);
  _EQ019 =  b1 &  _X005 &  _X017 &  _X018
         #  a0 & !b1 &  carry_in
         #  a0 &  b0 & !b1
         #  b0 & !b1 &  carry_in;
  _X005  = EXP( b0 &  carry_in);
  _X017  = EXP( a0 &  b0);
  _X018  = EXP( a0 &  carry_in);

-- Node name is '|adder1:add1|~38~1' from file "adder1.tdf" line 9, column 44
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ020 $  GND);
  _EQ020 =  b0 &  b1 &  _X019
         #  a0 &  carry_in &  _X020
         #  a1 &  b0 &  _X019
         #  a1 &  b1;
  _X019  = EXP(!a0 & !carry_in);
  _X020  = EXP(!a1 & !b1);

-- Node name is '|adder1:add2|~33~1~2' from file "adder1.tdf" line 8, column 14
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ021 $  GND);
  _EQ021 =  b0 &  b1 &  carry_in
         #  a0 &  b0 &  b1
         #  a0 &  b1 &  carry_in
         #  a1 &  b0 &  carry_in
         #  a0 &  a1 &  b0;

-- Node name is '|adder1:add2|~38~1' from file "adder1.tdf" line 9, column 44
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ022 $  GND);
  _EQ022 =  b0 &  b2 &  _X019 &  _X020
         #  a0 &  carry_in &  _X020 &  _X021
         #  a2 &  b0 &  _X019 &  _X020
         #  a1 &  b1 &  _X021
         #  a2 &  b2;
  _X019  = EXP(!a0 & !carry_in);
  _X020  = EXP(!a1 & !b1);
  _X021  = EXP(!a2 & !b2);

-- Node name is '|adder1:add3|~33~1~2' from file "adder1.tdf" line 8, column 14
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ023 $  GND);
  _EQ023 =  b0 &  b1 &  b2 &  carry_in
         #  a0 &  b0 &  b1 &  b2
         #  a0 &  b1 &  b2 &  carry_in
         #  a1 &  b0 &  b2 &  carry_in
         #  a0 &  a1 &  b0 &  b2;

-- Node name is '|adder1:add3|~33~1~3' from file "adder1.tdf" line 8, column 14
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ024 $  GND);
  _EQ024 =  a0 &  a1 &  b2 &  carry_in
         #  a2 &  b0 &  b1 &  carry_in
         #  a0 &  a2 &  b0 &  b1
         #  a0 &  a2 &  b1 &  carry_in
         #  a1 &  a2 &  b0 &  carry_in;

-- Node name is '|adder1:add3|~33~1~4' from file "adder1.tdf" line 8, column 14
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ025 $  GND);
  _EQ025 =  a0 &  a1 &  a2 &  b0
         #  a0 &  a1 &  a2 &  carry_in
         #  a1 &  b1 &  b2
         #  a1 &  a2 &  b1;

-- Node name is '|adder1:add3|~38~1' from file "adder1.tdf" line 9, column 44
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ026 $  GND);
  _EQ026 =  a0 &  carry_in &  _X020 &  _X021 &  _X022
         #  b0 &  _X019 &  _X020 &  _X021 &  _X022
         #  a1 &  b1 &  _X021 &  _X022
         #  a2 &  b2 &  _X022
         #  a3 &  b3;
  _X020  = EXP(!a1 & !b1);
  _X021  = EXP(!a2 & !b2);
  _X022  = EXP(!a3 & !b3);
  _X019  = EXP(!a0 & !carry_in);

-- Node name is '|adder1:add4|~38~1' from file "adder1.tdf" line 9, column 44
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ027 $  a4);
  _EQ027 = !a4 &  b4 &  _LC018
         #  a4 & !b4 & !_LC018;

-- Node name is '|adder1:add5|~38~1' from file "adder1.tdf" line 9, column 44
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ028 $  GND);
  _EQ028 =  b4 &  b5 &  _X023
         #  a4 &  _LC018 &  _X024
         #  a5 &  b4 &  _X023
         #  a5 &  b5;
  _X023  = EXP(!a4 & !_LC018);
  _X024  = EXP(!a5 & !b5);

-- Node name is ':126' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC050', type is buried 
_LC050   = LCELL( b0 $  a0);

-- Node name is ':134' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC019', type is buried 
_LC019   = LCELL( _EQ029 $  _EQ030);
  _EQ029 =  _X009 &  _X020;
  _X009  = EXP( a1 &  b1);
  _X020  = EXP(!a1 & !b1);
  _EQ030 =  a0 &  b0;

-- Node name is ':144' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( _EQ031 $  _EQ032);
  _EQ031 =  a0 &  b0 &  _X020
         #  a1 &  b1;
  _X020  = EXP(!a1 & !b1);
  _EQ032 =  _X012 &  _X021;
  _X012  = EXP( a2 &  b2);
  _X021  = EXP(!a2 & !b2);

-- Node name is ':154' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _EQ033 $  _EQ034);
  _EQ033 =  a0 &  b0 &  _X020 &  _X021
         #  a1 &  b1 &  _X021
         #  a2 &  b2;
  _X020  = EXP(!a1 & !b1);
  _X021  = EXP(!a2 & !b2);
  _EQ034 =  _X022 &  _X025;
  _X022  = EXP(!a3 & !b3);
  _X025  = EXP( a3 &  b3);

-- Node name is ':157' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ035 $  _EQ036);
  _EQ035 =  a0 &  b0 &  _X020 &  _X021 &  _X022 &  _X025
         #  a1 &  b1 &  _X021 &  _X022 &  _X025
         #  a2 &  b2 &  _X022 &  _X025;
  _X020  = EXP(!a1 & !b1);
  _X021  = EXP(!a2 & !b2);
  _X022  = EXP(!a3 & !b3);
  _X025  = EXP( a3 &  b3);
  _EQ036 =  a3 &  b3;

-- Node name is ':165' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC013', type is buried 
_LC013   = LCELL( _EQ037 $  _LC032);
  _EQ037 =  _X013 &  _X026;
  _X013  = EXP(!a4 & !b4);
  _X026  = EXP( a4 &  b4);

-- Node name is ':175' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC016', type is buried 
_LC016   = LCELL( _EQ038 $  _EQ039);
  _EQ038 =  a4 &  b4
         #  _LC032 &  _X013;
  _X013  = EXP(!a4 & !b4);
  _EQ039 =  _X024 &  _X027;
  _X024  = EXP(!a5 & !b5);
  _X027  = EXP( a5 &  b5);

-- Node name is ':185' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC015', type is buried 
_LC015   = LCELL( _EQ040 $  _EQ041);
  _EQ040 =  a4 &  b4 &  _X024
         #  _LC032 &  _X013 &  _X024
         #  a5 &  b5;
  _X024  = EXP(!a5 & !b5);
  _X013  = EXP(!a4 & !b4);
  _EQ041 =  _X015 &  _X028;
  _X015  = EXP(!a6 & !b6);
  _X028  = EXP( a6 &  b6);

-- Node name is ':188' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC006', type is buried 
_LC006   = LCELL( _EQ042 $  _EQ043);
  _EQ042 =  a4 &  b4 &  _X015 &  _X024 &  _X028
         #  _LC032 &  _X013 &  _X015 &  _X024 &  _X028
         #  a5 &  b5 &  _X015 &  _X028;
  _X015  = EXP(!a6 & !b6);
  _X024  = EXP(!a5 & !b5);
  _X028  = EXP( a6 &  b6);
  _X013  = EXP(!a4 & !b4);
  _EQ043 =  a6 &  b6;

-- Node name is ':196' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( _EQ044 $  _LC006);
  _EQ044 =  _X002 &  _X029;
  _X002  = EXP(!a7 & !b7);
  _X029  = EXP( a7 &  b7);

-- Node name is ':199' from file "adder8.tdf" line 23, column 25
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _EQ045 $  _EQ046);
  _EQ045 =  _LC006 &  _X002 &  _X029;
  _X002  = EXP(!a7 & !b7);
  _X029  = EXP( a7 &  b7);
  _EQ046 =  a7 &  b7;

-- Node name is '~200~1' from file "adder8.tdf" line 23, column 38
-- Equation name is '~200~1', location is LC063, type is buried.
-- synthesized logic cell 
_LC063   = LCELL( _EQ047 $  GND);
  _EQ047 =  carry_in &  _LC050;

-- Node name is ':201' from file "adder8.tdf" line 23, column 38
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( _EQ048 $  GND);
  _EQ048 =  carry_in &  _LC050;

-- Node name is ':203' from file "adder8.tdf" line 23, column 38
-- Equation name is '_LC048', type is buried 
_LC048   = LCELL( _EQ049 $  VCC);
  _EQ049 = !carry_in & !_LC050;

-- Node name is '~223~1' from file "adder8.tdf" line 23, column 38
-- Equation name is '~223~1', location is LC038, type is buried.
-- synthesized logic cell 
_LC038   = LCELL( _EQ050 $  _LC022);
  _EQ050 =  carry_in &  _LC019 &  _LC050;

-- Node name is '~233~1' from file "adder8.tdf" line 23, column 38
-- Equation name is '~233~1', location is LC036, type is buried.
-- synthesized logic cell 
_LC036   = LCELL( _EQ051 $  _LC029);
  _EQ051 =  carry_in &  _LC019 &  _LC022 &  _LC050;

-- Node name is '~244~1' from file "adder8.tdf" line 23, column 38
-- Equation name is '~244~1', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL( _LC013 $  _EQ052);
  _EQ052 =  carry_in &  _LC019 &  _LC022 &  _LC029 &  _LC050;

-- Node name is '~254~1' from file "adder8.tdf" line 23, column 38
-- Equation name is '~254~1', location is LC040, type is buried.
-- synthesized logic cell 
_LC040   = LCELL( _EQ053 $  _LC016);
  _EQ053 =  carry_in &  _LC013 &  _LC019 &  _LC022 &  _LC029 &  _LC050;

-- Node name is '~313~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~1', location is LC039, type is buried.
-- synthesized logic cell 
_LC039   = LCELL( _EQ054 $  VCC);
  _EQ054 = !_LC009 & !_LC014 & !_LC020 & !_LC021 & !_LC052 & !_LC053 & 
             !_LC054 & !_LC057 & !_LC058 & !_LC061 &  _X030 &  _X031 &  _X032 & 
              _X033;
  _X030  = EXP( a0 & !a1 &  b0 &  b1 &  carry_in & !_LC019 &  _LC050);
  _X031  = EXP( a0 &  a1 &  b0 & !b1 &  carry_in & !_LC019 &  _LC050);
  _X032  = EXP( a0 & !a1 &  b1 &  carry_in &  _LC019 & !_LC034);
  _X033  = EXP( a0 &  a1 & !b1 &  carry_in &  _LC019 & !_LC034);

-- Node name is '~313~2' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~2', location is LC057, type is buried.
-- synthesized logic cell 
_LC057   = LCELL( _EQ055 $  GND);
  _EQ055 =  a1 &  b1 &  _LC019 & !_LC023 & !_LC027 & !_LC034 & !_LC047
         # !a1 & !b1 &  _LC019 & !_LC023 & !_LC027 & !_LC034 & !_LC047
         #  a0 &  b0 & !carry_in & !_LC034 &  _LC048
         #  a0 & !b0 &  carry_in & !_LC034 &  _LC048
         # !a0 &  b0 &  carry_in & !_LC034 &  _LC048;

-- Node name is '~313~3' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~3', location is LC052, type is buried.
-- synthesized logic cell 
_LC052   = LCELL( _EQ056 $  GND);
  _EQ056 = !a0 & !b0 & !carry_in & !_LC034 &  _LC048
         #  a0 &  b0 &  carry_in &  _LC050
         #  a5 &  b5 &  _LC040 & !_LC060
         #  a5 & !b5 &  _LC040 &  _LC060
         # !a5 &  b5 &  _LC040 &  _LC060;

-- Node name is '~313~4' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~4', location is LC014, type is buried.
-- synthesized logic cell 
_LC014   = LCELL( _EQ057 $  GND);
  _EQ057 =  a4 &  b4 &  _LC018 & !_LC033
         #  a4 &  b4 & !_LC018 &  _LC033
         #  a4 & !b4 &  _LC018 &  _LC033
         # !a4 &  b4 &  _LC018 &  _LC033
         #  a3 &  b3 &  _LC017 & !_LC036;

-- Node name is '~313~5' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~5', location is LC020, type is buried.
-- synthesized logic cell 
_LC020   = LCELL( _EQ058 $  GND);
  _EQ058 =  a3 &  b3 & !_LC017 &  _LC036
         #  a3 & !b3 &  _LC017 &  _LC036
         # !a3 &  b3 &  _LC017 &  _LC036
         #  a2 &  b2 &  _LC028 & !_LC038
         #  a2 &  b2 & !_LC028 &  _LC038;

-- Node name is '~313~6' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~6', location is LC058, type is buried.
-- synthesized logic cell 
_LC058   = LCELL( _EQ059 $  GND);
  _EQ059 =  a2 & !b2 &  _LC028 &  _LC038
         # !a2 &  b2 &  _LC028 &  _LC038
         # !a0 & !b0 &  carry_in &  _LC050
         # !a5 & !b5 &  _LC040 & !_LC060
         #  a4 & !b4 & !_LC018 & !_LC033;

-- Node name is '~313~7' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~7', location is LC009, type is buried.
-- synthesized logic cell 
_LC009   = LCELL( _EQ060 $  GND);
  _EQ060 = !a4 &  b4 & !_LC018 & !_LC033
         # !a4 & !b4 &  _LC018 & !_LC033
         # !a4 & !b4 & !_LC018 &  _LC033
         #  a3 & !b3 & !_LC017 & !_LC036
         # !a3 &  b3 & !_LC017 & !_LC036;

-- Node name is '~313~8' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~8', location is LC021, type is buried.
-- synthesized logic cell 
_LC021   = LCELL( _EQ061 $  GND);
  _EQ061 = !a3 & !b3 &  _LC017 & !_LC036
         # !a3 & !b3 & !_LC017 &  _LC036
         #  a2 & !b2 & !_LC028 & !_LC038
         # !a2 &  b2 & !_LC028 & !_LC038
         # !a2 & !b2 &  _LC028 & !_LC038;

-- Node name is '~313~9' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~9', location is LC054, type is buried.
-- synthesized logic cell 
_LC054   = LCELL( _EQ062 $  GND);
  _EQ062 = !a2 & !b2 & !_LC028 &  _LC038
         #  a0 & !b0 & !carry_in & !_LC050
         # !a0 &  b0 & !carry_in & !_LC050
         # !_LC019 &  _LC045 & !_LC063
         #  a1 &  b1 &  carry_in & !_LC019 & !_LC023 & !_LC027 & !_LC047 & 
              _LC050;

-- Node name is '~313~10' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~10', location is LC053, type is buried.
-- synthesized logic cell 
_LC053   = LCELL( _EQ063 $  GND);
  _EQ063 = !a1 & !b1 &  carry_in & !_LC019 & !_LC023 & !_LC027 & !_LC047 & 
              _LC050
         #  a1 &  b0 & !b1 &  carry_in & !_LC019 &  _LC050
         # !a1 &  b0 &  b1 &  carry_in & !_LC019 &  _LC050
         #  a0 &  a1 & !b1 &  carry_in & !_LC019 &  _LC050
         #  a0 & !a1 &  b1 &  carry_in & !_LC019 &  _LC050;

-- Node name is '~313~11' from file "adder8.tdf" line 24, column 32
-- Equation name is '~313~11', location is LC061, type is buried.
-- synthesized logic cell 
_LC061   = LCELL( _EQ064 $  GND);
  _EQ064 =  carry_in &  _LC019 &  _LC045 &  _LC050
         #  a1 &  b0 & !b1 &  carry_in &  _LC019 & !_LC034
         # !a1 &  b0 &  b1 &  carry_in &  _LC019 & !_LC034
         #  a0 &  a1 &  b0 & !b1 &  _LC019 & !_LC034
         #  a0 & !a1 &  b0 &  b1 &  _LC019 & !_LC034;

-- Node name is '~315~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~315~1', location is LC056, type is buried.
-- synthesized logic cell 
_LC056   = LCELL( _EQ065 $  GND);
  _EQ065 =  a5 &  b5 & !_LC040 &  _LC060
         #  a5 & !b5 & !_LC040 & !_LC060
         # !a5 &  b5 & !_LC040 & !_LC060
         # !a5 & !b5 & !_LC040 &  _LC060;

-- Node name is '~318~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~318~1', location is LC026, type is buried.
-- synthesized logic cell 
_LC026   = LCELL( _EQ066 $  GND);
  _EQ066 =  a6 &  b6 & !_LC049 &  pre_sum6
         #  a6 & !b6 &  _LC049 &  pre_sum6
         # !a6 &  b6 &  _LC049 &  pre_sum6
         # !a6 & !b6 & !_LC049 &  pre_sum6;

-- Node name is '~321~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~321~1', location is LC025, type is buried.
-- synthesized logic cell 
_LC025   = LCELL( _EQ067 $  GND);
  _EQ067 =  a6 &  b6 &  _LC049 & !pre_sum6
         #  a6 & !b6 & !_LC049 & !pre_sum6
         # !a6 &  b6 & !_LC049 & !pre_sum6
         # !a6 & !b6 &  _LC049 & !pre_sum6;

-- Node name is '~324~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~324~1', location is LC041, type is buried.
-- synthesized logic cell 
_LC041   = LCELL( _EQ068 $  _EQ069);
  _EQ068 =  a7 &  b6 &  b7 & !_LC002 &  _LC049 &  pre_sum7 &  _X034 &  _X035 & 
              _X036
         #  a6 &  a7 &  b7 & !_LC002 &  _LC049 &  pre_sum7 &  _X034 &  _X035 & 
              _X036
         #  a6 &  a7 &  b6 &  b7 & !_LC002 &  pre_sum7 &  _X034 &  _X035 & 
              _X036
         # !a7 &  b6 & !b7 & !_LC002 &  _LC049 &  pre_sum7 &  _X034 &  _X035 & 
              _X036;
  _X034  = EXP(!a6 & !a7 &  b7 & !_LC049);
  _X035  = EXP(!a6 & !a7 & !b6 &  b7);
  _X036  = EXP(!a7 & !b6 &  b7 & !_LC049);
  _EQ069 = !_LC002 &  pre_sum7 &  _X034 &  _X035 &  _X036;
  _X034  = EXP(!a6 & !a7 &  b7 & !_LC049);
  _X035  = EXP(!a6 & !a7 & !b6 &  b7);
  _X036  = EXP(!a7 & !b6 &  b7 & !_LC049);

-- Node name is '~324~2' from file "adder8.tdf" line 24, column 32
-- Equation name is '~324~2', location is LC002, type is buried.
-- synthesized logic cell 
_LC002   = LCELL( _EQ070 $  GND);
  _EQ070 =  a6 & !a7 & !b7 &  _LC049
         #  a6 & !a7 &  b6 & !b7
         # !a6 &  a7 & !b7 & !_LC049
         # !a6 &  a7 & !b6 & !b7
         #  a7 & !b6 & !b7 & !_LC049;

-- Node name is '~327~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~327~1', location is LC059, type is buried.
-- synthesized logic cell 
_LC059   = LCELL( _EQ071 $  _EQ072);
  _EQ071 =  a7 &  b6 & !b7 & !_LC010 &  _LC049 & !pre_sum7 &  _X037 &  _X038 & 
              _X039
         #  a6 &  a7 & !b7 & !_LC010 &  _LC049 & !pre_sum7 &  _X037 &  _X038 & 
              _X039
         #  a6 &  a7 &  b6 & !b7 & !_LC010 & !pre_sum7 &  _X037 &  _X038 & 
              _X039
         # !a7 &  b6 &  b7 & !_LC010 &  _LC049 & !pre_sum7 &  _X037 &  _X038 & 
              _X039;
  _X037  = EXP(!a6 & !a7 & !b7 & !_LC049);
  _X038  = EXP(!a6 & !a7 & !b6 & !b7);
  _X039  = EXP(!a7 & !b6 & !b7 & !_LC049);
  _EQ072 = !_LC010 & !pre_sum7 &  _X037 &  _X038 &  _X039;
  _X037  = EXP(!a6 & !a7 & !b7 & !_LC049);
  _X038  = EXP(!a6 & !a7 & !b6 & !b7);
  _X039  = EXP(!a7 & !b6 & !b7 & !_LC049);

-- Node name is '~327~2' from file "adder8.tdf" line 24, column 32
-- Equation name is '~327~2', location is LC010, type is buried.
-- synthesized logic cell 
_LC010   = LCELL( _EQ073 $  GND);
  _EQ073 =  a6 & !a7 &  b7 &  _LC049
         #  a6 & !a7 &  b6 &  b7
         # !a6 &  a7 &  b7 & !_LC049
         # !a6 &  a7 & !b6 &  b7
         #  a7 & !b6 &  b7 & !_LC049;

-- Node name is '~330~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~330~1', location is LC011, type is buried.
-- synthesized logic cell 
_LC011   = LCELL( _EQ074 $  GND);
  _EQ074 = !a7 & !_LC049 &  pre_sum8 &  _X028
         # !a6 & !b6 &  pre_sum8 &  _X029
         # !b7 & !_LC049 &  pre_sum8 &  _X028
         # !a7 & !b7 &  pre_sum8;
  _X028  = EXP( a6 &  b6);
  _X029  = EXP( a7 &  b7);

-- Node name is '~333~1' from file "adder8.tdf" line 24, column 32
-- Equation name is '~333~1', location is LC007, type is buried.
-- synthesized logic cell 
_LC007   = LCELL( _EQ075 $  GND);
  _EQ075 =  b6 &  b7 & !pre_sum8 &  _X001
         #  a6 &  _LC049 & !pre_sum8 &  _X002
         #  a7 &  b6 & !pre_sum8 &  _X001
         #  a7 &  b7 & !pre_sum8;
  _X001  = EXP(!a6 & !_LC049);
  _X002  = EXP(!a7 & !b7);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X013 occurs in LABs A, D
--    _X024 occurs in LABs A, D




Project Information                    d:\nsuworkbook\dd_lab2_adder\adder8.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000AE' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 20,313K
