\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}{C\+P\+U\+ID}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}{I\+C\+SR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}\label{struct_s_c_b___type_af86c61a5d38a4fc9cef942a12744486b}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}{A\+I\+R\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}{S\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}{C\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_s_c_b___type_ac4ac04e673b5b8320d53f7b0947db902}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aa043193516e3fc0abbf58ce7cf8cfb4e}{S\+HP}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}{S\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}{V\+T\+OR}}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}{S\+HP}} \mbox{[}12\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}{C\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}{H\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}{D\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}{M\+M\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}{B\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}{A\+F\+SR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1ecf64bb2faf3ee512e4b40a290e4d71}{P\+FR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}{D\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}{A\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2d4cde1c9462f3733ab65d97f308c6fb}{M\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af3bf768338667219b55cc904fa5b87f9}{I\+S\+AR}} \mbox{[}5\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}{C\+P\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a49f5a554705aebf542765b3a38f4feb9}{S\+H\+PR}} \mbox{[}12\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a37569b15cd2c9a50691e8b5e15a1d129}{I\+D\+\_\+\+P\+FR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}{I\+D\+\_\+\+D\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a70c88751f9ace03b5ca3e364c65b9617}{I\+D\+\_\+\+A\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1df83089e7726e2723e2c4f370814832}{I\+D\+\_\+\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a966bd8b1d3dd6ab85b5db9b435f6fc1f}{I\+D\+\_\+\+I\+S\+AR}} \mbox{[}5\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}{C\+L\+I\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}{C\+TR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}{C\+C\+S\+I\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}{C\+S\+S\+E\+LR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_ad114787ec2c930bcdabf3f5668d93954}\label{struct_s_c_b___type_ad114787ec2c930bcdabf3f5668d93954}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}93\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}{S\+T\+IR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_af348cb636c453ec2e83974c0b38fe9d7}\label{struct_s_c_b___type_af348cb636c453ec2e83974c0b38fe9d7}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}{M\+V\+F\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}{M\+V\+F\+R1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}{M\+V\+F\+R2}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a942b5bad37ebf529ebb15a33522ae475}\label{struct_s_c_b___type_a942b5bad37ebf529ebb15a33522ae475}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}{I\+C\+I\+A\+L\+LU}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_aecf1563d46d998532d9a9fdb0a9affff}\label{struct_s_c_b___type_aecf1563d46d998532d9a9fdb0a9affff}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}{I\+C\+I\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}{D\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}{D\+C\+I\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9d4029e220311690756d836948e71393}{D\+C\+C\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}{D\+C\+C\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}{D\+C\+C\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}{D\+C\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}{D\+C\+C\+I\+SW}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a673086408889531c2e8220a306411a43}\label{struct_s_c_b___type_a673086408889531c2e8220a306411a43}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}6\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}{I\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}{D\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}{A\+H\+B\+P\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}{C\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}{A\+H\+B\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_ac51834a471d74e0522dd2734079d57cb}\label{struct_s_c_b___type_ac51834a471d74e0522dd2734079d57cb}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}{A\+B\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaddfff3b57de6faf60bfcc938c7229c9}{S\+F\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}\label{struct_s_c_b___type_aa104b9e01b129abe3de43c439916f655}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+B\+F\+SR@{A\+B\+F\+SR}}
\index{A\+B\+F\+SR@{A\+B\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+B\+F\+SR}{ABFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+B\+F\+SR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}\label{struct_s_c_b___type_a72572af6d5dece4947453aeabd52575f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+DR}{ADR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}\label{struct_s_c_b___type_a3ef0057e48fdef798f2ee12125a80d9f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+F\+SR}{AFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}\label{struct_s_c_b___type_a209b4026c2994d0e18e883aa9af5c3cc}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}}
\index{A\+H\+B\+P\+CR@{A\+H\+B\+P\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+H\+B\+P\+CR}{AHBPCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+H\+B\+P\+CR}

Offset\+: 0x298 (R/W) A\+H\+BP Control Register \mbox{\Hypertarget{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}\label{struct_s_c_b___type_a25bb4ac449a4122217e2ca74b9ad4e3e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}}
\index{A\+H\+B\+S\+CR@{A\+H\+B\+S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+H\+B\+S\+CR}{AHBSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+H\+B\+S\+CR}

Offset\+: 0x2\+A0 (R/W) A\+HB Slave Control Register \mbox{\Hypertarget{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}\label{struct_s_c_b___type_a9b6ccd9c0c0865f8facad77ea37240b0}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register \mbox{\Hypertarget{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}\label{struct_s_c_b___type_a3fde073744418e2fe476333cb4d55d0d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{B\+F\+AR}{BFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}\label{struct_s_c_b___type_a39711bf09810b078ac81b2c76c6908f6}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+A\+CR@{C\+A\+CR}}
\index{C\+A\+CR@{C\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+A\+CR}{CACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+A\+CR}

Offset\+: 0x29C (R/W) L1 Cache Control Register \mbox{\Hypertarget{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}\label{struct_s_c_b___type_ad68b5c1f2d9845ef4247cf2d9b041336}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register \mbox{\Hypertarget{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}\label{struct_s_c_b___type_a90c793639fc9470e50e4f4fc4b3464da}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}}
\index{C\+C\+S\+I\+DR@{C\+C\+S\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+C\+S\+I\+DR}{CCSIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+C\+S\+I\+DR}

Offset\+: 0x080 (R/ ) Cache Size ID Register \mbox{\Hypertarget{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}\label{struct_s_c_b___type_a0f9e27357254e6e953a94f95bda040b1}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+F\+SR}{CFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}\label{struct_s_c_b___type_a40b4dc749a25d1c95c2125e88683a591}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+L\+I\+DR@{C\+L\+I\+DR}}
\index{C\+L\+I\+DR@{C\+L\+I\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+L\+I\+DR}{CLIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+L\+I\+DR}

Offset\+: 0x078 (R/ ) Cache Level ID register \mbox{\Hypertarget{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}\label{struct_s_c_b___type_ab8e9dd6ca5f31244ea352ed0c19155d8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+A\+CR@{C\+P\+A\+CR}}
\index{C\+P\+A\+CR@{C\+P\+A\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+A\+CR}{CPACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}\label{struct_s_c_b___type_adbf8292503748ba6421a523bdee6819d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+U\+ID}{CPUID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register \mbox{\Hypertarget{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}\label{struct_s_c_b___type_ae627674bc3ccfc2d67caccfc1f4ea4ed}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}}
\index{C\+S\+S\+E\+LR@{C\+S\+S\+E\+LR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+S\+S\+E\+LR}{CSSELR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t C\+S\+S\+E\+LR}

Offset\+: 0x084 (R/W) Cache Size Selection Register \mbox{\Hypertarget{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}\label{struct_s_c_b___type_aad937861e203bb05ae22c4369c458561}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+TR@{C\+TR}}
\index{C\+TR@{C\+TR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+TR}{CTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t C\+TR}

Offset\+: 0x07C (R/ ) Cache Type register \mbox{\Hypertarget{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}\label{struct_s_c_b___type_a18ef4bf4fbbb205544985598b1bb64f4}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}}
\index{D\+C\+C\+I\+M\+V\+AC@{D\+C\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+I\+M\+V\+AC}{DCCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+I\+M\+V\+AC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}\label{struct_s_c_b___type_ab6e447723358e736a9f69ffc88a97ba1}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}}
\index{D\+C\+C\+I\+SW@{D\+C\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+I\+SW}{DCCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+I\+SW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}\label{struct_s_c_b___type_acc23dc74d8f0378d81bc72302e325e50}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}}
\index{D\+C\+C\+M\+V\+AC@{D\+C\+C\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+M\+V\+AC}{DCCMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+M\+V\+AC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_a9d4029e220311690756d836948e71393}\label{struct_s_c_b___type_a9d4029e220311690756d836948e71393}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}}
\index{D\+C\+C\+M\+V\+AU@{D\+C\+C\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+M\+V\+AU}{DCCMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+M\+V\+AU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}\label{struct_s_c_b___type_a2bf149d6d8f4fa59e25aee340512cb79}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+C\+SW@{D\+C\+C\+SW}}
\index{D\+C\+C\+SW@{D\+C\+C\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+C\+SW}{DCCSW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+C\+SW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}\label{struct_s_c_b___type_a72402d657f9e448afce57bbd8577864d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}}
\index{D\+C\+I\+M\+V\+AC@{D\+C\+I\+M\+V\+AC}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+I\+M\+V\+AC}{DCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+I\+M\+V\+AC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}\label{struct_s_c_b___type_aca1ec746911b0934dd11c31d93a369be}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+C\+I\+SW@{D\+C\+I\+SW}}
\index{D\+C\+I\+SW@{D\+C\+I\+SW}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+C\+I\+SW}{DCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t D\+C\+I\+SW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}\label{struct_s_c_b___type_ae2b3d4530d1b0c05593b634dc46348bd}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+FR}{DFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}\label{struct_s_c_b___type_a3b590075aa07880ce686d5cfb4e61c5c}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+F\+SR}{DFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}\label{struct_s_c_b___type_ad5a9c8098433fa3ac108487e0ccd9cfc}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}}
\index{D\+T\+C\+M\+CR@{D\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{D\+T\+C\+M\+CR}{DTCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t D\+T\+C\+M\+CR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers \mbox{\Hypertarget{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}\label{struct_s_c_b___type_ab974e7ceb2e52a3fbcaa84e06e52922d}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{H\+F\+SR}{HFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}\label{struct_s_c_b___type_a011024c365e7c5bd13a63830af60b10c}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}}
\index{I\+C\+I\+A\+L\+LU@{I\+C\+I\+A\+L\+LU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+I\+A\+L\+LU}{ICIALLU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+C\+I\+A\+L\+LU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU \mbox{\Hypertarget{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}\label{struct_s_c_b___type_a1a8ecda7b1e4a1100dd82fc694bb4eb5}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}}
\index{I\+C\+I\+M\+V\+AU@{I\+C\+I\+M\+V\+AU}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+I\+M\+V\+AU}{ICIMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t I\+C\+I\+M\+V\+AU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}\label{struct_s_c_b___type_aced895d6aba03d72b0d865fcc5ce44ee}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+SR}{ICSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_a70c88751f9ace03b5ca3e364c65b9617}\label{struct_s_c_b___type_a70c88751f9ace03b5ca3e364c65b9617}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}}
\index{I\+D\+\_\+\+A\+FR@{I\+D\+\_\+\+A\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+A\+FR}{ID\_AFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+A\+FR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}\label{struct_s_c_b___type_a883f7e28417c51d3a3bf03185baf448f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}}
\index{I\+D\+\_\+\+D\+FR@{I\+D\+\_\+\+D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+D\+FR}{ID\_DFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a966bd8b1d3dd6ab85b5db9b435f6fc1f}\label{struct_s_c_b___type_a966bd8b1d3dd6ab85b5db9b435f6fc1f}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}}
\index{I\+D\+\_\+\+I\+S\+AR@{I\+D\+\_\+\+I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+I\+S\+AR}{ID\_ISAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+I\+S\+AR\mbox{[}5\+U\mbox{]}}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_a1df83089e7726e2723e2c4f370814832}\label{struct_s_c_b___type_a1df83089e7726e2723e2c4f370814832}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}}
\index{I\+D\+\_\+\+M\+FR@{I\+D\+\_\+\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+M\+FR}{ID\_MFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+M\+FR\mbox{[}4\+U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a37569b15cd2c9a50691e8b5e15a1d129}\label{struct_s_c_b___type_a37569b15cd2c9a50691e8b5e15a1d129}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}}
\index{I\+D\+\_\+\+P\+FR@{I\+D\+\_\+\+P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+D\+\_\+\+P\+FR}{ID\_PFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+D\+\_\+\+P\+FR\mbox{[}2\+U\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_af3bf768338667219b55cc904fa5b87f9}\label{struct_s_c_b___type_af3bf768338667219b55cc904fa5b87f9}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+AR}{ISAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}\label{struct_s_c_b___type_a18d1734811b40e7edf6e5213bf336ca8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}}
\index{I\+T\+C\+M\+CR@{I\+T\+C\+M\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+C\+M\+CR}{ITCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t I\+T\+C\+M\+CR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register \mbox{\Hypertarget{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}\label{struct_s_c_b___type_ae9d94d186615d57d38c9253cb842d244}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a2d4cde1c9462f3733ab65d97f308c6fb}\label{struct_s_c_b___type_a2d4cde1c9462f3733ab65d97f308c6fb}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+M\+FR}{MMFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}\label{struct_s_c_b___type_a9b0103b438c8922eaea5624f71afbbc8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R0@{M\+V\+F\+R0}}
\index{M\+V\+F\+R0@{M\+V\+F\+R0}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R0}{MVFR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R0}

Offset\+: 0x240 (R/ ) Media and V\+FP Feature Register 0 \mbox{\Hypertarget{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}\label{struct_s_c_b___type_a0a610dc4212de3ce1ad62e9afa76c728}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R1@{M\+V\+F\+R1}}
\index{M\+V\+F\+R1@{M\+V\+F\+R1}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R1}{MVFR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R1}

Offset\+: 0x244 (R/ ) Media and V\+FP Feature Register 1 \mbox{\Hypertarget{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}\label{struct_s_c_b___type_a8353348c9336aa1aadcbf86b6f0f18c9}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+V\+F\+R2@{M\+V\+F\+R2}}
\index{M\+V\+F\+R2@{M\+V\+F\+R2}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{M\+V\+F\+R2}{MVFR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t M\+V\+F\+R2}

Offset\+: 0x248 (R/ ) Media and V\+FP Feature Register 1 \mbox{\Hypertarget{struct_s_c_b___type_a1ecf64bb2faf3ee512e4b40a290e4d71}\label{struct_s_c_b___type_a1ecf64bb2faf3ee512e4b40a290e4d71}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{P\+FR}{PFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}\label{struct_s_c_b___type_acac65f229cb3fcb5369a0a9e0393b8c0}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+CR}{SCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+CR}

Offset\+: 0x010 (R/W) System Control Register \mbox{\Hypertarget{struct_s_c_b___type_aaddfff3b57de6faf60bfcc938c7229c9}\label{struct_s_c_b___type_aaddfff3b57de6faf60bfcc938c7229c9}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+F\+CR@{S\+F\+CR}}
\index{S\+F\+CR@{S\+F\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+F\+CR}{SFCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+F\+CR}

Offset\+: 0x290 (R/W) Security Features Control Register \mbox{\Hypertarget{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}\label{struct_s_c_b___type_a44ad5c292dbd77e72f310902375a8a06}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_aa043193516e3fc0abbf58ce7cf8cfb4e}\label{struct_s_c_b___type_aa043193516e3fc0abbf58ce7cf8cfb4e}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+HP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+HP}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}\label{struct_s_c_b___type_a293826a2c44f754e80af03d62f62f9e6}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+HP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+HP\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_a49f5a554705aebf542765b3a38f4feb9}\label{struct_s_c_b___type_a49f5a554705aebf542765b3a38f4feb9}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+PR@{S\+H\+PR}}
\index{S\+H\+PR@{S\+H\+PR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+H\+PR}{SHPR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+H\+PR\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}\label{struct_s_c_b___type_ada9cbba14ab1cc3fddd585f870932db8}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+T\+IR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register \mbox{\Hypertarget{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}\label{struct_s_c_b___type_ae457d2615e203c3d5904a43a1bc9df71}} 
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{V\+T\+OR}{VTOR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
