name: ADC
description: Analog-to-digital converter
groupName: ADC
source: STM32L100 SVD v1.5
registers:
  - name: SR
    displayName: SR
    description: status register
    addressOffset: 0
    size: 32
    resetValue: 0
    fields:
      - name: AWD
        description: Analog watchdog flag
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: EOC
        description: "Regular channel end of\n              conversion"
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: JEOC
        description: "Injected channel end of\n              conversion"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: JSTRT
        description: "Injected channel start\n              flag"
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: STRT
        description: Regular channel start flag
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: OVR
        description: Overrun
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: ADONS
        description: ADC ON status
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RCNR
        description: Regular channel not ready
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: JCNR
        description: Injected channel not ready
        bitOffset: 9
        bitWidth: 1
        access: read-only
  - name: CR1
    displayName: CR1
    description: control register 1
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: AWDCH
        description: "Analog watchdog channel select\n              bits"
        bitOffset: 0
        bitWidth: 5
      - name: EOCIE
        description: Interrupt enable for EOC
        bitOffset: 5
        bitWidth: 1
      - name: AWDIE
        description: "Analog watchdog interrupt\n              enable"
        bitOffset: 6
        bitWidth: 1
      - name: JEOCIE
        description: "Interrupt enable for injected\n              channels"
        bitOffset: 7
        bitWidth: 1
      - name: SCAN
        description: Scan mode
        bitOffset: 8
        bitWidth: 1
      - name: AWDSGL
        description: "Enable the watchdog on a single channel\n              in scan mode"
        bitOffset: 9
        bitWidth: 1
      - name: JAUTO
        description: "Automatic injected group\n              conversion"
        bitOffset: 10
        bitWidth: 1
      - name: DISCEN
        description: "Discontinuous mode on regular\n              channels"
        bitOffset: 11
        bitWidth: 1
      - name: JDISCEN
        description: "Discontinuous mode on injected\n              channels"
        bitOffset: 12
        bitWidth: 1
      - name: DISCNUM
        description: "Discontinuous mode channel\n              count"
        bitOffset: 13
        bitWidth: 3
      - name: PDD
        description: "Power down during the delay\n              phase"
        bitOffset: 16
        bitWidth: 1
      - name: PDI
        description: "Power down during the idle\n              phase"
        bitOffset: 17
        bitWidth: 1
      - name: JAWDEN
        description: "Analog watchdog enable on injected\n              channels"
        bitOffset: 22
        bitWidth: 1
      - name: AWDEN
        description: "Analog watchdog enable on regular\n              channels"
        bitOffset: 23
        bitWidth: 1
      - name: RES
        description: Resolution
        bitOffset: 24
        bitWidth: 2
      - name: OVRIE
        description: Overrun interrupt enable
        bitOffset: 26
        bitWidth: 1
  - name: CR2
    displayName: CR2
    description: control register 2
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ADON
        description: A/D Converter ON / OFF
        bitOffset: 0
        bitWidth: 1
      - name: CONT
        description: Continuous conversion
        bitOffset: 1
        bitWidth: 1
      - name: ADC_CFG
        description: ADC configuration
        bitOffset: 2
        bitWidth: 1
      - name: DELS
        description: Delay selection
        bitOffset: 4
        bitWidth: 3
      - name: DMA
        description: Direct memory access mode
        bitOffset: 8
        bitWidth: 1
      - name: DDS
        description: DMA disable selection
        bitOffset: 9
        bitWidth: 1
      - name: EOCS
        description: "End of conversion\n              selection"
        bitOffset: 10
        bitWidth: 1
      - name: ALIGN
        description: Data alignment
        bitOffset: 11
        bitWidth: 1
      - name: JEXTSEL
        description: "External event select for injected\n              group"
        bitOffset: 16
        bitWidth: 4
      - name: JEXTEN
        description: "External trigger enable for injected\n              channels"
        bitOffset: 20
        bitWidth: 2
      - name: JSWSTART
        description: "Start conversion of injected\n              channels"
        bitOffset: 22
        bitWidth: 1
      - name: EXTSEL
        description: "External event select for regular\n              group"
        bitOffset: 24
        bitWidth: 4
      - name: EXTEN
        description: "External trigger enable for regular\n              channels"
        bitOffset: 28
        bitWidth: 2
      - name: SWSTART
        description: "Start conversion of regular\n              channels"
        bitOffset: 30
        bitWidth: 1
  - name: SMPR1
    displayName: SMPR1
    description: sample time register 1
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP
        description: "Channel sampling time\n              selection"
        bitOffset: 0
        bitWidth: 30
  - name: SMPR2
    displayName: SMPR2
    description: sample time register 2
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP
        description: "Channel sampling time\n              selection"
        bitOffset: 0
        bitWidth: 30
  - name: SMPR3
    displayName: SMPR3
    description: sample time register 3
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP
        description: "Channel Sample time\n              selection"
        bitOffset: 0
        bitWidth: 30
  - name: JOFR1
    displayName: JOFR1
    description: "injected channel data offset register\n          x"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JOFFSET1
        description: "Data offset for injected channel\n              x"
        bitOffset: 0
        bitWidth: 12
  - name: JOFR2
    displayName: JOFR2
    description: "injected channel data offset register\n          x"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JOFFSET2
        description: "Data offset for injected channel\n              x"
        bitOffset: 0
        bitWidth: 12
  - name: JOFR3
    displayName: JOFR3
    description: "injected channel data offset register\n          x"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JOFFSET3
        description: "Data offset for injected channel\n              x"
        bitOffset: 0
        bitWidth: 12
  - name: JOFR4
    displayName: JOFR4
    description: "injected channel data offset register\n          x"
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JOFFSET4
        description: "Data offset for injected channel\n              x"
        bitOffset: 0
        bitWidth: 12
  - name: HTR
    displayName: HTR
    description: "watchdog higher threshold\n          register"
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 4095
    fields:
      - name: HT
        description: "Analog watchdog higher\n              threshold"
        bitOffset: 0
        bitWidth: 12
  - name: LTR
    displayName: LTR
    description: "watchdog lower threshold\n          register"
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LT
        description: "Analog watchdog lower\n              threshold"
        bitOffset: 0
        bitWidth: 12
  - name: SQR1
    displayName: SQR1
    description: regular sequence register 1
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ25
        description: "25th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ26
        description: "26th conversion in regular\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: SQ27
        description: "27th conversion in regular\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: SQ28
        description: "28th conversion in regular\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: L
        description: "Regular channel sequence\n              length"
        bitOffset: 20
        bitWidth: 4
  - name: SQR2
    displayName: SQR2
    description: regular sequence register 2
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ19
        description: "19th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ20
        description: "20th conversion in regular\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: SQ21
        description: "21st conversion in regular\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: SQ22
        description: "22nd conversion in regular\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: SQ23
        description: "23rd conversion in regular\n              sequence"
        bitOffset: 20
        bitWidth: 5
      - name: SQ24
        description: "24th conversion in regular\n              sequence"
        bitOffset: 25
        bitWidth: 5
  - name: SQR3
    displayName: SQR3
    description: regular sequence register 3
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ13
        description: "13th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ14
        description: "14th conversion in regular\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: SQ15
        description: "15th conversion in regular\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: SQ16
        description: "16th conversion in regular\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: SQ17
        description: "17th conversion in regular\n              sequence"
        bitOffset: 20
        bitWidth: 5
      - name: SQ18
        description: "18th conversion in regular\n              sequence"
        bitOffset: 25
        bitWidth: 5
  - name: SQR4
    displayName: SQR4
    description: regular sequence register 4
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ7
        description: "7th conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ8
        description: "8th conversion in regular\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: SQ9
        description: "9th conversion in regular\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: SQ10
        description: "10th conversion in regular\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: SQ11
        description: "11th conversion in regular\n              sequence"
        bitOffset: 20
        bitWidth: 5
      - name: SQ12
        description: "12th conversion in regular\n              sequence"
        bitOffset: 25
        bitWidth: 5
  - name: SQR5
    displayName: SQR5
    description: regular sequence register 5
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SQ1
        description: "1st conversion in regular\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: SQ2
        description: "2nd conversion in regular\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: SQ3
        description: "3rd conversion in regular\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: SQ4
        description: "4th conversion in regular\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: SQ5
        description: "5th conversion in regular\n              sequence"
        bitOffset: 20
        bitWidth: 5
      - name: SQ6
        description: "6th conversion in regular\n              sequence"
        bitOffset: 25
        bitWidth: 5
  - name: JSQR
    displayName: JSQR
    description: injected sequence register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: JSQ1
        description: "1st conversion in injected\n              sequence"
        bitOffset: 0
        bitWidth: 5
      - name: JSQ2
        description: "2nd conversion in injected\n              sequence"
        bitOffset: 5
        bitWidth: 5
      - name: JSQ3
        description: "3rd conversion in injected\n              sequence"
        bitOffset: 10
        bitWidth: 5
      - name: JSQ4
        description: "4th conversion in injected\n              sequence"
        bitOffset: 15
        bitWidth: 5
      - name: JL
        description: Injected sequence length
        bitOffset: 20
        bitWidth: 2
  - name: JDR1
    displayName: JDR1
    description: injected data register x
    addressOffset: 72
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR2
    displayName: JDR2
    description: injected data register x
    addressOffset: 76
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR3
    displayName: JDR3
    description: injected data register x
    addressOffset: 80
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: JDR4
    displayName: JDR4
    description: injected data register x
    addressOffset: 84
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: JDATA
        description: Injected data
        bitOffset: 0
        bitWidth: 16
  - name: DR
    displayName: DR
    description: regular data register
    addressOffset: 88
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RegularDATA
        description: Regular data
        bitOffset: 0
        bitWidth: 16
  - name: SMPR0
    displayName: SMPR0
    description: sample time register 0
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMP
        description: "Channel Sample time\n              selection"
        bitOffset: 0
        bitWidth: 6
  - name: CSR
    displayName: CSR
    description: ADC common status register
    addressOffset: 768
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: AWD1
        description: "Analog watchdog flag of the\n              ADC"
        bitOffset: 0
        bitWidth: 1
      - name: EOC1
        description: "End of conversion of the\n              ADC"
        bitOffset: 1
        bitWidth: 1
      - name: JEOC1
        description: "Injected channel end of conversion of\n              the ADC"
        bitOffset: 2
        bitWidth: 1
      - name: JSTRT1
        description: "Injected channel Start flag of the\n              ADC"
        bitOffset: 3
        bitWidth: 1
      - name: STRT1
        description: "Regular channel Start flag of the\n              ADC"
        bitOffset: 4
        bitWidth: 1
      - name: OVR1
        description: Overrun flag of the ADC
        bitOffset: 5
        bitWidth: 1
      - name: ADONS1
        description: ADON Status of ADC1
        bitOffset: 6
        bitWidth: 1
  - name: CCR
    displayName: CCR
    description: ADC common control register
    addressOffset: 772
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ADCPRE
        description: ADC prescaler
        bitOffset: 16
        bitWidth: 2
      - name: TSVREFE
        description: "Temperature sensor and VREFINT\n              enable"
        bitOffset: 23
        bitWidth: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
