{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683394908816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683394908821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 01:41:48 2023 " "Processing started: Sun May 07 01:41:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683394908821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394908821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off prj7620_beep_seg -c prj7620_beep_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394908821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683394909157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683394909157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep_led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep_led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_led_drive " "Found entity 1: beep_led_drive" {  } { { "../rtl/beep_led_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep_led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917463 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/led_driver.v " "Can't analyze file -- file ../rtl/led_driver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683394917464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/sel_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/sel_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_drive " "Found entity 1: sel_drive" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_drive " "Found entity 1: seg_drive" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_cfg " "Found entity 1: prj7620_cfg" {  } { { "../rtl/prj7620_cfg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 prj7620_beep_seg " "Found entity 1: prj7620_beep_seg" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/paj7620_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/paj7620_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 paj7620_top " "Found entity 1: paj7620_top" {  } { { "../rtl/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLAVE_ADDR slave_addr i2c_ctrl.v(30) " "Verilog HDL Declaration information at i2c_ctrl.v(30): object \"SLAVE_ADDR\" differs only in case from object \"slave_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683394917481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVICE_ADDR device_addr i2c_ctrl.v(32) " "Verilog HDL Declaration information at i2c_ctrl.v(32): object \"DEVICE_ADDR\" differs only in case from object \"device_addr\" in the same scope" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683394917481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buy.v(160) " "Verilog HDL information at buy.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/buy.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683394917483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/buy.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/buy.v" { { "Info" "ISGN_ENTITY_NAME" "1 buy " "Found entity 1: buy" {  } { { "../rtl/buy.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /code-file/fpga_prj/8_prj7620_beep_seg/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683394917485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917485 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_hand prj7620_beep_seg.v(30) " "Verilog HDL Implicit Net warning at prj7620_beep_seg.v(30): created implicit net for \"flag_hand\"" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917486 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(25) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(25): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683394917488 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(27) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(27): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683394917488 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(38) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(38): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1683394917488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prj7620_beep_seg " "Elaborating entity \"prj7620_beep_seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hand prj7620_beep_seg.v(30) " "Verilog HDL or VHDL warning at prj7620_beep_seg.v(30): object \"flag_hand\" assigned a value but never read" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(25) " "Verilog HDL assignment warning at prj7620_beep_seg.v(25): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 prj7620_beep_seg.v(29) " "Verilog HDL assignment warning at prj7620_beep_seg.v(29): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 "|prj7620_beep_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 prj7620_beep_seg.v(30) " "Verilog HDL assignment warning at prj7620_beep_seg.v(30): truncated value with size 4 to match size of target (1)" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 "|prj7620_beep_seg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "prj7620_beep_seg.v(37) " "Verilog HDL Case Statement information at prj7620_beep_seg.v(37): all case item expressions in this case statement are onehot" {  } { { "../rtl/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683394917543 "|prj7620_beep_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep_inst " "Elaborating entity \"beep\" for hierarchy \"beep:beep_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "beep_inst" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paj7620_top paj7620_top:paj7620_top_inst " "Elaborating entity \"paj7620_top\" for hierarchy \"paj7620_top:paj7620_top_inst\"" {  } { { "../rtl/prj7620_beep_seg.v" "paj7620_top_inst" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/paj7620_top.v" "i2c_ctrl_inst" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917580 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "i2c_ctrl.v(80) " "Verilog HDL Case Statement warning at i2c_ctrl.v(80): incomplete case statement has no default case item" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1683394917582 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slave_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"slave_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683394917582 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "device_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"device_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683394917582 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_addr i2c_ctrl.v(80) " "Verilog HDL Always Construct warning at i2c_ctrl.v(80): inferring latch(es) for variable \"wr_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683394917582 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "po_data i2c_ctrl.v(542) " "Verilog HDL Always Construct warning at i2c_ctrl.v(542): inferring latch(es) for variable \"po_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683394917587 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(550) " "Verilog HDL Case Statement information at i2c_ctrl.v(550): all case item expressions in this case statement are onehot" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 550 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1683394917587 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[0\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[0\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[1\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[1\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[2\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[2\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[3\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[3\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[4\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[4\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[5\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[5\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[6\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[6\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "po_data\[7\] i2c_ctrl.v(542) " "Inferred latch for \"po_data\[7\]\" at i2c_ctrl.v(542)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917590 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917591 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"wr_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "device_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"device_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[0\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[0\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[1\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[1\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[2\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[2\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[3\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[3\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[4\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[4\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[5\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[5\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[6\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[6\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slave_addr\[7\] i2c_ctrl.v(80) " "Inferred latch for \"slave_addr\[7\]\" at i2c_ctrl.v(80)" {  } { { "../rtl/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/i2c_ctrl.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917592 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prj7620_cfg paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst " "Elaborating entity \"prj7620_cfg\" for hierarchy \"paj7620_top:paj7620_top_inst\|prj7620_cfg:prj7620_cfg_inst\"" {  } { { "../rtl/paj7620_top.v" "prj7620_cfg_inst" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/paj7620_top.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_drive sel_drive:inst_sel_drive " "Elaborating entity \"sel_drive\" for hierarchy \"sel_drive:inst_sel_drive\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_sel_drive" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 sel_driver.v(37) " "Verilog HDL assignment warning at sel_driver.v(37): truncated value with size 32 to match size of target (21)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917622 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state sel_driver.v(57) " "Verilog HDL Always Construct warning at sel_driver.v(57): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_out sel_driver.v(101) " "Verilog HDL Always Construct warning at sel_driver.v(101): variable \"price_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(109) " "Verilog HDL Always Construct warning at sel_driver.v(109): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_need sel_driver.v(117) " "Verilog HDL Always Construct warning at sel_driver.v(117): variable \"price_need\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(125) " "Verilog HDL Always Construct warning at sel_driver.v(125): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "price_put sel_driver.v(133) " "Verilog HDL Always Construct warning at sel_driver.v(133): variable \"price_put\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state5 sel_driver.v(57) " "Inferred latch for \"next_state.state5\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state4 sel_driver.v(57) " "Inferred latch for \"next_state.state4\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state3 sel_driver.v(57) " "Inferred latch for \"next_state.state3\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state2 sel_driver.v(57) " "Inferred latch for \"next_state.state2\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state1 sel_driver.v(57) " "Inferred latch for \"next_state.state1\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.state0 sel_driver.v(57) " "Inferred latch for \"next_state.state0\" at sel_driver.v(57)" {  } { { "../rtl/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/sel_driver.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917623 "|prj7620_beep_seg|sel_drive:inst_sel_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drive seg_drive:inst_seg_drive " "Elaborating entity \"seg_drive\" for hierarchy \"seg_drive:inst_seg_drive\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_seg_drive" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(16) " "Verilog HDL assignment warning at seg_driver.v(16): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(17) " "Verilog HDL assignment warning at seg_driver.v(17): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(19) " "Verilog HDL assignment warning at seg_driver.v(19): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(20) " "Verilog HDL assignment warning at seg_driver.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(22) " "Verilog HDL assignment warning at seg_driver.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(23) " "Verilog HDL assignment warning at seg_driver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/seg_driver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683394917630 "|prj7620_beep_seg|seg_drive:inst_seg_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buy buy:inst_buy " "Elaborating entity \"buy\" for hierarchy \"buy:inst_buy\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_buy" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917637 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "flag_beep buy.v(6) " "Output port \"flag_beep\" at buy.v(6) has no driver" {  } { { "../rtl/buy.v" "" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/buy.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683394917639 "|prj7620_beep_seg|buy:inst_buy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep_led_drive beep_led_drive:inst_led_beep " "Elaborating entity \"beep_led_drive\" for hierarchy \"beep_led_drive:inst_led_beep\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_led_beep" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917647 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "beep inst_buy " "Port \"beep\" does not exist in macrofunction \"inst_buy\"" {  } { { "../rtl/prj7620_beep_seg.v" "inst_buy" { Text "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/rtl/prj7620_beep_seg.v" 119 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683394917683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1683394917688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/8_prj7620_beep_seg/prj/output_files/prj7620_beep_seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683394917751 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 07 01:41:57 2023 " "Processing ended: Sun May 07 01:41:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683394917751 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683394917751 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683394917751 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394917751 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683394918323 ""}
