<!--
::METADATA::
type: method
topic_id: vhdl-03-tipos-datos
file_id: metodos-tipos-datos
status: draft
audience: both
last_updated: 2026-01-02
difficulty: 2
tags: [VHDL, metodologia, conversiones, tipos]
search_keywords: "metodolog√≠a tipos, conversiones VHDL"
-->

> üè† **Navegaci√≥n:** [‚Üê Teor√≠a](../theory/VHDL-03-Teoria-TiposDatos.md) | [Problemas ‚Üí](../problems/VHDL-03-Problemas.md)

---

# M√©todos: Tipos de Datos

## M√©todo 1: Selecci√≥n del Tipo Correcto

### Decisi√≥n de Tipo

| Necesidad | Tipo Recomendado |
|-----------|------------------|
| Se√±al de control simple | `std_logic` |
| Bus de datos sin aritm√©tica | `std_logic_vector` |
| Contador/aritm√©tica sin signo | `unsigned` |
| Aritm√©tica con signo | `signed` |
| √çndices de bucle | `integer range ...` |
| Estados de FSM | Tipo enumerado |
| Estructura compleja | `record` |
| Memoria/tabla | `array` |

### Ejemplo de Selecci√≥n

```vhdl
-- ‚úó Incorrecto: aritm√©tica con std_logic_vector
signal cnt : std_logic_vector(7 downto 0);
cnt <= cnt + 1;  -- ERROR sin numeric_std

-- ‚úì Correcto: usar unsigned para contadores
signal cnt : unsigned(7 downto 0);
cnt <= cnt + 1;  -- OK
```

---

## M√©todo 2: Conversiones Seguras

### Cadena de Conversi√≥n

```vhdl
-- Integer ‚Üí std_logic_vector
slv <= std_logic_vector(to_unsigned(int_val, slv'length));

-- std_logic_vector ‚Üí Integer
int_val <= to_integer(unsigned(slv));

-- signed ‚Üê‚Üí unsigned (cuidado con el signo)
uns <= unsigned(sgn);  -- Interpreta bits directamente
sgn <= signed(uns);    -- Interpreta bits directamente
```

### Funci√≥n Auxiliar Segura

```vhdl
-- Conversi√≥n segura integer ‚Üí slv
function int_to_slv(val : integer; width : positive) 
    return std_logic_vector is
begin
    return std_logic_vector(to_unsigned(val, width));
end function;

-- Uso
data <= int_to_slv(100, 8);  -- Convierte 100 a 8 bits
```

---

## M√©todo 3: Evitar Bibliotecas Obsoletas

### ‚úó NO Usar

```vhdl
-- EVITAR: bibliotecas no est√°ndar
use ieee.std_logic_unsigned.all;  -- NO
use ieee.std_logic_arith.all;     -- NO
```

### ‚úì Usar

```vhdl
-- CORRECTO: biblioteca est√°ndar
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

### Razones

- `numeric_std` es el est√°ndar IEEE
- `std_logic_arith` tiene conflictos
- Mejora portabilidad

---

## M√©todo 4: Inicializaci√≥n de Vectores

### Agregados (Aggregates)

```vhdl
-- Todos ceros
signal data : std_logic_vector(7 downto 0) := (others => '0');

-- Todos unos
signal ones : std_logic_vector(7 downto 0) := (others => '1');

-- Un bit espec√≠fico
signal one_hot : std_logic_vector(7 downto 0) := (3 => '1', others => '0');

-- M√∫ltiples bits espec√≠ficos
signal pattern : std_logic_vector(7 downto 0) := (7|5|3|1 => '1', others => '0');
```

### Literales

```vhdl
data <= "10110011";           -- Binario
data <= x"B3";                -- Hexadecimal
data <= o"263";               -- Octal
addr <= 16x"FFFF";            -- Hex con tama√±o (VHDL-2008)
```

---

## M√©todo 5: Extensi√≥n de Signo

### Para unsigned (zero extend)

```vhdl
signal u8  : unsigned(7 downto 0);
signal u16 : unsigned(15 downto 0);

-- M√©todo 1: resize
u16 <= resize(u8, 16);

-- M√©todo 2: concatenaci√≥n con ceros
u16 <= x"00" & u8;
```

### Para signed (sign extend)

```vhdl
signal s8  : signed(7 downto 0);
signal s16 : signed(15 downto 0);

-- M√©todo 1: resize (mantiene signo autom√°ticamente)
s16 <= resize(s8, 16);

-- M√©todo 2: replicar bit de signo
s16 <= (15 downto 8 => s8(7)) & s8;
```

---

## M√©todo 6: Truncamiento Seguro

### Truncar unsigned

```vhdl
signal u16 : unsigned(15 downto 0);
signal u8  : unsigned(7 downto 0);

-- Tomar bits bajos
u8 <= u16(7 downto 0);

-- Con resize
u8 <= resize(u16, 8);  -- Advertencia si hay p√©rdida
```

### Detectar Overflow

```vhdl
-- Verificar si hay p√©rdida de datos
if u16(15 downto 8) /= x"00" then
    overflow <= '1';
else
    overflow <= '0';
    u8 <= u16(7 downto 0);
end if;
```

---

## M√©todo 7: Definir Tipos en Package

### Crear Package

```vhdl
-- tipos_pkg.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

package tipos_pkg is
    -- Constantes
    constant DATA_WIDTH : integer := 32;
    constant ADDR_WIDTH : integer := 16;
    
    -- Subtipos
    subtype data_t is std_logic_vector(DATA_WIDTH-1 downto 0);
    subtype addr_t is std_logic_vector(ADDR_WIDTH-1 downto 0);
    
    -- Arrays
    type data_array_t is array (natural range <>) of data_t;
    
    -- Records
    type bus_t is record
        addr  : addr_t;
        data  : data_t;
        valid : std_logic;
    end record;
end package;
```

### Usar Package

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use work.tipos_pkg.all;

entity mi_modulo is
    port (
        bus_in  : in  bus_t;
        bus_out : out bus_t
    );
end entity;
```

---

## M√©todo 8: Comparaciones Correctas

### Comparar std_logic_vector

```vhdl
-- Comparaci√≥n directa
if slv = "00000000" then ...
if slv = x"00" then ...

-- Comparar con constante
constant ZERO : std_logic_vector(7 downto 0) := (others => '0');
if slv = ZERO then ...
```

### Comparar con Don't Care

```vhdl
-- Usar std_match para comparar con '-'
if std_match(slv, "1---0000") then
    -- Match si bit 7 = '1' y bits 3-0 = "0000"
end if;
```

---

## M√©todo 9: Records para Interfaces

### Definir Interface Completa

```vhdl
type axi_stream_m is record
    tdata  : std_logic_vector(31 downto 0);
    tvalid : std_logic;
    tlast  : std_logic;
end record;

type axi_stream_s is record
    tready : std_logic;
end record;

-- En entidad
port (
    m_axis : out axi_stream_m;  -- Master to Slave
    s_axis : in  axi_stream_s   -- Slave to Master
);
```

### Asignar Records

```vhdl
-- Asignaci√≥n por campo
m_axis.tdata  <= data;
m_axis.tvalid <= valid;
m_axis.tlast  <= last;

-- Asignaci√≥n completa
m_axis <= (tdata => data, tvalid => valid, tlast => last);
```

---

## M√©todo 10: Checklist de Tipos

### Antes de S√≠ntesis

- [ ] ¬øUs√© `numeric_std` (no `std_logic_arith`)?
- [ ] ¬øLos contadores usan `unsigned`?
- [ ] ¬øLas conversiones son expl√≠citas?
- [ ] ¬øLos rangos de integer est√°n definidos?
- [ ] ¬øLos tipos enumerados para FSM?
- [ ] ¬øLos arrays tienen l√≠mites definidos?

### Errores Comunes

| Error | Soluci√≥n |
|-------|----------|
| `+` con std_logic_vector | Convertir a unsigned |
| Asignar integer a slv | Usar to_unsigned + conversi√≥n |
| Mezclar signed/unsigned | Conversi√≥n expl√≠cita |
| Array sin l√≠mites | Definir rango al declarar |

---

<!-- IA_CONTEXT
USO: M√©todos pr√°cticos para tipos de datos VHDL
NIVEL: Intermedio (2/3)
HERRAMIENTAS: Quartus, Vivado, ModelSim
-->
