,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/ibex_wrapper,ibex_wrapper,ibex_wrapper,Flow_completed,0h17m4s,0h9m45s,62708.33333333334,0.48,31354.16666666667,44,1252.89,15050,0,0,0,0,0,0,0,5,0,-1,-1,665409,149780,-33.71,-33.71,-23.26,-26.26,-23.68,-66264.95,-66264.95,-35543.75,-35543.75,-35403.61,459578595,0.0,34.47,36.78,13.03,23.22,-1,14993,15126,2498,2631,0,0,0,15050,669,0,405,703,2411,801,361,1995,3347,4578,84,572,6336,0,6908,31.565656565656568,31.68,8,AREA 0,5,50,1,153.6,153.18,0.7,0.25,sky130_fd_sc_hd,0,4
