Warnings in file C:\Users\Joel\Desktop\drunkin_donut\source\au_top.luc:
    Line 17, Column 4 : "io_dip" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Joel\Desktop\drunkin_donut\work\project.tcl}
# set projDir "C:/Users/Joel/Desktop/drunkin_donut/work/vivado"
# set projName "drunkin_donut"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/au_top_0_debug_0.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/reset_conditioner_1.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/button_conditioner_2.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/edge_detector_3.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/beta_1_debug_4.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/custom_seven_seg_5_debug_5.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/au_debugger_6.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/pipeline_7.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/alu_2_debug_8.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/game_CU_3_debug_9.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/regfile_4_debug_10.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/counter_11.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/circle_clock_12.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/multi_seven_seg_13.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/async_fifo_14.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/simple_dual_ram_15.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/add_sub_16.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/compare_17.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/boolean_18.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/shifter_19.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/multiplier_20.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/mux_2_21.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/mux_4_22.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/counter_23.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/counter_24.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/seven_seg_25.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/not_decoder_26.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/simple_dual_ram_27.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/full_adder_28.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/sixteen_bit_shiftleft_29.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/sixteen_bit_shiftright_30.v" "C:/Users/Joel/Desktop/drunkin_donut/work/verilog/sixteen_bit_sra_31.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc" "C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Tue Apr 12 16:50:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Apr 12 16:50:45 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (2#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (4#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'beta_1_debug_4' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/beta_1_debug_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_2_debug_8' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/alu_2_debug_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2_21' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/mux_2_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/mux_2_21.v:18]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_21' (5#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/mux_2_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub_16' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/add_sub_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_28' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/full_adder_28.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_28' (6#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/full_adder_28.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_16' (7#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/add_sub_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_17' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_17' (8#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/compare_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (9#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_shiftleft_29' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_shiftleft_29' (10#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftleft_29.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_shiftright_30' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_shiftright_30' (11#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_shiftright_30.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_sra_31' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:60]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_sra_31' (12#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/sixteen_bit_sra_31.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/shifter_19.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/shifter_19.v:54]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/shifter_19.v:68]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (13#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_20' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_20' (14#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/multiplier_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4_22' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/mux_4_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_22' (15#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/mux_4_22.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_2_debug_8' (16#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/alu_2_debug_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_CU_3_debug_9' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/game_CU_3_debug_9.v:7]
	Parameter RESET_SPEED_game_fsm bound to: 6'b000000 
	Parameter RESET_P1_SCORE_game_fsm bound to: 6'b000001 
	Parameter RESET_P2_SCORE_game_fsm bound to: 6'b000010 
	Parameter RESET_RIGHT_HALF_game_fsm bound to: 6'b000011 
	Parameter RESET_LEFT_HALF_game_fsm bound to: 6'b000100 
	Parameter RESET_TIMER_game_fsm bound to: 6'b000101 
	Parameter BRANCH_CHECK_SPEED_game_fsm bound to: 6'b000110 
	Parameter READY_game_fsm bound to: 6'b000111 
	Parameter SET_COUNT_TO_3_game_fsm bound to: 6'b001000 
	Parameter INCREASE_SPEED_game_fsm bound to: 6'b001001 
	Parameter COUNTDOWN_game_fsm bound to: 6'b001010 
	Parameter COUNTDOWN_IDLE_game_fsm bound to: 6'b001011 
	Parameter SET_COUNT_TO_60_game_fsm bound to: 6'b001100 
	Parameter IDLE_game_fsm bound to: 6'b001101 
	Parameter SHL_RIGHT_HALF_game_fsm bound to: 6'b001110 
	Parameter SHL_LEFT_HALF_game_fsm bound to: 6'b001111 
	Parameter CHECK_MSB_RIGHT_HALF_game_fsm bound to: 6'b010000 
	Parameter CMPEQ_RIGHT_game_fsm bound to: 6'b010001 
	Parameter BRANCH_CMPEQ_RIGHT_game_fsm bound to: 6'b010010 
	Parameter PLUS1_TO_LEFT_HALF_game_fsm bound to: 6'b010011 
	Parameter CHECK_MSB_LEFT_HALF_game_fsm bound to: 6'b010100 
	Parameter CMPEQ_LEFT_game_fsm bound to: 6'b010101 
	Parameter BRANCH_CMPEQ_LEFT_game_fsm bound to: 6'b010110 
	Parameter PLUS1_TO_RIGHT_HALF_game_fsm bound to: 6'b010111 
	Parameter CHECK_P2_LOSE_game_fsm bound to: 6'b011000 
	Parameter BRANCH_P2_LOSE_OR_CARRYON_game_fsm bound to: 6'b011001 
	Parameter P2_LED_LIGHT_UP_game_fsm bound to: 6'b011010 
	Parameter P2_SCORE_INCREASE_BY_1_game_fsm bound to: 6'b011011 
	Parameter CHECK_P1_LOSE_game_fsm bound to: 6'b011100 
	Parameter BRANCH_P1_LOSE_OR_CARRYON_game_fsm bound to: 6'b011101 
	Parameter P1_LED_LIGHT_UP_game_fsm bound to: 6'b011110 
	Parameter P1_SCORE_INCREASE_BY_1_game_fsm bound to: 6'b011111 
	Parameter CHECK_ANY_LED_FIRST_HALF_NOT_LIT_game_fsm bound to: 6'b100000 
	Parameter CHECK_ANY_LED_SECOND_HALF_NOT_LIT_game_fsm bound to: 6'b100001 
	Parameter CMPEQ_FIRST_HALF_game_fsm bound to: 6'b100010 
	Parameter BRANCH_FIRST_HALF_game_fsm bound to: 6'b100011 
	Parameter CMPLE_SECOND_HALF_game_fsm bound to: 6'b100100 
	Parameter BRANCH_SECOND_HALF_game_fsm bound to: 6'b100101 
	Parameter CHECK_COUNT_MORETHAN_0_game_fsm bound to: 6'b100110 
	Parameter CHECK_TIMER_game_fsm bound to: 6'b100111 
	Parameter BRANCH_TIMER_game_fsm bound to: 6'b101000 
	Parameter COUNT_MINUS_1_game_fsm bound to: 6'b101001 
	Parameter CHECK_DRAW_game_fsm bound to: 6'b101010 
	Parameter BRANCH_DRAW_game_fsm bound to: 6'b101011 
	Parameter DRAW_game_fsm bound to: 6'b101100 
	Parameter CHECK_WINNER_game_fsm bound to: 6'b101101 
	Parameter BRANCH_WINNER_game_fsm bound to: 6'b101110 
	Parameter P1_WINS_game_fsm bound to: 6'b101111 
	Parameter P2_LOSES_game_fsm bound to: 6'b110000 
	Parameter LIGHT_LOWER_LEFT_LED_game_fsm bound to: 6'b110001 
	Parameter LIGHT_UPPER_RIGHT_LED_game_fsm bound to: 6'b110010 
	Parameter P2_WINS_game_fsm bound to: 6'b110011 
	Parameter P1_LOSES_game_fsm bound to: 6'b110100 
	Parameter LIGHT_UPPER_LEFT_LED_game_fsm bound to: 6'b110101 
	Parameter LIGHT_LOWER_RIGHT_LED_game_fsm bound to: 6'b110110 
	Parameter GAMEOVER_game_fsm bound to: 6'b110111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/game_CU_3_debug_9.v:104]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_3_debug_9' (17#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/game_CU_3_debug_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_4_debug_10' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/regfile_4_debug_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/regfile_4_debug_10.v:51]
INFO: [Synth 8-6155] done synthesizing module 'regfile_4_debug_10' (18#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/regfile_4_debug_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (19#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'circle_clock_12' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/circle_clock_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_23' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_23.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10111 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 24'b011111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_23' (20#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_23.v:14]
INFO: [Synth 8-6155] done synthesizing module 'circle_clock_12' (21#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/circle_clock_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/beta_1_debug_4.v:166]
INFO: [Synth 8-6155] done synthesizing module 'beta_1_debug_4' (22#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/beta_1_debug_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'custom_seven_seg_5_debug_5' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/custom_seven_seg_5_debug_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_13' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/multi_seven_seg_13.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 4'b1010 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_24' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_24.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 14'b00111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_24' (23#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/counter_24.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_25' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/seven_seg_25.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_25' (24#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/seven_seg_25.v:7]
INFO: [Synth 8-6157] synthesizing module 'not_decoder_26' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/not_decoder_26.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'not_decoder_26' (25#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/not_decoder_26.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_13' (26#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/multi_seven_seg_13.v:12]
INFO: [Synth 8-6155] done synthesizing module 'custom_seven_seg_5_debug_5' (27#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/custom_seven_seg_5_debug_5.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:136]
INFO: [Synth 8-6157] synthesizing module 'au_debugger_6' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_debugger_6.v:13]
	Parameter DATA_WIDTH bound to: 8'b10011010 
	Parameter CAPTURE_DEPTH bound to: 9'b100000000 
	Parameter NONCE bound to: 30'b110000000100001000001001001000 
	Parameter VERSION bound to: 2'b11 
	Parameter IDLE_state bound to: 2'b00 
	Parameter ARMED_state bound to: 2'b01 
	Parameter FIRED_state bound to: 2'b10 
	Parameter CAPTURED_state bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized2' (28#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_14' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/async_fifo_14.v:12]
	Parameter SIZE bound to: 1'b1 
	Parameter DEPTH bound to: 4'b1000 
	Parameter ADDR_SIZE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_27' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
	Parameter SIZE bound to: 1'b1 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_27' (29#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/simple_dual_ram_27.v:48]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_14' (30#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/async_fifo_14.v:12]
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_15' [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/simple_dual_ram_15.v:48]
	Parameter SIZE bound to: 8'b10011010 
	Parameter DEPTH bound to: 9'b100000000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_15' (31#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/simple_dual_ram_15.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_debugger_6.v:251]
INFO: [Synth 8-6155] done synthesizing module 'au_debugger_6' (32#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_debugger_6.v:13]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (33#1) [C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.srcs/sources_1/imports/verilog/au_top_0_debug_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1015.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc]
Finished Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1092.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1092.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.078 ; gain = 76.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.078 ; gain = 76.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1092.078 ; gain = 76.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_CU_3_debug_9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    RESET_SPEED_game_fsm | 0000000000000000000000000000000000000000000000000000001 |                           000000
 RESET_P1_SCORE_game_fsm | 0000000000000000000000000000000000000000000000000000010 |                           000001
 RESET_P2_SCORE_game_fsm | 0000000000000000000000000000000000000000000000000000100 |                           000010
RESET_RIGHT_HALF_game_fsm | 0000000000000000000000000000000000000000000000000001000 |                           000011
RESET_LEFT_HALF_game_fsm | 0000000000000000000000000000000000000000000000000010000 |                           000100
    RESET_TIMER_game_fsm | 0000000000000000000000000000000000000000000000000100000 |                           000101
BRANCH_CHECK_SPEED_game_fsm | 0000000000000000000000000000000000000000000000001000000 |                           000110
          READY_game_fsm | 0000000000000000000000000000000000000000000000010000000 |                           000111
 SET_COUNT_TO_3_game_fsm | 0000000000000000000000000000000000000000000000100000000 |                           001000
 INCREASE_SPEED_game_fsm | 0000000000000000000000000000000000000000000001000000000 |                           001001
 COUNTDOWN_IDLE_game_fsm | 0000000000000000000000000000000000000000000010000000000 |                           001011
SET_COUNT_TO_60_game_fsm | 0000000000000000000000000000000000000000000100000000000 |                           001100
           IDLE_game_fsm | 0000000000000000000000000000000000000000001000000000000 |                           001101
CHECK_COUNT_MORETHAN_0_game_fsm | 0000000000000000000000000000000000000000010000000000000 |                           100110
   BRANCH_TIMER_game_fsm | 0000000000000000000000000000000000000000100000000000000 |                           101000
     CHECK_DRAW_game_fsm | 0000000000000000000000000000000000000001000000000000000 |                           101010
    BRANCH_DRAW_game_fsm | 0000000000000000000000000000000000000010000000000000000 |                           101011
           DRAW_game_fsm | 0000000000000000000000000000000000000100000000000000000 |                           101100
   CHECK_WINNER_game_fsm | 0000000000000000000000000000000000001000000000000000000 |                           101101
  BRANCH_WINNER_game_fsm | 0000000000000000000000000000000000010000000000000000000 |                           101110
  COUNT_MINUS_1_game_fsm | 0000000000000000000000000000000000100000000000000000000 |                           101001
  CHECK_P1_LOSE_game_fsm | 0000000000000000000000000000000001000000000000000000000 |                           011100
BRANCH_P1_LOSE_OR_CARRYON_game_fsm | 0000000000000000000000000000000010000000000000000000000 |                           011101
        P2_WINS_game_fsm | 0000000000000000000000000000000100000000000000000000000 |                           110011
       P1_LOSES_game_fsm | 0000000000000000000000000000001000000000000000000000000 |                           110100
LIGHT_UPPER_LEFT_LED_game_fsm | 0000000000000000000000000000010000000000000000000000000 |                           110101
LIGHT_LOWER_RIGHT_LED_game_fsm | 0000000000000000000000000000100000000000000000000000000 |                           110110
P1_LED_LIGHT_UP_game_fsm | 0000000000000000000000000001000000000000000000000000000 |                           011110
P1_SCORE_INCREASE_BY_1_game_fsm | 0000000000000000000000000010000000000000000000000000000 |                           011111
  CHECK_P2_LOSE_game_fsm | 0000000000000000000000000100000000000000000000000000000 |                           011000
BRANCH_P2_LOSE_OR_CARRYON_game_fsm | 0000000000000000000000001000000000000000000000000000000 |                           011001
        P1_WINS_game_fsm | 0000000000000000000000010000000000000000000000000000000 |                           101111
       P2_LOSES_game_fsm | 0000000000000000000000100000000000000000000000000000000 |                           110000
LIGHT_LOWER_LEFT_LED_game_fsm | 0000000000000000000001000000000000000000000000000000000 |                           110001
LIGHT_UPPER_RIGHT_LED_game_fsm | 0000000000000000000010000000000000000000000000000000000 |                           110010
       GAMEOVER_game_fsm | 0000000000000000000100000000000000000000000000000000000 |                           110111
P2_LED_LIGHT_UP_game_fsm | 0000000000000000001000000000000000000000000000000000000 |                           011010
P2_SCORE_INCREASE_BY_1_game_fsm | 0000000000000000010000000000000000000000000000000000000 |                           011011
CHECK_ANY_LED_FIRST_HALF_NOT_LIT_game_fsm | 0000000000000000100000000000000000000000000000000000000 |                           100000
CHECK_ANY_LED_SECOND_HALF_NOT_LIT_game_fsm | 0000000000000001000000000000000000000000000000000000000 |                           100001
CMPEQ_FIRST_HALF_game_fsm | 0000000000000010000000000000000000000000000000000000000 |                           100010
BRANCH_FIRST_HALF_game_fsm | 0000000000000100000000000000000000000000000000000000000 |                           100011
CMPLE_SECOND_HALF_game_fsm | 0000000000001000000000000000000000000000000000000000000 |                           100100
BRANCH_SECOND_HALF_game_fsm | 0000000000010000000000000000000000000000000000000000000 |                           100101
 SHL_RIGHT_HALF_game_fsm | 0000000000100000000000000000000000000000000000000000000 |                           001110
  SHL_LEFT_HALF_game_fsm | 0000000001000000000000000000000000000000000000000000000 |                           001111
CHECK_MSB_RIGHT_HALF_game_fsm | 0000000010000000000000000000000000000000000000000000000 |                           010000
    CMPEQ_RIGHT_game_fsm | 0000000100000000000000000000000000000000000000000000000 |                           010001
BRANCH_CMPEQ_RIGHT_game_fsm | 0000001000000000000000000000000000000000000000000000000 |                           010010
PLUS1_TO_LEFT_HALF_game_fsm | 0000010000000000000000000000000000000000000000000000000 |                           010011
CHECK_MSB_LEFT_HALF_game_fsm | 0000100000000000000000000000000000000000000000000000000 |                           010100
     CMPEQ_LEFT_game_fsm | 0001000000000000000000000000000000000000000000000000000 |                           010101
BRANCH_CMPEQ_LEFT_game_fsm | 0010000000000000000000000000000000000000000000000000000 |                           010110
PLUS1_TO_RIGHT_HALF_game_fsm | 0100000000000000000000000000000000000000000000000000000 |                           010111
      COUNTDOWN_game_fsm | 1000000000000000000000000000000000000000000000000000000 |                           001010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_CU_3_debug_9'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1092.078 ; gain = 76.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 136   
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              154 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---RAMs : 
	              38K Bit	(256 X 154 bit)          RAMs := 1     
	                8 Bit	(8 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  616 Bit        Muxes := 1     
	   2 Input  154 Bit        Muxes := 6     
	   2 Input  104 Bit        Muxes := 3     
	  71 Input   55 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 2     
	  55 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	  55 Input    6 Bit        Muxes := 1     
	  55 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	  55 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	  55 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 54    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 2     
	  55 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 1 bits of RAM "ram/mem_reg" due to constant propagation. Old ram width 154 bits, new ram width 153 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1145.316 ; gain = 129.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|debugger    | ram/mem_reg | 256 x 154(NO_CHANGE)   | W |   | 256 x 154(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------+-----------+----------------------+---------------+
|debugger    | config_fifo/ram/mem_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
+------------+-------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 1145.316 ; gain = 129.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:02:46 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|debugger    | ram/mem_reg | 256 x 154(NO_CHANGE)   | W |   | 256 x 154(WRITE_FIRST) |   | R | Port A and B     | 1      | 2      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+-------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------+-----------+----------------------+---------------+
|debugger    | config_fifo/ram/mem_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
+------------+-------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance debugger/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance debugger/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance debugger/ram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|au_top_0    | debugger/config_fifo/M_rsync_q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|au_top_0    | debugger/config_fifo/M_wsync_q_reg[8] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|au_top_0    | debugger/M_status_q_reg[98]           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|au_top_0    | debugger/M_status_q_reg[73]           | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|au_top_0    | debugger/M_status_q_reg[40]           | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|au_top_0    | debugger/M_status_q_reg[21]           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|au_top_0    | debugger/M_status_q_reg[16]           | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|au_top_0    | debugger/M_status_q_reg[10]           | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     4|
|2     |BUFG     |     3|
|3     |CARRY4   |    64|
|4     |LUT1     |    46|
|5     |LUT2     |   175|
|6     |LUT3     |   136|
|7     |LUT4     |   365|
|8     |LUT5     |   168|
|9     |LUT6     |   564|
|10    |MUXF7    |    17|
|11    |RAM16X1D |     1|
|12    |RAMB18E1 |     1|
|13    |RAMB36E1 |     2|
|14    |SRL16E   |    10|
|15    |SRLC32E  |     2|
|16    |FDRE     |  1359|
|17    |FDSE     |    34|
|18    |IBUF     |     6|
|19    |OBUF     |    57|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:38 ; elapsed = 00:02:49 . Memory (MB): peak = 1359.199 ; gain = 267.121
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:02:52 . Memory (MB): peak = 1359.199 ; gain = 343.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1359.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1359.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:55 ; elapsed = 00:03:00 . Memory (MB): peak = 1359.199 ; gain = 343.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 16:53:52 2022...
[Tue Apr 12 16:53:55 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:11 . Memory (MB): peak = 1016.871 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 12 16:53:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Apr 12 16:53:55 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1017.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc]
Finished Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/constraint/newau.xdc]
Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Joel/Desktop/drunkin_donut/work/constraint/custom.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.305 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1017.305 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 201e98926

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1319.027 ; gain = 301.723

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e76c1113

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b91b448

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f55f2338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 24 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f55f2338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f55f2338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 127028369

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1527.793 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              24  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1527.793 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 17998357a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1527.793 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: de35f7ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1634.680 ; gain = 0.000
Ending Power Optimization Task | Checksum: de35f7ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1634.680 ; gain = 106.887

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: de35f7ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.680 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1634.680 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10a4295ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1634.680 ; gain = 617.375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4992195

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1634.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus io_button are not locked:  'io_button[4]'  'io_button[3]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 180cf3f53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24e1a8abc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24e1a8abc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24e1a8abc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ef77592a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21fbcf102

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 89 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 67, total 89, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 89 new cells, deleted 11 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.680 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           89  |             11  |                   100  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           89  |             11  |                   100  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 115f18c98

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 18ebbd8c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18ebbd8c3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d3843b73

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 124e6487f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ac1f5ca5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125329e99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 200d32e26

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2445066cd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ba2b1065

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14fa642f7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 26484c46c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26484c46c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2bfbc8484

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.170 | TNS=-272.930 |
Phase 1 Physical Synthesis Initialization | Checksum: 2268b31a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2107d4906

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2bfbc8484

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.495. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 216c35397

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216c35397

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216c35397

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 216c35397

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.680 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20029e041

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000
Ending Placer Task | Checksum: 1627f5c67

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1634.680 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.680 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.495 | TNS=-120.040 |
Phase 1 Physical Synthesis Initialization | Checksum: ae663743

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.495 | TNS=-120.040 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ae663743

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.495 | TNS=-120.040 |
INFO: [Physopt 32-702] Processed net debugger/ram/M_ram_read_data[145]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net reset_cond/Q[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net reset_cond/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.413 | TNS=-113.077 |
INFO: [Physopt 32-572] Net reset_cond/Q[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net reset_cond/Q[0]_repN.  Did not re-place instance reset_cond/M_stage_q_reg[3]_replica
INFO: [Physopt 32-572] Net reset_cond/Q[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reset_cond/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net debugger/force_sync/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net debugger/force_sync/E[0].  Did not re-place instance debugger/force_sync/M_waddr_q[7]_i_1
INFO: [Physopt 32-710] Processed net debugger/force_sync/write_en. Critical path length was reduced through logic transformation on cell debugger/force_sync/mem_reg_0_i_58_comp.
INFO: [Physopt 32-735] Processed net debugger/force_sync/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.201 | TNS=-108.917 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[187].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_6
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[187] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[187]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_27
INFO: [Physopt 32-710] Processed net debugger/ram/M_trigger_data_q_reg[187]. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_6_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.132 | TNS=-107.537 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[47].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.126 | TNS=-106.940 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_trigger_data_q_reg[129].  Re-placed instance debugger/ram/M_waddr_q[7]_i_5
INFO: [Physopt 32-735] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.107 | TNS=-110.460 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_32
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_112
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[73].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_47
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[73] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[73]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.046 | TNS=-102.181 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_trigger_data_q_reg[603].  Re-placed instance debugger/ram/M_waddr_q[7]_i_3
INFO: [Physopt 32-735] Processed net debugger/ram/M_trigger_data_q_reg[603]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.948 | TNS=-100.221 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[603] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[603]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_14
INFO: [Physopt 32-710] Processed net debugger/ram/M_trigger_data_q_reg[603]. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.937 | TNS=-100.001 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_13
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.933 | TNS=-99.921 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_29_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_29
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[598].  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_99
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[598]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[84].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[598]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_waddr_q[7]_i_99_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.928 | TNS=-99.846 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[19].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[19]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.919 | TNS=-99.618 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_11_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_11
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[101] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[101].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[12]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_11_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[101]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.912 | TNS=-99.481 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
INFO: [Physopt 32-572] Net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_10_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_10
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_39_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_39
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_10_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.909 | TNS=-99.421 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_109_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_109
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.863 | TNS=-98.501 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_109_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_109
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_32_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.845 | TNS=-98.141 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[47].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-98.001 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.832 | TNS=-97.881 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[73].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_47
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[73] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[73]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_111
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[73]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_47_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.828 | TNS=-95.961 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_9_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_9
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_34_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_34
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[82].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[82] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[82]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.825 | TNS=-95.901 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_108
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_32_comp_1.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.820 | TNS=-95.801 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_13
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.810 | TNS=-95.601 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[599].  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_100
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[599]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[84].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.796 | TNS=-97.275 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[84].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[599]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_waddr_q[7]_i_100_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.790 | TNS=-97.191 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_45
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[84].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.787 | TNS=-95.017 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4
INFO: [Physopt 32-572] Net debugger/ram/M_player1_score_q_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net debugger/ram/M_player1_score_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.786 | TNS=-94.997 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_trigger_data_q_reg[129].  Re-placed instance debugger/ram/M_waddr_q[7]_i_5
INFO: [Physopt 32-735] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.779 | TNS=-94.847 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4
INFO: [Physopt 32-572] Net debugger/ram/M_player1_score_q_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_player1_score_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_16
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_61_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_61
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_16_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.773 | TNS=-94.727 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[129].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_5
INFO: [Physopt 32-601] Processed net debugger/ram/M_trigger_data_q_reg[129]. Net driver debugger/ram/M_waddr_q[7]_i_5 was replaced.
INFO: [Physopt 32-735] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.771 | TNS=-94.637 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_13
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_43_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_43
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.768 | TNS=-94.577 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[129].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_5
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[129] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_26_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_26
INFO: [Physopt 32-710] Processed net debugger/ram/M_trigger_data_q_reg[129]. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.765 | TNS=-94.037 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_18
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.759 | TNS=-93.917 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_43_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_43
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_13_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.730 | TNS=-93.337 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_161
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.717 | TNS=-90.757 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[82].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[82] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_4
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_9
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.713 | TNS=-90.677 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_15
INFO: [Physopt 32-710] Processed net debugger/ram/M_player1_score_q_reg[1]. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.711 | TNS=-90.637 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.699 | TNS=-90.397 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_18
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_67_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_67
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[99].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_67_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_67_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[99]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.690 | TNS=-90.224 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_136_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_136
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[83].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_136_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_136_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.678 | TNS=-90.008 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_6
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[82]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.669 | TNS=-89.892 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_15_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_56_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_56
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_15_comp_1.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.660 | TNS=-89.712 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_192_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_192
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[80].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_2
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/write_data[80]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[80]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.647 | TNS=-89.727 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_21_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_21
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_69_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_69
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_21_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_21_comp.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.645 | TNS=-89.357 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_59_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_59
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[88].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_32
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[88] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[88]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_93_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_93
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_101_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_101
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_93_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_93_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.638 | TNS=-86.823 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_31
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[84].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_31_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[84]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.635 | TNS=-86.764 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[85].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_35
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[85]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.630 | TNS=-87.193 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_109
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[598]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_waddr_q[7]_i_99_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.624 | TNS=-87.105 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_161
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_185
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_161_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.577 | TNS=-83.365 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_108_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_188_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_188
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_108_comp_1.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_188_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.574 | TNS=-83.305 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[85].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_35
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_11_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_11_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[85]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.563 | TNS=-83.117 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[80]_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_2_replica
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[80]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.549 | TNS=-82.837 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_14_comp
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.549 | TNS=-82.837 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[84].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_36
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[84] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[84]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_109
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[84]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_36_comp_6.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-82.105 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[15].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[15]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.534 | TNS=-82.025 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.523 | TNS=-81.805 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_5
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.516 | TNS=-81.665 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[80]_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_2_replica
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[80]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_5
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[7]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_9
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.515 | TNS=-80.643 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_111_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_101_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_101
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_101_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_101_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.515 | TNS=-80.543 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_5
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_136_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_136_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.513 | TNS=-80.491 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_175_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_175
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[81].  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_2
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[81]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.511 | TNS=-81.107 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_105_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_105
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_105_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_149_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_149
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_105_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_105_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_149_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.509 | TNS=-80.411 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN.  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica
INFO: [Physopt 32-572] Net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_54_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_54
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[94].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[5]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_54_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_54_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[94]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.499 | TNS=-80.211 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_112_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_112
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_98
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_112_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_112_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.490 | TNS=-78.951 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_44_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_44
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.467 | TNS=-78.491 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[91].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_10_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_10_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[91]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.458 | TNS=-78.311 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_44_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_44_comp_1
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.457 | TNS=-78.291 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_5
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.454 | TNS=-78.231 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_110
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.439 | TNS=-76.724 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_80
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.415 | TNS=-75.654 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_131_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_131
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[79].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[6]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_131_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_131_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[79]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.409 | TNS=-75.538 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186].  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_107
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_31_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.393 | TNS=-75.218 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_9
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_12_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_12
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.387 | TNS=-75.098 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_104_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_104
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[76].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[76] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[76]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_4
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.385 | TNS=-75.058 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_7
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.385 | TNS=-75.061 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_14_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_46_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_46
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[90].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_46_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_46_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[90]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.383 | TNS=-75.021 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_4
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_8
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_174
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-74.961 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[83].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_67_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_67_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.380 | TNS=-74.985 |
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[97] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[97].  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_1
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[97]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.370 | TNS=-73.290 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[81].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_175_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_175_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[81]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.369 | TNS=-73.286 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_8
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[10]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.365 | TNS=-72.293 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_109
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[599]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_waddr_q[7]_i_100_comp_1.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.357 | TNS=-72.136 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_27_comp
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.355 | TNS=-72.096 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_111_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_111
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[87].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_33
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/write_data[87]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[87]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.354 | TNS=-71.965 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_80
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.350 | TNS=-71.835 |
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_186_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_186
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_186_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[81].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[81] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[81]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_5
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[81]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.350 | TNS=-71.527 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[6]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[6]_i_5
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[6]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.348 | TNS=-71.428 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_185_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_9
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[8]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.331 | TNS=-70.145 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[29]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.311 | TNS=-69.745 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_5
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_10
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.307 | TNS=-69.665 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.303 | TNS=-69.277 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_109
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_109_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.301 | TNS=-69.237 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_177
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_177_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.296 | TNS=-69.137 |
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_17
INFO: [Physopt 32-735] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.296 | TNS=-69.137 |
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.277 | TNS=-68.329 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[87].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_33
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[87] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[87]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.275 | TNS=-68.179 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_6
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_comp_2.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.274 | TNS=-67.533 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_24
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.273 | TNS=-66.617 |
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_replica
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.267 | TNS=-66.497 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_7_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_7
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186]_repN.  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_107_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_waddr_q[7]_i_184_n_0.  Re-placed instance game_beta/game_controlunit/M_waddr_q[7]_i_184
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/M_waddr_q[7]_i_184_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[85].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_35
INFO: [Physopt 32-735] Processed net game_beta/game_controlunit/write_data[85]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_8
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[9]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_181_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_181
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_4
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[81]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[8]_i_2_comp_3.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_5
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_11_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_11
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[9]_i_5_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_9
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_15_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_15
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_174
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_174_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_149_n_0_repN_1.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_149_comp_1
INFO: [Physopt 32-242] Processed net game_beta/game_controlunit/mem_reg_0_i_149_n_0_repN_1. Rewired (signal push) game_beta/game_controlunit/M_left_half_circle_q[13]_i_8_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_37_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_37
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[77].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[77] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[77]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_4
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_waddr_q[7]_i_184_n_0.  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_184
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186]_repN. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_waddr_q[7]_i_107_comp_2.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_7
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[87].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_33
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[87] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_97_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_97
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[19].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_89
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_17
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_65_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_65
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_17_comp.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[29]
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[29]
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29]. Replicated 4 times.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_9
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0_repN_1.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_98_comp_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[85].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_35
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_108_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_108_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29]_repN.  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[29]_replica
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[29]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_11
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_7_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_7
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_12_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_12
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_12_n_0. Replicated 1 times.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_191_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_191
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_192_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_192
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_5
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_192_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_192_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_6_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_6
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_191_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_191_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q_reg[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_181_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_181
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_181_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_7
INFO: [Physopt 32-601] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_7_n_0. Net driver game_beta/game_controlunit/M_left_half_circle_q[3]_i_7 was replaced.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_174
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_174_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[20].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_88
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_174_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_174_comp.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_137_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_137
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[75].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_137_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_137_comp.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_80
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[611].  Did not re-place instance game_beta/game_controlunit/M_waddr_q[7]_i_150
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[611]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[87]_repN.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_33_replica
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_27
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_7_n_0_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_7_replica
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[7]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[7]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_13_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_13
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[5]_i_11_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[5]_i_11
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[78].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[5]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_54_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_54_comp_1.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_8
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[19].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_89
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_comp.
INFO: [Physopt 32-702] Processed net debugger/ram/M_ram_read_data[145]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/Q[0]_repN.  Did not re-place instance reset_cond/M_stage_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net reset_cond/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[187].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_6_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[187]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_31_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_104_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_104
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[76].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_2
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[76]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_4
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_8_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_8
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN.  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_32_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_112
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[73].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_47_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[73]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_113
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_98
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_7
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_player1_score_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_15_comp_1
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_18
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[603]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_45
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[84].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_36_comp_6
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_111_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_111
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[87].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_33
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[87]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_97_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_97
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_24
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_8
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[34].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_121
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[72].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_48
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[129].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_5_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_79_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_79
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_146_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_146
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[102].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_110
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_replica
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[19].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_89
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[57].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_14
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_175_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_175_comp
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_16_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_8
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_17
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[20].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_88
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[58].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_13
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN.  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_15_comp_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_9_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_27
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[24].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_25
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[62].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_85
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_140_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_140
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_18_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_18
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[59].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_12
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[59]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_1_i_56_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_56
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_1_i_56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[3].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_14
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_78_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_78
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/force_sync/write_en.  Did not re-place instance debugger/force_sync/mem_reg_0_i_58_comp
INFO: [Physopt 32-702] Processed net debugger/force_sync/write_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: ae663743

Time (s): cpu = 00:01:01 ; elapsed = 00:00:42 . Memory (MB): peak = 1634.680 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net debugger/ram/M_ram_read_data[145]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
INFO: [Physopt 32-572] Net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[187].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_6_comp
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[187] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[187]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_32_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_112
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[73].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_47_comp
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[73] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[73]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_113
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_98
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_98_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_7
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_24
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN.  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica
INFO: [Physopt 32-572] Net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_90
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_173_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_173
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_173_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[93].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_173_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_173_comp.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_31_comp_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_31_comp_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4_comp
INFO: [Physopt 32-572] Net debugger/ram/M_player1_score_q_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_27_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[603] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net reset_cond/Q[0]_repN.  Did not re-place instance reset_cond/M_stage_q_reg[3]_replica
INFO: [Physopt 32-572] Net reset_cond/Q[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net reset_cond/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[603] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[603]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_11_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_11_comp_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[129].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_5_comp
INFO: [Physopt 32-572] Net debugger/ram/M_trigger_data_q_reg[129] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[129]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_80
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_10_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_10_comp_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_8
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4_comp
INFO: [Physopt 32-572] Net debugger/ram/M_player1_score_q_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net debugger/ram/M_player1_score_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_16_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_31_comp_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_16_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_80
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_152_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_152
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[83].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[83] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[83]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[10]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[10]_i_4
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/write_data[83]. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[10]_i_2_comp_4.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_8
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[34].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_121
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[34] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[72].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_48
INFO: [Physopt 32-81] Processed net game_beta/game_controlunit/write_data[72]. Replicated 1 times.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_16_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_59_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_59
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[88].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_32
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[88] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[88]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_93_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_93_comp
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[42].  Re-placed instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[42]
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_93_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_93_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_136_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_136_comp_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_9_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_9
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_37_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_37
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[77].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_2
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[77] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[77]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_4
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_27
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[24].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_25
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_13_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[95].  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[6]_i_1
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_151_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_151
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[78].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[5]_i_2
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_151_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_151_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[72].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_48
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[72]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_regfiles/M_player2_score_q_reg[0]_0.  Re-placed instance game_beta/game_regfiles/mem_reg_1_i_102
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_27_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_89_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_89
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_27_comp_1.
INFO: [Physopt 32-663] Processed net game_beta/game_regfiles/M_player2_score_q_reg[0]_0.  Re-placed instance game_beta/game_regfiles/mem_reg_1_i_102
INFO: [Physopt 32-662] Processed net game_beta/game_regfiles/M_speed_counter_q_reg[0]_0.  Did not re-place instance game_beta/game_regfiles/mem_reg_1_i_101
INFO: [Physopt 32-572] Net game_beta/game_regfiles/M_speed_counter_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_110
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_replica
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_161_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_185_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_185_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_185_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_comp_2
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0_repN_1.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_comp_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0_repN_1.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_comp_1
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[8]_i_10_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[8]_i_10
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[19] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[19].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_89
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_18
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_66_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_66
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_18_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_18_comp.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_53_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_53
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[86].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_34
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[86] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_regfiles/M_player2_score_q_reg[0]_0.  Did not re-place instance game_beta/game_regfiles/mem_reg_1_i_102
INFO: [Physopt 32-572] Net game_beta/game_regfiles/M_player2_score_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_regfiles/M_player2_score_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[6].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_11
INFO: [Physopt 32-710] Processed net game_beta/game_regfiles/M_player2_score_q_reg[0]_0. Critical path length was reduced through logic transformation on cell game_beta/game_regfiles/mem_reg_1_i_102_comp.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_113_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_113
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[98].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_1
INFO: [Physopt 32-710] Processed net debugger/ram/M_waddr_q[7]_i_113_n_0. Critical path length was reduced through logic transformation on cell debugger/ram/M_waddr_q[7]_i_113_comp.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_34_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_34
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[82].  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_2_comp
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[82] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_4
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[9]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_177
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_177_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_192_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_192
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_192_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[80]_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[7]_i_2_replica
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_111_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_112_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_112_comp
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_14_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_14
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_17_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_17_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_31_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_trigger_data_q_reg[186].  Re-placed instance game_beta/game_controlunit/M_waddr_q[7]_i_107_comp_1
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0_repN.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_replica_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_17
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[20] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[20].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_88
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[4]_i_17_comp.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[27].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_22
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_14_comp
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[24].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_25
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/M_left_half_circle_q[13]_i_27_comp.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_177
INFO: [Physopt 32-572] Net game_beta/game_controlunit/mem_reg_0_i_177_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net game_beta/game_controlunit/write_data[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[21].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_28
INFO: [Physopt 32-710] Processed net game_beta/game_controlunit/mem_reg_0_i_177_n_0. Critical path length was reduced through logic transformation on cell game_beta/game_controlunit/mem_reg_0_i_177_comp.
INFO: [Physopt 32-702] Processed net debugger/ram/M_ram_read_data[145]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN.  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[51]_replica
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[51]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_player1_score_q_reg[1].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_4_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_player1_score_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_15_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net debugger/ram/M_waddr_q[7]_i_131_n_0.  Re-placed instance debugger/ram/M_waddr_q[7]_i_131_comp
INFO: [Physopt 32-662] Processed net reset_cond/Q[0]_repN.  Did not re-place instance reset_cond/M_stage_q_reg[3]_replica
INFO: [Physopt 32-702] Processed net reset_cond/Q[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[187].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_6_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[187]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_32_comp_1
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_112
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[73].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_47_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[73]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_110
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_160_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[1]_i_11
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_113
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_98
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_7
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_17
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_24
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[4]_i_10
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[2]_i_8
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[34].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_121
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[72].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_48
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[72]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_regfiles/M_speed_counter_q_reg[0]_0.  Re-placed instance game_beta/game_regfiles/mem_reg_1_i_101
INFO: [Physopt 32-662] Processed net debugger/ram/M_trigger_data_q_reg[603].  Did not re-place instance debugger/ram/M_waddr_q[7]_i_3_comp
INFO: [Physopt 32-702] Processed net debugger/ram/M_trigger_data_q_reg[603]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_45
INFO: [Physopt 32-702] Processed net debugger/ram/M_waddr_q[7]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[84].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_36_comp_6
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[84]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_108_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_108
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_0_i_108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_0_i_158_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_158
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[36].  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_57
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16].  Did not re-place instance game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[16]
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_27_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_27_comp_1
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0_repN.  Did not re-place instance game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_replica_comp
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/M_left_half_circle_q[3]_i_13_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[21].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_28
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/write_data[59].  Re-placed instance game_beta/game_controlunit/mem_reg_1_i_12
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/mem_reg_0_i_161_n_0.  Re-placed instance game_beta/game_controlunit/mem_reg_0_i_161_comp
INFO: [Physopt 32-662] Processed net debugger/ram/M_waddr_q[7]_i_14_n_0.  Did not re-place instance debugger/ram/M_waddr_q[7]_i_14_comp
INFO: [Physopt 32-663] Processed net game_beta/game_controlunit/M_left_half_circle_q[13]_i_15_n_0.  Re-placed instance game_beta/game_controlunit/M_left_half_circle_q[13]_i_15
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[18].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_31
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[56].  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_15
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[56]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/mem_reg_1_i_61_n_0.  Did not re-place instance game_beta/game_controlunit/mem_reg_1_i_61
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/mem_reg_1_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net game_beta/game_controlunit/write_data[0].  Did not re-place instance game_beta/game_controlunit/mem_reg_0_i_17
INFO: [Physopt 32-702] Processed net game_beta/game_controlunit/write_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net debugger/force_sync/write_en.  Did not re-place instance debugger/force_sync/mem_reg_0_i_58_comp
INFO: [Physopt 32-702] Processed net debugger/force_sync/write_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: ae663743

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1634.680 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.649 | TNS=-44.762 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.846  |         75.277  |           16  |              0  |                   221  |           0  |           2  |  00:01:01  |
|  Total          |          1.846  |         75.277  |           16  |              0  |                   221  |           0  |           3  |  00:01:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.680 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 139317b41

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1094 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1634.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLIO-3] Placement Constraints Check for IO constraints: Partially locked IO Bus is found. Following components of the IO Bus io_button[4:0] are not locked:  io_button[4] io_button[3]
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c5ad03b9 ConstDB: 0 ShapeSum: 2583945e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a5574403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.398 ; gain = 60.719
Post Restoration Checksum: NetGraph: 6b298af6 NumContArr: 3a2db90d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a5574403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.398 ; gain = 60.719

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a5574403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.438 ; gain = 66.758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a5574403

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.438 ; gain = 66.758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 98d2f437

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1710.531 ; gain = 75.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.473 | TNS=-38.289| WHS=-0.231 | THS=-15.399|

Phase 2 Router Initialization | Checksum: 1769cb2d3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1710.531 ; gain = 75.852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000876983 %
  Global Horizontal Routing Utilization  = 0.00156169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2806
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2806
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1769cb2d3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1712.863 ; gain = 78.184
Phase 3 Initial Routing | Checksum: 11e946b0f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 1713.527 ; gain = 78.848

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1308
 Number of Nodes with overlaps = 764
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 291
 Number of Nodes with overlaps = 143
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.102 | TNS=-106.874| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 225cfd93f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.586 ; gain = 83.906

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.174 | TNS=-112.685| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 235c328c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1718.586 ; gain = 83.906
Phase 4 Rip-up And Reroute | Checksum: 235c328c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 1718.586 ; gain = 83.906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24b75f405

Time (s): cpu = 00:01:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1718.586 ; gain = 83.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.023 | TNS=-100.153| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 195946a7f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195946a7f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1729.617 ; gain = 94.938
Phase 5 Delay and Skew Optimization | Checksum: 195946a7f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 122413b9d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.023 | TNS=-98.970| WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1205005db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938
Phase 6 Post Hold Fix | Checksum: 1205005db

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.01602 %
  Global Horizontal Routing Utilization  = 1.76653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y21 -> INT_L_X28Y21
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: d76f2c09

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d76f2c09

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15d8ab186

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.023 | TNS=-98.970| WHS=0.008  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15d8ab186

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1729.617 ; gain = 94.938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1112 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1729.617 ; gain = 94.938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1729.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1124 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 12 out of 63 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: io_seg[7:0], and io_sel[3:0].
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 12 out of 63 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: io_seg[7:0], and io_sel[3:0].
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11779264 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Joel/Desktop/drunkin_donut/work/vivado/drunkin_donut/drunkin_donut.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 12 16:57:30 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2203.711 ; gain = 453.715
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 16:57:30 2022...
[Tue Apr 12 16:57:33 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1016.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 16:57:33 2022...
Vivado exited.

Finished building project.
