/*
 * Copyright (c) 2024 Your Name
 * SPDX-License-Identifier: Apache-2.0
 */

`default_nettype none

// Digital Logic Trainer Kit for TinyTapeout
// Author: Remya Babu

module tt_um_remya_digital_trainer (
    input  wire [7:0] ui_in,    // inputs
    output reg  [7:0] uo_out,   // outputs (changed to reg so reset works)
    input  wire [7:0] uio_in,   // bidirectional (unused here)
    output wire [7:0] uio_out,
    output wire [7:0] uio_oe,
    input  wire       ena,      // enable signal from TinyTapeout
    input  wire       clk,      // global clock
    input  wire       rst_n     // global reset (active low)
);

    // Map TinyTapeout IOs to internal signals
    wire a        = ui_in[0];
    wire b        = ui_in[1];
    wire [2:0] sel = ui_in[4:2];
    reg  y;

    // Unused bidirectional pins must be disabled
    assign uio_out = 8'b0;
    assign uio_oe  = 8'b0;

    // Combinational logic for digital gates
    always @(*) begin
        case (sel)
            3'b000: y = a & b;        // AND
            3'b001: y = a | b;        // OR
            3'b010: y = ~a;           // NOT (ignores b)
            3'b011: y = ~(a & b);     // NAND
            3'b100: y = ~(a | b);     // NOR
            3'b101: y = a ^ b;        // XOR
            3'b110: y = ~(a ^ b);     // XNOR
            default: y = 1'b0;        // default safe
        endcase
    end

    // Sequential block to handle reset and ena properly
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            uo_out <= 8'b0;  // clear outputs on reset
        end else if (ena) begin
            uo_out[0] <= y; // drive logic output
            uo_out[7:1] <= 7'b0;
        end else begin
            uo_out <= 8'b0; // disabled â†’ outputs low
        end
    end

endmodule
