
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354914000                       # Number of ticks simulated
final_tick                               2261635328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               45818567                       # Simulator instruction rate (inst/s)
host_op_rate                                 45817117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              137890389                       # Simulator tick rate (ticks/s)
host_mem_usage                                 784812                       # Number of bytes of host memory used
host_seconds                                     2.57                       # Real time elapsed on the host
sim_insts                                   117924513                       # Number of instructions simulated
sim_ops                                     117924513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total               256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5184                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5184                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                  4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           81                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                81                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       180325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       540976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               721301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       180325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          180325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       14606355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            14606355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       14606355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       180325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       540976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            15327657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        16512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             17152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        74304                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          74304                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                268                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1161                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1161                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       540976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      1262278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     46523947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             48327200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      209357760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           209357760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      209357760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       540976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      1262278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     46523947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           257684960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               139279500     91.91%     91.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      7.98%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151539000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61965000     75.31%     75.31% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20313000     24.69%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5033                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.423246                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64913                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5033                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.897477                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.358560                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.064686                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.047575                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.922001                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130256                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130256                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25699                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25699                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56299                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56299                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56299                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56299                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2200                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5078                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5078                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33478                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27899                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085967                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085967                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078856                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078856                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082735                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082735                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082735                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3281                       # number of writebacks
system.cpu0.dcache.writebacks::total             3281                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2492                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971990                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338475                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2492                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           135.824639                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.598248                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.373743                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051950                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           335577                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          335577                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       164049                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         164049                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       164049                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          164049                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       164049                       # number of overall hits
system.cpu0.icache.overall_hits::total         164049                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2493                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2493                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2493                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2493                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2493                       # number of overall misses
system.cpu0.icache.overall_misses::total         2493                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014969                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014969                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014969                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014969                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2492                       # number of writebacks
system.cpu0.icache.writebacks::total             2492                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       795                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351961500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357747500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.31%      5.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.74%      6.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1045271500     93.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2115                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.253607                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49016                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2115                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.175414                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.415214                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.838392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170733                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722341                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78636                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78636                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12767                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34985                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34985                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2255                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2255                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2255                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2255                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23791                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37240                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37240                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066117                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066117                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060553                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060553                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060553                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060553                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1009                       # number of writebacks
system.cpu1.dcache.writebacks::total             1009                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803543                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99910                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.793375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.550584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.252959                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.376075                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623541                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134613                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134613                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134613                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134613                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134613                       # number of overall hits
system.cpu1.icache.overall_hits::total         134613                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135882                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135882                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135882                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135882                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135882                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009339                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009339                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009339                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009339                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357484000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357648500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          276.936731                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   275.788460                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.148271                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.538649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002243                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.540892                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551472000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560905000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510494500     87.11%     87.11% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75510000     12.89%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12773                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.052673                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159321                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12773                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.473264                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.088072                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   317.964602                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621025                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955181                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355592                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355592                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76033                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76033                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79892                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79892                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155925                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155925                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155925                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155925                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5867                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5867                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12862                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12862                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12862                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12862                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86887                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168787                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168787                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071636                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071636                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080507                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076203                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076203                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076203                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076203                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8494                       # number of writebacks
system.cpu3.dcache.writebacks::total             8494                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4269                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871353                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             254050                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4269                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.510424                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.605569                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.265785                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401573                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598175                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           907110                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          907110                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       447150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         447150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       447150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          447150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       447150                       # number of overall hits
system.cpu3.icache.overall_hits::total         447150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4270                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4270                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4270                       # number of overall misses
system.cpu3.icache.overall_misses::total         4270                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451420                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009459                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009459                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009459                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4269                       # number of writebacks
system.cpu3.icache.writebacks::total             4269                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22204                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2826                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           37                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8350                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4290                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3051                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2332                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              164                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             228                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3762                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4588                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7128                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15108                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6592                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32275                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       296640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       533584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1178216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             8096                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             30176                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.188726                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.395090                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   24526     81.28%     81.28% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5605     18.57%     99.85% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      45      0.15%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               30176                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34466                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             491                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           18                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10273                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8495                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3418                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3864                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4270                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6003                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11958                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38654                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50633                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1367328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1859688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             3866                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             37861                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076279                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267233                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   34991     92.42%     92.42% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2852      7.53%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      18      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               37861                       # Request fanout histogram
system.l2cache0.tags.replacements                1267                       # number of replacements
system.l2cache0.tags.tagsinuse           63513.963932                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 33125                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1267                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               26.144436                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 41265.893971                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  7779.164024                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data 10877.171526                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1256.070700                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1271.955288                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst     0.971664                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   733.573331                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     1.451373                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   327.712056                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.629668                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.118701                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.165972                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.019166                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.019408                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.011193                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000022                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.005000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.969146                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        63086                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8182                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        17162                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        37742                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.962616                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171378                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171378                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4290                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4290                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3051                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3051                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1871                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          618                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2489                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2492                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1267                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3759                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1892                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1071                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2963                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2492                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3763                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1267                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1689                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9211                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2492                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3763                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1267                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1689                       # number of overall hits
system.l2cache0.overall_hits::total              9211                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          117                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          141                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          209                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           228                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total            3                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1038                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          488                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1526                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1247                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          507                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1757                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1247                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          507                       # number of overall misses
system.l2cache0.overall_misses::total            1757                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4290                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4290                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3051                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3051                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          117                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          145                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2080                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2717                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2493                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3762                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2930                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1559                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4489                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2493                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5010                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2196                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10968                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2493                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5010                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2196                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10968                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.972414                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.100481                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.029827                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.083916                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.000401                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.000797                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.354266                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.313021                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.339942                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.000401                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.248902                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.230874                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.160193                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.000401                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.248902                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.001576                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.230874                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.160193                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           1148                       # number of writebacks
system.l2cache0.writebacks::total                1148                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 104                       # number of replacements
system.l2cache1.tags.tagsinuse           51925.609176                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  3008                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 104                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               28.923077                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 30279.979282                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  7784.881359                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  9257.652972                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst         2016                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  2559.744058                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.573953                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    26.777553                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.462036                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.118788                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.141261                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.030762                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039059                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000409                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.792322                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        52170                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          855                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3229                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         4498                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        19594                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        23994                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.796051                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              273612                       # Number of tag accesses
system.l2cache1.tags.data_accesses             273612                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8495                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8495                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3418                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3418                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5860                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5860                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4270                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4270                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5644                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5645                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4270                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        11504                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              15775                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4270                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        11504                       # number of overall hits
system.l2cache1.overall_hits::total             15775                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1011                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1011                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          350                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          351                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1361                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             1362                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1361                       # number of overall misses
system.l2cache1.overall_misses::total            1362                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8495                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8495                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3418                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3418                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5994                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4270                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12865                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17137                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4270                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12865                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17137                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.147140                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.147140                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.058392                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.058539                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.105791                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.079477                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.105791                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.079477                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             78                       # number of writebacks
system.l2cache1.writebacks::total                  78                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1652                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1155                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             110                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             195                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            335                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              209                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             208                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1652                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          372                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4806                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5188                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          513                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          523                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  5711                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       176192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       184360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         8640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         8680                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 193040                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            7402                       # Total snoops (count)
system.membus0.snoop_fanout::samples             9954                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.645268                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.478456                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   3531     35.47%     35.47% # Request fanout histogram
system.membus0.snoop_fanout::3                   6423     64.53%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total               9954                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1833                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1163                       # Transaction distribution
system.membus1.trans_dist::CleanEvict              16                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             485                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            648                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1013                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1012                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1833                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         2858                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          524                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         3382                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4811                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4811                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                  8193                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        71296                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         8360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        79656                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 256552                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             408                       # Total snoops (count)
system.membus1.snoop_fanout::samples             5035                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.064350                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.245399                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   4711     93.57%     93.57% # Request fanout histogram
system.membus1.snoop_fanout::2                    324      6.43%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               5035                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2468                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.027663                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           76                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2468                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.030794                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.279713                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.962326                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012390                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.773234                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.579982                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.122645                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000774                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.173327                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.876729                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26233                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26233                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         1074                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         1074                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          130                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          152                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          185                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          197                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1002                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          478                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1482                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1187                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          490                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1679                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1187                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          490                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1679                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         1074                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         1074                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          130                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          152                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          185                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          197                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1187                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          490                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1679                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1187                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          490                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1679                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         1078                       # number of writebacks
system.numa_caches_downward0.writebacks::total         1078                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            8                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    11.813135                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            8                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.625000                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.568124                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.inst     0.412096                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu2.data     0.406938                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     2.122170                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     4.303807                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.285508                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.inst     0.025756                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu2.data     0.025434                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.132636                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.268988                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.738321                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         2250                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         2250                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          123                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          128                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          128                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          128                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          128                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          128                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          128                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          128                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          128                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            6                       # number of writebacks
system.numa_caches_downward1.writebacks::total            6                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements           13                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.343371                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           15                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           13                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     1.153846                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     7.352963                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu2.data     0.371487                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.949754                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.669166                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.459560                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu2.data     0.023218                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.059360                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.166823                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.708961                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         2286                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         2286                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            6                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            6                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          123                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          128                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          128                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          128                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          128                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            6                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            6                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            5                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          123                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          128                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          128                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          128                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          128                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            7                       # number of writebacks
system.numa_caches_upward0.writebacks::total            7                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2478                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.405452                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           73                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2478                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.029459                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.777784                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.867648                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012390                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.747629                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.548612                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.116728                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000774                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.171727                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.837841                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26269                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26269                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         1078                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         1078                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          130                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          152                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          185                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           12                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          197                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1002                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          478                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1482                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1187                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          490                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1679                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1187                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          490                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1679                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         1078                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         1078                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          130                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          152                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          185                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          197                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1187                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          490                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1679                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1187                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          490                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1679                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         1085                       # number of writebacks
system.numa_caches_upward1.writebacks::total         1085                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33976                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8187                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28492                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4648                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62468                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12835                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              44090                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          44184                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  302403                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166430                       # Number of instructions committed
system.switch_cpus0.committedOps               166430                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160614                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17219                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160614                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221534                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       113259                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62732                       # number of memory refs
system.switch_cpus0.num_load_insts              34180                       # Number of load instructions
system.switch_cpus0.num_store_insts             28552                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231412.670282                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70990.329718                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234754                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765246                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22622                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2866      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96280     57.81%     59.53% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.65% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35140     21.10%     80.74% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28832     17.31%     98.06% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.94%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166542                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23722                       # DTB read hits
system.switch_cpus1.dtb.read_misses               327                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37542                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23268                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23393                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522863515                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135496                       # Number of instructions committed
system.switch_cpus1.committedOps               135496                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130179                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16017                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130179                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172855                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99155                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38651                       # number of memory refs
system.switch_cpus1.num_load_insts              24607                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3656270409.875394                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      866593105.124606                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191603                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808397                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19746                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2818      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86818     63.89%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25657     18.88%     84.93% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6420      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135882                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522863401                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520512216.501408                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2351184.498592                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82722                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34093                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88112                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170834                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49610                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161855                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162007                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523270657                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450937                       # Number of instructions committed
system.switch_cpus3.committedOps               450937                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433986                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8523                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46957                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433986                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624418                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294772                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171948                       # number of memory refs
system.switch_cpus3.num_load_insts              83562                       # Number of load instructions
system.switch_cpus3.num_store_insts             88386                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1645703334.854982                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2877567322.145018                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636170                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363830                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58349                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9715      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256532     56.83%     58.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.09% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.40% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85822     19.01%     78.41% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88453     19.59%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451420                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1605                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1084                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict           22                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          174                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          295                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           203                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          202                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1605                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4810                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4810                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          528                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5338                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       176448                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       176448                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         8616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         8616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              185064                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         5334                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          7502                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.569315                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.495205                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3231     43.07%     43.07% # Request fanout histogram
system.system_bus.snoop_fanout::2                4271     56.93%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            7502                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002474                       # Number of seconds simulated
sim_ticks                                  2474280500                       # Number of ticks simulated
final_tick                               2264466367000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7983294                       # Simulator instruction rate (inst/s)
host_op_rate                                  7983253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              160310950                       # Simulator tick rate (ticks/s)
host_mem_usage                                 798124                       # Number of bytes of host memory used
host_seconds                                    15.43                       # Real time elapsed on the host
sim_insts                                   123214984                       # Number of instructions simulated
sim_ops                                     123214984                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       149440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       164288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            314624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       149440                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2025216                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2025216                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2335                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         2567                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               4916                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        31644                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             31644                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus1.inst       206929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       155197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     60397356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     66398292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            127157774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       206929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     60397356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        60604285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      818507037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           818507037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      818507037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       206929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       155197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     60397356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     66398292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           945664810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        63040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       348928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1485952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1900480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        63040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        63168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1806208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1806208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          985                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         5452                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        23218                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              29695                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        28222                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             28222                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus1.inst        51732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       750117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst     25478114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    141022006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       232795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      600559233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            768093997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        51732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst     25478114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        25529846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      729993224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           729993224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      729993224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        51732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       750117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst     25478114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    141022006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       232795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     600559233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1498087222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     229     40.60%     40.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72     12.77%     53.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.35%     53.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     53.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    260     46.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 564                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     42.96%     42.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72     13.51%     56.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.38%     56.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.19%     57.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     229     42.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  533                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2642155000     98.54%     98.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.20%     98.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  98000      0.00%     98.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     98.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               33388000      1.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2681205500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.880769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.945035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  416     84.04%     84.04% # number of callpals executed
system.cpu0.kern.callpal::rdps                      6      1.21%     85.25% # number of callpals executed
system.cpu0.kern.callpal::rti                      73     14.75%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   495                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               75                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               94                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          452.589211                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               5597                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            59.542553                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   452.589211                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.883963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.883963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            61849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           61849                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        18968                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          18968                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        10748                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10748                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          444                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          444                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        29716                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           29716                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        29716                       # number of overall hits
system.cpu0.dcache.overall_hits::total          29716                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          113                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           36                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           14                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           15                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          149                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           149                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          149                       # number of overall misses
system.cpu0.dcache.overall_misses::total          149                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10784                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        29865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        29865                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005922                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003338                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003338                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.026365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.032680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.032680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004989                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           42                       # number of writebacks
system.cpu0.dcache.writebacks::total               42                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              255                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              36672                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.811765                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          485                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           202521                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          202521                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       100878                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         100878                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       100878                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          100878                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       100878                       # number of overall hits
system.cpu0.icache.overall_hits::total         100878                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          255                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          255                       # number of overall misses
system.cpu0.icache.overall_misses::total          255                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       101133                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       101133                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       101133                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       101133                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       101133                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.002521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002521                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          255                       # number of writebacks
system.cpu0.icache.writebacks::total              255                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       700                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     178     45.64%     45.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.51%     46.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     46.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    209     53.59%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 390                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      178     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     177     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  358                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1667144500     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  98000      0.01%     99.19% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.01%     99.20% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               13372000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1680779000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.846890                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.917949                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      3.34%      3.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.48%      4.06% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  364     86.87%     90.93% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4      0.95%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.24%     92.12% # number of callpals executed
system.cpu1.kern.callpal::rti                      23      5.49%     97.61% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   419                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.724138                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65256500     51.52%     51.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            61413000     48.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5206                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.467108                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              90095                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5206                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.305993                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.467108                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           195704                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          195704                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        51156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          51156                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37530                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          534                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          534                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          589                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          589                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        88686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           88686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        88686                       # number of overall hits
system.cpu1.dcache.overall_hits::total          88686                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3035                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3035                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2240                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          102                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           46                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5275                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5275                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5275                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5275                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        54191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        54191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        39770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        39770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          636                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          635                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        93961                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        93961                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        93961                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        93961                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.056006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.056006                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.056324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056324                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.160377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.160377                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.072441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072441                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.056140                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.056140                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.056140                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.056140                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3298                       # number of writebacks
system.cpu1.dcache.writebacks::total             3298                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2817                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.994928                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             435558                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2817                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.617678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.028464                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.966464                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000056                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999934                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           516031                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          516031                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       253787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         253787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       253787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          253787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       253787                       # number of overall hits
system.cpu1.icache.overall_hits::total         253787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2819                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2819                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2819                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2819                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2819                       # number of overall misses
system.cpu1.icache.overall_misses::total         2819                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       256606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       256606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       256606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       256606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       256606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       256606                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010986                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010986                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010986                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2817                       # number of writebacks
system.cpu1.icache.writebacks::total             2817                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     241                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     13283                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2676     36.82%     36.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     65      0.89%     37.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.03%     37.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     37.76% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   4523     62.24%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7267                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2673     49.38%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      65      1.20%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.04%     50.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2672     49.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 5413                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2140561000     79.83%     79.83% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                4647500      0.17%     80.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  98000      0.00%     80.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     80.02% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              535832000     19.98%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          2681250500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998879                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.590758                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.744874                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.57%      8.57% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.57%     17.14% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      8.57%     25.71% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.43%     37.14% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.86%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        5     14.29%     54.29% # number of syscalls executed
system.cpu2.kern.syscall::45                        8     22.86%     77.14% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.86%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.86%     82.86% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.86%     85.71% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      2.86%     88.57% # number of syscalls executed
system.cpu2.kern.syscall::92                        1      2.86%     91.43% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.86%     94.29% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.86%     97.14% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.86%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    35                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  346      3.84%      3.89% # number of callpals executed
system.cpu2.kern.callpal::tbi                      10      0.11%      4.00% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6773     75.22%     79.22% # number of callpals executed
system.cpu2.kern.callpal::rdps                    342      3.80%     83.02% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     83.03% # number of callpals executed
system.cpu2.kern.callpal::rti                     426      4.73%     87.76% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      0.76%     88.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.03%     88.55% # number of callpals executed
system.cpu2.kern.callpal::rdunique               1030     11.44%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  9004                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              771                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                355                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                354                      
system.cpu2.kern.mode_good::user                  355                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.459144                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.629663                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2665645500     77.03%     77.03% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           794970000     22.97%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     346                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            45385                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          502.578705                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1070431                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            45385                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.585568                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.754256                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   489.824449                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.024911                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.956688                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.981599                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2358275                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2358275                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       701858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         701858                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       383833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        383833                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        11696                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11696                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        12757                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        12757                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1085691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1085691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1085691                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1085691                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        31945                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        31945                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        12727                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        12727                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1295                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1295                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          181                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        44672                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         44672                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        44672                       # number of overall misses
system.cpu2.dcache.overall_misses::total        44672                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       733803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       733803                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       396560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       396560                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        12991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        12991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        12938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        12938                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1130363                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1130363                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1130363                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1130363                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.043533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.043533                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.032094                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.032094                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.099684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.099684                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013990                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013990                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039520                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039520                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039520                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039520                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        27412                       # number of writebacks
system.cpu2.dcache.writebacks::total            27412                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            84086                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3609642                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            84086                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.927978                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.021736                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   487.978264                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.046917                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.953083                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          329                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8387572                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8387572                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      4067657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4067657                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      4067657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4067657                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      4067657                       # number of overall hits
system.cpu2.icache.overall_hits::total        4067657                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        84086                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        84086                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        84086                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         84086                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        84086                       # number of overall misses
system.cpu2.icache.overall_misses::total        84086                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      4151743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4151743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      4151743                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4151743                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      4151743                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4151743                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.020253                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.020253                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.020253                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.020253                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        84086                       # number of writebacks
system.cpu2.icache.writebacks::total            84086                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       100                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      30     34.09%     34.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      2.27%     36.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      3.41%     39.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     53     60.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  88                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       30     46.88%     46.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      3.12%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      4.69%     54.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      29     45.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   64                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1882250000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  98000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.02%     99.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4785000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1887484500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.547170                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.727273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.19%      3.19% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   80     85.11%     88.30% # number of callpals executed
system.cpu3.kern.callpal::rdps                      7      7.45%     95.74% # number of callpals executed
system.cpu3.kern.callpal::rti                       4      4.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    94                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                7                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              537                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          421.595661                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3473                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              537                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.467412                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   421.595661                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.823429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.823429                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            16157                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           16157                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3654                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3654                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3286                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3286                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           40                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           38                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6940                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6940                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6940                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6940                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          430                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          430                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          256                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           22                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           20                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          686                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           686                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          686                       # number of overall misses
system.cpu3.dcache.overall_misses::total          686                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4084                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3542                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7626                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.105289                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105289                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.072276                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.072276                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.354839                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354839                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.344828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.344828                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.089955                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089955                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.089955                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089955                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          311                       # number of writebacks
system.cpu3.dcache.writebacks::total              311                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              985                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              59193                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              985                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.094416                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            44417                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           44417                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20731                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20731                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20731                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20731                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20731                       # number of overall hits
system.cpu3.icache.overall_hits::total          20731                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          985                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          985                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          985                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           985                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          985                       # number of overall misses
system.cpu3.icache.overall_misses::total          985                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21716                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.045358                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.045358                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.045358                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.045358                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          985                       # number of writebacks
system.cpu3.icache.writebacks::total              985                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 429                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3579904                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        445                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1251                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1251                       # Transaction distribution
system.iobus.trans_dist::WriteReq               57380                       # Transaction distribution
system.iobus.trans_dist::WriteResp              57380                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       112154                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  117262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3581032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3586700                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                56077                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                56077                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               504693                       # Number of tag accesses
system.iocache.tags.data_accesses              504693                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          141                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              141                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        55936                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        55936                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          141                       # number of demand (read+write) misses
system.iocache.demand_misses::total               141                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          141                       # number of overall misses
system.iocache.overall_misses::total              141                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          141                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            141                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        55936                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          141                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             141                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          141                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            141                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55936                       # number of writebacks
system.iocache.writebacks::total                55936                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         17047                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         8815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests          734                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            1813                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1800                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 430                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               6768                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                295                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               295                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3340                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2604                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1719                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              161                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             61                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             222                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2115                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3074                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3264                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          697                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         1883                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8055                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        15828                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  26463                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        28288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        13334                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       335104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       546464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                  923190                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           185369                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            202982                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.017317                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.130977                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  199481     98.28%     98.28% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    3487      1.72%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      14      0.01%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              202982                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        262940                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       131006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        31601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            5667                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         5647                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 680                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp             119443                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1149                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1149                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        27723                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        61343                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            10486                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              319                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            201                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             520                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             12664                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            12664                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          85071                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         33692                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       228700                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       133633                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         2785                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         1986                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 367104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      9255296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      4682426                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       115200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        62516                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                14115438                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           126769                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            391097                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.174852                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.380002                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  322737     82.52%     82.52% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   68336     17.47%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      24      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              391097                       # Request fanout histogram
system.l2cache0.tags.replacements                1008                       # number of replacements
system.l2cache0.tags.tagsinuse           63183.655381                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 13731                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1008                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               13.622024                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 41391.118791                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  7633.458622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data 10274.037809                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst         1255                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1176.467628                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   305.401556                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    11.460505                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1135.710471                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.631578                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.116477                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.156769                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.019150                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.017951                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.004660                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000175                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.017330                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.964106                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        62836                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        17891                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        44942                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.958801                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              134216                       # Number of tag accesses
system.l2cache0.tags.data_accesses             134216                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3340                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3340                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2604                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2604                       # number of WritebackClean hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         1841                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1852                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          255                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2809                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3064                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           92                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2172                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2264                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          255                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data          103                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2809                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4013                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               7180                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          255                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data          103                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2809                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4013                       # number of overall hits
system.l2cache0.overall_hits::total              7180                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           24                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          134                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          158                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           44                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           58                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          262                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           263                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           10                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           10                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           30                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          949                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total          979                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data           31                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1211                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1252                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data           31                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1211                       # number of overall misses
system.l2cache0.overall_misses::total            1252                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3340                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3340                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2604                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2604                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          158                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2103                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2115                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2819                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3074                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3121                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3243                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          255                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          134                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2819                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5224                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           8432                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          255                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          134                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2819                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5224                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          8432                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.083333                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.124584                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.124350                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003547                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.003253                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.245902                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.304069                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.301881                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.231343                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003547                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.231815                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.148482                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.231343                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003547                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.231815                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.148482                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            932                       # number of writebacks
system.l2cache0.writebacks::total                 932                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                4367                       # number of replacements
system.l2cache1.tags.tagsinuse           55599.956895                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 41759                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                4367                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                9.562400                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 31409.688854                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  7588.177155                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  8976.017818                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  2008.762851                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  2346.227201                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1377.546223                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  1091.632185                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   801.904607                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.479274                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.115786                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.136963                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.030651                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.035801                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.021020                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.016657                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.012236                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.848388                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        58874                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5006                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        19318                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        34285                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.898346                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1872923                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1872923                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        27723                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        27723                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        61343                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        61343                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         5774                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           60                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5834                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        80750                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst          985                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        81735                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        30349                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          379                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        30728                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        80750                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        36123                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst          985                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          439                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             118297                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        80750                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        36123                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst          985                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          439                       # number of overall hits
system.l2cache1.overall_hits::total            118297                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          224                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           13                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          237                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          167                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          175                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         6639                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          137                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          6776                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         3336                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         3336                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         2515                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data           18                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2533                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         3336                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         9154                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          155                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            12645                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         3336                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         9154                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          155                       # number of overall misses
system.l2cache1.overall_misses::total           12645                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        27723                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        27723                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        61343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        61343                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          241                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data        12413                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          197                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        12610                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        84086                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        85071                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        32864                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          397                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        33261                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        84086                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        45277                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst          985                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          594                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         130942                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        84086                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        45277                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst          985                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          594                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        130942                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.986784                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.983402                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.982353                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.983146                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.534843                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.695431                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.537351                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.039674                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.039214                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.076528                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.045340                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.076155                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.039674                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.202178                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.260943                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.096569                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.039674                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.202178                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.260943                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.096569                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           2995                       # number of writebacks
system.l2cache1.writebacks::total                2995                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1110                       # Transaction distribution
system.membus0.trans_dist::ReadResp              5579                       # Transaction distribution
system.membus0.trans_dist::WriteReq              1444                       # Transaction distribution
system.membus0.trans_dist::WriteResp             1444                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        57043                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             581                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             254                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           208                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            431                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2082                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2079                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4469                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        55936                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        55936                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          567                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3372                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1450                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5389                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        11318                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         3658                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14976                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        93696                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        74535                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       168231                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                188596                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port        19200                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       119360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         1782                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       140342                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       342336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         3886                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       346222                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1998848                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1590080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      3588928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                4075492                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           64985                       # Total snoops (count)
system.membus0.snoop_fanout::samples           187409                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.340891                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.474010                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 123523     65.91%     65.91% # Request fanout histogram
system.membus0.snoop_fanout::3                  63886     34.09%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             187409                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                680                       # Transaction distribution
system.membus1.trans_dist::ReadResp              7580                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1149                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1149                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        28398                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             880                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             565                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           219                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            680                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            31667                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           31613                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         6900                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        18435                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15362                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        33797                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        77683                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        77683                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                111480                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       651840                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       346286                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       998126                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3288064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3288064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                4286190                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           70422                       # Total snoops (count)
system.membus1.snoop_fanout::samples           141369                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.497528                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499996                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  71034     50.25%     50.25% # Request fanout histogram
system.membus1.snoop_fanout::2                  70335     49.75%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             141369                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        26317                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.727564                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          196                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        26317                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.007448                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    14.331403                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.583987                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000886                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.463550                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.347738                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.895713                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.036499                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000055                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.028972                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.021734                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.982973                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       440476                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       440476                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        25399                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        25399                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           42                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::tsunami.ide           42                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           42                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::tsunami.ide           42                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           42                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          138                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          238                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          238                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          915                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           99                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1031                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        24704                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        24704                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1153                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           99                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1269                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1153                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           99                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1269                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        25399                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        25399                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          138                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          238                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          238                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          915                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1073                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        24704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        24704                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1153                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          141                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1311                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1153                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          141                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1311                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.702128                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.960857                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.702128                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.967963                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.702128                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.967963                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        25401                       # number of writebacks
system.numa_caches_downward0.writebacks::total        25401                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3352                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.933414                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          288                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3352                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.085919                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.792467                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     7.632857                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     5.157972                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.350118                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.112029                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.477054                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.322373                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.021882                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.933338                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        55798                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        55798                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          176                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          176                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           56                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          128                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          133                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         1835                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1835                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         2340                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          985                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data           14                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         3339                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         2340                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         2820                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data           14                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5174                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         2340                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         2820                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data           14                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5174                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          176                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          176                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           56                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          133                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         2340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          985                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         3339                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         2340                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         2820                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data           14                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5174                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         2340                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         2820                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data           14                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5174                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          173                       # number of writebacks
system.numa_caches_downward1.writebacks::total          173                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3351                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.961605                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          261                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3351                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.077887                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.643319                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     7.939787                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     5.017524                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.360974                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.102707                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.496237                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.313595                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.022561                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.935100                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        55771                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        55771                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          173                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          173                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           56                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           63                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          128                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          133                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         1835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         2340                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          985                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data           14                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         3339                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         2340                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         2820                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data           14                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5174                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         2340                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         2820                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data           14                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5174                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          173                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          173                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           56                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           63                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          128                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          133                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         2340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          985                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data           14                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         3339                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         2340                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         2820                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data           14                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5174                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         2340                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         2820                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data           14                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5174                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          175                       # number of writebacks
system.numa_caches_upward0.writebacks::total          175                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        26324                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.716622                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           84                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        26324                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003191                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    14.402462                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.509417                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000579                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.456426                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.347738                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.900154                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.031839                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000036                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.028527                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.021734                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.982289                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       464342                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       464342                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        25401                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        25401                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          138                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          238                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        24704                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        24942                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          915                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           99                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1031                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1153                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        24803                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        25973                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1153                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        24803                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        25973                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        25401                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        25401                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          138                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          238                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        24704                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        24942                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          915                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           99                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1031                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1153                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        24803                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        25973                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1153                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        24803                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        25973                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        25403                       # number of writebacks
system.numa_caches_upward1.writebacks::total        25403                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               19898                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11605                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               31503                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11087                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11087                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 5362494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             101133                       # Number of instructions committed
system.switch_cpus0.committedOps               101133                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        97126                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9119                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6732                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               97126                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       123733                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        75256                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                31650                       # number of memory refs
system.switch_cpus0.num_load_insts              20042                       # Number of load instructions
system.switch_cpus0.num_store_insts             11608                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      5252908.013035                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      109585.986965                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.020436                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.979564                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17198                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          454      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            64383     63.66%     64.11% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              86      0.09%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.20% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           21669     21.43%     85.62% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11612     11.48%     97.10% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2929      2.90%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            101133                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               54697                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           27536                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              40386                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          15848                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               95083                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           43384                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             127197                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         127318                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 3361135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             256449                       # Number of instructions committed
system.switch_cpus1.committedOps               256449                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       248143                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           349                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               6591                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        27652                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              248143                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  349                       # number of float instructions
system.switch_cpus1.num_int_register_reads       339800                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       177187                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          184                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                95416                       # number of memory refs
system.switch_cpus1.num_load_insts              54956                       # Number of load instructions
system.switch_cpus1.num_store_insts             40460                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3186764.304885                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      174370.695115                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.051879                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.948121                       # Percentage of idle cycles
system.switch_cpus1.Branches                    36221                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         4533      1.77%      1.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           151088     58.88%     60.65% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             170      0.07%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.02%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.73% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           55974     21.81%     82.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          40741     15.88%     98.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4051      1.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            256606                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              743636                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1932                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          245857                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             410010                       # DTB write hits
system.switch_cpus2.dtb.write_misses              346                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  13                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          96416                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             1153646                       # DTB hits
system.switch_cpus2.dtb.data_misses              2278                       # DTB misses
system.switch_cpus2.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          342273                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            1685675                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1908                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        1687583                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 5362753                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            4149440                       # Number of instructions committed
system.switch_cpus2.committedOps              4149440                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      3995826                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         18017                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             120042                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       434515                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             3995826                       # number of integer instructions
system.switch_cpus2.num_fp_insts                18017                       # number of float instructions
system.switch_cpus2.num_int_register_reads      5464793                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      3098061                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        10155                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        10009                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              1160829                       # number of memory refs
system.switch_cpus2.num_load_insts             749414                       # Number of load instructions
system.switch_cpus2.num_store_insts            411415                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      861666.930423                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      4501086.069577                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.839324                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.160676                       # Percentage of idle cycles
system.switch_cpus2.Branches                   589649                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        80115      1.93%      1.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          2800464     67.45%     69.38% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            9869      0.24%     69.62% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     69.62% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           4638      0.11%     69.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              5      0.00%     69.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           1958      0.05%     69.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     69.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            655      0.02%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     69.79% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          771504     18.58%     88.38% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         412584      9.94%     98.32% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         69950      1.68%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           4151743                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4133                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              19                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3610                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7743                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              19                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1228                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1228                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 3774976                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21714                       # Number of instructions committed
system.switch_cpus3.committedOps                21714                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20988                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                934                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2100                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20988                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        28863                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14821                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7775                       # number of memory refs
system.switch_cpus3.num_load_insts               4152                       # Number of load instructions
system.switch_cpus3.num_store_insts              3623                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      3758415.437454                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      16560.562546                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.004387                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.995613                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3309                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          221      1.02%      1.02% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13105     60.35%     61.36% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              48      0.22%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.64% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4265     19.64%     81.28% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3628     16.71%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           438      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21716                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             680                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           5050                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1149                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1149                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        25574                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          844                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          219                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          168                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          359                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         26780                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        26777                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4370                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        77760                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        77760                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15359                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15359                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              93119                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3287936                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3287936                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       346094                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       346094                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3634030                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       105761                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        164336                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.636209                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.481091                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               59784     36.38%     36.38% # Request fanout histogram
system.system_bus.snoop_fanout::2              104552     63.62%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          164336                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  6.106031                       # Number of seconds simulated
sim_ticks                                6106030964500                       # Number of ticks simulated
final_tick                               8370497331500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 620957                       # Simulator instruction rate (inst/s)
host_op_rate                                   620957                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85160443                       # Simulator tick rate (ticks/s)
host_mem_usage                                 820652                       # Number of bytes of host memory used
host_seconds                                 71700.32                       # Real time elapsed on the host
sim_insts                                 44522811632                       # Number of instructions simulated
sim_ops                                   44522811632                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      1220544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       902336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst      1214016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       712256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      2563776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      1265728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      2443328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      1407552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          11733568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      1220544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst      1214016                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      2563776                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      2443328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      7441664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2570496                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2570496                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        19071                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        14099                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst        18969                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        11129                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        40059                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        19777                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        38177                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        21993                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             183337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        40164                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             40164                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       199892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       147778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       198822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       116648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       419876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data       207291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       400150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       230518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              1921636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       199892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       198822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       419876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       400150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         1218740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         420977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              420977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         420977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       199892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       147778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       198822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       116648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       419876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data       207291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       400150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       230518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             2342612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst       360960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data     99792896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       173056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data     88584320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       421888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    151640320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       389120                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    164089088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     74403136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         579854784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst       360960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       173056                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       421888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       389120                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      1345024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    406910528                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      406910528                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         5640                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data      1559264                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         2704                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data      1384130                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         6592                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      2369380                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         6080                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data      2563892                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide      1162549                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            9060231                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      6357977                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           6357977                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        59115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     16343333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        28342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     14507676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        69094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     24834515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        63727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     26873281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       12185188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             94964272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        59115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        28342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        69094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        63727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          220278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       66640757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            66640757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       66640757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        59115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     16343333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        28342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     14507676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        69094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     24834515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        63727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     26873281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      12185188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           161605029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1275                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1358905                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   90111     32.86%     32.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.01%     32.87% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   6253      2.28%     35.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   4969      1.81%     36.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 172835     63.04%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              274188                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    90111     47.15%     47.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.01%     47.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    6253      3.27%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    4969      2.60%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   89765     46.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               191118                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            6089378437500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              306397000      0.01%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              672254500      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            15662605500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        6106021194500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.519368                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.697033                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.11%      0.11% # number of syscalls executed
system.cpu0.kern.syscall::17                        4      0.42%      0.53% # number of syscalls executed
system.cpu0.kern.syscall::71                       10      1.06%      1.59% # number of syscalls executed
system.cpu0.kern.syscall::73                        9      0.95%      2.54% # number of syscalls executed
system.cpu0.kern.syscall::74                       13      1.37%      3.91% # number of syscalls executed
system.cpu0.kern.syscall::75                      909     96.09%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   946                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 5488      0.97%      0.97% # number of callpals executed
system.cpu0.kern.callpal::swpctx                14353      2.54%      3.51% # number of callpals executed
system.cpu0.kern.callpal::tbi                      23      0.00%      3.51% # number of callpals executed
system.cpu0.kern.callpal::swpipl               227259     40.19%     43.70% # number of callpals executed
system.cpu0.kern.callpal::rdps                  14476      2.56%     46.26% # number of callpals executed
system.cpu0.kern.callpal::rti                   35687      6.31%     52.58% # number of callpals executed
system.cpu0.kern.callpal::callsys               21325      3.77%     56.35% # number of callpals executed
system.cpu0.kern.callpal::imb                      23      0.00%     56.35% # number of callpals executed
system.cpu0.kern.callpal::rdunique             246804     43.65%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                565438                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            50037                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              34962                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel              34961                      
system.cpu0.kern.mode_good::user                34962                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.698703                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.822633                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      361168499000      5.91%      5.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        5747557622500     94.09%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                   14353                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         39696969                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          507.988694                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2429010961                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39696969                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            61.188827                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   507.988694                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.992165                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992165                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4977464666                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4977464666                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1924832641                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1924832641                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    503234634                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     503234634                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       316611                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       316611                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       327250                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       327250                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2428067275                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2428067275                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2428067275                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2428067275                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     29163593                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     29163593                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     10783901                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10783901                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        89371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        89371                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        74983                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        74983                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     39947494                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39947494                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     39947494                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39947494                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   1953996234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1953996234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    514018535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    514018535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       405982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       405982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       402233                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       402233                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2468014769                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2468014769                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2468014769                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2468014769                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014925                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014925                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.020980                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.020980                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.220135                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.220135                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.186417                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.186417                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016186                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016186                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016186                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016186                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     29216779                       # number of writebacks
system.cpu0.dcache.writebacks::total         29216779                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          3123440                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        11548201278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3123440                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3697.270086                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      23108640906                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     23108640906                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst  11549635293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    11549635293                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst  11549635293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     11549635293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst  11549635293                       # number of overall hits
system.cpu0.icache.overall_hits::total    11549635293                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      3123440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3123440                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      3123440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3123440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      3123440                       # number of overall misses
system.cpu0.icache.overall_misses::total      3123440                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst  11552758733                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  11552758733                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst  11552758733                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  11552758733                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst  11552758733                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  11552758733                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks      3123440                       # number of writebacks
system.cpu0.icache.writebacks::total          3123440                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    3069                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1080973                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   53462     31.32%     31.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   6253      3.66%     34.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   3357      1.97%     36.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 107621     63.05%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              170693                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    53462     46.45%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    6253      5.43%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    3357      2.92%     54.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   52032     45.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               115104                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            6098263441000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              306397000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              554040000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             7558454000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        6106682332000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.483474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.674333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      0.12%      0.12% # number of syscalls executed
system.cpu1.kern.syscall::71                       11      1.33%      1.46% # number of syscalls executed
system.cpu1.kern.syscall::73                        6      0.73%      2.18% # number of syscalls executed
system.cpu1.kern.syscall::74                        7      0.85%      3.03% # number of syscalls executed
system.cpu1.kern.syscall::75                      799     96.97%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   824                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 3380      0.88%      0.88% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 5262      1.37%      2.25% # number of callpals executed
system.cpu1.kern.callpal::tbi                      24      0.01%      2.26% # number of callpals executed
system.cpu1.kern.callpal::swpipl               143700     37.45%     39.71% # number of callpals executed
system.cpu1.kern.callpal::rdps                  14604      3.81%     43.52% # number of callpals executed
system.cpu1.kern.callpal::rti                   17383      4.53%     48.05% # number of callpals executed
system.cpu1.kern.callpal::callsys                4410      1.15%     49.20% # number of callpals executed
system.cpu1.kern.callpal::imb                      24      0.01%     49.20% # number of callpals executed
system.cpu1.kern.callpal::rdunique             194913     50.80%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                383700                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel            18952                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              15051                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               3693                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel              16181                      
system.cpu1.kern.mode_good::user                15051                      
system.cpu1.kern.mode_good::idle                 1130                      
system.cpu1.kern.mode_switch_good::kernel     0.853789                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.305984                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.858500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       15053187500      0.25%      0.25% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        5225830702500     85.55%     85.80% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        867292879000     14.20%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    5262                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         35564196                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.664558                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2200538641                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         35564196                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            61.875113                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.664558                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956376                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4508135722                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4508135722                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   1745767920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1745767920                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    454270382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     454270382                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       167482                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       167482                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       177474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       177474                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2200038302                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2200038302                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2200038302                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2200038302                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     26114996                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     26114996                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      9658964                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      9658964                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        42922                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        42922                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        30964                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        30964                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     35773960                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      35773960                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     35773960                       # number of overall misses
system.cpu1.dcache.overall_misses::total     35773960                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   1771882916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1771882916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    463929346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    463929346                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       210404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       210404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       208438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       208438                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2235812262                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2235812262                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2235812262                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2235812262                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014739                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014739                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.020820                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020820                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.203998                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.203998                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.148553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.148553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016000                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     26125718                       # number of writebacks
system.cpu1.dcache.writebacks::total         26125718                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          1800093                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        10473953028                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1800093                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5818.562168                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      20967540321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     20967540321                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst  10481070021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    10481070021                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst  10481070021                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     10481070021                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst  10481070021                       # number of overall hits
system.cpu1.icache.overall_hits::total    10481070021                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      1800093                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1800093                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      1800093                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1800093                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      1800093                       # number of overall misses
system.cpu1.icache.overall_misses::total      1800093                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst  10482870114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  10482870114                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst  10482870114                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  10482870114                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst  10482870114                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  10482870114                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000172                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000172                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks      1800093                       # number of writebacks
system.cpu1.icache.writebacks::total          1800093                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2664                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1707824                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   61031     27.49%     27.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                   1063      0.48%     27.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   6253      2.82%     30.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   3748      1.69%     32.47% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 149957     67.53%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              222052                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    61031     45.95%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                    1063      0.80%     46.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    6253      4.71%     51.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    3748      2.82%     54.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   60735     45.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               132830                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            6092653090500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               76004500      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              306397000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              555072000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            12351791500      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        6105942355500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.405016                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.598193                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.13%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::4                         1      0.13%      0.27% # number of syscalls executed
system.cpu2.kern.syscall::17                        3      0.40%      0.67% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.13%      0.81% # number of syscalls executed
system.cpu2.kern.syscall::71                       14      1.88%      2.69% # number of syscalls executed
system.cpu2.kern.syscall::73                        9      1.21%      3.90% # number of syscalls executed
system.cpu2.kern.syscall::74                       48      6.46%     10.36% # number of syscalls executed
system.cpu2.kern.syscall::75                      666     89.64%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   743                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 3869      0.84%      0.84% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 5896      1.28%      2.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                      24      0.01%      2.13% # number of callpals executed
system.cpu2.kern.callpal::swpipl               193003     41.97%     44.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                  15694      3.41%     47.51% # number of callpals executed
system.cpu2.kern.callpal::rti                   18568      4.04%     51.55% # number of callpals executed
system.cpu2.kern.callpal::callsys                4785      1.04%     52.59% # number of callpals executed
system.cpu2.kern.callpal::imb                      24      0.01%     52.60% # number of callpals executed
system.cpu2.kern.callpal::rdunique             217965     47.40%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                459828                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            24465                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              17172                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              17173                      
system.cpu2.kern.mode_good::user                17172                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.701942                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.824867                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      216709977500      3.55%      3.55% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        5889228461000     96.45%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    5896                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         40584824                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.981894                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2488566639                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         40584824                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            61.317665                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.981894                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       5099210660                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      5099210660                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1969858349                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1969858349                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    518026141                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     518026141                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       209521                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       209521                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       216733                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       216733                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   2487884490                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2487884490                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   2487884490                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2487884490                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     30014822                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     30014822                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     10818356                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     10818356                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        60421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        60421                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        48168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        48168                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     40833178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      40833178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     40833178                       # number of overall misses
system.cpu2.dcache.overall_misses::total     40833178                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   1999873171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1999873171                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    528844497                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    528844497                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       269942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       269942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       264901                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       264901                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2528717668                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2528717668                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2528717668                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2528717668                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015008                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015008                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.020457                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.020457                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.223830                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.223830                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.181834                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.181834                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016148                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016148                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016148                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     30107998                       # number of writebacks
system.cpu2.dcache.writebacks::total         30107998                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2267986                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        11808510671                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2267986                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5206.606509                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      23643231902                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     23643231902                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst  11818213972                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    11818213972                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst  11818213972                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     11818213972                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst  11818213972                       # number of overall hits
system.cpu2.icache.overall_hits::total    11818213972                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2267986                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2267986                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2267986                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2267986                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2267986                       # number of overall misses
system.cpu2.icache.overall_misses::total      2267986                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst  11820481958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  11820481958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst  11820481958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  11820481958                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst  11820481958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  11820481958                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000192                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2267986                       # number of writebacks
system.cpu2.icache.writebacks::total          2267986                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2656                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1288401                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  125941     39.14%     39.14% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   6253      1.94%     41.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   6345      1.97%     43.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 183208     56.94%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              321747                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   125941     47.43%     47.43% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    6253      2.35%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    6345      2.39%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  127006     47.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               265545                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            6093516870500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              306397000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              702425500      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            12156738000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        6106682431000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.693234                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.825322                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3      0.44%      0.44% # number of syscalls executed
system.cpu3.kern.syscall::4                        86     12.63%     13.07% # number of syscalls executed
system.cpu3.kern.syscall::17                       13      1.91%     14.98% # number of syscalls executed
system.cpu3.kern.syscall::71                        6      0.88%     15.86% # number of syscalls executed
system.cpu3.kern.syscall::73                       10      1.47%     17.33% # number of syscalls executed
system.cpu3.kern.syscall::74                       24      3.52%     20.85% # number of syscalls executed
system.cpu3.kern.syscall::75                      539     79.15%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   681                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 2637      0.46%      0.46% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 6312      1.11%      1.57% # number of callpals executed
system.cpu3.kern.callpal::tbi                      24      0.00%      1.57% # number of callpals executed
system.cpu3.kern.callpal::swpipl               293462     51.45%     53.03% # number of callpals executed
system.cpu3.kern.callpal::rdps                  45150      7.92%     60.94% # number of callpals executed
system.cpu3.kern.callpal::rti                   18149      3.18%     64.12% # number of callpals executed
system.cpu3.kern.callpal::callsys                5408      0.95%     65.07% # number of callpals executed
system.cpu3.kern.callpal::imb                      24      0.00%     65.08% # number of callpals executed
system.cpu3.kern.callpal::rdunique             199182     34.92%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                570348                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            24461                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              15843                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel              15843                      
system.cpu3.kern.mode_good::user                15843                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.647684                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.786175                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      891465439500     14.59%     14.59% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        5216912260500     85.41%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    6312                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         37647164                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          502.698302                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         2221217954                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         37647164                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            59.000937                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   502.698302                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.981833                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981833                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       4555687610                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      4555687610                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   1756333280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1756333280                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    463752468                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     463752468                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       470442                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       470442                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       493251                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       493251                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   2220085748                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      2220085748                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   2220085748                       # number of overall hits
system.cpu3.dcache.overall_hits::total     2220085748                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     27378862                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     27378862                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     10428820                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     10428820                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        74268                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        74268                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        40947                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        40947                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     37807682                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      37807682                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     37807682                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37807682                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   1783712142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1783712142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    474181288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    474181288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       544710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       544710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       534198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       534198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   2257893430                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   2257893430                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   2257893430                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   2257893430                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015349                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015349                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021993                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021993                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.136344                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.136344                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.076651                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.076651                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016745                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016745                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016745                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016745                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     27376374                       # number of writebacks
system.cpu3.dcache.writebacks::total         27376374                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          2254356                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        10543973093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          2254356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          4677.155291                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      21095377140                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     21095377140                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst  10544307036                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    10544307036                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst  10544307036                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     10544307036                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst  10544307036                       # number of overall hits
system.cpu3.icache.overall_hits::total    10544307036                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      2254356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      2254356                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      2254356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       2254356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      2254356                       # number of overall misses
system.cpu3.icache.overall_misses::total      2254356                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst  10546561392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  10546561392                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst  10546561392                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  10546561392                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst  10546561392                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  10546561392                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000214                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000214                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000214                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000214                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks      2254356                       # number of writebacks
system.cpu3.icache.writebacks::total          2254356                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 2071                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  17002496                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        2080                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                7022                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 57606144                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       7042                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               279364                       # Transaction distribution
system.iobus.trans_dist::ReadResp              279364                       # Transaction distribution
system.iobus.trans_dist::WriteReq              974218                       # Transaction distribution
system.iobus.trans_dist::WriteResp             974218                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       117938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        51024                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       170164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      2337000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      2337000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 2507164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       471752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        28701                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       504106                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     74630560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     74630560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 75134666                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              1168500                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              1168500                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             10516500                       # Number of tag accesses
system.iocache.tags.data_accesses            10516500                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       268404                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           268404                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       900096                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       900096                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       268404                       # number of demand (read+write) misses
system.iocache.demand_misses::total            268404                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       268404                       # number of overall misses
system.iocache.overall_misses::total           268404                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       268404                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         268404                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       900096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       900096                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       268404                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          268404                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       268404                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         268404                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          900096                       # number of writebacks
system.iocache.writebacks::total               900096                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     161067925                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     80673036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2650514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         3693314                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      3654924                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        38390                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                1922                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           60336337                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              35633                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             35633                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     55342497                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      3115784                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         19168322                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           361535                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq         105947                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          467482                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          20081330                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         20081330                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        4923533                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      55410882                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      8274092                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    119580289                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      4688758                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    106925028                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              239468167                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side    329641728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   4418408693                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side    184874560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   3955259768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              8888184749                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         26975624                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         187890052                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.048186                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.215120                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               178874980     95.20%     95.20% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 8976430      4.78%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   38602      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                      40      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           187890052                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     166141336                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     83188700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests      2465491                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          522925                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       489082                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        33843                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                9038                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           62059753                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              38489                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             38489                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     57484372                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      2994216                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         19863845                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           326977                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          89115                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          416092                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          20920199                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         20920199                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        4522342                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      57528373                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      6005797                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    122071931                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      6033103                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    113100668                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              247211499                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    239219904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   4532224341                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side    241839808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   4167741096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              9181025149                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         15182113                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         181120974                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.030402                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.172795                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               175649050     96.98%     96.98% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 5437559      3.00%     99.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   34299      0.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      66      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               3                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           181120974                       # Request fanout histogram
system.l2cache0.tags.replacements             2984734                       # number of replacements
system.l2cache0.tags.tagsinuse           63475.462850                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             100023990                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2984734                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               33.511861                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 32525.195258                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   429.180826                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   280.676774                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst   101.271641                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    36.729419                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   972.159989                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 15623.998646                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   458.307655                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 13047.942642                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.496295                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.006549                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.004283                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.001545                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000560                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.014834                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.238403                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.006993                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.199096                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.968559                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        64489                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          609                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2280                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        19913                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        41555                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.984024                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1290675707                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1290675707                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     55342497                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     55342497                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      3115784                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      3115784                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data          277                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data         1084                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           1361                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           70                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            7                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           77                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      9938812                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      8888535                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        18827347                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst      3098729                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst      1778420                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      4877149                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     27940744                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     25172353                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     53113097                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst      3098729                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     37879556                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst      1778420                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     34060888                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           76817593                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst      3098729                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     37879556                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst      1778420                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     34060888                       # number of overall hits
system.l2cache0.overall_hits::total          76817593                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       193784                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data       133259                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       327043                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data        56816                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data        19350                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        76166                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       622580                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       622618                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1245198                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        24711                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        21673                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        46384                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data      1254121                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data       952871                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      2206992                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        24711                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data      1876701                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        21673                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data      1575489                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          3498574                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        24711                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data      1876701                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        21673                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data      1575489                       # number of overall misses
system.l2cache0.overall_misses::total         3498574                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     55342497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     55342497                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      3115784                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      3115784                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       194061                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data       134343                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       328404                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data        56886                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data        19357                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        76243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data     10561392                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      9511153                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     20072545                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst      3123440                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst      1800093                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      4923533                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     29194865                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     26125224                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     55320089                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst      3123440                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     39756257                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst      1800093                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     35636377                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       80316167                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst      3123440                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     39756257                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst      1800093                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     35636377                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      80316167                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998573                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.991931                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.995856                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998769                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999638                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998990                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.058949                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.065462                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.062035                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007911                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.012040                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.009421                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.042957                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.036473                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.039895                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007911                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.047205                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.012040                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.044210                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.043560                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007911                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.047205                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.012040                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.044210                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.043560                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        1896640                       # number of writebacks
system.l2cache0.writebacks::total             1896640                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             5362699                       # number of replacements
system.l2cache1.tags.tagsinuse           64504.335534                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             118777638                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             5362699                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               22.148854                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 36205.730762                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst   262.388797                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   129.727359                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    78.735133                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data    24.099822                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   743.076747                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 12633.458217                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   890.318160                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 13536.800536                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.552456                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.004004                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.001979                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.001201                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000368                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.011338                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.192771                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.013585                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.206555                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.984258                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        64770                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2        13812                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        20400                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        30453                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.988312                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1336203310                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1336203310                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     57484372                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     57484372                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      2994216                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      2994216                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          282                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          425                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total            707                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data          122                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          117                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          239                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      9432300                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      8872456                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        18304756                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      2221241                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst      2210063                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      4431304                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     28507649                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     25814631                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     54322280                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      2221241                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     37939949                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst      2210063                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     34687087                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           77058340                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      2221241                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     37939949                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst      2210063                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     34687087                       # number of overall hits
system.l2cache1.overall_hits::total          77058340                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data       179895                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data       130946                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       310841                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data        42802                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data        33635                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        76437                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      1195781                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      1414543                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       2610324                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        46745                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        44293                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        91038                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      1540480                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data      1613020                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      3153500                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        46745                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      2736261                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        44293                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data      3027563                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          5854862                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        46745                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      2736261                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        44293                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data      3027563                       # number of overall misses
system.l2cache1.overall_misses::total         5854862                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     57484372                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     57484372                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      2994216                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      2994216                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data       180177                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data       131371                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       311548                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data        42924                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data        33752                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        76676                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     10628081                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data     10286999                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     20915080                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      2267986                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst      2254356                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      4522342                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     30048129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     27427651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     57475780                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      2267986                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     40676210                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst      2254356                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     37714650                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       82913202                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      2267986                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     40676210                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst      2254356                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     37714650                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      82913202                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.998435                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.996765                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997731                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.997158                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.996534                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.996883                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.112511                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.137508                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.124806                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.020611                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.019648                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.020131                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.051267                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.058810                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.054867                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.020611                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.067269                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.019648                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.080276                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.070614                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.020611                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.067269                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.019648                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.080276                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.070614                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        3621480                       # number of writebacks
system.l2cache1.writebacks::total             3621480                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              10960                       # Transaction distribution
system.membus0.trans_dist::ReadResp           2728037                       # Transaction distribution
system.membus0.trans_dist::WriteReq             74122                       # Transaction distribution
system.membus0.trans_dist::WriteResp            74122                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2822635                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         1385403                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          415520                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        150712                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         489800                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1253473                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1243828                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      2717077                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       900096                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       900096                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port       522650                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     10308329                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        75110                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     10906089                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       660393                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        95054                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       755447                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          191                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      3504154                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      3504345                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              15165881                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      9859840                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    334396736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       247085                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    344503661                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     15105984                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave       257021                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     15363005                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     74779904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     74784000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              434650666                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        21945798                       # Total snoops (count)
system.membus0.snoop_fanout::samples         30788364                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.681614                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.465850                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                9802588     31.84%     31.84% # Request fanout histogram
system.membus0.snoop_fanout::3               20985776     68.16%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           30788364                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               9038                       # Transaction distribution
system.membus1.trans_dist::ReadResp           5637753                       # Transaction distribution
system.membus1.trans_dist::WriteReq             38489                       # Transaction distribution
system.membus1.trans_dist::WriteResp            38489                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      6384392                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1759303                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          655545                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        144871                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         732628                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          4717367                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         4704534                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      5628715                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     16278480                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       807080                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     17085560                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     13365564                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     13365564                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              30451124                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    590606336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     15438653                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    606044989                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    464141056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    464141056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1070186045                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          775818                       # Total snoops (count)
system.membus1.snoop_fanout::samples         21240867                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.030303                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.171419                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               20597210     96.97%     96.97% # Request fanout histogram
system.membus1.snoop_fanout::2                 643657      3.03%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           21240867                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      4902808                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.131224                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       244011                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      4902808                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.049770                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.225880                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.053743                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.507737                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.024852                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.313642                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.005370                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.576617                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.003359                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.219234                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.001553                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.144603                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000336                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.945702                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     77720027                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     77720027                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      2782471                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      2782471                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data         3003                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data         2952                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         5955                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data         1319                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         1289                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         2608                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data         4322                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data         4241                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         8563                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data         4322                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data         4241                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         8563                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data       172263                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data       125805                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       298068                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data        30248                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         6126                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        36374                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       600648                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       612551                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1213199                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         5640                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data      1193025                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         2704                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data       918379                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       267186                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      2386934                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       900096                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       900096                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         5640                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data      1793673                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         2704                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data      1530930                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       267186                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      3600133                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         5640                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data      1793673                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         2704                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data      1530930                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       267186                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      3600133                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      2782471                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      2782471                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data       172264                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data       125805                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       298069                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data        30248                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         6126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        36374                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       603651                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       615503                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1219154                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         5640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data      1194344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         2704                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data       919668                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       267186                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      2389542                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       900096                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       900096                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         5640                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data      1797995                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         2704                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data      1535171                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       267186                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      3608696                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         5640                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data      1797995                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         2704                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data      1535171                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       267186                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      3608696                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data     0.999994                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999997                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.995025                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.995204                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.995115                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.998896                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998598                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998909                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.997596                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.997237                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.997627                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.997596                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.997237                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.997627                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      2773880                       # number of writebacks
system.numa_caches_downward0.writebacks::total      2773880                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       143190                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    12.389461                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs        55220                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       143190                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.385641                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     5.138272                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     2.342802                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.778248                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.716228                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.413912                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.321142                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.146425                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.111141                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.107264                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.088369                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.774341                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      3567821                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      3567821                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        26415                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        26415                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data           38                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           77                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst           53                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data          186                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst           26                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data          115                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          380                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst           53                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data          225                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst           26                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data          153                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          457                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst           53                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data          225                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst           26                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data          153                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          457                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data        16431                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data        16843                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total        33274                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data        21237                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data        15875                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        37112                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         6387                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data         8467                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        14854                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        40095                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        64518                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        38187                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        52687                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       195487                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        40095                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        70905                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        38187                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        61154                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       210341                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        40095                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        70905                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        38187                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        61154                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       210341                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        26415                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        26415                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data        16431                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data        16843                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total        33274                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data        21237                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data        15875                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        37112                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         6426                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data         8505                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        14931                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        40148                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        64704                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        38213                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        52802                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       195867                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        40148                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        71130                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        38213                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        61307                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       210798                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        40148                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        71130                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        38213                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        61307                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       210798                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.993931                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.995532                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.994843                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998680                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.997125                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999320                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.997822                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998060                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.998680                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.996837                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.999320                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.997504                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.997832                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.998680                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.996837                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.999320                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.997504                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.997832                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        26065                       # number of writebacks
system.numa_caches_downward1.writebacks::total        26065                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       143139                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.800194                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs        54801                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       143139                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.382852                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.334737                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.423060                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.812072                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.772332                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.457993                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.270921                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.151441                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.113254                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.110771                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.091125                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.737512                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      3560053                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      3560053                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        26065                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        26065                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            8                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data           11                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           19                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst           36                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           78                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst           10                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data           66                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          190                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst           36                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           86                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst           10                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data           77                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          209                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst           36                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           86                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst           10                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data           77                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          209                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data        16431                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data        16843                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total        33274                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data        21237                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data        15875                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        37112                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         6379                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data         8456                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        14835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        40059                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        64440                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        38177                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        52621                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       195297                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        40059                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        70819                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        38177                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        61077                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       210132                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        40059                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        70819                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        38177                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        61077                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       210132                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        26065                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        26065                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data        16431                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data        16843                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total        33274                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data        21237                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data        15875                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        37112                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         6387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data         8467                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        14854                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        40095                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        64518                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        38187                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        52687                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       195487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        40095                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        70905                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        38187                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        61154                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       210341                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        40095                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        70905                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        38187                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        61154                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       210341                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.998747                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.998701                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.998721                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999102                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998791                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.999738                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998747                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999028                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999102                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998787                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.999738                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.998741                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999006                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999102                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998787                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.999738                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.998741                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999006                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        25899                       # number of writebacks
system.numa_caches_upward0.writebacks::total        25899                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      4889882                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.936345                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       246249                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      4889882                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.050359                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.812833                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.059789                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     3.683845                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.027053                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.346887                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.005938                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.550802                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.003737                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.230240                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.001691                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.146680                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000371                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.933522                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     78463356                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     78463356                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      2773880                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      2773880                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data         4369                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         3807                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         8176                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         1572                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         1185                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         2757                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         5941                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         4992                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        10933                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         5941                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         4992                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        10933                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data       172263                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data       125805                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       298068                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data        30248                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         6126                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        36374                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       596278                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       608744                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       900096                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2105118                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         5640                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data      1191453                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         2704                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data       917194                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       267186                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      2384177                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         5640                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data      1787731                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         2704                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data      1525938                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide      1167282                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      4489295                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         5640                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data      1787731                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         2704                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data      1525938                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide      1167282                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      4489295                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      2773880                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      2773880                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data       172264                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data       125805                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       298069                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data        30248                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         6126                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        36374                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       600647                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       612551                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       900096                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2113294                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         5640                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data      1193025                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         2704                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data       918379                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       267186                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      2386934                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         5640                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data      1793672                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         2704                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data      1530930                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide      1167282                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      4500228                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         5640                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data      1793672                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         2704                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data      1530930                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide      1167282                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      4500228                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data     0.999994                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999997                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.992726                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.993785                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.996131                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.998682                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998710                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998845                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.996688                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.996739                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.997571                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.996688                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.996739                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.997571                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      2762912                       # number of writebacks
system.numa_caches_upward1.writebacks::total      2762912                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          1953987055                       # DTB read hits
system.switch_cpus0.dtb.read_misses            580279                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      1942619222                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          514417651                       # DTB write hits
system.switch_cpus0.dtb.write_misses           108098                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      505941886                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2468404706                       # DTB hits
system.switch_cpus0.dtb.data_misses            688377                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      2448561108                       # DTB accesses
system.switch_cpus0.itb.fetch_hits        11499335280                       # ITB hits
system.switch_cpus0.itb.fetch_misses            93848                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses    11499429128                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles             12212063204                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts        11552070356                       # Number of instructions committed
system.switch_cpus0.committedOps          11552070356                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   9449332595                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    2007584279                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           25328409                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    800659783                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          9449332595                       # number of integer instructions
system.switch_cpus0.num_fp_insts           2007584279                       # number of float instructions
system.switch_cpus0.num_int_register_reads  15514417589                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   7590287214                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   2257251555                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   1638240640                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           2469568935                       # number of memory refs
system.switch_cpus0.num_load_insts         1954983417                       # Number of load instructions
system.switch_cpus0.num_store_insts         514585518                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      659210691.824760                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      11552852512.175240                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.946020                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.053980                       # Percentage of idle cycles
system.switch_cpus0.Branches               1001660500                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    756480531      6.55%      6.55% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       6845428149     59.25%     65.80% # Class of executed instruction
system.switch_cpus0.op_class::IntMult       227011335      1.96%     67.77% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     67.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      771596617      6.68%     74.45% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       70216474      0.61%     75.05% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       22803712      0.20%     75.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     338914461      2.93%     78.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv       40794479      0.35%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      1955648003     16.93%     95.47% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      514618897      4.45%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       9246075      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       11552758733                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          1771789417                       # DTB read hits
system.switch_cpus1.dtb.read_misses            511308                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      1765993418                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          464144266                       # DTB write hits
system.switch_cpus1.dtb.write_misses            97322                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      459623394                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2235933683                       # DTB hits
system.switch_cpus1.dtb.data_misses            608630                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      2225616812                       # DTB accesses
system.switch_cpus1.itb.fetch_hits        10454165710                       # ITB hits
system.switch_cpus1.itb.fetch_misses            79033                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses    10454244743                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles             12213367733                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts        10482261484                       # Number of instructions committed
system.switch_cpus1.committedOps          10482261484                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   8571251168                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    1824792762                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           21862934                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    726148776                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          8571251168                       # number of integer instructions
system.switch_cpus1.num_fp_insts           1824792762                       # number of float instructions
system.switch_cpus1.num_int_register_reads  14078020425                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   6886971489                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   2052085231                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   1489228317                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           2236875992                       # number of memory refs
system.switch_cpus1.num_load_insts         1772605628                       # Number of load instructions
system.switch_cpus1.num_store_insts         464270364                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1729300740.859616                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      10484066992.140385                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.858409                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.141591                       # Percentage of idle cycles
system.switch_cpus1.Branches                907303811                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    687735087      6.56%      6.56% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       6212360689     59.26%     65.82% # Class of executed instruction
system.switch_cpus1.op_class::IntMult       206513838      1.97%     67.79% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.79% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      701566489      6.69%     74.49% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       63855776      0.61%     75.09% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       20735393      0.20%     75.29% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     308114996      2.94%     78.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv       37095907      0.35%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      1773005820     16.91%     95.50% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      464279874      4.43%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       7606245      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       10482870114                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          1999769575                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1038893                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      1992343517                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          529122452                       # DTB write hits
system.switch_cpus2.dtb.write_misses           111329                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      523318860                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2528892027                       # DTB hits
system.switch_cpus2.dtb.data_misses           1150222                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2515662377                       # DTB accesses
system.switch_cpus2.itb.fetch_hits        11781508802                       # ITB hits
system.switch_cpus2.itb.fetch_misses            87293                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses    11781596095                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles             12211887424                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts        11819331736                       # Number of instructions committed
system.switch_cpus2.committedOps          11819331736                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   9651317780                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    2080969189                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           27727849                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    816946309                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          9651317780                       # number of integer instructions
system.switch_cpus2.num_fp_insts           2080969189                       # number of float instructions
system.switch_cpus2.num_int_register_reads  15865769151                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   7740257646                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   2339445416                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   1697798747                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2530455160                       # number of memory refs
system.switch_cpus2.num_load_insts         2001190404                       # Number of load instructions
system.switch_cpus2.num_store_insts         529264756                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      391489571.502007                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      11820397852.497993                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.967942                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.032058                       # Percentage of idle cycles
system.switch_cpus2.Branches               1023516661                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    776969692      6.57%      6.57% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       6980353413     59.05%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntMult       230607498      1.95%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      798017156      6.75%     74.33% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       74062965      0.63%     74.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       23879253      0.20%     75.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     349000745      2.95%     78.11% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv       43281093      0.37%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.48% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2001707415     16.93%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      529285786      4.48%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      13316942      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       11820481958                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          1783939418                       # DTB read hits
system.switch_cpus3.dtb.read_misses            529247                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      1768597982                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          474717912                       # DTB write hits
system.switch_cpus3.dtb.write_misses            99073                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      458902923                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          2258657330                       # DTB hits
system.switch_cpus3.dtb.data_misses            628320                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      2227500905                       # DTB accesses
system.switch_cpus3.itb.fetch_hits        10437919149                       # ITB hits
system.switch_cpus3.itb.fetch_misses            79597                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses    10437998746                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles             12213367518                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts        10545933072                       # Number of instructions committed
system.switch_cpus3.committedOps          10545933072                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   8636525676                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    1822227132                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           23615585                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    734857389                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          8636525676                       # number of integer instructions
system.switch_cpus3.num_fp_insts           1822227132                       # number of float instructions
system.switch_cpus3.num_int_register_reads  14154957492                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   6933186119                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   2049095734                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   1487121118                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           2259635433                       # number of memory refs
system.switch_cpus3.num_load_insts         1784786739                       # Number of load instructions
system.switch_cpus3.num_store_insts         474848694                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1665601646.091870                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10547765871.908131                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.863625                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.136375                       # Percentage of idle cycles
system.switch_cpus3.Branches                917987646                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    686789157      6.51%      6.51% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       6254846197     59.31%     65.82% # Class of executed instruction
system.switch_cpus3.op_class::IntMult       206238591      1.96%     67.77% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     67.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      700538026      6.64%     74.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       63746225      0.60%     75.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       20700240      0.20%     75.22% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     307677972      2.92%     78.13% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv       37044754      0.35%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      1785672811     16.93%     95.42% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      474871371      4.50%     99.92% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       8436048      0.08%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       10546561392                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            9038                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        2591459                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          38489                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         38489                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      2799945                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      1400162                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       357509                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       100837                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       404829                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       2136722                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      2128148                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      2582421                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     13782328                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     13782328                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       805720                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       805720                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           14588048                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    465542912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    465542912                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     15387005                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     15387005                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           480929917                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     17676370                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      26008558                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.637615                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.480689                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             9425123     36.24%     36.24% # Request fanout histogram
system.system_bus.snoop_fanout::2            16583435     63.76%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        26008558                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001553                       # Number of seconds simulated
sim_ticks                                  1553359000                       # Number of ticks simulated
final_tick                               8372050690500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                            14851739955                       # Simulator instruction rate (inst/s)
host_op_rate                              14851609110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              518117454                       # Simulator tick rate (ticks/s)
host_mem_usage                                 821676                       # Number of bytes of host memory used
host_seconds                                     3.00                       # Real time elapsed on the host
sim_insts                                 44525970877                       # Number of instructions simulated
sim_ops                                   44525970877                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       146752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        78912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        12608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         6080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       100672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        49344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            394368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       146752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       100672                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       260032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks          448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total            448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2293                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         1233                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           95                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         1573                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data          771                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               6162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks            7                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                 7                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst     94473975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     50800877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      8116604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      3914098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     64809230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     31765999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            253880784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst     94473975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      8116604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     64809230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       167399809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         288407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              288407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         288407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst     94473975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     50800877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      8116604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      3914098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     64809230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     31765999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           254169191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        64640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       293824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        64512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       372160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            799360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        64640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       675648                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         675648                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1010                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         4591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1008                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         5815                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12490                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        10557                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             10557                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     41613046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    189153956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      1977650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     41530644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       741619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    239584024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            514600939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     41613046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      1977650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       741619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44332315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      434959337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           434959337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      434959337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     41613046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    189153956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      1977650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     41530644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       741619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    239584024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           949560276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4605                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1260     46.29%     46.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      3.38%     49.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.04%     49.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.04%     49.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1368     50.26%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2722                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1260     48.22%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      3.52%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.04%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1259     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2613                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1139063000     84.12%     84.12% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.51%     84.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     84.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     84.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              207878500     15.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1354055000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.920322                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.959956                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      6.25%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::4                         5     31.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     12.50%     56.25% # number of syscalls executed
system.cpu0.kern.syscall::19                        2     12.50%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::45                        1      6.25%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      6.25%     81.25% # number of syscalls executed
system.cpu0.kern.syscall::71                        1      6.25%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      6.25%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::130                       1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   25      0.71%      0.73% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.08%      0.82% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2483     70.14%     70.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                     28      0.79%     71.75% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.03%     71.78% # number of callpals executed
system.cpu0.kern.callpal::rti                     145      4.10%     75.88% # number of callpals executed
system.cpu0.kern.callpal::callsys                  28      0.79%     76.67% # number of callpals executed
system.cpu0.kern.callpal::imb                       6      0.17%     76.84% # number of callpals executed
system.cpu0.kern.callpal::rdunique                820     23.16%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3540                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              171                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 52                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 53                      
system.cpu0.kern.mode_good::user                   52                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.309942                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.470852                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         439455000     34.13%     34.13% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           848176500     65.87%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      25                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            18041                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          493.572897                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             593744                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            18413                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.245913                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   493.572897                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.964010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.964010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1177887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1177887                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       362647                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         362647                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       188012                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        188012                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5066                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5066                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5331                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5331                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       550659                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          550659                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       550659                       # number of overall hits
system.cpu0.dcache.overall_hits::total         550659                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12357                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12357                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         6049                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6049                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          400                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          400                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           45                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18406                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18406                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18406                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       375004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       375004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       194061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       194061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       569065                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       569065                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       569065                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       569065                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032952                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.031171                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.031171                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.073180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073180                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.008371                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.008371                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.032344                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.032344                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.032344                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.032344                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12978                       # number of writebacks
system.cpu0.dcache.writebacks::total            12978                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9681                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.969797                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4090433                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10193                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           401.298244                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.969797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5125624                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5125624                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2548283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2548283                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2548283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2548283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2548283                       # number of overall hits
system.cpu0.icache.overall_hits::total        2548283                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9686                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9686                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9686                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9686                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9686                       # number of overall misses
system.cpu0.icache.overall_misses::total         9686                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2557969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2557969                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2557969                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2557969                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2557969                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2557969                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003787                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003787                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003787                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003787                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003787                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003787                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9681                       # number of writebacks
system.cpu0.icache.writebacks::total             9681                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.02%     45.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     46.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    123     53.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1480148000     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.00%     99.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.02%     99.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                6177000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1486735000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.837398                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.913420                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      1.32%     20.72% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.97%     72.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.68% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.71% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.67% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.33%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          60859000      3.98%      3.98% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8194500      0.54%      4.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1458432000     95.48%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2255                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          427.736179                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              63856                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2712                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.545723                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   427.736179                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.835422                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.835422                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            84780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           84780                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        23650                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          23650                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14017                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14017                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          444                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          444                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          468                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          468                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        37667                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           37667                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        37667                       # number of overall hits
system.cpu1.dcache.overall_hits::total          37667                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1729                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1729                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          772                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           48                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           21                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2501                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2501                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2501                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        25379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        25379                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        14789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        14789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        40168                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        40168                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        40168                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        40168                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.068127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.068127                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.052201                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052201                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.097561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.097561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042945                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.062263                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.062263                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.062263                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.062263                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1195                       # number of writebacks
system.cpu1.dcache.writebacks::total             1195                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1439                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7311149                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1951                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3747.385443                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           283433                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          283433                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       139558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         139558                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       139558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          139558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       139558                       # number of overall hits
system.cpu1.icache.overall_hits::total         139558                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1439                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1439                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1439                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1439                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1439                       # number of overall misses
system.cpu1.icache.overall_misses::total         1439                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140997                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010206                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010206                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010206                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010206                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010206                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010206                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1439                       # number of writebacks
system.cpu1.icache.writebacks::total             1439                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     246     49.30%     49.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.20%     49.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.20%     49.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    251     50.30%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 499                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      244     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.20%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     243     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  489                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1628161000     99.17%     99.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     99.18% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31               13455000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1641777000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.991870                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.968127                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.979960                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      9.20%      9.72% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.17%      9.90% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  396     68.75%     78.65% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.52%     79.17% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.17%     79.34% # number of callpals executed
system.cpu2.kern.callpal::rti                     101     17.53%     96.88% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.60%     99.48% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.52%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   576                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 96                      
system.cpu2.kern.mode_good::user                   97                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1570186000     95.41%     95.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            75508000      4.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            12778                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          428.519653                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             187818                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13290                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.132280                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   428.519653                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.836952                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.836952                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          466                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           362813                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          362813                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        77863                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          77863                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81542                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81542                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1145                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1153                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1153                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       159405                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          159405                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       159405                       # number of overall hits
system.cpu2.dcache.overall_hits::total         159405                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         5844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5844                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         7132                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7132                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          134                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          119                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12976                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12976                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12976                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12976                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        83707                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        83707                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        88674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        88674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1272                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       172381                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       172381                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       172381                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       172381                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.069815                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.069815                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.080429                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.080429                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.104769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.104769                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.093553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.093553                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075275                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075275                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075275                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075275                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8456                       # number of writebacks
system.cpu2.dcache.writebacks::total             8456                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             4508                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999661                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10667059                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5020                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2124.912151                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999661                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           924006                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          924006                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       455238                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         455238                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       455238                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          455238                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       455238                       # number of overall hits
system.cpu2.icache.overall_hits::total         455238                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         4510                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4510                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         4510                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4510                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         4510                       # number of overall misses
system.cpu2.icache.overall_misses::total         4510                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       459748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       459748                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       459748                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       459748                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       459748                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       459748                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009810                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009810                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009810                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009810                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009810                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009810                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         4508                       # number of writebacks
system.cpu2.icache.writebacks::total             4508                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1485771500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.01%     99.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                 563500      0.04%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1486548500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu3.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    19                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                6                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          412.117494                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              18060                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              394                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            45.837563                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   412.117494                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.804917                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.804917                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1356                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1356                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data          411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total            411                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data          230                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           230                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          641                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             641                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          641                       # number of overall hits
system.cpu3.dcache.overall_hits::total            641                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            9                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            5                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data           14                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data           14                       # number of overall misses
system.cpu3.dcache.overall_misses::total           14                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data          420                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          420                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          655                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          655                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          655                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          655                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021429                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.021277                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021374                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021374                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021374                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021374                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                2                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             347253                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              514                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           675.589494                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             3858                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            3858                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst         1926                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1926                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst         1926                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1926                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst         1926                       # number of overall hits
system.cpu3.icache.overall_hits::total           1926                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::total            2                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst         1928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst         1928                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1928                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst         1928                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1928                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu3.icache.writebacks::total                2                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  552                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 552                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 398                       # Transaction distribution
system.iobus.trans_dist::WriteResp                398                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1900                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2336                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         63962                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        32385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         2754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            9558                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         9530                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 552                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              26211                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                391                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               391                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        14173                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         9442                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5229                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              800                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             866                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              6021                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             6021                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          11125                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         14534                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        27727                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        56939                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3965                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         7191                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  95822                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1154624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1989512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       161664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       235360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3541160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            48099                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            112874                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.134681                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.342369                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   97710     86.57%     86.57% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   15126     13.40%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      38      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              112874                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         35055                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            4492                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         4446                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           46                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10500                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  7                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 7                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8457                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3793                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3929                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              166                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            124                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             290                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6971                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6971                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4512                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5988                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        12813                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side        38848                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  51715                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       531392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      1369960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1902200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            36128                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             71085                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.089921                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.288323                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   64739     91.07%     91.07% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    6300      8.86%     99.94% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      46      0.06%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               71085                       # Request fanout histogram
system.l2cache0.tags.replacements               10118                       # number of replacements
system.l2cache0.tags.tagsinuse           64623.305481                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              36875529                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               72872                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              506.031521                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 34222.983699                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   176.015956                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data           52                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    53.014617                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data           10                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  3199.891578                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 15217.786952                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   402.988490                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 11288.624189                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.522201                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.002686                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.000793                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000809                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000153                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.048826                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.232205                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.006149                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.172251                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.986073                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        62754                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8095                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        18696                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        35963                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.957550                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              506865                       # Number of tag accesses
system.l2cache0.tags.data_accesses             506865                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        14173                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        14173                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         9442                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         9442                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           66                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           35                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            101                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         3253                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          167                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            3420                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         6383                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1194                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         7577                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         8391                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1106                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         9497                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         6383                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        11644                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1194                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1273                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              20494                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         6383                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        11644                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1194                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1273                       # number of overall hits
system.l2cache0.overall_hits::total             20494                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          640                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           15                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          655                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           35                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           45                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2057                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          536                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          2593                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         3303                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          245                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3548                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         4297                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          607                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         3303                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         6354                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          245                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1143                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            11045                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         3303                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         6354                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          245                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1143                       # number of overall misses
system.l2cache0.overall_misses::total           11045                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        14173                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        14173                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         9442                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         9442                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          706                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          756                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         5310                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          703                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6013                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         9686                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1439                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        11125                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        12688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1713                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        14401                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         9686                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        17998                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1439                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2416                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          31539                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         9686                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        17998                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1439                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2416                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         31539                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.906516                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.866402                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.972222                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.978261                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.387382                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.762447                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.431232                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.341008                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.170257                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.318921                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.338666                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.354349                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.340532                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.341008                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.353039                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.170257                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.473096                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.350201                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.341008                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.353039                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.170257                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.473096                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.350201                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4850                       # number of writebacks
system.l2cache0.writebacks::total                4850                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                8728                       # number of replacements
system.l2cache1.tags.tagsinuse           64137.952613                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              19396237                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               73259                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              264.762514                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 35839.135420                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst          118                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data           44                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst           31                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data            5                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   696.824381                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  9449.788270                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst  1239.764425                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 16714.440117                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.546862                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.001801                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000671                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000473                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000076                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.010633                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.144192                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.018917                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.255042                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.978667                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        64531                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          764                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         4083                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         6128                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        27055                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        26501                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.984665                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              288140                       # Number of tag accesses
system.l2cache1.tags.data_accesses             288140                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8457                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8457                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3793                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3793                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         1947                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            1947                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst         2918                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst            2                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         2920                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data         2720                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data            7                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2727                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst         2918                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data         4667                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data            7                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               7594                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst         2918                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data         4667                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data            7                       # number of overall hits
system.l2cache1.overall_hits::total              7594                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          159                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          164                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          116                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          120                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         5023                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          5023                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         1591                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         1591                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data         3247                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         3248                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         1591                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data         8270                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             9862                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         1591                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data         8270                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache1.overall_misses::total            9862                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8457                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8457                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3793                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3793                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          159                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          164                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          116                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         6970                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6970                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst         4509                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4511                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data         5967                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5975                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst         4509                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        12937                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data            8                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17456                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst         4509                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        12937                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data            8                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17456                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.720660                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.720660                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.352850                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.352693                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.544160                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.543598                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.352850                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.639252                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.125000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.564963                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.352850                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.639252                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.125000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.564963                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5734                       # number of writebacks
system.l2cache1.writebacks::total                5734                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                552                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11344                       # Transaction distribution
system.membus0.trans_dist::WriteReq               398                       # Transaction distribution
system.membus0.trans_dist::WriteResp              398                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         4855                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            5288                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            1140                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           153                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           1223                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             2397                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            2389                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        10792                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port         8017                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        25646                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1886                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        35549                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         5366                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           14                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total         5380                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 40929                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       248640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       743488                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       994408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       162176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           56                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       162232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1156640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           36733                       # Total snoops (count)
system.membus0.snoop_fanout::samples            60726                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.578006                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.493882                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  25626     42.20%     42.20% # Request fanout histogram
system.membus0.snoop_fanout::3                  35100     57.80%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              60726                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9519                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 7                       # Transaction distribution
system.membus1.trans_dist::WriteResp                7                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        10564                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5044                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            1282                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           154                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           1390                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7068                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7060                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9519                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        22182                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         5419                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        27601                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        24013                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        24013                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 51614                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       832512                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       162360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       994872                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       742336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       742336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1737208                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                            9578                       # Total snoops (count)
system.membus1.snoop_fanout::samples            46182                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.205491                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.404065                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  36692     79.45%     79.45% # Request fanout histogram
system.membus1.snoop_fanout::2                   9490     20.55%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              46182                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9488                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.727101                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           35                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9502                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003683                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     9.678446                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     1.268419                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     4.401515                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.068818                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.309903                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.604903                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.079276                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.275095                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.004301                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.019369                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.982944                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       153825                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       153825                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         4848                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         4848                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         1022                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         1028                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1562                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          527                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2089                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1010                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         3135                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          487                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         4680                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1010                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         4697                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1014                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6769                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1010                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         4697                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1014                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6769                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         4848                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         4848                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         1022                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         1028                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1562                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2089                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         3135                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         4680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1010                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         4697                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1014                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6769                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1010                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         4697                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1014                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6769                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         4837                       # number of writebacks
system.numa_caches_downward0.writebacks::total         4837                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         2220                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    10.974376                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          208                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         2236                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.093023                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.072003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     2.802786                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     5.540944                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.558643                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.004500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.175174                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.346309                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.159915                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.685898                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        24456                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        24456                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            7                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           43                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           46                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data           82                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           84                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data          189                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          189                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         1573                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data          767                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         2340                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         1573                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data          956                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         2529                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         1573                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data          956                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         2529                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           46                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           84                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         1573                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data          767                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         2340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         1573                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data          956                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         2529                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         1573                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data          956                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         2529                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            5                       # number of writebacks
system.numa_caches_downward1.writebacks::total            5                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         2218                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.960690                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          208                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         2234                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.093107                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.009935                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.818358                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     5.573755                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     2.558643                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.000621                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.176147                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.348360                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.159915                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.685043                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        24438                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        24438                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           43                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           46                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data           82                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           84                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          189                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          189                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         1573                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data          767                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         2340                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         1573                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data          956                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         2529                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         1573                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data          956                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         2529                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           43                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           46                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           84                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          189                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         1573                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data          767                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         2340                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         1573                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data          956                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         2529                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         1573                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data          956                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         2529                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            5                       # number of writebacks
system.numa_caches_upward0.writebacks::total            5                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9478                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.672009                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           34                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9492                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003582                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     9.700894                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     1.226604                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     4.346853                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.065433                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.332225                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.606306                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.076663                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.271678                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.004090                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.020764                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.979501                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       153726                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       153726                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         4837                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         4837                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         1022                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data            6                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         1028                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           23                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           26                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1562                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          527                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         2089                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1010                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         3135                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          487                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         4680                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1010                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         4697                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1014                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6769                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1010                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         4697                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1014                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6769                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         4837                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         4837                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         1022                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         1028                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           26                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1562                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          527                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         2089                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1010                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         3135                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         4680                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1010                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         4697                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1014                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6769                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1010                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         4697                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1014                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6769                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         4830                       # number of writebacks
system.numa_caches_upward1.writebacks::total         4830                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              379773                       # DTB read hits
system.switch_cpus0.dtb.read_misses               445                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          227157                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             199891                       # DTB write hits
system.switch_cpus0.dtb.write_misses               73                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         107378                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              579664                       # DTB hits
system.switch_cpus0.dtb.data_misses               518                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          334535                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1710975                       # ITB hits
system.switch_cpus0.itb.fetch_misses              441                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1711416                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2688494                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2557439                       # Number of instructions committed
system.switch_cpus0.committedOps              2557439                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2425569                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         10335                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              47803                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       341405                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2425569                       # number of integer instructions
system.switch_cpus0.num_fp_insts                10335                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3304050                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1859430                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6826                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6743                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               581521                       # number of memory refs
system.switch_cpus0.num_load_insts             381467                       # Number of load instructions
system.switch_cpus0.num_store_insts            200054                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      474496.063394                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2213997.936606                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.823509                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.176491                       # Percentage of idle cycles
system.switch_cpus0.Branches                   423210                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        80751      3.16%      3.16% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1857310     72.61%     75.77% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            2380      0.09%     75.86% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     75.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           3302      0.13%     75.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              1      0.00%     75.99% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           1910      0.07%     76.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             1      0.00%     76.06% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            651      0.03%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     76.09% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          390524     15.27%     91.35% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         200360      7.83%     99.19% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         20779      0.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2557969                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               25323                       # DTB read hits
system.switch_cpus1.dtb.read_misses               329                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15175                       # DTB write hits
system.switch_cpus1.dtb.write_misses               35                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            872                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               40498                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23479                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23604                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 2973473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             140612                       # Number of instructions committed
system.switch_cpus1.committedOps               140612                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       135233                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2813                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16344                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              135233                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       179804                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       102505                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                41609                       # number of memory refs
system.switch_cpus1.num_load_insts              26212                       # Number of load instructions
system.switch_cpus1.num_store_insts             15397                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      2838406.497016                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      135066.502984                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.045424                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.954576                       # Percentage of idle cycles
system.switch_cpus1.Branches                    20231                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2788      1.98%      1.98% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            88882     63.04%     65.02% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              97      0.07%     65.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.08% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.10% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27287     19.35%     84.46% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15408     10.93%     95.39% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6507      4.61%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            140997                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               84518                       # DTB read hits
system.switch_cpus2.dtb.read_misses               371                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           34065                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              89888                       # DTB write hits
system.switch_cpus2.dtb.write_misses              106                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          15517                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              174406                       # DTB hits
system.switch_cpus2.dtb.data_misses               477                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           49582                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             161928                       # ITB hits
system.switch_cpus2.itb.fetch_misses              152                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         162080                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3283888                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             459266                       # Number of instructions committed
system.switch_cpus2.committedOps               459266                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       442124                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               8845                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        47243                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              442124                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus2.num_int_register_reads       636186                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       300786                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               175520                       # number of memory refs
system.switch_cpus2.num_load_insts              85357                       # Number of load instructions
system.switch_cpus2.num_store_insts             90163                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      2797762.922339                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      486125.077661                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.148033                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.851967                       # Percentage of idle cycles
system.switch_cpus2.Branches                    59028                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         9807      2.13%      2.13% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           261076     56.79%     58.92% # Class of executed instruction
system.switch_cpus2.op_class::IntMult             588      0.13%     59.05% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1172      0.25%     59.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            227      0.05%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.35% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           87638     19.06%     78.41% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          90230     19.63%     98.04% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          9010      1.96%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            459748                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                 429                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                246                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 675                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                301                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 2973099                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts               1928                       # Number of instructions committed
system.switch_cpus3.committedOps                 1928                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses         1838                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                1838                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads         2463                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes         1434                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  677                       # number of memory refs
system.switch_cpus3.num_load_insts                429                       # Number of load instructions
system.switch_cpus3.num_store_insts               248                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      2971255.836678                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles       1843.163322                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000620                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999380                       # Percentage of idle cycles
system.switch_cpus3.Branches                      263                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu             1124     58.30%     58.77% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               5      0.26%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.02% # Class of executed instruction
system.switch_cpus3.op_class::MemRead             448     23.24%     82.26% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite            248     12.86%     95.12% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            94      4.88%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total              1928                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           7020                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              7                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             7                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         4842                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5179                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1112                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          118                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1184                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          2285                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         2278                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         7020                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        25635                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        25635                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         5417                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total         5417                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              31052                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       742784                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       742784                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       162232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       162232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              905016                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        34604                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         53445                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.615249                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.486541                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               20563     38.48%     38.48% # Request fanout histogram
system.system_bus.snoop_fanout::2               32882     61.52%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           53445                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
