<stg><name>relu</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="14">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="3" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %i = phi i7 [ 0, %0 ], [ %i_1, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond = icmp eq i7 %i, -58

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i_1 = add i7 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="7">
<![CDATA[
:1  %tmp = zext i7 %i to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %data_addr = getelementptr [70 x i32]* %data, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="7">
<![CDATA[
:3  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="7">
<![CDATA[
:3  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %data_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_12, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:0  store i32 0, i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="25" name="data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="StgValue_26" to="i" fromId="26" toId="5">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="28" from="StgValue_4" to="i" fromId="4" toId="5">
</dataflow>
<dataflow id="29" from="i_1" to="i" fromId="8" toId="5">
<BackEdge/>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="30" from="StgValue_20" to="i" fromId="20" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="31" from="i" to="exitcond" fromId="5" toId="6">
</dataflow>
<dataflow id="33" from="StgValue_32" to="exitcond" fromId="32" toId="6">
</dataflow>
<dataflow id="35" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="34" toId="7">
</dataflow>
<dataflow id="37" from="StgValue_36" to="empty" fromId="36" toId="7">
</dataflow>
<dataflow id="38" from="StgValue_36" to="empty" fromId="36" toId="7">
</dataflow>
<dataflow id="39" from="StgValue_36" to="empty" fromId="36" toId="7">
</dataflow>
<dataflow id="40" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="42" from="StgValue_41" to="i_1" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="exitcond" to="StgValue_9" fromId="6" toId="9">
</dataflow>
<dataflow id="44" from="i" to="tmp" fromId="5" toId="10">
</dataflow>
<dataflow id="45" from="data" to="data_addr" fromId="25" toId="11">
</dataflow>
<dataflow id="47" from="StgValue_46" to="data_addr" fromId="46" toId="11">
</dataflow>
<dataflow id="48" from="tmp" to="data_addr" fromId="10" toId="11">
</dataflow>
<dataflow id="49" from="data_addr" to="data_load" fromId="11" toId="12">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecLoopName" to="StgValue_14" fromId="50" toId="14">
</dataflow>
<dataflow id="53" from="p_str2" to="StgValue_14" fromId="52" toId="14">
</dataflow>
<dataflow id="54" from="data_addr" to="data_load" fromId="11" toId="15">
</dataflow>
<dataflow id="56" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_12" fromId="55" toId="16">
</dataflow>
<dataflow id="57" from="data_load" to="tmp_12" fromId="15" toId="16">
</dataflow>
<dataflow id="59" from="StgValue_58" to="tmp_12" fromId="58" toId="16">
</dataflow>
<dataflow id="60" from="tmp_12" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="61" from="StgValue_46" to="StgValue_18" fromId="46" toId="18">
</dataflow>
<dataflow id="62" from="data_addr" to="StgValue_18" fromId="11" toId="18">
</dataflow>
<dataflow id="63" from="exitcond" to="StgValue_2" fromId="6" toId="2">
</dataflow>
<dataflow id="64" from="tmp_12" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
