Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Stephane\Documents\GitHub\M1_PELEC\MTL\Qbert_only_NIOS_MTL\qbert_test2.qsys --block-symbol-file --output-directory=C:\Users\Stephane\Documents\GitHub\M1_PELEC\MTL\Qbert_only_NIOS_MTL\qbert_test2 --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qbert_only_NIOS_MTL/qbert_test2.qsys
Progress: Reading input file
Progress: Adding Button [altera_avalon_pio 15.0]
Progress: Parameterizing module Button
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qbert_test2.Button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qbert_test2.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qbert_test2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qbert_test2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Stephane\Documents\GitHub\M1_PELEC\MTL\Qbert_only_NIOS_MTL\qbert_test2.qsys --synthesis=VERILOG --output-directory=C:\Users\Stephane\Documents\GitHub\M1_PELEC\MTL\Qbert_only_NIOS_MTL\qbert_test2\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Qbert_only_NIOS_MTL/qbert_test2.qsys
Progress: Reading input file
Progress: Adding Button [altera_avalon_pio 15.0]
Progress: Parameterizing module Button
Progress: Adding Switches [altera_avalon_pio 15.0]
Progress: Parameterizing module Switches
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 15.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 15.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qbert_test2.Button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qbert_test2.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qbert_test2.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qbert_test2.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qbert_test2: Generating qbert_test2 "qbert_test2" for QUARTUS_SYNTH
Info: Button: Starting RTL generation for module 'qbert_test2_Button'
Info: Button:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qbert_test2_Button --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0001_Button_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0001_Button_gen//qbert_test2_Button_component_configuration.pl  --do_build_sim=0  ]
Info: Button: Done RTL generation for module 'qbert_test2_Button'
Info: Button: "qbert_test2" instantiated altera_avalon_pio "Button"
Info: Switches: Starting RTL generation for module 'qbert_test2_Switches'
Info: Switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qbert_test2_Switches --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0002_Switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0002_Switches_gen//qbert_test2_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Switches: Done RTL generation for module 'qbert_test2_Switches'
Info: Switches: "qbert_test2" instantiated altera_avalon_pio "Switches"
Info: cpu: "qbert_test2" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart_0: Starting RTL generation for module 'qbert_test2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qbert_test2_jtag_uart_0 --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0003_jtag_uart_0_gen//qbert_test2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qbert_test2_jtag_uart_0'
Info: jtag_uart_0: "qbert_test2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_mem: Starting RTL generation for module 'qbert_test2_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qbert_test2_onchip_mem --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0004_onchip_mem_gen//qbert_test2_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'qbert_test2_onchip_mem'
Info: onchip_mem: "qbert_test2" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sysid_qsys_0: "qbert_test2" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'qbert_test2_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qbert_test2_timer_0 --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0006_timer_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0006_timer_0_gen//qbert_test2_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'qbert_test2_timer_0'
Info: timer_0: "qbert_test2" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "qbert_test2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "qbert_test2" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qbert_test2" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'qbert_test2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qbert_test2_cpu_cpu --dir=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0009_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Stephane/AppData/Local/Temp/alt6889_8425125493489780251.dir/0009_cpu_gen//qbert_test2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.03.29 14:05:09 (*) Starting Nios II generation
Info: cpu: # 2016.03.29 14:05:09 (*)   Checking for plaintext license.
Info: cpu: # 2016.03.29 14:05:13 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2016.03.29 14:05:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.03.29 14:05:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.03.29 14:05:13 (*)   Plaintext license not found.
Info: cpu: # 2016.03.29 14:05:13 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.03.29 14:05:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.03.29 14:05:13 (*)   Creating all objects for CPU
Info: cpu: # 2016.03.29 14:05:18 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.03.29 14:05:18 (*)   Creating plain-text RTL
Info: cpu: # 2016.03.29 14:05:23 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'qbert_test2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_test2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_test2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Stephane/Documents/GitHub/M1_PELEC/MTL/Qbert_only_NIOS_MTL/qbert_test2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: qbert_test2: Done "qbert_test2" with 30 modules, 43 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
