
Version 1.0;

ProgramStyle = Modular;
# adambyrn_2024_01_11_14_00_12
TestPlan ARR_CORE;
Import ARR_CORE.usrv;

Import ARR_CORE_timings.tcg;
Import PrimeMbistVminSearchTestMethod.xml;
Import PrimePatConfigTestMethod.xml;
Import PrimeShmooTestMethod.xml;
Import VminTC.xml;
Import OASIS_HVQK_tt.xml;
Import OASIS_Screen_tt.xml;
Import OASIS_UserFunc_tt.xml;
Import OASIS_VFDM_tt.xml;

Counters
{
	n61212170_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_0,
	n61906100_fail_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN_0,
	n61906102_fail_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN_2,
	n61212160_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_0,
	n61906110_fail_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN_0,
	n61906112_fail_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN_2,
	n90210080_fail_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP_0,
	n90210070_fail_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP_0,
	n21280210_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_0,
	n21280215_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_5,
	n21280216_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_6,
	n21280217_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_7,
	n21280218_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_8,
	n21280219_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_9,
	n61280240_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_0,
	n61280245_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_5,
	n61280246_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_6,
	n61280247_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_7,
	n61280248_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_8,
	n61280249_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_9,
	n21280260_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_0,
	n21280265_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_5,
	n21280266_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_6,
	n21280267_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_7,
	n21280268_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_8,
	n21280269_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_9,
	n21280270_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_0,
	n21280275_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_5,
	n21280276_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_6,
	n21280277_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_7,
	n21280278_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_8,
	n21280279_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_9,
	n61280310_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_0,
	n61280315_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_5,
	n61280316_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_6,
	n61280317_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_7,
	n61280318_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_8,
	n61280319_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_9,
	n61281000_fail_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR_0,
	n61281002_fail_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR_2,
	n61281010_fail_ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL_0,
	n21281020_fail_ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF_0,
	n21281030_fail_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR_0,
	n21281032_fail_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR_2,
	n61212180_fail_XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP_0,
	n61212190_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP_0,
	n61906120_fail_XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN_0,
	n61906130_fail_SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN_0,
	n17613510_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_0,
	n17613513_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_3,
	n17613514_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_4,
	n90213520_fail_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_0,
	n17613500_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_0,
	n17613503_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_3,
	n17613504_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_4,
	n90213530_fail_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR_0,
	n17612020_fail_XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK_0,
	n17612030_fail_SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK_0,
	n61276000_fail_XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL_0,
	n61276010_fail_SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_0,
	n17616020_fail_XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK_0,
	n17616030_fail_SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_0,
	n26612500_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_0,
	n26612510_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_0,
	n61225130_fail_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL_0,
	n21225140_fail_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL_0,
	n21225150_fail_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL_0,
	n61225120_fail_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS_0,
	n17612100_fail_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK_0,
	n17212110_fail_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK_0,
	n17612120_fail_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK_0,
	n61225600_fail_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_0,
	n21225610_fail_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL_0,
	n21225620_fail_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM_0,
	n61225630_fail_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS_0,
	n61245700_fail_XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL_0,
	n61255720_fail_XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL_0
} # End of Test Counter Definition

Test VminTC XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "";
	ForwardingMode = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "";
	RecoveryOptions = "";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2317";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:0.5GHz,ARR_CORE:core_subrutine:0.5GHz,ARR_CORE:ring_ratio:0.5GHz";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_LFM_PRE_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test iCScreenTest XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN
{
	bypass_global = "-1";
	screen_custom_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetupCustom.txt";
	screen_custom_setpoint = "DUMMY";
	preinstance = "";
	screen_test_set = "XSA_FORK_VMIN";
	screen_tests_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetup.txt";
}

Test VminTC SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2316";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_PMUCS_LFM_PRE_VMIN";
	VoltageTargets = "VCCSA_HC,VCCSA_HC,VCCSA_HC,VCCSA_HC";
}

Test iCScreenTest SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN
{
	bypass_global = "-1";
	screen_custom_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetupCustom.txt";
	screen_custom_setpoint = "DUMMY";
	preinstance = "";
	screen_test_set = "PMUCS_FORK_VMIN";
	screen_tests_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetup.txt";
}

Test PrimePatConfigTestMethod ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/dummy.setpoints.json";
	SetPointsPlistMode = "Global";
	SetPoint = "Dummy";
	SetPointsPreInstance = "ARR_CORE:core_ratio:0.5GHz,ARR_CORE:core_subrutine:0.5GHz,ARR_CORE:ring_ratio:0.5GHz";
	RegEx = "";
}
Test PrimePatConfigTestMethod ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/ARR_CORE_ECC.setpoints.json";
	SetPointsPlistMode = "Global";
	SetPoint = "ARR_CORE_ECC_INIT";
	SetPointsPreInstance = "";
	RegEx = "";
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	Patlist = "array_mbist_core_begin_tito_pm_bp3_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = "0.57";
	EndVoltageLimits = "0.57";
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	ItuffNameExtenstion = "";
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	Patlist = "array_mbist_core_begin_tito_pm_bp4_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = "0.57";
	EndVoltageLimits = "0.57";
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	ItuffNameExtenstion = "";
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	Patlist = "array_mbist_core_begin_tito_pm_bp6_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = "0.57";
	EndVoltageLimits = "0.57";
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	ItuffNameExtenstion = "";
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	Patlist = "array_mbist_core_begin_tito_pm_bp6_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = "0.57";
	EndVoltageLimits = "0.57";
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "birabuild,uncompress"; # Compressed_skippatmod, Off
	ItuffNameExtenstion = "";
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk100_cclk200_bclk400";
	Patlist = "array_mbist_core_begin_tito_pm_bp7_bira_list";
	VoltageTargets = "VCCIA_HC";
	StartVoltages = "0.64";
	EndVoltageLimits = "0.64";
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "uncompress"; # Compressed_skippatmod, Off
	ItuffNameExtenstion = "";
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test iCScreenTest ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR
{
	bypass_global = "1";
	screen_custom_file = "./Modules/ARR_COMMON/InputFiles/ResetDFFCustom.txt";
	screen_custom_setpoint = "DUMMY";
	preinstance = "";
	screen_test_set = "CombineGSDScore";
	screen_tests_file = "./Modules/ARR_COMMON/InputFiles/CombineGSDScore.txt";
}

Test iCVFDMTest ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL
{
	bypass_global = "1";
	fuse_module = "SCORE0R,SCORE1R,SCORE2R,SCORE3R";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SCORE0R_CORE0.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF
{
	bypass_global = "1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
	postinstance = "GSDS_UF!SetGSDS G.U.S.VMINREPAIR=1";
}
Test PrimePatConfigTestMethod ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR
{
	BypassPort = 1;
	ConfigurationFile = "./Modules/ARR_COMMON/InputFiles/cpu_configsetpoint_sort.setpoints.json";
	SetPoint = "VFDM_SORT";
	RegEx = "LNL_pre.*130o_Marr_.*";
}
Test VminTC XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2317";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:0.5GHz,ARR_CORE:core_subrutine:0.5GHz,ARR_CORE:ring_ratio:0.5GHz";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_LFM_PRE_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2316";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_PMUCS_LFM_PRE_VMIN";
	VoltageTargets = "VCCSA_HC,VCCSA_HC,VCCSA_HC,VCCSA_HC";
}

Test iCScreenTest XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN
{
	bypass_global = "1";
	screen_custom_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetupCustom.txt";
	screen_custom_setpoint = "DUMMY";
	preinstance = "";
	screen_test_set = "PRINT_XSA_VMIN";
	screen_tests_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetup.txt";
}

Test iCScreenTest SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN
{
	bypass_global = "1";
	screen_custom_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetupCustom.txt";
	screen_custom_setpoint = "DUMMY";
	preinstance = "";
	screen_test_set = "PRINT_PMUCS_VMIN";
	screen_tests_file = "./Modules/ARR_CORE/InputFiles/CORE_PredictionSetup.txt";
}

Test iCHVQKTest SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_SDT_CORE_HVQK";
	patlist = "arr_pmucs_sort_lfm_hvqk_stress_list";
	timings = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	voltage_step_config_file = "./Modules/ARR_CORE/InputFiles/core_cache_pmucs_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "CPD_DEBUG!ExecPrimeCsCallback MaskPins(CORE:CORE)";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
	mask_pins = "G.U.S.HVQK_PIN_MASKING";
}
Test PrimePatConfigTestMethod ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_CORE/InputFiles/DLVR_bypass.FuseSetPoints.json";
	SetPointsPlistMode = "Local";
	SetPoint = "CCF_OFF";
	SetPointsPreInstance = "";
	RegEx = "LNL_pre_L9999991_A_C130410804a18aagg1904a042x04010l130x_Marr_LA2P_HDMT2_hvm__0";
}
Test iCHVQKTest XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK
{
	bypass_global = "-1";
	level = "BASE::SBF_HVQK_SDT_CORE_HVQK";
	patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	timings = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	voltage_step_config_file = "./Modules/ARR_CORE/InputFiles/core_cache_all_stress_HOT.hvqk.config.xml";
	power_up_level = "BASE::SBF_nom_lvl";
	power_down_level = "BASE::Power_Up_TC_force_0V";
	preplist = "CPD_DEBUG!EnableDMEMCapture XXTDO";
	preinstance = "CPD_DEBUG!ExecPrimeCsCallback MaskPins(CORE:CORE)";
	postinstance = "EmbPython!Execute ./Modules/TPI_BASE/InputFiles/DTS.ProcessDMEMData";
	ifpm_input_file = "";
	ifpm_modifygroups = "";
	mask_pins = "G.U.S.HVQK_PIN_MASKING";
}
Test PrimePatConfigTestMethod ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR
{
	BypassPort = -1;
	ConfigurationFile = "./Modules/ARR_CORE/InputFiles/DLVR_bypass.FuseSetPoints.json";
	SetPointsPlistMode = "Local";
	SetPoint = "CCF_ON";
	SetPointsPreInstance = "";
	RegEx = "LNL_pre_L9999991_A_C130410804a18aagg1904a042x04010l130x_Marr_LA2P_HDMT2_hvm__0";
}
Test PrimeShmooTestMethod XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_stress_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_stress_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test VminTC XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2363";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:0.5GHz,ARR_CORE:core_subrutine:0.5GHz,ARR_CORE:ring_ratio:0.5GHz";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_SDT_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2364";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.45";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_SDT_VMIN";
	VoltageTargets = "VCCSA_HC,VCCSA_HC,VCCSA_HC,VCCSA_HC";
}

Test PrimeShmooTestMethod XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:23"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test VminTC XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2334";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:0.5GHz,ARR_CORE:core_subrutine:0.5GHz,ARR_CORE:ring_ratio:0.5GHz";
	StartVoltages = "ARR_CORE_XSA_LFM_PRE_VMIN";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_12p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_LFM_POST_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_pmucs_sort_lfm_hvqk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2333";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "ARR_CORE_SSA_PMUCS_LFM_PRE_VMIN";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_PMUCS_LFM_POST_VMIN";
	VoltageTargets = "VCCSA_HC,VCCSA_HC,VCCSA_HC,VCCSA_HC";
}

Test VminTC SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_ssa_ks_sort_tico_pm_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2350";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:1.5GHz,ARR_CORE:core_subrutine:1.5GHz,ARR_CORE:ring_ratio:1.2GHz";
	StartVoltages = "0.7";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_CRSA_END_LFM_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_lsa_ks_sort_tico_all_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2351";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.7";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_LSA_END_LFM_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_core_rom_ks_sort_tico_fit_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2352";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.7";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_ROM_LFM_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_san_ssa_ks_sort_tito_pmucs_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2346";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "0.7";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_SSA_END_LFM_VMIN";
	VoltageTargets = "VCCSA_HC,VCCSA_HC,VCCSA_HC,VCCSA_HC";
}

Test VminTC XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tito_xsa_mclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2347";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "";
	VoltageTargets = "VCCIA_HC";
}

Test VminTC ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tito_rom_sbclk_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2348";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "";
	VoltageTargets = "VCCIA_HC";
}

Test VminTC SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "SearchWithScoreboard";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_san_sort_lfm_hvqk_ssa_pm_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2349";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
	StartVoltages = "";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "";
	VoltageTargets = "VCCIA_HC";
}

Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_ssa_ks_sort_tico_pm_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_lsa_ks_sort_tico_all_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_core_rom_ks_sort_tico_fit_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccia_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_san_ssa_ks_sort_tito_pmucs_list";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	XAxisParam = "p_mtd_per";
	XAxisRange = "9e-9:0.5e-9:8"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:12"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test VminTC XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_stress_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2360";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:3.0GHz,ARR_CORE:core_subrutine:3.0GHz,ARR_CORE:ring_ratio:1.2GHz";
	StartVoltages = "0.65";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_HFM_END_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}

Test VminTC XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "0.85"; 
	ExecutionMode = "Search";
	FailCaptureCount = "###FailCaptureCount###";
	FeatureSwitchSettings = "recovery_update_always,disable_masked_targets,return_on_global_sticky_error";
	ForwardingMode = "Input";
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arria_core_sort_lfm_hvqk_tico_xsa_mclk_stress_list";
	PatternNameMap = "9,10,11,12,13,14,15";
	PinMap = "###PinMap###";
	RecoveryMode = "RecoveryPort";
	RecoveryOptions = "TBD";
	RecoveryTrackingIncoming = "###RecoveryTrackingIncoming###";
	RecoveryTrackingOutgoing = "###RecoveryTrackingOutgoing###";
	ScoreboardBaseNumber = "2362";
	ScoreboardEdgeTicks = "###ScoreboardEdgeTicks###";
	ScoreboardMaxFails = "###ScoreboardMaxFails###";
	SetPointsPlistParamName = "Patlist";
	SetPointsPlistMode = "Global";
	SetPointsPreInstance = "ARR_CORE:core_ratio:4.6GHz,ARR_CORE:core_subrutine:4.6GHz,ARR_CORE:ring_ratio:1.2GHz";
	StartVoltages = "0.83";
	StartVoltagesForRetry = "###StartVoltagesForRetry###";
	StepSize = 0.02;
	TestMode = "";
	TimingsTc = "ARR_CORE::cpu_ctf_timing_tclk100_cclk200_bclk400_4p5ns_core";
	#TriggerLevelsCondition = "BASE::SEARCH_VBUMP_CORE_lvl_force_search";
	#TriggerMap = "FAST_VBUMP_CORE_Search_TriggerMap";
	VminResult = "ARR_CORE_XSA_TFM_END_VMIN";
	VoltageTargets = "VCCIA_HC,VCCIA_HC,VCCIA_HC,VCCIA_HC";
}


DUTFlow CORE_VMIN_BISR
{
	DUTFlowItem LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280210_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_0;
	        ##EDC## SetBin SoftBins.b21280210_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280215_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_5;
	        ##EDC## SetBin SoftBins.b21280215_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280216_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_6;
	        ##EDC## SetBin SoftBins.b21280216_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280217_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_7;
	        ##EDC## SetBin SoftBins.b21280217_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280218_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_8;
	        ##EDC## SetBin SoftBins.b21280218_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280219_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF_9;
	        ##EDC## SetBin SoftBins.b21280219_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_3_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280240_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_0;
	        ##EDC## SetBin SoftBins.b61280240_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280245_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_5;
	        ##EDC## SetBin SoftBins.b61280245_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280246_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_6;
	        ##EDC## SetBin SoftBins.b61280246_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280247_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_7;
	        ##EDC## SetBin SoftBins.b61280247_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280248_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_8;
	        ##EDC## SetBin SoftBins.b61280248_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280249_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC_9;
	        ##EDC## SetBin SoftBins.b61280249_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_4_5_MLC;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280260_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_0;
	        ##EDC## SetBin SoftBins.b21280260_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280265_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_5;
	        ##EDC## SetBin SoftBins.b21280265_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280266_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_6;
	        ##EDC## SetBin SoftBins.b21280266_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280267_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_7;
	        ##EDC## SetBin SoftBins.b21280267_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280268_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_8;
	        ##EDC## SetBin SoftBins.b21280268_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280269_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF_9;
	        ##EDC## SetBin SoftBins.b21280269_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BHRY_BP_6_EXT_RF;
			GoTo LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
        }
	}
	DUTFlowItem LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280270_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_0;
	        ##EDC## SetBin SoftBins.b21280270_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280275_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_5;
	        ##EDC## SetBin SoftBins.b21280275_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280276_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_6;
	        ##EDC## SetBin SoftBins.b21280276_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280277_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_7;
	        ##EDC## SetBin SoftBins.b21280277_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280278_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_8;
	        ##EDC## SetBin SoftBins.b21280278_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21280279_fail_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF_9;
	        ##EDC## SetBin SoftBins.b21280279_fail_ARR_CORE_LSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_6_EXT_RF;
			GoTo SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
        }
	}
	DUTFlowItem SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280310_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61280310_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280315_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_5;
	        ##EDC## SetBin SoftBins.b61280315_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280316_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_6;
	        ##EDC## SetBin SoftBins.b61280316_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280317_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_7;
	        ##EDC## SetBin SoftBins.b61280317_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280318_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_8;
	        ##EDC## SetBin SoftBins.b61280318_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61280319_fail_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS_9;
	        ##EDC## SetBin SoftBins.b61280319_fail_ARR_CORE_SSA_CORE_HRY_E_PREHVQK_TITO_CR_MIN_LFM_0400_BIRA_BISR_BP_7_PMUCS;
			Return 1;
        }
	}
}
DUTFlow CORE_VMIN_VFDM
{
	DUTFlowItem ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61281000_fail_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR_0;
	        ##EDC## SetBin SoftBins.b61281000_fail_ARR_CORE_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR;
			GoTo ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61281002_fail_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR_2;
	        ##EDC## SetBin SoftBins.b61281002_fail_ARR_CORE_ALL_CORE_SCREEN_E_PREHVQK_TITO_CR_MIN_LFM_0400_JOIN_BISR;
			GoTo ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL;
        }
	}
	DUTFlowItem ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61281010_fail_ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL_0;
	        ##EDC## SetBin SoftBins.b61281010_fail_ARR_CORE_ALL_CORE_VFDM_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_ALL;
			GoTo ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 2;
		}
	}
	DUTFlowItem ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21281020_fail_ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21281020_fail_ARR_CORE_ALL_CORE_UF_E_PREHVQK_TITO_CR_MIN_LFM_0400_VFDM_UF;
			GoTo ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR;
		}
	}
	DUTFlowItem ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21281030_fail_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21281030_fail_ARR_CORE_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21281032_fail_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR_2;
	        ##EDC## SetBin SoftBins.b21281032_fail_ARR_CORE_ALL_CORE_FUSECONFIG_E_PREHVQK_TITO_CR_MIN_LFM_0400_REPAIR;
			Return 1;
        }
	}
}
DUTFlow CORE_POST_VMIN_REPAIR
{
	DUTFlowItem XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61212180_fail_XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP_0;
	        SetBin SoftBins.b61212180_fail_ARR_CORE_XSA_CORE_VMIN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_POST_REP;
			GoTo SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61212190_fail_SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP_0;
	        SetBin SoftBins.b61212190_fail_ARR_CORE_SSA_CORE_VMIN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_POST_REP;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow CORE_VMIN_REPAIR
{
	DUTFlowItem ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n90210080_fail_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP_0;
	        SetBin SoftBins.b90210080_fail_ARR_CORE_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_RESET_FREQ_VMIN_REP;
			GoTo ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP;
		}
	}
	DUTFlowItem ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n90210070_fail_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP_0;
	        SetBin SoftBins.b90210070_fail_ARR_CORE_ALL_CORE_PATMOD_K_PREHVQK_X_X_X_X_X_ECC_OFF_VMIN_REP;
			GoTo CORE_VMIN_BISR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CORE_VMIN_BISR;
		}
	}
    DUTFlowItem CORE_VMIN_BISR CORE_VMIN_BISR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo CORE_VMIN_VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CORE_VMIN_VFDM;
		}
	}
    DUTFlowItem CORE_VMIN_VFDM CORE_VMIN_VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo CORE_POST_VMIN_REPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo CORE_POST_VMIN_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo CORE_POST_VMIN_REPAIR;
		}
	}
    DUTFlowItem CORE_POST_VMIN_REPAIR CORE_POST_VMIN_REPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61212170_fail_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_0;
	        SetBin SoftBins.b61212170_fail_ARR_CORE_XSA_CORE_VMIN_K_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL;
			GoTo XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN;
		}
	}
	DUTFlowItem XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906100_fail_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN_0;
	        ##EDC## SetBin SoftBins.b61906100_fail_ARR_CORE_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN;
			GoTo CORE_VMIN_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906102_fail_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN_2;
	        ##EDC## SetBin SoftBins.b61906102_fail_ARR_CORE_XSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_XSA_FORK_VMIN;
			GoTo CORE_VMIN_REPAIR;
        }
	}
	DUTFlowItem SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61212160_fail_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_0;
	        SetBin SoftBins.b61212160_fail_ARR_CORE_SSA_CORE_VMIN_K_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS;
			GoTo SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN;
		}
	}
	DUTFlowItem SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906110_fail_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN_0;
	        ##EDC## SetBin SoftBins.b61906110_fail_ARR_CORE_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN;
			GoTo CORE_VMIN_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906112_fail_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN_2;
	        ##EDC## SetBin SoftBins.b61906112_fail_ARR_CORE_SSA_CORE_SCREEN_E_PREHVQK_X_X_X_LFM_0400_PMUCS_FORK_VMIN;
			GoTo CORE_VMIN_REPAIR;
        }
	}
    DUTFlowItem CORE_VMIN_REPAIR CORE_VMIN_REPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN;
		}
	}
	DUTFlowItem XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906120_fail_XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN_0;
	        ##EDC## SetBin SoftBins.b61906120_fail_ARR_CORE_XSA_CORE_SCREEN_E_PREHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_VMIN;
			GoTo SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN;
		}
	}
	DUTFlowItem SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61906130_fail_SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN_0;
	        ##EDC## SetBin SoftBins.b61906130_fail_ARR_CORE_SSA_CORE_SCREEN_E_PREHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_VMIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO_SDTSTRESS
{
	DUTFlowItem XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17612020_fail_XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK_0;
	        ##EDC## SetBin SoftBins.b17612020_fail_ARR_CORE_XSA_CORE_SHMOO_E_HOTSTRESS_TITO_CRSA_NOM_LFM_0400_MCLK;
			GoTo SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17612030_fail_SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17612030_fail_ARR_CORE_SSA_CORE_SHMOO_E_HOTSTRESS_TITO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_HOTSTRESS @HOTSTRESS_SubFlow
{
	DUTFlowItem SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613510_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17613510_fail_ARR_CORE_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613513_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_3;
	        ##EDC## SetBin SoftBins.b17613513_fail_ARR_CORE_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613514_fail_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_4;
	        ##EDC## SetBin SoftBins.b17613514_fail_ARR_CORE_SSA_CORE_HVQK_K_HOTSTRESS_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
        }
	}
	DUTFlowItem ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n90213520_fail_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_0;
	        ##EDC## SetBin SoftBins.b90213520_fail_ARR_CORE_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR;
			GoTo XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK;
		}
	}
	DUTFlowItem XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613500_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_0;
	        ##EDC## SetBin SoftBins.b17613500_fail_ARR_CORE_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
		}
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613503_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_3;
	        ##EDC## SetBin SoftBins.b17613503_fail_ARR_CORE_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17613504_fail_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK_4;
	        ##EDC## SetBin SoftBins.b17613504_fail_ARR_CORE_XSA_CORE_HVQK_K_HOTSTRESS_TITO_CRSA_NOM_LFM_400_MCLK;
			GoTo ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
        }
	}
	DUTFlowItem ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n90213530_fail_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR_0;
	        ##EDC## SetBin SoftBins.b90213530_fail_ARR_CORE_ALL_CORE_PATMOD_K_HOTSTRESS_X_X_X_X_X_DLVR_POR;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO_SDTSTRESS SHMOO_SDTSTRESS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SDTEND_SHMOO
{
	DUTFlowItem XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17616020_fail_XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK_0;
	        ##EDC## SetBin SoftBins.b17616020_fail_ARR_CORE_XSA_CORE_SHMOO_E_SDTEND_TITO_CRSA_NOM_LFM_400_MCLK;
			GoTo SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17616030_fail_SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17616030_fail_ARR_CORE_SSA_CORE_SHMOO_E_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_SBCLK;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_SDTEND @SDTEND_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61276000_fail_XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL_0;
	        SetBin SoftBins.b61276000_fail_ARR_CORE_XSA_CORE_VMIN_K_SDTEND_TITO_CRSA_NOM_LFM_400_CORE_ALL;
			GoTo SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61276010_fail_SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS_0;
	        SetBin SoftBins.b61276010_fail_ARR_CORE_SSA_CORE_VMIN_K_SDTEND_TITO_SAN_NOM_LFM_400_PMUCS;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SDTEND_SHMOO SDTEND_SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n26612500_fail_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL_0;
	        SetBin SoftBins.b26612500_fail_ARR_CORE_XSA_CORE_VMIN_K_POSTHVQK_TITO_CRSA_NOM_LFM_0400_CORE_ALL;
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n26612510_fail_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS_0;
	        SetBin SoftBins.b26612510_fail_ARR_CORE_SSA_CORE_VMIN_K_POSTHVQK_TITO_SAN_NOM_LFM_0400_PMUCS;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61225130_fail_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL_0;
	        SetBin SoftBins.b61225130_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_ALL;
			GoTo LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21225140_fail_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL_0;
	        SetBin SoftBins.b21225140_fail_ARR_CORE_LSA_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_RF_ALL;
			GoTo ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL;
		}
	}
	DUTFlowItem ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21225150_fail_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL_0;
	        SetBin SoftBins.b21225150_fail_ARR_CORE_ROM_CORE_VCHK_K_END_TICO_CR_NOM_LFM_1500_ROM_ALL;
			GoTo SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61225120_fail_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS_0;
	        SetBin SoftBins.b61225120_fail_ARR_CORE_SSA_CORE_VCHK_K_END_TITO_SAN_NOM_LFM_0400_PMUCS;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17612100_fail_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK_0;
	        ##EDC## SetBin SoftBins.b17612100_fail_ARR_CORE_XSA_CORE_VMAX_K_END_TICO_CRSA_NOM_LFM_1500_MCLK;
			GoTo ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK;
		}
	}
	DUTFlowItem ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17212110_fail_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17212110_fail_ARR_CORE_ROM_CORE_VMAX_K_END_TICO_CR_NOM_LFM_1500_SBCLK;
			GoTo SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
		}
	}
	DUTFlowItem SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n17612120_fail_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK_0;
	        ##EDC## SetBin SoftBins.b17612120_fail_ARR_CORE_SSA_CORE_VMAX_K_END_TICO_SAN_NOM_LFM_0400_PMUCS_SBCLK;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO
{
	DUTFlowItem SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61225600_fail_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM_0;
	        ##EDC## SetBin SoftBins.b61225600_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TICO_CRSA_NOM_LFM_1500_MLC_SRAM;
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
		}
	}
	DUTFlowItem LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21225610_fail_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL_0;
	        ##EDC## SetBin SoftBins.b21225610_fail_ARR_CORE_LSA_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_RF_ALL;
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
		}
	}
	DUTFlowItem ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n21225620_fail_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM_0;
	        ##EDC## SetBin SoftBins.b21225620_fail_ARR_CORE_ROM_CORE_SHMOO_E_END_TICO_CR_NOM_LFM_1500_ROM;
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS;
		}
	}
	DUTFlowItem SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61225630_fail_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS_0;
	        ##EDC## SetBin SoftBins.b61225630_fail_ARR_CORE_SSA_CORE_SHMOO_E_END_TITO_CRSA_NOM_LFM_0400_PMUCS;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_ENDTFM @ENDTFM_SubFlow
{
	DUTFlowItem XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61245700_fail_XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL_0;
	        ##EDC## SetBin SoftBins.b61245700_fail_ARR_CORE_XSA_CORE_VMIN_E_ENDTFM_TITO_CRSA_NOM_HFM_3000_CORE_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ENDHFM
{
	DUTFlowItem XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL 
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_CORE::n61255720_fail_XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL_0;
	        SetBin SoftBins.b61255720_fail_ARR_CORE_XSA_CORE_VMIN_K_ENDHFM_TITO_CRSA_NOM_TFM_4600_CORE_ALL;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_CORE_EXVF @EXVF_SubFlow
{
    DUTFlowItem ENDTFM ENDTFM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo ENDHFM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ENDHFM;
		}
	}
    DUTFlowItem ENDHFM ENDHFM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo ;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo ;
		}
	}
}