{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1447541228909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1447541228919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 14 16:47:08 2015 " "Processing started: Sat Nov 14 16:47:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1447541228919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1447541228919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off feature_calc -c feature_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off feature_calc -c feature_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1447541228919 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1447541229299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_fullbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_fullbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_fullBit-behavior " "Found design unit 1: adder_fullBit-behavior" {  } { { "adder_fullBit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/adder_fullBit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_fullBit " "Found entity 1: adder_fullBit" {  } { { "adder_fullBit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/adder_fullBit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "feature_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file feature_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 feature_calc-behavior " "Found design unit 1: feature_calc-behavior" {  } { { "feature_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""} { "Info" "ISGN_ENTITY_NAME" "1 feature_calc " "Found entity 1: feature_calc" {  } { { "feature_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_nbit-behavior " "Found design unit 1: adder_nbit-behavior" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/adder_nbit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_nbit " "Found entity 1: adder_nbit" {  } { { "adder_nbit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/adder_nbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rect_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rect_calc-behavior " "Found design unit 1: rect_calc-behavior" {  } { { "rect_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""} { "Info" "ISGN_ENTITY_NAME" "1 rect_calc " "Found entity 1: rect_calc" {  } { { "rect_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_feature_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_feature_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_feature_calc-behavior " "Found design unit 1: tb_feature_calc-behavior" {  } { { "tb_feature_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_feature_calc " "Found entity 1: tb_feature_calc" {  } { { "tb_feature_calc.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_unsign25bit_to_unsign25bitwithcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_unsign25bit_to_unsign25bitwithcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_unsign25bit_to_unsign25bitwithcarry-SYN " "Found design unit 1: lpm_add_unsign25bit_to_unsign25bitwithcarry-SYN" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_unsign25bit_to_unsign25bitWithCarry " "Found entity 1: lpm_add_unsign25bit_to_unsign25bitWithCarry" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult_sign27bit_sign15bit_to_sign42bit-SYN " "Found design unit 1: lpm_mult_sign27bit_sign15bit_to_sign42bit-SYN" {  } { { "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult_sign27bit_sign15bit_to_sign42bit " "Found entity 1: lpm_mult_sign27bit_sign15bit_to_sign42bit" {  } { { "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_sub_unsign26bit_to_unsign26bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_sub_unsign26bit_to_unsign26bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_sub_unsign26bit_to_unsign26bit-SYN " "Found design unit 1: lpm_sub_unsign26bit_to_unsign26bit-SYN" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_sub_unsign26bit_to_unsign26bit " "Found entity 1: lpm_sub_unsign26bit_to_unsign26bit" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sign43bit_to_sign43bitwithcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sign43bit_to_sign43bitwithcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sign43bit_to_sign43bitwithcarry-SYN " "Found design unit 1: lpm_add_sign43bit_to_sign43bitwithcarry-SYN" {  } { { "lpm_add_sign43bit_to_sign43bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sign43bit_to_sign43bitWithCarry " "Found entity 1: lpm_add_sign43bit_to_sign43bitWithCarry" {  } { { "lpm_add_sign43bit_to_sign43bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sign42bit_to_sign42bitwithcarry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sign42bit_to_sign42bitwithcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sign42bit_to_sign42bitwithcarry-SYN " "Found design unit 1: lpm_add_sign42bit_to_sign42bitwithcarry-SYN" {  } { { "lpm_add_sign42bit_to_sign42bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sign42bit_to_sign42bitWithCarry " "Found entity 1: lpm_add_sign42bit_to_sign42bitWithCarry" {  } { { "lpm_add_sign42bit_to_sign42bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "feature_calc " "Elaborating entity \"feature_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1447541242095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rect_calc rect_calc:rect0 " "Elaborating entity \"rect_calc\" for hierarchy \"rect_calc:rect0\"" {  } { { "feature_calc.vhd" "rect0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_unsign25bit_to_unsign25bitWithCarry rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0 " "Elaborating entity \"lpm_add_unsign25bit_to_unsign25bitWithCarry\" for hierarchy \"rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\"" {  } { { "rect_calc.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541242155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242165 ""}  } { { "lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447541242165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89i " "Found entity 1: add_sub_89i" {  } { { "db/add_sub_89i.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/db/add_sub_89i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_89i rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89i:auto_generated " "Elaborating entity \"add_sub_89i\" for hierarchy \"rect_calc:rect0\|lpm_add_unsign25bit_to_unsign25bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_89i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_sub_unsign26bit_to_unsign26bit rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0 " "Elaborating entity \"lpm_sub_unsign26bit_to_unsign26bit\" for hierarchy \"rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\"" {  } { { "rect_calc.vhd" "sub0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242235 ""}  } { { "lpm_sub_unsign26bit_to_unsign26bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447541242235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frh " "Found entity 1: add_sub_frh" {  } { { "db/add_sub_frh.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/db/add_sub_frh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_frh rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_frh:auto_generated " "Elaborating entity \"add_sub_frh\" for hierarchy \"rect_calc:rect0\|lpm_sub_unsign26bit_to_unsign26bit:sub0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_frh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult_sign27bit_sign15bit_to_sign42bit rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0 " "Elaborating entity \"lpm_mult_sign27bit_sign15bit_to_sign42bit\" for hierarchy \"rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\"" {  } { { "rect_calc.vhd" "mult0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" "lpm_mult_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 15 " "Parameter \"lpm_widthb\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 42 " "Parameter \"lpm_widthp\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242334 ""}  } { { "lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447541242334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n8n " "Found entity 1: mult_n8n" {  } { { "db/mult_n8n.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/db/mult_n8n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_n8n rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component\|mult_n8n:auto_generated " "Elaborating entity \"mult_n8n\" for hierarchy \"rect_calc:rect0\|lpm_mult_sign27bit_sign15bit_to_sign42bit:mult0\|lpm_mult:lpm_mult_component\|mult_n8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sign42bit_to_sign42bitWithCarry lpm_add_sign42bit_to_sign42bitWithCarry:add0 " "Elaborating entity \"lpm_add_sign42bit_to_sign42bitWithCarry\" for hierarchy \"lpm_add_sign42bit_to_sign42bitWithCarry:add0\"" {  } { { "feature_calc.vhd" "add0" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sign42bit_to_sign42bitWithCarry.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sign42bit_to_sign42bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 42 " "Parameter \"lpm_width\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242451 ""}  } { { "lpm_add_sign42bit_to_sign42bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447541242451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_42i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_42i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_42i " "Found entity 1: add_sub_42i" {  } { { "db/add_sub_42i.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/db/add_sub_42i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_42i lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_42i:auto_generated " "Elaborating entity \"add_sub_42i\" for hierarchy \"lpm_add_sign42bit_to_sign42bitWithCarry:add0\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_42i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sign43bit_to_sign43bitWithCarry lpm_add_sign43bit_to_sign43bitWithCarry:add1 " "Elaborating entity \"lpm_add_sign43bit_to_sign43bitWithCarry\" for hierarchy \"lpm_add_sign43bit_to_sign43bitWithCarry:add1\"" {  } { { "feature_calc.vhd" "add1" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sign43bit_to_sign43bitWithCarry.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sign43bit_to_sign43bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 43 " "Parameter \"lpm_width\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242511 ""}  } { { "lpm_add_sign43bit_to_sign43bitWithCarry.vhd" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1447541242511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_52i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_52i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_52i " "Found entity 1: add_sub_52i" {  } { { "db/add_sub_52i.tdf" "" { Text "C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/db/add_sub_52i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1447541242571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1447541242571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_52i lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_52i:auto_generated " "Elaborating entity \"add_sub_52i\" for hierarchy \"lpm_add_sign43bit_to_sign43bitWithCarry:add1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_52i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1447541242571 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "249 " "Ignored 249 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "249 " "Ignored 249 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1447541242911 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1447541242911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1447541243541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1447541244331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1447541244331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "826 " "Implemented 826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "345 " "Implemented 345 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1447541244411 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1447541244411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "425 " "Implemented 425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1447541244411 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1447541244411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1447541244411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1447541244451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 14 16:47:24 2015 " "Processing ended: Sat Nov 14 16:47:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1447541244451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1447541244451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1447541244451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1447541244451 ""}
