# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do basic-logic_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+A:/Git/learn-verilog/soc-fpga-design/basic-logic {A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:54 on Oct 02,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+A:/Git/learn-verilog/soc-fpga-design/basic-logic" A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v 
# -- Compiling module or_gate_b
# 
# Top level modules:
# 	or_gate_b
# End time: 10:12:54 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:13:13 on Oct 02,2024
# vlog -reportprogress 300 -work work A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v 
# -- Compiling module testbench_or_gate_b
# 
# Top level modules:
# 	testbench_or_gate_b
# End time: 10:13:13 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_or_gate_b
# vsim work.testbench_or_gate_b 
# Start time: 10:13:20 on Oct 02,2024
# Loading work.testbench_or_gate_b
# Loading work.or_gate_b
add wave -position end  sim:/testbench_or_gate_b/a
add wave -position end  sim:/testbench_or_gate_b/b
add wave -position end  sim:/testbench_or_gate_b/y
run -all
# End time: 10:29:27 on Oct 02,2024, Elapsed time: 0:16:07
# Errors: 0, Warnings: 0
