$date
	Sun Oct 23 06:57:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#502211
b1 !
1"
#502214
b1 &
b1 %
1$
#502215
0"
#502218
1#
#502222
b0 &
0#
b0 %
0$
#1447854
b10100 &
b10100 %
1$
b10100 !
1"
#1447855
0"
#1447858
b1010 &
b1010 %
#1447862
b101 &
b101 %
#1447866
b10000 &
b10000 %
#1447870
b1000 &
b1000 %
#1447874
b100 &
b100 %
#1447878
b10 &
b10 %
#1447882
b1 &
b1 %
1#
#1447886
b0 &
0#
b0 %
0$
#2490447
b1000 !
1"
#2490450
b1000 &
b1000 %
1$
#2490451
0"
#2490454
b100 &
b100 %
#2490458
b10 &
b10 %
#2490462
b1 &
1#
b1 %
#2490466
b0 &
b0 %
0#
0$
#4500012
