INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram3/sim/dataram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram2/sim/dataram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram1/sim/dataram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/dataram0/sim/dataram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram3/sim/insram3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insram3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram2/sim/insram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insram2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram1/sim/insram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/ip/insram0/sim/insram0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insram0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/HILOreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HILOreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Mem_or_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_or_IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/Minisys_1A_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/access_datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module access_datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/calculate_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/decode_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/execute_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/fetch_instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pipedevices.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipedevices
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/post_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module post_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/pre_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.srcs/sim_1/new/Minisys_1A_CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Minisys_1A_CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ENHg/Desktop/Minisys_1A_CPU_2/Minisys_1A_CPU/Minisys_1A_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
