#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x560234206380 .scope module, "MemoryController" "MemoryController" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "wating";
    .port_info 8 /INPUT 1 "wr";
    .port_info 9 /INPUT 3 "len";
    .port_info 10 /INPUT 32 "addr";
    .port_info 11 /INPUT 32 "value";
    .port_info 12 /OUTPUT 1 "ready";
    .port_info 13 /OUTPUT 32 "result";
L_0x56023423c460 .functor AND 1, L_0x56023427bb10, L_0x56023428bdd0, C4<1>, C4<1>;
o0x7fb4d7cfa7f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x560234239140 .functor XNOR 1, v0x560234260db0_0, o0x7fb4d7cfa7f8, C4<0>, C4<0>;
L_0x560234238b80 .functor AND 1, L_0x56023423c460, L_0x560234239140, C4<1>, C4<1>;
L_0x560234223530 .functor AND 1, L_0x560234238b80, L_0x56023428c0b0, C4<1>, C4<1>;
L_0x56023422fc20 .functor AND 1, L_0x560234223530, L_0x56023428c2b0, C4<1>, C4<1>;
L_0x56023421e400 .functor AND 1, L_0x56023422fc20, L_0x56023428c450, C4<1>, C4<1>;
o0x7fb4d7cfa708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x560234215670 .functor AND 1, o0x7fb4d7cfa708, L_0x56023428c730, C4<1>, C4<1>;
L_0x56023428c920 .functor BUFZ 1, v0x56023425fcc0_0, C4<0>, C4<0>, C4<0>;
L_0x56023428ca10 .functor BUFZ 32, v0x56023425fb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56023428cae0 .functor BUFZ 8, v0x56023425fbe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x56023421e520_0 .net *"_ivl_1", 0 0, L_0x56023427bb10;  1 drivers
v0x56023421e5f0_0 .net *"_ivl_11", 0 0, L_0x56023423c460;  1 drivers
v0x560234215790_0 .net *"_ivl_12", 0 0, L_0x560234239140;  1 drivers
v0x56023425f000_0 .net *"_ivl_15", 0 0, L_0x560234238b80;  1 drivers
v0x56023425f0c0_0 .net *"_ivl_16", 0 0, L_0x56023428c0b0;  1 drivers
v0x56023425f180_0 .net *"_ivl_19", 0 0, L_0x560234223530;  1 drivers
v0x56023425f240_0 .net *"_ivl_2", 31 0, L_0x56023427bc10;  1 drivers
v0x56023425f320_0 .net *"_ivl_20", 0 0, L_0x56023428c2b0;  1 drivers
v0x56023425f3e0_0 .net *"_ivl_23", 0 0, L_0x56023422fc20;  1 drivers
v0x56023425f4a0_0 .net *"_ivl_24", 0 0, L_0x56023428c450;  1 drivers
v0x56023425f560_0 .net *"_ivl_31", 0 0, L_0x56023428c730;  1 drivers
L_0x7fb4d7cb1018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56023425f620_0 .net *"_ivl_5", 28 0, L_0x7fb4d7cb1018;  1 drivers
L_0x7fb4d7cb1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56023425f700_0 .net/2u *"_ivl_6", 31 0, L_0x7fb4d7cb1060;  1 drivers
v0x56023425f7e0_0 .net *"_ivl_8", 0 0, L_0x56023428bdd0;  1 drivers
o0x7fb4d7cfa378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56023425f8a0_0 .net "addr", 31 0, o0x7fb4d7cfa378;  0 drivers
v0x56023425f980_0 .var "busy", 0 0;
o0x7fb4d7cfa3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56023425fa40_0 .net "clk_in", 0 0, o0x7fb4d7cfa3d8;  0 drivers
v0x56023425fb00_0 .var "current_addr", 31 0;
v0x56023425fbe0_0 .var "current_value", 7 0;
v0x56023425fcc0_0 .var "current_wr", 0 0;
o0x7fb4d7cfa498 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x56023425fd80_0 .net "len", 2 0, o0x7fb4d7cfa498;  0 drivers
v0x56023425fe60_0 .net "mem_a", 31 0, L_0x56023428ca10;  1 drivers
o0x7fb4d7cfa4f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56023425ff40_0 .net "mem_din", 7 0, o0x7fb4d7cfa4f8;  0 drivers
v0x560234260020_0 .net "mem_dout", 7 0, L_0x56023428cae0;  1 drivers
v0x560234260100_0 .net "mem_wr", 0 0, L_0x56023428c920;  1 drivers
v0x5602342601c0_0 .net "need_work", 0 0, L_0x560234215670;  1 drivers
o0x7fb4d7cfa5b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234260280_0 .net "rdy_in", 0 0, o0x7fb4d7cfa5b8;  0 drivers
v0x560234260340_0 .net "ready", 0 0, L_0x56023421e400;  1 drivers
v0x560234260400_0 .var "res", 31 0;
v0x5602342604e0_0 .net "result", 31 0, L_0x56023428c640;  1 drivers
o0x7fb4d7cfa678 .functor BUFZ 1, C4<z>; HiZ drive
v0x5602342605c0_0 .net "rst_in", 0 0, o0x7fb4d7cfa678;  0 drivers
v0x560234260680_0 .var "state", 2 0;
o0x7fb4d7cfa6d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560234260760_0 .net "value", 31 0, o0x7fb4d7cfa6d8;  0 drivers
v0x560234260a50_0 .net "wating", 0 0, o0x7fb4d7cfa708;  0 drivers
v0x560234260b10_0 .var "work_addr", 31 0;
v0x560234260bf0_0 .var "work_len", 2 0;
v0x560234260cd0_0 .var "work_value", 31 0;
v0x560234260db0_0 .var "work_wr", 0 0;
v0x560234260e70_0 .net "wr", 0 0, o0x7fb4d7cfa7f8;  0 drivers
E_0x560234186ce0 .event posedge, v0x56023425fa40_0;
L_0x56023427bb10 .reduce/nor v0x56023425f980_0;
L_0x56023427bc10 .concat [ 3 29 0 0], v0x560234260680_0, L_0x7fb4d7cb1018;
L_0x56023428bdd0 .cmp/eq 32, L_0x56023427bc10, L_0x7fb4d7cb1060;
L_0x56023428c0b0 .cmp/eq 3, v0x560234260bf0_0, o0x7fb4d7cfa498;
L_0x56023428c2b0 .cmp/eq 32, v0x560234260b10_0, o0x7fb4d7cfa378;
L_0x56023428c450 .cmp/eq 32, v0x560234260cd0_0, o0x7fb4d7cfa6d8;
L_0x56023428c640 .ufunc/vec4 TD_MemoryController.sign_extend, 32, o0x7fb4d7cfa498, o0x7fb4d7cfa4f8, v0x560234260400_0 (v0x560234238ca0_0, v0x560234223650_0, v0x56023422fd40_0) S_0x560234217f10;
L_0x56023428c730 .reduce/nor L_0x56023421e400;
S_0x560234217f10 .scope function.vec4.s32, "sign_extend" "sign_extend" 2 123, 2 123 0, S_0x560234206380;
 .timescale -9 -12;
v0x560234238ca0_0 .var "len", 2 0;
v0x560234223650_0 .var "mem_din", 7 0;
; Variable sign_extend is vec4 return value of scope S_0x560234217f10
v0x56023422fd40_0 .var "value", 31 0;
TD_MemoryController.sign_extend ;
    %load/vec4 v0x560234238ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x560234223650_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x560234223650_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x560234223650_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x560234223650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56023422fd40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x560234223650_0;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x560234223650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56023422fd40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x560234223650_0;
    %load/vec4 v0x56023422fd40_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to sign_extend (store_vec4_to_lval)
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %end;
S_0x56023422eda0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 3 29;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 6 "addr_a";
    .port_info 3 /INPUT 6 "addr_b";
    .port_info 4 /INPUT 8 "din_a";
    .port_info 5 /OUTPUT 8 "dout_a";
    .port_info 6 /OUTPUT 8 "dout_b";
P_0x5602341416a0 .param/l "ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000000110>;
P_0x5602341416e0 .param/l "DATA_WIDTH" 0 3 32, +C4<00000000000000000000000000001000>;
L_0x56023428ce30 .functor BUFZ 8, L_0x56023428cc10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x56023428d190 .functor BUFZ 8, L_0x56023428cf20, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560234261130_0 .net *"_ivl_0", 7 0, L_0x56023428cc10;  1 drivers
v0x560234261230_0 .net *"_ivl_10", 7 0, L_0x56023428cff0;  1 drivers
L_0x7fb4d7cb10f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234261310_0 .net *"_ivl_13", 1 0, L_0x7fb4d7cb10f0;  1 drivers
v0x5602342613d0_0 .net *"_ivl_2", 7 0, L_0x56023428cd10;  1 drivers
L_0x7fb4d7cb10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5602342614b0_0 .net *"_ivl_5", 1 0, L_0x7fb4d7cb10a8;  1 drivers
v0x560234261590_0 .net *"_ivl_8", 7 0, L_0x56023428cf20;  1 drivers
o0x7fb4d7cfabe8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x560234261670_0 .net "addr_a", 5 0, o0x7fb4d7cfabe8;  0 drivers
o0x7fb4d7cfac18 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x560234261750_0 .net "addr_b", 5 0, o0x7fb4d7cfac18;  0 drivers
o0x7fb4d7cfac48 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234261830_0 .net "clk", 0 0, o0x7fb4d7cfac48;  0 drivers
o0x7fb4d7cfac78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5602342618f0_0 .net "din_a", 7 0, o0x7fb4d7cfac78;  0 drivers
v0x5602342619d0_0 .net "dout_a", 7 0, L_0x56023428ce30;  1 drivers
v0x560234261ab0_0 .net "dout_b", 7 0, L_0x56023428d190;  1 drivers
v0x560234261b90_0 .var "q_addr_a", 5 0;
v0x560234261c70_0 .var "q_addr_b", 5 0;
v0x560234261d50 .array "ram", 0 63, 7 0;
o0x7fb4d7cfad68 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234261e10_0 .net "we", 0 0, o0x7fb4d7cfad68;  0 drivers
E_0x560234194fa0 .event posedge, v0x560234261830_0;
L_0x56023428cc10 .array/port v0x560234261d50, L_0x56023428cd10;
L_0x56023428cd10 .concat [ 6 2 0 0], v0x560234261b90_0, L_0x7fb4d7cb10a8;
L_0x56023428cf20 .array/port v0x560234261d50, L_0x56023428cff0;
L_0x56023428cff0 .concat [ 6 2 0 0], v0x560234261c70_0, L_0x7fb4d7cb10f0;
S_0x560234237960 .scope module, "register" "register" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 5 "set_reg";
    .port_info 4 /INPUT 32 "set_val";
    .port_info 5 /INPUT 5 "get_reg_1";
    .port_info 6 /INPUT 5 "get_reg_2";
    .port_info 7 /OUTPUT 32 "get_val_1";
    .port_info 8 /OUTPUT 32 "get_val_2";
L_0x56023428d4e0 .functor BUFZ 32, L_0x56023428d250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56023428d7e0 .functor BUFZ 32, L_0x56023428d5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560234262110_0 .net *"_ivl_0", 31 0, L_0x56023428d250;  1 drivers
v0x560234262210_0 .net *"_ivl_10", 6 0, L_0x56023428d640;  1 drivers
L_0x7fb4d7cb1180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5602342622f0_0 .net *"_ivl_13", 1 0, L_0x7fb4d7cb1180;  1 drivers
v0x5602342623b0_0 .net *"_ivl_2", 6 0, L_0x56023428d320;  1 drivers
L_0x7fb4d7cb1138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234262490_0 .net *"_ivl_5", 1 0, L_0x7fb4d7cb1138;  1 drivers
v0x5602342625c0_0 .net *"_ivl_8", 31 0, L_0x56023428d5a0;  1 drivers
o0x7fb4d7cfb038 .functor BUFZ 1, C4<z>; HiZ drive
v0x5602342626a0_0 .net "clk_in", 0 0, o0x7fb4d7cfb038;  0 drivers
o0x7fb4d7cfb068 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x560234262760_0 .net "get_reg_1", 4 0, o0x7fb4d7cfb068;  0 drivers
o0x7fb4d7cfb098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x560234262840_0 .net "get_reg_2", 4 0, o0x7fb4d7cfb098;  0 drivers
v0x560234262920_0 .net "get_val_1", 31 0, L_0x56023428d4e0;  1 drivers
v0x560234262a00_0 .net "get_val_2", 31 0, L_0x56023428d7e0;  1 drivers
o0x7fb4d7cfb128 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234262ae0_0 .net "rdy_in", 0 0, o0x7fb4d7cfb128;  0 drivers
v0x560234262ba0 .array "regfile", 0 31, 31 0;
o0x7fb4d7cfb158 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234262c60_0 .net "rst_in", 0 0, o0x7fb4d7cfb158;  0 drivers
o0x7fb4d7cfb188 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x560234262d20_0 .net "set_reg", 4 0, o0x7fb4d7cfb188;  0 drivers
o0x7fb4d7cfb1b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560234262e00_0 .net "set_val", 31 0, o0x7fb4d7cfb1b8;  0 drivers
E_0x560234188420 .event posedge, v0x5602342626a0_0;
L_0x56023428d250 .array/port v0x560234262ba0, L_0x56023428d320;
L_0x56023428d320 .concat [ 5 2 0 0], o0x7fb4d7cfb068, L_0x7fb4d7cb1138;
L_0x56023428d5a0 .array/port v0x560234262ba0, L_0x56023428d640;
L_0x56023428d640 .concat [ 5 2 0 0], o0x7fb4d7cfb098, L_0x7fb4d7cb1180;
S_0x560234239e20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 21, 4 21 0, S_0x560234237960;
 .timescale -9 -12;
v0x560234262010_0 .var/i "i", 31 0;
S_0x560234237ce0 .scope module, "testbench" "testbench" 5 5;
 .timescale -9 -12;
v0x56023427b980_0 .var "clk", 0 0;
v0x56023427ba40_0 .var "rst", 0 0;
S_0x56023423a1a0 .scope module, "top" "riscv_top" 5 10, 6 4 0, S_0x560234237ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EXCLK";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 1 "Tx";
    .port_info 3 /INPUT 1 "Rx";
    .port_info 4 /OUTPUT 1 "led";
P_0x560234254650 .param/l "RAM_ADDR_WIDTH" 1 6 18, +C4<00000000000000000000000000010001>;
P_0x560234254690 .param/l "SIM" 0 6 6, +C4<00000000000000000000000000000001>;
P_0x5602342546d0 .param/l "SYS_CLK_FREQ" 1 6 16, +C4<00000101111101011110000100000000>;
P_0x560234254710 .param/l "UART_BAUD_RATE" 1 6 17, +C4<00000000000000011100001000000000>;
L_0x56023428d8a0 .functor BUFZ 1, v0x56023427b980_0, C4<0>, C4<0>, C4<0>;
L_0x56023428dfc0 .functor NOT 1, L_0x5602342968d0, C4<0>, C4<0>, C4<0>;
L_0x56023428e4c0 .functor OR 1, v0x56023427b7b0_0, v0x560234275ad0_0, C4<0>, C4<0>;
L_0x560234295e90 .functor BUFZ 1, L_0x5602342968d0, C4<0>, C4<0>, C4<0>;
L_0x560234295fa0 .functor BUFZ 8, L_0x560234296a90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fb4d7cb1ba0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x560234296190 .functor AND 32, L_0x560234296060, L_0x7fb4d7cb1ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5602342963f0 .functor BUFZ 1, L_0x5602342962a0, C4<0>, C4<0>, C4<0>;
L_0x560234296690 .functor BUFZ 8, L_0x56023428ded0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560234278d40_0 .net "EXCLK", 0 0, v0x56023427b980_0;  1 drivers
o0x7fb4d7cfc658 .functor BUFZ 1, C4<z>; HiZ drive
v0x560234278e20_0 .net "Rx", 0 0, o0x7fb4d7cfc658;  0 drivers
v0x560234278ee0_0 .net "Tx", 0 0, L_0x560234291690;  1 drivers
L_0x7fb4d7cb12e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560234278fb0_0 .net/2u *"_ivl_10", 0 0, L_0x7fb4d7cb12e8;  1 drivers
L_0x7fb4d7cb1330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560234279050_0 .net/2u *"_ivl_12", 0 0, L_0x7fb4d7cb1330;  1 drivers
v0x560234279130_0 .net *"_ivl_23", 1 0, L_0x560234295a40;  1 drivers
L_0x7fb4d7cb1a80 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560234279210_0 .net/2u *"_ivl_24", 1 0, L_0x7fb4d7cb1a80;  1 drivers
v0x5602342792f0_0 .net *"_ivl_26", 0 0, L_0x560234295b70;  1 drivers
L_0x7fb4d7cb1ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5602342793b0_0 .net/2u *"_ivl_28", 0 0, L_0x7fb4d7cb1ac8;  1 drivers
L_0x7fb4d7cb1b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560234279520_0 .net/2u *"_ivl_30", 0 0, L_0x7fb4d7cb1b10;  1 drivers
v0x560234279600_0 .net *"_ivl_38", 31 0, L_0x560234296060;  1 drivers
L_0x7fb4d7cb1b58 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602342796e0_0 .net *"_ivl_41", 30 0, L_0x7fb4d7cb1b58;  1 drivers
v0x5602342797c0_0 .net/2u *"_ivl_42", 31 0, L_0x7fb4d7cb1ba0;  1 drivers
v0x5602342798a0_0 .net *"_ivl_44", 31 0, L_0x560234296190;  1 drivers
v0x560234279980_0 .net *"_ivl_5", 1 0, L_0x56023428e080;  1 drivers
L_0x7fb4d7cb1be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560234279a60_0 .net/2u *"_ivl_50", 0 0, L_0x7fb4d7cb1be8;  1 drivers
L_0x7fb4d7cb1c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560234279b40_0 .net/2u *"_ivl_52", 0 0, L_0x7fb4d7cb1c30;  1 drivers
v0x560234279c20_0 .net *"_ivl_56", 31 0, L_0x5602342965f0;  1 drivers
L_0x7fb4d7cb1c78 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560234279d00_0 .net *"_ivl_59", 14 0, L_0x7fb4d7cb1c78;  1 drivers
L_0x7fb4d7cb12a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560234279de0_0 .net/2u *"_ivl_6", 1 0, L_0x7fb4d7cb12a0;  1 drivers
v0x560234279ec0_0 .net *"_ivl_8", 0 0, L_0x56023428e120;  1 drivers
v0x560234279f80_0 .net "btnC", 0 0, v0x56023427ba40_0;  1 drivers
v0x56023427a040_0 .net "clk", 0 0, L_0x56023428d8a0;  1 drivers
o0x7fb4d7cfb3c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56023427a0e0_0 .net "cpu_dbgreg_dout", 31 0, o0x7fb4d7cfb3c8;  0 drivers
o0x7fb4d7cfb428 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56023427a1a0_0 .net "cpu_ram_a", 31 0, o0x7fb4d7cfb428;  0 drivers
v0x56023427a260_0 .net "cpu_ram_din", 7 0, L_0x560234296bc0;  1 drivers
o0x7fb4d7cfb488 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56023427a300_0 .net "cpu_ram_dout", 7 0, o0x7fb4d7cfb488;  0 drivers
o0x7fb4d7cfb4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56023427a3d0_0 .net "cpu_ram_wr", 0 0, o0x7fb4d7cfb4b8;  0 drivers
v0x56023427a4a0_0 .net "cpu_rdy", 0 0, L_0x560234296460;  1 drivers
v0x56023427a570_0 .net "cpumc_a", 31 0, L_0x560234296750;  1 drivers
v0x56023427a610_0 .net "cpumc_din", 7 0, L_0x560234296a90;  1 drivers
v0x56023427a700_0 .net "cpumc_wr", 0 0, L_0x5602342968d0;  1 drivers
v0x56023427a7c0_0 .net "hci_active", 0 0, L_0x5602342962a0;  1 drivers
v0x56023427aa90_0 .net "hci_active_out", 0 0, L_0x560234295650;  1 drivers
v0x56023427ab30_0 .net "hci_io_din", 7 0, L_0x560234295fa0;  1 drivers
v0x56023427ac00_0 .net "hci_io_dout", 7 0, v0x5602342761c0_0;  1 drivers
v0x56023427acd0_0 .net "hci_io_en", 0 0, L_0x560234295c60;  1 drivers
v0x56023427ada0_0 .net "hci_io_full", 0 0, L_0x56023428e580;  1 drivers
v0x56023427ae90_0 .net "hci_io_sel", 2 0, L_0x560234295950;  1 drivers
v0x56023427af30_0 .net "hci_io_wr", 0 0, L_0x560234295e90;  1 drivers
v0x56023427b000_0 .net "hci_ram_a", 16 0, v0x560234275b70_0;  1 drivers
v0x56023427b0d0_0 .net "hci_ram_din", 7 0, L_0x560234296690;  1 drivers
v0x56023427b1a0_0 .net "hci_ram_dout", 7 0, L_0x560234295760;  1 drivers
v0x56023427b270_0 .net "hci_ram_wr", 0 0, v0x560234276a10_0;  1 drivers
v0x56023427b340_0 .net "led", 0 0, L_0x5602342963f0;  1 drivers
v0x56023427b3e0_0 .net "program_finish", 0 0, v0x560234275ad0_0;  1 drivers
v0x56023427b4b0_0 .var "q_hci_io_en", 0 0;
v0x56023427b550_0 .net "ram_a", 16 0, L_0x56023428e3a0;  1 drivers
v0x56023427b640_0 .net "ram_dout", 7 0, L_0x56023428ded0;  1 drivers
v0x56023427b6e0_0 .net "ram_en", 0 0, L_0x56023428e260;  1 drivers
v0x56023427b7b0_0 .var "rst", 0 0;
v0x56023427b850_0 .var "rst_delay", 0 0;
E_0x560234254420 .event posedge, v0x560234279f80_0, v0x560234263470_0;
L_0x56023428e080 .part L_0x560234296750, 16, 2;
L_0x56023428e120 .cmp/eq 2, L_0x56023428e080, L_0x7fb4d7cb12a0;
L_0x56023428e260 .functor MUXZ 1, L_0x7fb4d7cb1330, L_0x7fb4d7cb12e8, L_0x56023428e120, C4<>;
L_0x56023428e3a0 .part L_0x560234296750, 0, 17;
L_0x560234295950 .part L_0x560234296750, 0, 3;
L_0x560234295a40 .part L_0x560234296750, 16, 2;
L_0x560234295b70 .cmp/eq 2, L_0x560234295a40, L_0x7fb4d7cb1a80;
L_0x560234295c60 .functor MUXZ 1, L_0x7fb4d7cb1b10, L_0x7fb4d7cb1ac8, L_0x560234295b70, C4<>;
L_0x560234296060 .concat [ 1 31 0 0], L_0x560234295650, L_0x7fb4d7cb1b58;
L_0x5602342962a0 .part L_0x560234296190, 0, 1;
L_0x560234296460 .functor MUXZ 1, L_0x7fb4d7cb1c30, L_0x7fb4d7cb1be8, L_0x5602342962a0, C4<>;
L_0x5602342965f0 .concat [ 17 15 0 0], v0x560234275b70_0, L_0x7fb4d7cb1c78;
L_0x560234296750 .functor MUXZ 32, o0x7fb4d7cfb428, L_0x5602342965f0, L_0x5602342962a0, C4<>;
L_0x5602342968d0 .functor MUXZ 1, o0x7fb4d7cfb4b8, v0x560234276a10_0, L_0x5602342962a0, C4<>;
L_0x560234296a90 .functor MUXZ 8, o0x7fb4d7cfb488, L_0x560234295760, L_0x5602342962a0, C4<>;
L_0x560234296bc0 .functor MUXZ 8, L_0x56023428ded0, v0x5602342761c0_0, v0x56023427b4b0_0, C4<>;
S_0x56023423a580 .scope module, "cpu0" "cpu" 6 100, 7 4 0, S_0x56023423a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rdy_in";
    .port_info 3 /INPUT 8 "mem_din";
    .port_info 4 /OUTPUT 8 "mem_dout";
    .port_info 5 /OUTPUT 32 "mem_a";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /INPUT 1 "io_buffer_full";
    .port_info 8 /OUTPUT 32 "dbgreg_dout";
v0x560234263470_0 .net "clk_in", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234263550_0 .net "dbgreg_dout", 31 0, o0x7fb4d7cfb3c8;  alias, 0 drivers
v0x560234263630_0 .net "io_buffer_full", 0 0, L_0x56023428e580;  alias, 1 drivers
v0x560234263700_0 .net "mem_a", 31 0, o0x7fb4d7cfb428;  alias, 0 drivers
v0x5602342637e0_0 .net "mem_din", 7 0, L_0x560234296bc0;  alias, 1 drivers
v0x560234263910_0 .net "mem_dout", 7 0, o0x7fb4d7cfb488;  alias, 0 drivers
v0x5602342639f0_0 .net "mem_wr", 0 0, o0x7fb4d7cfb4b8;  alias, 0 drivers
v0x560234263ab0_0 .net "rdy_in", 0 0, L_0x560234296460;  alias, 1 drivers
v0x560234263b70_0 .net "rst_in", 0 0, L_0x56023428e4c0;  1 drivers
E_0x560234254460 .event posedge, v0x560234263470_0;
S_0x560234263d50 .scope module, "hci0" "hci" 6 117, 8 30 0, S_0x56023423a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "ram_wr";
    .port_info 6 /OUTPUT 17 "ram_a";
    .port_info 7 /INPUT 8 "ram_din";
    .port_info 8 /OUTPUT 8 "ram_dout";
    .port_info 9 /INPUT 3 "io_sel";
    .port_info 10 /INPUT 1 "io_en";
    .port_info 11 /INPUT 8 "io_din";
    .port_info 12 /OUTPUT 8 "io_dout";
    .port_info 13 /INPUT 1 "io_wr";
    .port_info 14 /OUTPUT 1 "io_full";
    .port_info 15 /OUTPUT 1 "program_finish";
    .port_info 16 /INPUT 32 "cpu_dbgreg_din";
P_0x560234263f00 .param/l "BAUD_RATE" 0 8 34, +C4<00000000000000011100001000000000>;
P_0x560234263f40 .param/l "DBG_UART_PARITY_ERR" 1 8 72, +C4<00000000000000000000000000000000>;
P_0x560234263f80 .param/l "DBG_UNKNOWN_OPCODE" 1 8 73, +C4<00000000000000000000000000000001>;
P_0x560234263fc0 .param/l "IO_IN_BUF_WIDTH" 1 8 111, +C4<00000000000000000000000000001010>;
P_0x560234264000 .param/l "OP_CPU_REG_RD" 1 8 60, C4<00000001>;
P_0x560234264040 .param/l "OP_CPU_REG_WR" 1 8 61, C4<00000010>;
P_0x560234264080 .param/l "OP_DBG_BRK" 1 8 62, C4<00000011>;
P_0x5602342640c0 .param/l "OP_DBG_RUN" 1 8 63, C4<00000100>;
P_0x560234264100 .param/l "OP_DISABLE" 1 8 69, C4<00001011>;
P_0x560234264140 .param/l "OP_ECHO" 1 8 59, C4<00000000>;
P_0x560234264180 .param/l "OP_IO_IN" 1 8 64, C4<00000101>;
P_0x5602342641c0 .param/l "OP_MEM_RD" 1 8 67, C4<00001001>;
P_0x560234264200 .param/l "OP_MEM_WR" 1 8 68, C4<00001010>;
P_0x560234264240 .param/l "OP_QUERY_DBG_BRK" 1 8 65, C4<00000111>;
P_0x560234264280 .param/l "OP_QUERY_ERR_CODE" 1 8 66, C4<00001000>;
P_0x5602342642c0 .param/l "RAM_ADDR_WIDTH" 0 8 33, +C4<00000000000000000000000000010001>;
P_0x560234264300 .param/l "SYS_CLK_FREQ" 0 8 32, +C4<00000101111101011110000100000000>;
P_0x560234264340 .param/l "S_CPU_REG_RD_STG0" 1 8 82, C4<00110>;
P_0x560234264380 .param/l "S_CPU_REG_RD_STG1" 1 8 83, C4<00111>;
P_0x5602342643c0 .param/l "S_DECODE" 1 8 77, C4<00001>;
P_0x560234264400 .param/l "S_DISABLE" 1 8 89, C4<10000>;
P_0x560234264440 .param/l "S_DISABLED" 1 8 76, C4<00000>;
P_0x560234264480 .param/l "S_ECHO_STG_0" 1 8 78, C4<00010>;
P_0x5602342644c0 .param/l "S_ECHO_STG_1" 1 8 79, C4<00011>;
P_0x560234264500 .param/l "S_IO_IN_STG_0" 1 8 80, C4<00100>;
P_0x560234264540 .param/l "S_IO_IN_STG_1" 1 8 81, C4<00101>;
P_0x560234264580 .param/l "S_MEM_RD_STG_0" 1 8 85, C4<01001>;
P_0x5602342645c0 .param/l "S_MEM_RD_STG_1" 1 8 86, C4<01010>;
P_0x560234264600 .param/l "S_MEM_WR_STG_0" 1 8 87, C4<01011>;
P_0x560234264640 .param/l "S_MEM_WR_STG_1" 1 8 88, C4<01100>;
P_0x560234264680 .param/l "S_QUERY_ERR_CODE" 1 8 84, C4<01000>;
L_0x56023428e580 .functor BUFZ 1, L_0x560234295480, C4<0>, C4<0>, C4<0>;
L_0x560234295760 .functor BUFZ 8, L_0x5602342934c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fb4d7cb14e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560234273f60_0 .net/2u *"_ivl_14", 31 0, L_0x7fb4d7cb14e0;  1 drivers
v0x560234274060_0 .net *"_ivl_16", 31 0, L_0x560234290790;  1 drivers
L_0x7fb4d7cb1a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x560234274140_0 .net/2u *"_ivl_20", 4 0, L_0x7fb4d7cb1a38;  1 drivers
v0x560234274230_0 .net "active", 0 0, L_0x560234295650;  alias, 1 drivers
v0x5602342742f0_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x5602342744f0_0 .net "cpu_dbgreg_din", 31 0, o0x7fb4d7cfb3c8;  alias, 0 drivers
v0x5602342745b0 .array "cpu_dbgreg_seg", 0 3;
v0x5602342745b0_0 .net v0x5602342745b0 0, 7 0, L_0x5602342906f0; 1 drivers
v0x5602342745b0_1 .net v0x5602342745b0 1, 7 0, L_0x560234290650; 1 drivers
v0x5602342745b0_2 .net v0x5602342745b0 2, 7 0, L_0x5602342905b0; 1 drivers
v0x5602342745b0_3 .net v0x5602342745b0 3, 7 0, L_0x560234290510; 1 drivers
v0x560234274700_0 .var "d_addr", 16 0;
v0x5602342747e0_0 .net "d_cpu_cycle_cnt", 31 0, L_0x5602342908a0;  1 drivers
v0x5602342748c0_0 .var "d_decode_cnt", 2 0;
v0x5602342749a0_0 .var "d_err_code", 1 0;
v0x560234274a80_0 .var "d_execute_cnt", 16 0;
v0x560234274b60_0 .var "d_io_dout", 7 0;
v0x560234274c40_0 .var "d_io_in_wr_data", 7 0;
v0x560234274d20_0 .var "d_io_in_wr_en", 0 0;
v0x560234274de0_0 .var "d_program_finish", 0 0;
v0x560234274ea0_0 .var "d_state", 4 0;
v0x560234275090_0 .var "d_tx_data", 7 0;
v0x560234275170_0 .var "d_wr_en", 0 0;
v0x560234275230_0 .net "io_din", 7 0, L_0x560234295fa0;  alias, 1 drivers
v0x560234275310_0 .net "io_dout", 7 0, v0x5602342761c0_0;  alias, 1 drivers
v0x5602342753f0_0 .net "io_en", 0 0, L_0x560234295c60;  alias, 1 drivers
v0x5602342754b0_0 .net "io_full", 0 0, L_0x56023428e580;  alias, 1 drivers
v0x560234275580_0 .net "io_in_empty", 0 0, L_0x5602342904a0;  1 drivers
v0x560234275650_0 .net "io_in_full", 0 0, L_0x560234290380;  1 drivers
v0x560234275720_0 .net "io_in_rd_data", 7 0, L_0x560234290270;  1 drivers
v0x5602342757f0_0 .var "io_in_rd_en", 0 0;
v0x5602342758c0_0 .net "io_sel", 2 0, L_0x560234295950;  alias, 1 drivers
v0x560234275960_0 .net "io_wr", 0 0, L_0x560234295e90;  alias, 1 drivers
v0x560234275a00_0 .net "parity_err", 0 0, L_0x560234290830;  1 drivers
v0x560234275ad0_0 .var "program_finish", 0 0;
v0x560234275b70_0 .var "q_addr", 16 0;
v0x560234275c30_0 .var "q_cpu_cycle_cnt", 31 0;
v0x560234275f20_0 .var "q_decode_cnt", 2 0;
v0x560234276000_0 .var "q_err_code", 1 0;
v0x5602342760e0_0 .var "q_execute_cnt", 16 0;
v0x5602342761c0_0 .var "q_io_dout", 7 0;
v0x5602342762a0_0 .var "q_io_en", 0 0;
v0x560234276360_0 .var "q_io_in_wr_data", 7 0;
v0x560234276450_0 .var "q_io_in_wr_en", 0 0;
v0x560234276520_0 .var "q_state", 4 0;
v0x5602342765c0_0 .var "q_tx_data", 7 0;
v0x560234276680_0 .var "q_wr_en", 0 0;
v0x560234276770_0 .net "ram_a", 16 0, v0x560234275b70_0;  alias, 1 drivers
v0x560234276850_0 .net "ram_din", 7 0, L_0x560234296690;  alias, 1 drivers
v0x560234276930_0 .net "ram_dout", 7 0, L_0x560234295760;  alias, 1 drivers
v0x560234276a10_0 .var "ram_wr", 0 0;
v0x560234276ad0_0 .net "rd_data", 7 0, L_0x5602342934c0;  1 drivers
v0x560234276be0_0 .var "rd_en", 0 0;
v0x560234276cd0_0 .net "rst", 0 0, v0x56023427b7b0_0;  1 drivers
v0x560234276d70_0 .net "rx", 0 0, o0x7fb4d7cfc658;  alias, 0 drivers
v0x560234276e60_0 .net "rx_empty", 0 0, L_0x560234293650;  1 drivers
v0x560234276f50_0 .net "tx", 0 0, L_0x560234291690;  alias, 1 drivers
v0x560234277040_0 .net "tx_full", 0 0, L_0x560234295480;  1 drivers
E_0x5602342656c0/0 .event anyedge, v0x560234276520_0, v0x560234275f20_0, v0x5602342760e0_0, v0x560234275b70_0;
E_0x5602342656c0/1 .event anyedge, v0x560234276000_0, v0x5602342731c0_0, v0x5602342762a0_0, v0x5602342753f0_0;
E_0x5602342656c0/2 .event anyedge, v0x560234275960_0, v0x5602342758c0_0, v0x560234272290_0, v0x560234275230_0;
E_0x5602342656c0/3 .event anyedge, v0x560234267570_0, v0x56023426d9f0_0, v0x560234267630_0, v0x56023426e180_0;
E_0x5602342656c0/4 .event anyedge, v0x560234274a80_0, v0x5602342745b0_0, v0x5602342745b0_1, v0x5602342745b0_2;
E_0x5602342656c0/5 .event anyedge, v0x5602342745b0_3, v0x560234276850_0;
E_0x5602342656c0 .event/or E_0x5602342656c0/0, E_0x5602342656c0/1, E_0x5602342656c0/2, E_0x5602342656c0/3, E_0x5602342656c0/4, E_0x5602342656c0/5;
E_0x5602342657c0/0 .event anyedge, v0x5602342753f0_0, v0x560234275960_0, v0x5602342758c0_0, v0x560234267d00_0;
E_0x5602342657c0/1 .event anyedge, v0x560234275c30_0;
E_0x5602342657c0 .event/or E_0x5602342657c0/0, E_0x5602342657c0/1;
L_0x560234290510 .part o0x7fb4d7cfb3c8, 24, 8;
L_0x5602342905b0 .part o0x7fb4d7cfb3c8, 16, 8;
L_0x560234290650 .part o0x7fb4d7cfb3c8, 8, 8;
L_0x5602342906f0 .part o0x7fb4d7cfb3c8, 0, 8;
L_0x560234290790 .arith/sum 32, v0x560234275c30_0, L_0x7fb4d7cb14e0;
L_0x5602342908a0 .functor MUXZ 32, L_0x560234290790, v0x560234275c30_0, L_0x560234295650, C4<>;
L_0x560234295650 .cmp/ne 5, v0x560234276520_0, L_0x7fb4d7cb1a38;
S_0x560234265830 .scope module, "io_in_fifo" "fifo" 8 123, 9 27 0, S_0x560234263d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x560234265a30 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x560234265a70 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x56023428e690 .functor AND 1, v0x5602342757f0_0, L_0x56023428e5f0, C4<1>, C4<1>;
L_0x56023428e840 .functor AND 1, v0x560234276450_0, L_0x56023428e7a0, C4<1>, C4<1>;
L_0x56023428e9f0 .functor AND 1, v0x5602342677b0_0, L_0x56023428f2a0, C4<1>, C4<1>;
L_0x56023428f4d0 .functor AND 1, L_0x56023428f5d0, L_0x56023428e690, C4<1>, C4<1>;
L_0x56023428f7b0 .functor OR 1, L_0x56023428e9f0, L_0x56023428f4d0, C4<0>, C4<0>;
L_0x56023428f9f0 .functor AND 1, v0x560234267a80_0, L_0x56023428f8c0, C4<1>, C4<1>;
L_0x56023428f6c0 .functor AND 1, L_0x56023428fd10, L_0x56023428e840, C4<1>, C4<1>;
L_0x56023428fb90 .functor OR 1, L_0x56023428f9f0, L_0x56023428f6c0, C4<0>, C4<0>;
L_0x560234290270 .functor BUFZ 8, L_0x56023428fef0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560234290380 .functor BUFZ 1, v0x560234267a80_0, C4<0>, C4<0>, C4<0>;
L_0x5602342904a0 .functor BUFZ 1, v0x5602342677b0_0, C4<0>, C4<0>, C4<0>;
v0x560234265d70_0 .net *"_ivl_1", 0 0, L_0x56023428e5f0;  1 drivers
v0x560234265e50_0 .net *"_ivl_10", 9 0, L_0x56023428e950;  1 drivers
v0x560234265f30_0 .net *"_ivl_14", 7 0, L_0x56023428ec70;  1 drivers
v0x560234266020_0 .net *"_ivl_16", 11 0, L_0x56023428ed10;  1 drivers
L_0x7fb4d7cb13c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234266100_0 .net *"_ivl_19", 1 0, L_0x7fb4d7cb13c0;  1 drivers
L_0x7fb4d7cb1408 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234266230_0 .net/2u *"_ivl_22", 9 0, L_0x7fb4d7cb1408;  1 drivers
v0x560234266310_0 .net *"_ivl_24", 9 0, L_0x56023428efd0;  1 drivers
v0x5602342663f0_0 .net *"_ivl_31", 0 0, L_0x56023428f2a0;  1 drivers
v0x5602342664b0_0 .net *"_ivl_33", 0 0, L_0x56023428e9f0;  1 drivers
v0x560234266570_0 .net *"_ivl_34", 9 0, L_0x56023428f430;  1 drivers
v0x560234266650_0 .net *"_ivl_36", 0 0, L_0x56023428f5d0;  1 drivers
v0x560234266710_0 .net *"_ivl_39", 0 0, L_0x56023428f4d0;  1 drivers
v0x5602342667d0_0 .net *"_ivl_43", 0 0, L_0x56023428f8c0;  1 drivers
v0x560234266890_0 .net *"_ivl_45", 0 0, L_0x56023428f9f0;  1 drivers
v0x560234266950_0 .net *"_ivl_46", 9 0, L_0x56023428faf0;  1 drivers
v0x560234266a30_0 .net *"_ivl_48", 0 0, L_0x56023428fd10;  1 drivers
v0x560234266af0_0 .net *"_ivl_5", 0 0, L_0x56023428e7a0;  1 drivers
v0x560234266bb0_0 .net *"_ivl_51", 0 0, L_0x56023428f6c0;  1 drivers
v0x560234266c70_0 .net *"_ivl_54", 7 0, L_0x56023428fef0;  1 drivers
v0x560234266d50_0 .net *"_ivl_56", 11 0, L_0x560234290020;  1 drivers
L_0x7fb4d7cb1498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234266e30_0 .net *"_ivl_59", 1 0, L_0x7fb4d7cb1498;  1 drivers
L_0x7fb4d7cb1378 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234266f10_0 .net/2u *"_ivl_8", 9 0, L_0x7fb4d7cb1378;  1 drivers
L_0x7fb4d7cb1450 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234266ff0_0 .net "addr_bits_wide_1", 9 0, L_0x7fb4d7cb1450;  1 drivers
v0x5602342670d0_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234267170_0 .net "d_data", 7 0, L_0x56023428ee90;  1 drivers
v0x560234267230_0 .net "d_empty", 0 0, L_0x56023428f7b0;  1 drivers
v0x5602342672f0_0 .net "d_full", 0 0, L_0x56023428fb90;  1 drivers
v0x5602342673b0_0 .net "d_rd_ptr", 9 0, L_0x56023428f110;  1 drivers
v0x560234267490_0 .net "d_wr_ptr", 9 0, L_0x56023428eab0;  1 drivers
v0x560234267570_0 .net "empty", 0 0, L_0x5602342904a0;  alias, 1 drivers
v0x560234267630_0 .net "full", 0 0, L_0x560234290380;  alias, 1 drivers
v0x5602342676f0 .array "q_data_array", 0 1023, 7 0;
v0x5602342677b0_0 .var "q_empty", 0 0;
v0x560234267a80_0 .var "q_full", 0 0;
v0x560234267b40_0 .var "q_rd_ptr", 9 0;
v0x560234267c20_0 .var "q_wr_ptr", 9 0;
v0x560234267d00_0 .net "rd_data", 7 0, L_0x560234290270;  alias, 1 drivers
v0x560234267de0_0 .net "rd_en", 0 0, v0x5602342757f0_0;  1 drivers
v0x560234267ea0_0 .net "rd_en_prot", 0 0, L_0x56023428e690;  1 drivers
v0x560234267f60_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x560234268020_0 .net "wr_data", 7 0, v0x560234276360_0;  1 drivers
v0x560234268100_0 .net "wr_en", 0 0, v0x560234276450_0;  1 drivers
v0x5602342681c0_0 .net "wr_en_prot", 0 0, L_0x56023428e840;  1 drivers
L_0x56023428e5f0 .reduce/nor v0x5602342677b0_0;
L_0x56023428e7a0 .reduce/nor v0x560234267a80_0;
L_0x56023428e950 .arith/sum 10, v0x560234267c20_0, L_0x7fb4d7cb1378;
L_0x56023428eab0 .functor MUXZ 10, v0x560234267c20_0, L_0x56023428e950, L_0x56023428e840, C4<>;
L_0x56023428ec70 .array/port v0x5602342676f0, L_0x56023428ed10;
L_0x56023428ed10 .concat [ 10 2 0 0], v0x560234267c20_0, L_0x7fb4d7cb13c0;
L_0x56023428ee90 .functor MUXZ 8, L_0x56023428ec70, v0x560234276360_0, L_0x56023428e840, C4<>;
L_0x56023428efd0 .arith/sum 10, v0x560234267b40_0, L_0x7fb4d7cb1408;
L_0x56023428f110 .functor MUXZ 10, v0x560234267b40_0, L_0x56023428efd0, L_0x56023428e690, C4<>;
L_0x56023428f2a0 .reduce/nor L_0x56023428e840;
L_0x56023428f430 .arith/sub 10, v0x560234267c20_0, v0x560234267b40_0;
L_0x56023428f5d0 .cmp/eq 10, L_0x56023428f430, L_0x7fb4d7cb1450;
L_0x56023428f8c0 .reduce/nor L_0x56023428e690;
L_0x56023428faf0 .arith/sub 10, v0x560234267b40_0, v0x560234267c20_0;
L_0x56023428fd10 .cmp/eq 10, L_0x56023428faf0, L_0x7fb4d7cb1450;
L_0x56023428fef0 .array/port v0x5602342676f0, L_0x560234290020;
L_0x560234290020 .concat [ 10 2 0 0], v0x560234267b40_0, L_0x7fb4d7cb1498;
S_0x560234268380 .scope module, "uart_blk" "uart" 8 190, 10 28 0, S_0x560234263d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /INPUT 1 "wr_en";
    .port_info 6 /OUTPUT 1 "tx";
    .port_info 7 /OUTPUT 8 "rx_data";
    .port_info 8 /OUTPUT 1 "rx_empty";
    .port_info 9 /OUTPUT 1 "tx_full";
    .port_info 10 /OUTPUT 1 "parity_err";
P_0x560234268530 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 10 50, +C4<00000000000000000000000000010000>;
P_0x560234268570 .param/l "BAUD_RATE" 0 10 31, +C4<00000000000000011100001000000000>;
P_0x5602342685b0 .param/l "DATA_BITS" 0 10 32, +C4<00000000000000000000000000001000>;
P_0x5602342685f0 .param/l "PARITY_MODE" 0 10 34, +C4<00000000000000000000000000000001>;
P_0x560234268630 .param/l "STOP_BITS" 0 10 33, +C4<00000000000000000000000000000001>;
P_0x560234268670 .param/l "SYS_CLK_FREQ" 0 10 30, +C4<00000101111101011110000100000000>;
L_0x560234290830 .functor BUFZ 1, v0x560234273260_0, C4<0>, C4<0>, C4<0>;
L_0x560234290ac0 .functor OR 1, v0x560234273260_0, v0x56023426b4f0_0, C4<0>, C4<0>;
L_0x560234291800 .functor NOT 1, L_0x5602342955e0, C4<0>, C4<0>, C4<0>;
v0x560234272f70_0 .net "baud_clk_tick", 0 0, L_0x5602342913e0;  1 drivers
v0x560234273030_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x5602342730f0_0 .net "d_rx_parity_err", 0 0, L_0x560234290ac0;  1 drivers
v0x5602342731c0_0 .net "parity_err", 0 0, L_0x560234290830;  alias, 1 drivers
v0x560234273260_0 .var "q_rx_parity_err", 0 0;
v0x560234273320_0 .net "rd_en", 0 0, v0x560234276be0_0;  1 drivers
v0x5602342733c0_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x560234273460_0 .net "rx", 0 0, o0x7fb4d7cfc658;  alias, 0 drivers
v0x560234273530_0 .net "rx_data", 7 0, L_0x5602342934c0;  alias, 1 drivers
v0x560234273600_0 .net "rx_done_tick", 0 0, v0x56023426b350_0;  1 drivers
v0x5602342736a0_0 .net "rx_empty", 0 0, L_0x560234293650;  alias, 1 drivers
v0x560234273740_0 .net "rx_fifo_wr_data", 7 0, v0x56023426b190_0;  1 drivers
v0x560234273830_0 .net "rx_parity_err", 0 0, v0x56023426b4f0_0;  1 drivers
v0x5602342738d0_0 .net "tx", 0 0, L_0x560234291690;  alias, 1 drivers
v0x5602342739a0_0 .net "tx_data", 7 0, v0x5602342765c0_0;  1 drivers
v0x560234273a70_0 .net "tx_done_tick", 0 0, v0x56023426fe90_0;  1 drivers
v0x560234273b60_0 .net "tx_fifo_empty", 0 0, L_0x5602342955e0;  1 drivers
v0x560234273c00_0 .net "tx_fifo_rd_data", 7 0, L_0x5602342953c0;  1 drivers
v0x560234273cf0_0 .net "tx_full", 0 0, L_0x560234295480;  alias, 1 drivers
v0x560234273d90_0 .net "wr_en", 0 0, v0x560234276680_0;  1 drivers
S_0x5602342689c0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 10 80, 11 29 0, S_0x560234268380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "baud_clk_tick";
P_0x560234268ba0 .param/l "BAUD" 0 11 32, +C4<00000000000000011100001000000000>;
P_0x560234268be0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 11 33, +C4<00000000000000000000000000010000>;
P_0x560234268c20 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 11 41, C4<0000000000110110>;
P_0x560234268c60 .param/l "SYS_CLK_FREQ" 0 11 31, +C4<00000101111101011110000100000000>;
v0x560234268f90_0 .net *"_ivl_0", 31 0, L_0x560234290bd0;  1 drivers
L_0x7fb4d7cb1600 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560234269090_0 .net/2u *"_ivl_10", 15 0, L_0x7fb4d7cb1600;  1 drivers
v0x560234269170_0 .net *"_ivl_12", 15 0, L_0x560234290e00;  1 drivers
v0x560234269260_0 .net *"_ivl_16", 31 0, L_0x560234291170;  1 drivers
L_0x7fb4d7cb1648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560234269340_0 .net *"_ivl_19", 15 0, L_0x7fb4d7cb1648;  1 drivers
L_0x7fb4d7cb1690 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x560234269470_0 .net/2u *"_ivl_20", 31 0, L_0x7fb4d7cb1690;  1 drivers
v0x560234269550_0 .net *"_ivl_22", 0 0, L_0x560234291260;  1 drivers
L_0x7fb4d7cb16d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560234269610_0 .net/2u *"_ivl_24", 0 0, L_0x7fb4d7cb16d8;  1 drivers
L_0x7fb4d7cb1720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602342696f0_0 .net/2u *"_ivl_26", 0 0, L_0x7fb4d7cb1720;  1 drivers
L_0x7fb4d7cb1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602342697d0_0 .net *"_ivl_3", 15 0, L_0x7fb4d7cb1528;  1 drivers
L_0x7fb4d7cb1570 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x5602342698b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb4d7cb1570;  1 drivers
v0x560234269990_0 .net *"_ivl_6", 0 0, L_0x560234290cc0;  1 drivers
L_0x7fb4d7cb15b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560234269a50_0 .net/2u *"_ivl_8", 15 0, L_0x7fb4d7cb15b8;  1 drivers
v0x560234269b30_0 .net "baud_clk_tick", 0 0, L_0x5602342913e0;  alias, 1 drivers
v0x560234269bf0_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234269c90_0 .net "d_cnt", 15 0, L_0x560234290fb0;  1 drivers
v0x560234269d70_0 .var "q_cnt", 15 0;
v0x560234269f60_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
E_0x560234268f10 .event posedge, v0x560234267f60_0, v0x560234263470_0;
L_0x560234290bd0 .concat [ 16 16 0 0], v0x560234269d70_0, L_0x7fb4d7cb1528;
L_0x560234290cc0 .cmp/eq 32, L_0x560234290bd0, L_0x7fb4d7cb1570;
L_0x560234290e00 .arith/sum 16, v0x560234269d70_0, L_0x7fb4d7cb1600;
L_0x560234290fb0 .functor MUXZ 16, L_0x560234290e00, L_0x7fb4d7cb15b8, L_0x560234290cc0, C4<>;
L_0x560234291170 .concat [ 16 16 0 0], v0x560234269d70_0, L_0x7fb4d7cb1648;
L_0x560234291260 .cmp/eq 32, L_0x560234291170, L_0x7fb4d7cb1690;
L_0x5602342913e0 .functor MUXZ 1, L_0x7fb4d7cb1720, L_0x7fb4d7cb16d8, L_0x560234291260, C4<>;
S_0x56023426a060 .scope module, "uart_rx_blk" "uart_rx" 10 91, 12 28 0, S_0x560234268380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 8 "rx_data";
    .port_info 5 /OUTPUT 1 "rx_done_tick";
    .port_info 6 /OUTPUT 1 "parity_err";
P_0x56023426a240 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 12 33, +C4<00000000000000000000000000010000>;
P_0x56023426a280 .param/l "DATA_BITS" 0 12 30, +C4<00000000000000000000000000001000>;
P_0x56023426a2c0 .param/l "PARITY_MODE" 0 12 32, +C4<00000000000000000000000000000001>;
P_0x56023426a300 .param/l "STOP_BITS" 0 12 31, +C4<00000000000000000000000000000001>;
P_0x56023426a340 .param/l "STOP_OVERSAMPLE_TICKS" 1 12 45, C4<010000>;
P_0x56023426a380 .param/l "S_DATA" 1 12 50, C4<00100>;
P_0x56023426a3c0 .param/l "S_IDLE" 1 12 48, C4<00001>;
P_0x56023426a400 .param/l "S_PARITY" 1 12 51, C4<01000>;
P_0x56023426a440 .param/l "S_START" 1 12 49, C4<00010>;
P_0x56023426a480 .param/l "S_STOP" 1 12 52, C4<10000>;
v0x56023426aa00_0 .net "baud_clk_tick", 0 0, L_0x5602342913e0;  alias, 1 drivers
v0x56023426aaf0_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x56023426ab90_0 .var "d_data", 7 0;
v0x56023426ac60_0 .var "d_data_bit_idx", 2 0;
v0x56023426ad40_0 .var "d_done_tick", 0 0;
v0x56023426ae50_0 .var "d_oversample_tick_cnt", 3 0;
v0x56023426af30_0 .var "d_parity_err", 0 0;
v0x56023426aff0_0 .var "d_state", 4 0;
v0x56023426b0d0_0 .net "parity_err", 0 0, v0x56023426b4f0_0;  alias, 1 drivers
v0x56023426b190_0 .var "q_data", 7 0;
v0x56023426b270_0 .var "q_data_bit_idx", 2 0;
v0x56023426b350_0 .var "q_done_tick", 0 0;
v0x56023426b410_0 .var "q_oversample_tick_cnt", 3 0;
v0x56023426b4f0_0 .var "q_parity_err", 0 0;
v0x56023426b5b0_0 .var "q_rx", 0 0;
v0x56023426b670_0 .var "q_state", 4 0;
v0x56023426b750_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x56023426b900_0 .net "rx", 0 0, o0x7fb4d7cfc658;  alias, 0 drivers
v0x56023426b9c0_0 .net "rx_data", 7 0, v0x56023426b190_0;  alias, 1 drivers
v0x56023426baa0_0 .net "rx_done_tick", 0 0, v0x56023426b350_0;  alias, 1 drivers
E_0x56023426a980/0 .event anyedge, v0x56023426b670_0, v0x56023426b190_0, v0x56023426b270_0, v0x560234269b30_0;
E_0x56023426a980/1 .event anyedge, v0x56023426b410_0, v0x56023426b5b0_0;
E_0x56023426a980 .event/or E_0x56023426a980/0, E_0x56023426a980/1;
S_0x56023426bc80 .scope module, "uart_rx_fifo" "fifo" 10 119, 9 27 0, S_0x560234268380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x560234265b10 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000000011>;
P_0x560234265b50 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x560234291970 .functor AND 1, v0x560234276be0_0, L_0x5602342918a0, C4<1>, C4<1>;
L_0x560234291b30 .functor AND 1, v0x56023426b350_0, L_0x560234291a60, C4<1>, C4<1>;
L_0x560234291d00 .functor AND 1, v0x56023426dc30_0, L_0x560234292600, C4<1>, C4<1>;
L_0x560234292830 .functor AND 1, L_0x560234292930, L_0x560234291970, C4<1>, C4<1>;
L_0x560234292b10 .functor OR 1, L_0x560234291d00, L_0x560234292830, C4<0>, C4<0>;
L_0x560234292d50 .functor AND 1, v0x56023426df00_0, L_0x560234292c20, C4<1>, C4<1>;
L_0x560234292a20 .functor AND 1, L_0x560234293070, L_0x560234291b30, C4<1>, C4<1>;
L_0x560234292ef0 .functor OR 1, L_0x560234292d50, L_0x560234292a20, C4<0>, C4<0>;
L_0x5602342934c0 .functor BUFZ 8, L_0x560234293250, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560234293580 .functor BUFZ 1, v0x56023426df00_0, C4<0>, C4<0>, C4<0>;
L_0x560234293650 .functor BUFZ 1, v0x56023426dc30_0, C4<0>, C4<0>, C4<0>;
v0x56023426c0e0_0 .net *"_ivl_1", 0 0, L_0x5602342918a0;  1 drivers
v0x56023426c1a0_0 .net *"_ivl_10", 2 0, L_0x560234291c60;  1 drivers
v0x56023426c280_0 .net *"_ivl_14", 7 0, L_0x560234291fe0;  1 drivers
v0x56023426c370_0 .net *"_ivl_16", 4 0, L_0x560234292080;  1 drivers
L_0x7fb4d7cb17b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56023426c450_0 .net *"_ivl_19", 1 0, L_0x7fb4d7cb17b0;  1 drivers
L_0x7fb4d7cb17f8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56023426c580_0 .net/2u *"_ivl_22", 2 0, L_0x7fb4d7cb17f8;  1 drivers
v0x56023426c660_0 .net *"_ivl_24", 2 0, L_0x560234292380;  1 drivers
v0x56023426c740_0 .net *"_ivl_31", 0 0, L_0x560234292600;  1 drivers
v0x56023426c800_0 .net *"_ivl_33", 0 0, L_0x560234291d00;  1 drivers
v0x56023426c8c0_0 .net *"_ivl_34", 2 0, L_0x560234292790;  1 drivers
v0x56023426c9a0_0 .net *"_ivl_36", 0 0, L_0x560234292930;  1 drivers
v0x56023426ca60_0 .net *"_ivl_39", 0 0, L_0x560234292830;  1 drivers
v0x56023426cb20_0 .net *"_ivl_43", 0 0, L_0x560234292c20;  1 drivers
v0x56023426cbe0_0 .net *"_ivl_45", 0 0, L_0x560234292d50;  1 drivers
v0x56023426cca0_0 .net *"_ivl_46", 2 0, L_0x560234292e50;  1 drivers
v0x56023426cd80_0 .net *"_ivl_48", 0 0, L_0x560234293070;  1 drivers
v0x56023426ce40_0 .net *"_ivl_5", 0 0, L_0x560234291a60;  1 drivers
v0x56023426d010_0 .net *"_ivl_51", 0 0, L_0x560234292a20;  1 drivers
v0x56023426d0d0_0 .net *"_ivl_54", 7 0, L_0x560234293250;  1 drivers
v0x56023426d1b0_0 .net *"_ivl_56", 4 0, L_0x560234293380;  1 drivers
L_0x7fb4d7cb1888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56023426d290_0 .net *"_ivl_59", 1 0, L_0x7fb4d7cb1888;  1 drivers
L_0x7fb4d7cb1768 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56023426d370_0 .net/2u *"_ivl_8", 2 0, L_0x7fb4d7cb1768;  1 drivers
L_0x7fb4d7cb1840 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56023426d450_0 .net "addr_bits_wide_1", 2 0, L_0x7fb4d7cb1840;  1 drivers
v0x56023426d530_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x56023426d5d0_0 .net "d_data", 7 0, L_0x560234292200;  1 drivers
v0x56023426d6b0_0 .net "d_empty", 0 0, L_0x560234292b10;  1 drivers
v0x56023426d770_0 .net "d_full", 0 0, L_0x560234292ef0;  1 drivers
v0x56023426d830_0 .net "d_rd_ptr", 2 0, L_0x560234292470;  1 drivers
v0x56023426d910_0 .net "d_wr_ptr", 2 0, L_0x560234291e20;  1 drivers
v0x56023426d9f0_0 .net "empty", 0 0, L_0x560234293650;  alias, 1 drivers
v0x56023426dab0_0 .net "full", 0 0, L_0x560234293580;  1 drivers
v0x56023426db70 .array "q_data_array", 0 7, 7 0;
v0x56023426dc30_0 .var "q_empty", 0 0;
v0x56023426df00_0 .var "q_full", 0 0;
v0x56023426dfc0_0 .var "q_rd_ptr", 2 0;
v0x56023426e0a0_0 .var "q_wr_ptr", 2 0;
v0x56023426e180_0 .net "rd_data", 7 0, L_0x5602342934c0;  alias, 1 drivers
v0x56023426e260_0 .net "rd_en", 0 0, v0x560234276be0_0;  alias, 1 drivers
v0x56023426e320_0 .net "rd_en_prot", 0 0, L_0x560234291970;  1 drivers
v0x56023426e3e0_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x56023426e480_0 .net "wr_data", 7 0, v0x56023426b190_0;  alias, 1 drivers
v0x56023426e540_0 .net "wr_en", 0 0, v0x56023426b350_0;  alias, 1 drivers
v0x56023426e610_0 .net "wr_en_prot", 0 0, L_0x560234291b30;  1 drivers
L_0x5602342918a0 .reduce/nor v0x56023426dc30_0;
L_0x560234291a60 .reduce/nor v0x56023426df00_0;
L_0x560234291c60 .arith/sum 3, v0x56023426e0a0_0, L_0x7fb4d7cb1768;
L_0x560234291e20 .functor MUXZ 3, v0x56023426e0a0_0, L_0x560234291c60, L_0x560234291b30, C4<>;
L_0x560234291fe0 .array/port v0x56023426db70, L_0x560234292080;
L_0x560234292080 .concat [ 3 2 0 0], v0x56023426e0a0_0, L_0x7fb4d7cb17b0;
L_0x560234292200 .functor MUXZ 8, L_0x560234291fe0, v0x56023426b190_0, L_0x560234291b30, C4<>;
L_0x560234292380 .arith/sum 3, v0x56023426dfc0_0, L_0x7fb4d7cb17f8;
L_0x560234292470 .functor MUXZ 3, v0x56023426dfc0_0, L_0x560234292380, L_0x560234291970, C4<>;
L_0x560234292600 .reduce/nor L_0x560234291b30;
L_0x560234292790 .arith/sub 3, v0x56023426e0a0_0, v0x56023426dfc0_0;
L_0x560234292930 .cmp/eq 3, L_0x560234292790, L_0x7fb4d7cb1840;
L_0x560234292c20 .reduce/nor L_0x560234291970;
L_0x560234292e50 .arith/sub 3, v0x56023426dfc0_0, v0x56023426e0a0_0;
L_0x560234293070 .cmp/eq 3, L_0x560234292e50, L_0x7fb4d7cb1840;
L_0x560234293250 .array/port v0x56023426db70, L_0x560234293380;
L_0x560234293380 .concat [ 3 2 0 0], v0x56023426dfc0_0, L_0x7fb4d7cb1888;
S_0x56023426e790 .scope module, "uart_tx_blk" "uart_tx" 10 106, 13 28 0, S_0x560234268380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "baud_clk_tick";
    .port_info 3 /INPUT 1 "tx_start";
    .port_info 4 /INPUT 8 "tx_data";
    .port_info 5 /OUTPUT 1 "tx_done_tick";
    .port_info 6 /OUTPUT 1 "tx";
P_0x56023426e920 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 13 33, +C4<00000000000000000000000000010000>;
P_0x56023426e960 .param/l "DATA_BITS" 0 13 30, +C4<00000000000000000000000000001000>;
P_0x56023426e9a0 .param/l "PARITY_MODE" 0 13 32, +C4<00000000000000000000000000000001>;
P_0x56023426e9e0 .param/l "STOP_BITS" 0 13 31, +C4<00000000000000000000000000000001>;
P_0x56023426ea20 .param/l "STOP_OVERSAMPLE_TICKS" 1 13 45, C4<010000>;
P_0x56023426ea60 .param/l "S_DATA" 1 13 50, C4<00100>;
P_0x56023426eaa0 .param/l "S_IDLE" 1 13 48, C4<00001>;
P_0x56023426eae0 .param/l "S_PARITY" 1 13 51, C4<01000>;
P_0x56023426eb20 .param/l "S_START" 1 13 49, C4<00010>;
P_0x56023426eb60 .param/l "S_STOP" 1 13 52, C4<10000>;
L_0x560234291690 .functor BUFZ 1, v0x56023426fdd0_0, C4<0>, C4<0>, C4<0>;
v0x56023426f240_0 .net "baud_clk_tick", 0 0, L_0x5602342913e0;  alias, 1 drivers
v0x56023426f300_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x56023426f3c0_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x56023426f460_0 .var "d_data", 7 0;
v0x56023426f540_0 .var "d_data_bit_idx", 2 0;
v0x56023426f670_0 .var "d_parity_bit", 0 0;
v0x56023426f730_0 .var "d_state", 4 0;
v0x56023426f810_0 .var "d_tx", 0 0;
v0x56023426f8d0_0 .var "d_tx_done_tick", 0 0;
v0x56023426f990_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x56023426fa70_0 .var "q_data", 7 0;
v0x56023426fb50_0 .var "q_data_bit_idx", 2 0;
v0x56023426fc30_0 .var "q_parity_bit", 0 0;
v0x56023426fcf0_0 .var "q_state", 4 0;
v0x56023426fdd0_0 .var "q_tx", 0 0;
v0x56023426fe90_0 .var "q_tx_done_tick", 0 0;
v0x56023426ff50_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x56023426fff0_0 .net "tx", 0 0, L_0x560234291690;  alias, 1 drivers
v0x5602342700b0_0 .net "tx_data", 7 0, L_0x5602342953c0;  alias, 1 drivers
v0x560234270190_0 .net "tx_done_tick", 0 0, v0x56023426fe90_0;  alias, 1 drivers
v0x560234270250_0 .net "tx_start", 0 0, L_0x560234291800;  1 drivers
E_0x56023426f1b0/0 .event anyedge, v0x56023426fcf0_0, v0x56023426fa70_0, v0x56023426fb50_0, v0x56023426fc30_0;
E_0x56023426f1b0/1 .event anyedge, v0x560234269b30_0, v0x56023426f990_0, v0x560234270250_0, v0x56023426fe90_0;
E_0x56023426f1b0/2 .event anyedge, v0x5602342700b0_0;
E_0x56023426f1b0 .event/or E_0x56023426f1b0/0, E_0x56023426f1b0/1, E_0x56023426f1b0/2;
S_0x560234270430 .scope module, "uart_tx_fifo" "fifo" 10 133, 9 27 0, S_0x560234268380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x5602342705c0 .param/l "ADDR_BITS" 0 9 30, +C4<00000000000000000000000000001010>;
P_0x560234270600 .param/l "DATA_BITS" 0 9 29, +C4<00000000000000000000000000001000>;
L_0x560234293760 .functor AND 1, v0x56023426fe90_0, L_0x5602342936c0, C4<1>, C4<1>;
L_0x560234293930 .functor AND 1, v0x560234276680_0, L_0x560234293860, C4<1>, C4<1>;
L_0x560234293a70 .functor AND 1, v0x560234272410_0, L_0x560234294540, C4<1>, C4<1>;
L_0x560234294770 .functor AND 1, L_0x560234294870, L_0x560234293760, C4<1>, C4<1>;
L_0x560234294a50 .functor OR 1, L_0x560234293a70, L_0x560234294770, C4<0>, C4<0>;
L_0x560234294c90 .functor AND 1, v0x5602342726e0_0, L_0x560234294b60, C4<1>, C4<1>;
L_0x560234294960 .functor AND 1, L_0x560234294f70, L_0x560234293930, C4<1>, C4<1>;
L_0x560234294df0 .functor OR 1, L_0x560234294c90, L_0x560234294960, C4<0>, C4<0>;
L_0x5602342953c0 .functor BUFZ 8, L_0x560234295150, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x560234295480 .functor BUFZ 1, v0x5602342726e0_0, C4<0>, C4<0>, C4<0>;
L_0x5602342955e0 .functor BUFZ 1, v0x560234272410_0, C4<0>, C4<0>, C4<0>;
v0x5602342708a0_0 .net *"_ivl_1", 0 0, L_0x5602342936c0;  1 drivers
v0x560234270980_0 .net *"_ivl_10", 9 0, L_0x5602342939d0;  1 drivers
v0x560234270a60_0 .net *"_ivl_14", 7 0, L_0x560234293d50;  1 drivers
v0x560234270b50_0 .net *"_ivl_16", 11 0, L_0x560234293df0;  1 drivers
L_0x7fb4d7cb1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234270c30_0 .net *"_ivl_19", 1 0, L_0x7fb4d7cb1918;  1 drivers
L_0x7fb4d7cb1960 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234270d60_0 .net/2u *"_ivl_22", 9 0, L_0x7fb4d7cb1960;  1 drivers
v0x560234270e40_0 .net *"_ivl_24", 9 0, L_0x560234294270;  1 drivers
v0x560234270f20_0 .net *"_ivl_31", 0 0, L_0x560234294540;  1 drivers
v0x560234270fe0_0 .net *"_ivl_33", 0 0, L_0x560234293a70;  1 drivers
v0x5602342710a0_0 .net *"_ivl_34", 9 0, L_0x5602342946d0;  1 drivers
v0x560234271180_0 .net *"_ivl_36", 0 0, L_0x560234294870;  1 drivers
v0x560234271240_0 .net *"_ivl_39", 0 0, L_0x560234294770;  1 drivers
v0x560234271300_0 .net *"_ivl_43", 0 0, L_0x560234294b60;  1 drivers
v0x5602342713c0_0 .net *"_ivl_45", 0 0, L_0x560234294c90;  1 drivers
v0x560234271480_0 .net *"_ivl_46", 9 0, L_0x560234294d50;  1 drivers
v0x560234271560_0 .net *"_ivl_48", 0 0, L_0x560234294f70;  1 drivers
v0x560234271620_0 .net *"_ivl_5", 0 0, L_0x560234293860;  1 drivers
v0x5602342717f0_0 .net *"_ivl_51", 0 0, L_0x560234294960;  1 drivers
v0x5602342718b0_0 .net *"_ivl_54", 7 0, L_0x560234295150;  1 drivers
v0x560234271990_0 .net *"_ivl_56", 11 0, L_0x560234295280;  1 drivers
L_0x7fb4d7cb19f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234271a70_0 .net *"_ivl_59", 1 0, L_0x7fb4d7cb19f0;  1 drivers
L_0x7fb4d7cb18d0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234271b50_0 .net/2u *"_ivl_8", 9 0, L_0x7fb4d7cb18d0;  1 drivers
L_0x7fb4d7cb19a8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x560234271c30_0 .net "addr_bits_wide_1", 9 0, L_0x7fb4d7cb19a8;  1 drivers
v0x560234271d10_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234271db0_0 .net "d_data", 7 0, L_0x560234294180;  1 drivers
v0x560234271e90_0 .net "d_empty", 0 0, L_0x560234294a50;  1 drivers
v0x560234271f50_0 .net "d_full", 0 0, L_0x560234294df0;  1 drivers
v0x560234272010_0 .net "d_rd_ptr", 9 0, L_0x5602342943b0;  1 drivers
v0x5602342720f0_0 .net "d_wr_ptr", 9 0, L_0x560234293b90;  1 drivers
v0x5602342721d0_0 .net "empty", 0 0, L_0x5602342955e0;  alias, 1 drivers
v0x560234272290_0 .net "full", 0 0, L_0x560234295480;  alias, 1 drivers
v0x560234272350 .array "q_data_array", 0 1023, 7 0;
v0x560234272410_0 .var "q_empty", 0 0;
v0x5602342726e0_0 .var "q_full", 0 0;
v0x5602342727a0_0 .var "q_rd_ptr", 9 0;
v0x560234272880_0 .var "q_wr_ptr", 9 0;
v0x560234272960_0 .net "rd_data", 7 0, L_0x5602342953c0;  alias, 1 drivers
v0x560234272a20_0 .net "rd_en", 0 0, v0x56023426fe90_0;  alias, 1 drivers
v0x560234272af0_0 .net "rd_en_prot", 0 0, L_0x560234293760;  1 drivers
v0x560234272b90_0 .net "reset", 0 0, v0x56023427b7b0_0;  alias, 1 drivers
v0x560234272c30_0 .net "wr_data", 7 0, v0x5602342765c0_0;  alias, 1 drivers
v0x560234272cf0_0 .net "wr_en", 0 0, v0x560234276680_0;  alias, 1 drivers
v0x560234272db0_0 .net "wr_en_prot", 0 0, L_0x560234293930;  1 drivers
L_0x5602342936c0 .reduce/nor v0x560234272410_0;
L_0x560234293860 .reduce/nor v0x5602342726e0_0;
L_0x5602342939d0 .arith/sum 10, v0x560234272880_0, L_0x7fb4d7cb18d0;
L_0x560234293b90 .functor MUXZ 10, v0x560234272880_0, L_0x5602342939d0, L_0x560234293930, C4<>;
L_0x560234293d50 .array/port v0x560234272350, L_0x560234293df0;
L_0x560234293df0 .concat [ 10 2 0 0], v0x560234272880_0, L_0x7fb4d7cb1918;
L_0x560234294180 .functor MUXZ 8, L_0x560234293d50, v0x5602342765c0_0, L_0x560234293930, C4<>;
L_0x560234294270 .arith/sum 10, v0x5602342727a0_0, L_0x7fb4d7cb1960;
L_0x5602342943b0 .functor MUXZ 10, v0x5602342727a0_0, L_0x560234294270, L_0x560234293760, C4<>;
L_0x560234294540 .reduce/nor L_0x560234293930;
L_0x5602342946d0 .arith/sub 10, v0x560234272880_0, v0x5602342727a0_0;
L_0x560234294870 .cmp/eq 10, L_0x5602342946d0, L_0x7fb4d7cb19a8;
L_0x560234294b60 .reduce/nor L_0x560234293760;
L_0x560234294d50 .arith/sub 10, v0x5602342727a0_0, v0x560234272880_0;
L_0x560234294f70 .cmp/eq 10, L_0x560234294d50, L_0x7fb4d7cb19a8;
L_0x560234295150 .array/port v0x560234272350, L_0x560234295280;
L_0x560234295280 .concat [ 10 2 0 0], v0x5602342727a0_0, L_0x7fb4d7cb19f0;
S_0x560234277350 .scope module, "ram0" "ram" 6 56, 14 3 0, S_0x56023423a1a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "en_in";
    .port_info 2 /INPUT 1 "r_nw_in";
    .port_info 3 /INPUT 17 "a_in";
    .port_info 4 /INPUT 8 "d_in";
    .port_info 5 /OUTPUT 8 "d_out";
P_0x560234277530 .param/l "ADDR_WIDTH" 0 14 5, +C4<00000000000000000000000000010001>;
L_0x56023428dc80 .functor NOT 1, L_0x56023428dfc0, C4<0>, C4<0>, C4<0>;
v0x560234278380_0 .net *"_ivl_0", 0 0, L_0x56023428dc80;  1 drivers
L_0x7fb4d7cb1210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560234278480_0 .net/2u *"_ivl_2", 0 0, L_0x7fb4d7cb1210;  1 drivers
L_0x7fb4d7cb1258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x560234278560_0 .net/2u *"_ivl_6", 7 0, L_0x7fb4d7cb1258;  1 drivers
v0x560234278620_0 .net "a_in", 16 0, L_0x56023428e3a0;  alias, 1 drivers
v0x5602342786e0_0 .net "clk_in", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234278780_0 .net "d_in", 7 0, L_0x560234296a90;  alias, 1 drivers
v0x560234278820_0 .net "d_out", 7 0, L_0x56023428ded0;  alias, 1 drivers
v0x5602342788e0_0 .net "en_in", 0 0, L_0x56023428e260;  alias, 1 drivers
v0x5602342789a0_0 .net "r_nw_in", 0 0, L_0x56023428dfc0;  1 drivers
v0x560234278af0_0 .net "ram_bram_dout", 7 0, L_0x56023428db70;  1 drivers
v0x560234278bb0_0 .net "ram_bram_we", 0 0, L_0x56023428dcf0;  1 drivers
L_0x56023428dcf0 .functor MUXZ 1, L_0x7fb4d7cb1210, L_0x56023428dc80, L_0x56023428e260, C4<>;
L_0x56023428ded0 .functor MUXZ 8, L_0x7fb4d7cb1258, L_0x56023428db70, L_0x56023428e260, C4<>;
S_0x560234277670 .scope module, "ram_bram" "single_port_ram_sync" 14 20, 3 62 0, S_0x560234277350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 17 "addr_a";
    .port_info 3 /INPUT 8 "din_a";
    .port_info 4 /OUTPUT 8 "dout_a";
P_0x560234264720 .param/l "ADDR_WIDTH" 0 3 64, +C4<00000000000000000000000000010001>;
P_0x560234264760 .param/l "DATA_WIDTH" 0 3 65, +C4<00000000000000000000000000001000>;
L_0x56023428db70 .functor BUFZ 8, L_0x56023428d960, C4<00000000>, C4<00000000>, C4<00000000>;
v0x560234277970_0 .net *"_ivl_0", 7 0, L_0x56023428d960;  1 drivers
v0x560234277a70_0 .net *"_ivl_2", 18 0, L_0x56023428da00;  1 drivers
L_0x7fb4d7cb11c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560234277b50_0 .net *"_ivl_5", 1 0, L_0x7fb4d7cb11c8;  1 drivers
v0x560234277c10_0 .net "addr_a", 16 0, L_0x56023428e3a0;  alias, 1 drivers
v0x560234277cf0_0 .net "clk", 0 0, L_0x56023428d8a0;  alias, 1 drivers
v0x560234277de0_0 .net "din_a", 7 0, L_0x560234296a90;  alias, 1 drivers
v0x560234277ec0_0 .net "dout_a", 7 0, L_0x56023428db70;  alias, 1 drivers
v0x560234277fa0_0 .var/i "i", 31 0;
v0x560234278080_0 .var "q_addr_a", 16 0;
v0x560234278160 .array "ram", 0 131071, 7 0;
v0x560234278220_0 .net "we", 0 0, L_0x56023428dcf0;  alias, 1 drivers
L_0x56023428d960 .array/port v0x560234278160, L_0x56023428da00;
L_0x56023428da00 .concat [ 17 2 0 0], v0x560234278080_0, L_0x7fb4d7cb11c8;
    .scope S_0x560234206380;
T_1 ;
    %wait E_0x560234186ce0;
    %load/vec4 v0x5602342605c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560234260db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560234260b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560234260cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425f980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560234260400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56023425fb00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560234260280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560234260680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x5602342601c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023425f980_0, 0;
    %load/vec4 v0x56023425fd80_0;
    %assign/vec4 v0x560234260bf0_0, 0;
    %load/vec4 v0x56023425f8a0_0;
    %assign/vec4 v0x560234260b10_0, 0;
    %load/vec4 v0x560234260760_0;
    %assign/vec4 v0x560234260cd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %load/vec4 v0x560234260db0_0;
    %assign/vec4 v0x56023425fcc0_0, 0;
    %load/vec4 v0x560234260b10_0;
    %assign/vec4 v0x56023425fb00_0, 0;
    %load/vec4 v0x560234260cd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425fcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %load/vec4 v0x56023425f8a0_0;
    %parti/s 2, 16, 6;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0x56023425f8a0_0;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %assign/vec4 v0x56023425fb00_0, 0;
T_1.10 ;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x560234260bf0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425fcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %load/vec4 v0x56023425ff40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560234260400_0, 4, 5;
    %load/vec4 v0x560234260b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56023425fb00_0, 0;
    %load/vec4 v0x560234260cd0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x56023425fbe0_0, 0;
T_1.14 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x560234260bf0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425f980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425fcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %load/vec4 v0x56023425ff40_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560234260400_0, 4, 5;
    %load/vec4 v0x560234260b10_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x56023425fb00_0, 0;
    %load/vec4 v0x560234260cd0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x56023425fbe0_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234260680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023425f980_0, 0;
    %load/vec4 v0x56023425ff40_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560234260400_0, 4, 5;
    %load/vec4 v0x560234260b10_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x56023425fb00_0, 0;
    %load/vec4 v0x560234260cd0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x56023425fbe0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56023422eda0;
T_2 ;
    %wait E_0x560234194fa0;
    %load/vec4 v0x560234261e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5602342618f0_0;
    %load/vec4 v0x560234261670_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560234261d50, 0, 4;
T_2.0 ;
    %load/vec4 v0x560234261670_0;
    %assign/vec4 v0x560234261b90_0, 0;
    %load/vec4 v0x560234261750_0;
    %assign/vec4 v0x560234261c70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560234237960;
T_3 ;
    %wait E_0x560234188420;
    %load/vec4 v0x560234262c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0x560234239e20;
    %jmp t_0;
    .scope S_0x560234239e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560234262010_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x560234262010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x560234262010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560234262ba0, 0, 4;
    %load/vec4 v0x560234262010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560234262010_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x560234237960;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560234262ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x560234262d20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x560234262e00_0;
    %load/vec4 v0x560234262d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560234262ba0, 0, 4;
T_3.6 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560234277670;
T_4 ;
    %wait E_0x560234254460;
    %load/vec4 v0x560234278220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x560234277de0_0;
    %load/vec4 v0x560234277c10_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560234278160, 0, 4;
T_4.0 ;
    %load/vec4 v0x560234277c10_0;
    %assign/vec4 v0x560234278080_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560234277670;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560234277fa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x560234277fa0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x560234277fa0_0;
    %store/vec4a v0x560234278160, 4, 0;
    %load/vec4 v0x560234277fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560234277fa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 3 93 "$readmemh", "test.data", v0x560234278160 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x56023423a580;
T_6 ;
    %wait E_0x560234254460;
    %load/vec4 v0x560234263b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x560234263ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560234265830;
T_7 ;
    %wait E_0x560234254460;
    %load/vec4 v0x560234267f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560234267b40_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560234267c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602342677b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560234267a80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5602342673b0_0;
    %assign/vec4 v0x560234267b40_0, 0;
    %load/vec4 v0x560234267490_0;
    %assign/vec4 v0x560234267c20_0, 0;
    %load/vec4 v0x560234267230_0;
    %assign/vec4 v0x5602342677b0_0, 0;
    %load/vec4 v0x5602342672f0_0;
    %assign/vec4 v0x560234267a80_0, 0;
    %load/vec4 v0x560234267170_0;
    %load/vec4 v0x560234267c20_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602342676f0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5602342689c0;
T_8 ;
    %wait E_0x560234268f10;
    %load/vec4 v0x560234269f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560234269d70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560234269c90_0;
    %assign/vec4 v0x560234269d70_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56023426a060;
T_9 ;
    %wait E_0x560234268f10;
    %load/vec4 v0x56023426b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56023426b670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56023426b410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023426b190_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56023426b270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023426b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023426b4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023426b5b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56023426aff0_0;
    %assign/vec4 v0x56023426b670_0, 0;
    %load/vec4 v0x56023426ae50_0;
    %assign/vec4 v0x56023426b410_0, 0;
    %load/vec4 v0x56023426ab90_0;
    %assign/vec4 v0x56023426b190_0, 0;
    %load/vec4 v0x56023426ac60_0;
    %assign/vec4 v0x56023426b270_0, 0;
    %load/vec4 v0x56023426ad40_0;
    %assign/vec4 v0x56023426b350_0, 0;
    %load/vec4 v0x56023426af30_0;
    %assign/vec4 v0x56023426b4f0_0, 0;
    %load/vec4 v0x56023426b900_0;
    %assign/vec4 v0x56023426b5b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56023426a060;
T_10 ;
    %wait E_0x56023426a980;
    %load/vec4 v0x56023426b670_0;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %load/vec4 v0x56023426b190_0;
    %store/vec4 v0x56023426ab90_0, 0, 8;
    %load/vec4 v0x56023426b270_0;
    %store/vec4 v0x56023426ac60_0, 0, 3;
    %load/vec4 v0x56023426aa00_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x56023426b410_0;
    %addi 1, 0, 4;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x56023426b410_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x56023426ae50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023426ad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023426af30_0, 0, 1;
    %load/vec4 v0x56023426b670_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x56023426b5b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426ae50_0, 0, 4;
T_10.8 ;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x56023426aa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.12, 9;
    %load/vec4 v0x56023426b410_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426ae50_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56023426ac60_0, 0, 3;
T_10.10 ;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x56023426aa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.15, 9;
    %load/vec4 v0x56023426b410_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.13, 8;
    %load/vec4 v0x56023426b5b0_0;
    %load/vec4 v0x56023426b190_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56023426ab90_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426ae50_0, 0, 4;
    %load/vec4 v0x56023426b270_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x56023426b270_0;
    %addi 1, 0, 3;
    %store/vec4 v0x56023426ac60_0, 0, 3;
T_10.17 ;
T_10.13 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x56023426aa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.20, 9;
    %load/vec4 v0x56023426b410_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x56023426b5b0_0;
    %load/vec4 v0x56023426b190_0;
    %xnor/r;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56023426af30_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426ae50_0, 0, 4;
T_10.18 ;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x56023426aa00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.23, 9;
    %load/vec4 v0x56023426b410_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.21, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56023426aff0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56023426ad40_0, 0, 1;
T_10.21 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56023426e790;
T_11 ;
    %wait E_0x560234268f10;
    %load/vec4 v0x56023426ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x56023426fcf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56023426f990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56023426fa70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56023426fb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023426fdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023426fe90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023426fc30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56023426f730_0;
    %assign/vec4 v0x56023426fcf0_0, 0;
    %load/vec4 v0x56023426f3c0_0;
    %assign/vec4 v0x56023426f990_0, 0;
    %load/vec4 v0x56023426f460_0;
    %assign/vec4 v0x56023426fa70_0, 0;
    %load/vec4 v0x56023426f540_0;
    %assign/vec4 v0x56023426fb50_0, 0;
    %load/vec4 v0x56023426f810_0;
    %assign/vec4 v0x56023426fdd0_0, 0;
    %load/vec4 v0x56023426f8d0_0;
    %assign/vec4 v0x56023426fe90_0, 0;
    %load/vec4 v0x56023426f670_0;
    %assign/vec4 v0x56023426fc30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56023426e790;
T_12 ;
    %wait E_0x56023426f1b0;
    %load/vec4 v0x56023426fcf0_0;
    %store/vec4 v0x56023426f730_0, 0, 5;
    %load/vec4 v0x56023426fa70_0;
    %store/vec4 v0x56023426f460_0, 0, 8;
    %load/vec4 v0x56023426fb50_0;
    %store/vec4 v0x56023426f540_0, 0, 3;
    %load/vec4 v0x56023426fc30_0;
    %store/vec4 v0x56023426f670_0, 0, 1;
    %load/vec4 v0x56023426f240_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x56023426f990_0;
    %addi 1, 0, 4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x56023426f990_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x56023426f3c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023426f8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56023426f810_0, 0, 1;
    %load/vec4 v0x56023426fcf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x560234270250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %load/vec4 v0x56023426fe90_0;
    %inv;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56023426f730_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426f3c0_0, 0, 4;
    %load/vec4 v0x5602342700b0_0;
    %store/vec4 v0x56023426f460_0, 0, 8;
    %load/vec4 v0x5602342700b0_0;
    %xnor/r;
    %store/vec4 v0x56023426f670_0, 0, 1;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023426f810_0, 0, 1;
    %load/vec4 v0x56023426f240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x56023426f990_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x56023426f730_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426f3c0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56023426f540_0, 0, 3;
T_12.11 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x56023426fa70_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x56023426f810_0, 0, 1;
    %load/vec4 v0x56023426f240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x56023426f990_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x56023426fa70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x56023426f460_0, 0, 8;
    %load/vec4 v0x56023426fb50_0;
    %addi 1, 0, 3;
    %store/vec4 v0x56023426f540_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426f3c0_0, 0, 4;
    %load/vec4 v0x56023426fb50_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.17, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56023426f730_0, 0, 5;
T_12.17 ;
T_12.14 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x56023426fc30_0;
    %store/vec4 v0x56023426f810_0, 0, 1;
    %load/vec4 v0x56023426f240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.21, 9;
    %load/vec4 v0x56023426f990_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x56023426f730_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56023426f3c0_0, 0, 4;
T_12.19 ;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x56023426f240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.24, 9;
    %load/vec4 v0x56023426f990_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x56023426f730_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56023426f8d0_0, 0, 1;
T_12.22 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56023426bc80;
T_13 ;
    %wait E_0x560234254460;
    %load/vec4 v0x56023426e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56023426dfc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56023426e0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023426dc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023426df00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56023426d830_0;
    %assign/vec4 v0x56023426dfc0_0, 0;
    %load/vec4 v0x56023426d910_0;
    %assign/vec4 v0x56023426e0a0_0, 0;
    %load/vec4 v0x56023426d6b0_0;
    %assign/vec4 v0x56023426dc30_0, 0;
    %load/vec4 v0x56023426d770_0;
    %assign/vec4 v0x56023426df00_0, 0;
    %load/vec4 v0x56023426d5d0_0;
    %load/vec4 v0x56023426e0a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56023426db70, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560234270430;
T_14 ;
    %wait E_0x560234254460;
    %load/vec4 v0x560234272b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5602342727a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x560234272880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560234272410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602342726e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x560234272010_0;
    %assign/vec4 v0x5602342727a0_0, 0;
    %load/vec4 v0x5602342720f0_0;
    %assign/vec4 v0x560234272880_0, 0;
    %load/vec4 v0x560234271e90_0;
    %assign/vec4 v0x560234272410_0, 0;
    %load/vec4 v0x560234271f50_0;
    %assign/vec4 v0x5602342726e0_0, 0;
    %load/vec4 v0x560234271db0_0;
    %load/vec4 v0x560234272880_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560234272350, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560234268380;
T_15 ;
    %wait E_0x560234268f10;
    %load/vec4 v0x5602342733c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560234273260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5602342730f0_0;
    %assign/vec4 v0x560234273260_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560234263d50;
T_16 ;
    %wait E_0x560234254460;
    %load/vec4 v0x560234276cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x560234276520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560234275f20_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5602342760e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x560234275b70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560234276000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5602342765c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560234276680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560234276450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560234276360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602342762a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560234275c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5602342761c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560234274ea0_0;
    %assign/vec4 v0x560234276520_0, 0;
    %load/vec4 v0x5602342748c0_0;
    %assign/vec4 v0x560234275f20_0, 0;
    %load/vec4 v0x560234274a80_0;
    %assign/vec4 v0x5602342760e0_0, 0;
    %load/vec4 v0x560234274700_0;
    %assign/vec4 v0x560234275b70_0, 0;
    %load/vec4 v0x5602342749a0_0;
    %assign/vec4 v0x560234276000_0, 0;
    %load/vec4 v0x560234275090_0;
    %assign/vec4 v0x5602342765c0_0, 0;
    %load/vec4 v0x560234275170_0;
    %assign/vec4 v0x560234276680_0, 0;
    %load/vec4 v0x560234274d20_0;
    %assign/vec4 v0x560234276450_0, 0;
    %load/vec4 v0x560234274c40_0;
    %assign/vec4 v0x560234276360_0, 0;
    %load/vec4 v0x5602342753f0_0;
    %assign/vec4 v0x5602342762a0_0, 0;
    %load/vec4 v0x5602342747e0_0;
    %assign/vec4 v0x560234275c30_0, 0;
    %load/vec4 v0x560234274b60_0;
    %assign/vec4 v0x5602342761c0_0, 0;
    %load/vec4 v0x560234274de0_0;
    %assign/vec4 v0x560234275ad0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560234263d50;
T_17 ;
    %wait E_0x5602342657c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %load/vec4 v0x5602342753f0_0;
    %load/vec4 v0x560234275960_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5602342758c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x560234275720_0;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x560234275c30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x560234275c30_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x560234275c30_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x560234275c30_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x560234274b60_0, 0, 8;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x560234263d50;
T_18 ;
    %wait E_0x5602342656c0;
    %load/vec4 v0x560234276520_0;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %load/vec4 v0x560234275f20_0;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x5602342760e0_0;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234275b70_0;
    %store/vec4 v0x560234274700_0, 0, 17;
    %load/vec4 v0x560234276000_0;
    %store/vec4 v0x5602342749a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560234276a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602342757f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560234274d20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560234274c40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560234274de0_0, 0, 1;
    %load/vec4 v0x560234275a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5602342749a0_0, 4, 1;
T_18.0 ;
    %load/vec4 v0x5602342762a0_0;
    %inv;
    %load/vec4 v0x5602342753f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x560234275960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x5602342758c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.6 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.11, 9;
    %load/vec4 v0x560234275230_0;
    %pushi/vec4 0, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_18.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x560234275230_0;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
T_18.9 ;
    %vpi_call 8 252 "$write", "%c", v0x560234275230_0 {0 0 0};
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.12, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
T_18.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234274de0_0, 0, 1;
    %vpi_call 8 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 8 262 "$finish" {0 0 0};
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5602342758c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x560234275580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602342757f0_0, 0, 1;
T_18.16 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.20, 9;
    %load/vec4 v0x560234275650_0;
    %nor/r;
    %and;
T_18.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234276ad0_0;
    %store/vec4 v0x560234274c40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234274d20_0, 0, 1;
T_18.18 ;
    %jmp T_18.15;
T_18.15 ;
    %pop/vec4 1;
T_18.5 ;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x560234276520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_18.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_18.26, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_18.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_18.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_18.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_18.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_18.32, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_18.33, 6;
    %jmp T_18.34;
T_18.21 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234276ad0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_18.37, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.38;
T_18.37 ;
    %load/vec4 v0x560234276ad0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_18.39, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
T_18.39 ;
T_18.38 ;
T_18.35 ;
    %jmp T_18.34;
T_18.22 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x560234276ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.43, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.45, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.46, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.47, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.49, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.52, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5602342749a0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.43 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.44 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.45 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.46 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.47 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.48 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.49 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.50 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.51 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
    %jmp T_18.54;
T_18.52 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %jmp T_18.54;
T_18.54 ;
    %pop/vec4 1;
T_18.41 ;
    %jmp T_18.34;
T_18.23 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234275f20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.57, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %jmp T_18.58;
T_18.57 ;
    %load/vec4 v0x560234276ad0_0;
    %load/vec4 v0x5602342760e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.59, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_18.60, 8;
T_18.59 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.60, 8;
 ; End of false expr.
    %blend;
T_18.60;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.58 ;
T_18.55 ;
    %jmp T_18.34;
T_18.24 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.61, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234276ad0_0;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %load/vec4 v0x560234274a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.63, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.63 ;
T_18.61 ;
    %jmp T_18.34;
T_18.25 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.65, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234275f20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.67, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %jmp T_18.68;
T_18.67 ;
    %load/vec4 v0x560234276ad0_0;
    %load/vec4 v0x5602342760e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.69, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_18.70, 8;
T_18.69 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.70, 8;
 ; End of false expr.
    %blend;
T_18.70;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.68 ;
T_18.65 ;
    %jmp T_18.34;
T_18.26 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.71, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234275650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.73, 8;
    %load/vec4 v0x560234276ad0_0;
    %store/vec4 v0x560234274c40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234274d20_0, 0, 1;
T_18.73 ;
    %load/vec4 v0x560234274a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.75, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.75 ;
T_18.71 ;
    %jmp T_18.34;
T_18.27 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.77, 8;
    %load/vec4 v0x560234276000_0;
    %pad/u 8;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.77 ;
    %jmp T_18.34;
T_18.28 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.79, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.79 ;
    %jmp T_18.34;
T_18.29 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.81, 8;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %ix/getv 4, v0x560234275b70_0;
    %load/vec4a v0x5602342745b0, 4;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %load/vec4 v0x560234275b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.83, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.83 ;
T_18.81 ;
    %jmp T_18.34;
T_18.30 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.85, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234275f20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.87, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.88;
T_18.87 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.89, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560234276ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560234275b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.90;
T_18.89 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.91, 4;
    %load/vec4 v0x560234276ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x560234275b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.92;
T_18.91 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.93, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %jmp T_18.94;
T_18.93 ;
    %load/vec4 v0x560234276ad0_0;
    %load/vec4 v0x5602342760e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.95, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_18.96, 8;
T_18.95 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.96, 8;
 ; End of false expr.
    %blend;
T_18.96;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.94 ;
T_18.92 ;
T_18.90 ;
T_18.88 ;
T_18.85 ;
    %jmp T_18.34;
T_18.31 ;
    %load/vec4 v0x5602342760e0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.97, 8;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %jmp T_18.98;
T_18.97 ;
    %load/vec4 v0x560234277040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.99, 8;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234276850_0;
    %store/vec4 v0x560234275090_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234275170_0, 0, 1;
    %load/vec4 v0x560234275b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.101, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.101 ;
T_18.99 ;
T_18.98 ;
    %jmp T_18.34;
T_18.32 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x560234275f20_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5602342748c0_0, 0, 3;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.105, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.106;
T_18.105 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.107, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x560234276ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560234275b70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.108;
T_18.107 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_18.109, 4;
    %load/vec4 v0x560234276ad0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x560234275b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560234274700_0, 0, 17;
    %jmp T_18.110;
T_18.109 ;
    %load/vec4 v0x560234275f20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_18.111, 4;
    %load/vec4 v0x560234276ad0_0;
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %jmp T_18.112;
T_18.111 ;
    %load/vec4 v0x560234276ad0_0;
    %load/vec4 v0x5602342760e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234274a80_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_18.113, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_18.114, 8;
T_18.113 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_18.114, 8;
 ; End of false expr.
    %blend;
T_18.114;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.112 ;
T_18.110 ;
T_18.108 ;
T_18.106 ;
T_18.103 ;
    %jmp T_18.34;
T_18.33 ;
    %load/vec4 v0x560234276e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.115, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276be0_0, 0, 1;
    %load/vec4 v0x5602342760e0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x560234274a80_0, 0, 17;
    %load/vec4 v0x560234275b70_0;
    %addi 1, 0, 17;
    %store/vec4 v0x560234274700_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560234276a10_0, 0, 1;
    %load/vec4 v0x560234274a80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.117, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x560234274ea0_0, 0, 5;
T_18.117 ;
T_18.115 ;
    %jmp T_18.34;
T_18.34 ;
    %pop/vec4 1;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56023423a1a0;
T_19 ;
    %wait E_0x560234254420;
    %load/vec4 v0x560234279f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023427b7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56023427b850_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56023427b850_0, 0;
    %load/vec4 v0x56023427b850_0;
    %assign/vec4 v0x56023427b7b0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56023423a1a0;
T_20 ;
    %wait E_0x560234254460;
    %load/vec4 v0x56023427acd0_0;
    %assign/vec4 v0x56023427b4b0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560234237ce0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023427b980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56023427ba40_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_21.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_21.1, 5;
    %jmp/1 T_21.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x56023427b980_0;
    %nor/r;
    %store/vec4 v0x56023427b980_0, 0, 1;
    %jmp T_21.0;
T_21.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56023427ba40_0, 0, 1;
T_21.2 ;
    %delay 1000, 0;
    %load/vec4 v0x56023427b980_0;
    %nor/r;
    %store/vec4 v0x56023427b980_0, 0, 1;
    %jmp T_21.2;
    %vpi_call 5 25 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x560234237ce0;
T_22 ;
    %vpi_call 5 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560234237ce0 {0 0 0};
    %delay 3647256576, 69;
    %vpi_call 5 31 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/memorycontroller.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/block_ram/block_ram.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/register.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/sim/testbench.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/riscv_top.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/cpu.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/hci.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/fifo/fifo.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_baud_clk.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_rx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/common/uart/uart_tx.v";
    "/home/zsq259/Desktop/1/RISC-V-CPU/riscv/src/ram.v";
