
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_0";
mvm_20_20_12_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_0' with
	the parameters "20,20,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g0' with
	the parameters "1,20,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g0' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 619 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b12_g0'
  Processing 'mvm_20_20_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_8_DW_mult_tc_0'
  Mapping 'mac_b12_g0_9_DW_mult_tc_0'
  Mapping 'mac_b12_g0_10_DW_mult_tc_0'
  Mapping 'mac_b12_g0_11_DW_mult_tc_0'
  Mapping 'mac_b12_g0_12_DW_mult_tc_0'
  Mapping 'mac_b12_g0_13_DW_mult_tc_0'
  Mapping 'mac_b12_g0_14_DW_mult_tc_0'
  Mapping 'mac_b12_g0_15_DW_mult_tc_0'
  Mapping 'mac_b12_g0_16_DW_mult_tc_0'
  Mapping 'mac_b12_g0_17_DW_mult_tc_0'
  Mapping 'mac_b12_g0_18_DW_mult_tc_0'
  Mapping 'mac_b12_g0_19_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  129830.6      0.84     160.6    1621.2                          
    0:00:23  129830.6      0.84     160.6    1621.2                          
    0:00:23  130165.8      0.84     160.6    1621.2                          
    0:00:24  130492.9      0.84     160.6    1621.2                          
    0:00:24  130820.1      0.84     160.6    1621.2                          
    0:00:24  131147.3      0.84     160.6    1621.2                          
    0:00:33  132414.0      0.56      79.9       0.0                          
    0:00:33  132398.0      0.56      79.9       0.0                          
    0:00:33  132398.0      0.56      79.9       0.0                          
    0:00:33  132397.5      0.56      79.9       0.0                          
    0:00:34  132397.5      0.56      79.9       0.0                          
    0:00:47  108196.8      1.01     120.5       0.0                          
    0:00:48  108195.5      0.97     116.2       0.0                          
    0:00:50  108203.2      0.92     110.5       0.0                          
    0:00:51  108195.8      0.90     103.6       0.0                          
    0:00:53  108160.7      0.60      80.2       0.0                          
    0:00:54  108167.0      0.58      78.3       0.0                          
    0:00:55  108170.0      0.60      78.5       0.0                          
    0:00:55  108174.0      0.58      77.8       0.0                          
    0:00:55  108173.2      0.58      76.7       0.0                          
    0:00:56  108175.8      0.57      75.9       0.0                          
    0:00:56  108177.7      0.57      75.6       0.0                          
    0:00:57  108180.1      0.56      75.5       0.0                          
    0:00:57  108184.6      0.56      75.3       0.0                          
    0:00:57  108183.0      0.56      75.1       0.0                          
    0:00:58  108171.0      0.56      74.5       0.0                          
    0:00:58  108169.7      0.55      73.9       0.0                          
    0:00:58  108173.4      0.55      73.8       0.0                          
    0:00:59  108182.5      0.51      73.3       0.0                          
    0:00:59  108186.7      0.50      73.2       0.0                          
    0:00:59  108058.8      0.50      73.2       0.0                          
    0:00:59  108058.8      0.50      73.2       0.0                          
    0:01:00  108058.8      0.50      73.2       0.0                          
    0:01:00  108058.8      0.50      73.2       0.0                          
    0:01:00  108058.8      0.50      73.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:00  108058.8      0.50      73.2       0.0                          
    0:01:00  108076.9      0.49      72.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108094.4      0.48      71.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108132.2      0.48      70.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108146.3      0.48      70.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108169.7      0.48      70.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108201.6      0.47      69.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108230.6      0.47      69.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:00  108255.1      0.47      69.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108279.8      0.46      68.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108307.2      0.46      67.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108340.5      0.46      67.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108354.3      0.46      66.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108380.1      0.45      65.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108404.6      0.45      65.4       0.0 path/genblk1[12].path/path/add_out_reg[23]/D
    0:01:01  108417.3      0.45      65.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108447.1      0.45      64.6       0.0 path/path/path/add_out_reg[23]/D
    0:01:01  108474.3      0.44      63.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108500.9      0.44      63.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108521.3      0.44      63.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:01  108542.6      0.44      62.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108558.3      0.44      61.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108594.2      0.43      61.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108610.7      0.43      61.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108628.8      0.43      60.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108658.9      0.43      60.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108672.2      0.42      59.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108698.5      0.42      59.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108716.3      0.42      58.8       0.0 path/path/path/add_out_reg[23]/D
    0:01:02  108726.4      0.42      58.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108758.1      0.42      58.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108779.4      0.41      57.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108808.6      0.41      57.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108830.7      0.41      56.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:02  108849.3      0.41      56.3       0.0 path/genblk1[4].path/path/add_out_reg[23]/D
    0:01:03  108869.5      0.41      56.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108882.6      0.40      55.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108902.3      0.40      55.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108915.0      0.40      55.0       0.0 path/path/path/add_out_reg[23]/D
    0:01:03  108928.3      0.40      54.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108940.0      0.40      54.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108942.2      0.40      54.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108965.6      0.39      53.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108980.5      0.39      53.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  108993.8      0.39      53.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  109003.9      0.39      53.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  109016.6      0.39      53.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  109031.8      0.39      52.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:03  109044.0      0.39      52.6       0.0 path/genblk1[4].path/path/add_out_reg[23]/D
    0:01:03  109045.1      0.39      52.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109057.6      0.39      52.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109069.6      0.39      52.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109079.4      0.38      51.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109087.7      0.38      51.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109106.3      0.38      51.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109124.9      0.38      50.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109144.9      0.38      50.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109164.0      0.37      50.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109189.0      0.37      49.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109205.0      0.37      49.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109220.4      0.37      49.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109236.4      0.37      48.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109254.7      0.37      48.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:04  109262.2      0.37      48.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109276.8      0.37      48.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109286.4      0.36      48.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109297.5      0.36      47.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:05  109305.5      0.36      47.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109335.0      0.36      47.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109353.4      0.36      47.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109368.0      0.35      46.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109379.7      0.35      46.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109406.3      0.35      45.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109419.9      0.35      45.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109430.0      0.35      45.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109445.7      0.35      45.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:05  109467.8      0.34      44.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109485.6      0.34      44.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:06  109497.0      0.34      44.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109515.7      0.34      43.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109524.7      0.34      43.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109542.3      0.34      43.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109549.4      0.34      43.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109558.0      0.33      43.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109577.4      0.33      42.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109580.6      0.33      42.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109597.3      0.33      42.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109614.3      0.33      42.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109626.3      0.33      41.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109633.8      0.33      41.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:06  109647.1      0.33      41.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109658.5      0.33      41.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109672.3      0.33      41.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109692.5      0.33      41.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109702.9      0.33      41.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109710.6      0.33      41.1       0.0 path/genblk1[12].path/path/add_out_reg[23]/D
    0:01:07  109727.9      0.33      40.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109748.7      0.32      40.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109760.6      0.32      40.3       0.0 path/genblk1[12].path/path/add_out_reg[23]/D
    0:01:07  109779.8      0.32      39.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109790.2      0.32      39.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109805.9      0.32      39.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109812.5      0.32      39.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109812.5      0.32      39.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:07  109829.8      0.32      39.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109830.3      0.32      39.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109835.1      0.31      39.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109845.2      0.31      38.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109870.8      0.31      38.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109880.3      0.31      38.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109896.6      0.31      37.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109909.6      0.31      37.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109925.6      0.31      37.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109933.5      0.30      37.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109933.5      0.30      37.2       0.0 path/genblk1[12].path/path/add_out_reg[23]/D
    0:01:08  109942.6      0.30      37.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109953.0      0.30      37.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109971.6      0.30      36.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:08  109985.9      0.30      36.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110005.4      0.30      36.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110010.2      0.30      36.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110016.8      0.30      36.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09  110026.1      0.30      35.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110026.6      0.29      35.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110034.4      0.29      35.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110035.7      0.29      35.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09  110050.1      0.29      35.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110064.1      0.29      35.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110072.9      0.29      35.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:09  110077.2      0.29      35.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110086.2      0.29      34.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110091.3      0.29      34.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110097.9      0.29      34.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110105.4      0.29      34.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  110107.8      0.29      34.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110112.8      0.29      34.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110118.7      0.29      34.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110128.3      0.29      33.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110136.5      0.29      33.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110136.5      0.29      33.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110142.9      0.28      33.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110146.9      0.28      33.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110162.0      0.28      33.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110171.6      0.28      32.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110178.8      0.28      32.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:10  110178.8      0.28      32.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110188.1      0.28      32.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110193.4      0.28      32.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110204.9      0.28      32.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110209.7      0.28      32.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  110218.2      0.28      32.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110233.9      0.28      32.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110235.7      0.28      32.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110238.4      0.27      31.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110248.8      0.27      31.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110255.9      0.27      31.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110267.6      0.27      31.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110272.7      0.27      31.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110290.2      0.27      31.0      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110304.6      0.27      30.9      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110333.3      0.27      30.6      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110338.9      0.27      30.6      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110351.4      0.27      30.5      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110356.2      0.27      30.4      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110365.0      0.27      30.2      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  110382.0      0.27      30.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110390.8      0.26      29.9      48.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110391.6      0.26      30.0      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110400.4      0.26      29.9      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110410.2      0.26      29.7      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110423.2      0.26      29.5      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110436.0      0.26      29.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110437.6      0.26      29.3      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110453.3      0.26      29.2      48.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110468.7      0.26      29.0      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110470.1      0.26      28.9      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110470.1      0.26      28.9      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110470.1      0.26      28.9      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110480.2      0.26      28.7      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  110489.5      0.26      28.4      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:13  110496.7      0.25      28.3      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110504.1      0.25      28.3      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110515.0      0.25      28.2      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110522.5      0.25      28.2      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110532.0      0.25      27.8      72.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110549.1      0.25      27.5      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110549.1      0.25      27.5      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110559.4      0.25      27.4      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110561.8      0.25      27.4      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110575.1      0.25      27.1      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:13  110577.8      0.25      27.1      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110599.9      0.25      26.9      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110604.9      0.25      26.9      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110607.6      0.25      26.7      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  110618.8      0.24      26.6      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110622.5      0.24      26.5      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110624.3      0.24      26.4      72.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110626.2      0.24      26.3      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110626.7      0.24      26.3      72.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110628.3      0.24      26.2      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110638.2      0.24      25.9      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110648.8      0.24      25.7      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110654.9      0.24      25.6      72.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110671.7      0.24      25.5      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110673.8      0.24      25.5      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110682.6      0.23      25.5     121.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110689.0      0.23      25.3     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110690.0      0.23      25.2     121.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110699.4      0.23      25.0     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110700.2      0.23      25.0     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110703.3      0.23      24.9     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:14  110710.8      0.23      24.8     121.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  110715.6      0.23      24.7     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110715.6      0.23      24.7     121.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110722.8      0.23      24.6     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110730.5      0.23      24.5     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110735.3      0.23      24.5     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110736.6      0.23      24.5     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110745.9      0.23      24.4     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110760.3      0.23      24.2     121.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110772.2      0.23      24.1     121.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110784.5      0.23      23.9     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110790.3      0.23      23.8     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110804.2      0.23      23.8     121.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110810.3      0.23      23.8     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:15  110816.4      0.22      23.7     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  110824.6      0.22      23.6     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110830.0      0.22      23.4     121.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110844.6      0.22      23.3     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:16  110845.1      0.22      23.2     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110855.2      0.22      23.2     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110872.0      0.22      22.9     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110884.2      0.22      22.7     145.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110889.8      0.22      22.5     145.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110893.3      0.22      22.4     145.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110899.1      0.22      22.2     145.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110907.1      0.22      22.1     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110913.2      0.21      22.0     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110915.3      0.21      21.9     145.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110918.5      0.21      21.9     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110935.0      0.21      21.7     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110939.6      0.21      21.7     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  110943.5      0.21      21.6     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  110960.6      0.21      21.6     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  110966.2      0.21      21.5     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  110985.3      0.21      21.3     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  110989.3      0.21      21.2     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111003.4      0.21      21.2     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111012.4      0.21      21.0     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111022.8      0.21      20.9     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111028.7      0.21      20.9     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111035.6      0.21      20.8     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111043.8      0.21      20.7     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111050.2      0.21      20.6     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111058.7      0.20      20.5     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111064.0      0.20      20.5     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  111065.1      0.20      20.5     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111065.1      0.20      20.4     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111067.5      0.20      20.3     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111067.8      0.20      20.3     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111067.8      0.20      20.3     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:18  111067.8      0.20      20.3     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111072.6      0.20      20.2     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111078.1      0.20      20.1     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111083.2      0.20      20.0     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111084.8      0.20      19.9     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111089.0      0.20      19.9     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111095.7      0.20      19.9     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111094.6      0.20      19.8     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111102.3      0.20      19.7     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111104.7      0.20      19.6     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111104.7      0.20      19.6     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111105.8      0.19      19.5     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  111114.6      0.19      19.4     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111127.4      0.19      19.2     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111134.5      0.19      19.1     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111133.7      0.19      19.1     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111135.3      0.19      19.0     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111146.8      0.19      19.0     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111147.0      0.19      19.0     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111147.8      0.19      19.1     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111149.4      0.19      19.0     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111152.4      0.19      19.0     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111155.8      0.19      18.9     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111157.4      0.19      18.9     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111161.9      0.19      18.8     193.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111162.2      0.19      18.8     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111162.7      0.19      18.8     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111181.6      0.19      18.6     218.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  111200.5      0.19      18.5     266.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111210.3      0.19      18.4     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111214.3      0.19      18.4     266.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111219.7      0.19      18.4     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111221.8      0.19      18.3     266.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111229.8      0.19      18.3     266.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111233.2      0.19      18.3     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111240.7      0.19      18.2     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111251.6      0.19      18.1     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111252.6      0.19      18.1     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111263.8      0.19      18.1     266.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111265.4      0.18      18.0     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111273.9      0.18      18.0     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111282.7      0.18      17.9     266.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111293.1      0.18      17.8     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111292.0      0.18      17.8     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  111293.1      0.18      17.8     266.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111296.8      0.18      17.7     266.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:21  111299.5      0.18      17.7     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111309.0      0.18      17.6     290.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111311.2      0.18      17.6     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111315.4      0.18      17.4     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111322.3      0.18      17.4     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111322.6      0.18      17.4     290.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111326.6      0.18      17.3     290.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111332.7      0.18      17.3     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111345.2      0.18      17.2     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111349.7      0.18      17.2     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111356.6      0.18      17.1     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111356.6      0.18      17.1     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111356.6      0.18      17.1     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111357.2      0.18      17.1     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111361.7      0.18      17.1     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  111363.3      0.18      17.0     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111365.2      0.18      16.9     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111371.0      0.17      16.8     314.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111372.1      0.17      16.7     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111371.0      0.17      16.7     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111386.2      0.17      16.7     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111389.1      0.17      16.6     314.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111393.9      0.17      16.6     314.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111401.1      0.17      16.6     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111404.3      0.17      16.5     314.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111404.3      0.17      16.4     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111407.2      0.17      16.4     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  111406.9      0.17      16.4     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111406.7      0.17      16.3     314.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111413.8      0.17      16.3     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111421.3      0.17      16.2     314.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111421.3      0.17      16.2     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111421.3      0.17      16.2     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111421.3      0.17      16.2     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111430.3      0.17      16.1     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111435.1      0.17      16.0     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111438.8      0.17      15.9     314.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:23  111448.4      0.17      15.8     314.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111449.2      0.17      15.8     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111449.7      0.17      15.8     314.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  111458.8      0.17      15.7     314.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111472.1      0.17      15.5     314.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111472.4      0.17      15.5     314.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111472.4      0.17      15.5     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111479.8      0.17      15.4     314.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111479.8      0.17      15.4     314.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111479.5      0.17      15.4     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111483.5      0.17      15.4     314.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111495.2      0.17      15.3     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111495.2      0.17      15.3     339.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:24  111495.8      0.17      15.2     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111499.2      0.17      15.2     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  111503.5      0.16      15.1     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111504.5      0.16      15.1     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111504.5      0.16      15.1     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:25  111511.5      0.16      15.0     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111517.0      0.16      15.0     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111526.1      0.16      14.9     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111525.8      0.16      14.9     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111531.4      0.16      14.8     363.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111531.4      0.16      14.8     363.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111531.1      0.16      14.8     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111536.5      0.16      14.7     363.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111538.3      0.16      14.7     363.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111541.8      0.16      14.6     363.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:25  111546.3      0.16      14.5     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  111546.6      0.16      14.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111547.1      0.16      14.5     363.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111546.8      0.16      14.5     363.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111548.2      0.16      14.5     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111551.6      0.16      14.5     363.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111553.5      0.16      14.4     363.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111556.7      0.16      14.4     363.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111563.9      0.16      14.3     363.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111564.7      0.16      14.3     363.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111575.3      0.16      14.2     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:26  111576.1      0.16      14.2     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111576.1      0.16      14.2     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111582.5      0.16      14.1     387.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  111589.4      0.16      14.1     387.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111590.7      0.16      14.1     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111600.0      0.16      14.1     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111604.6      0.16      14.0     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111604.6      0.16      14.0     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111605.9      0.16      14.0     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111608.3      0.15      13.9     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111608.5      0.15      13.9     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111608.8      0.15      13.9     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111613.9      0.15      13.9     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111614.9      0.15      13.9     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111620.0      0.15      13.8     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111622.4      0.15      13.8     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111622.4      0.15      13.8     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111622.4      0.15      13.8     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111622.4      0.15      13.7     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111622.1      0.15      13.7     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:27  111621.6      0.15      13.7     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111621.6      0.15      13.7     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111622.6      0.15      13.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111624.8      0.15      13.6     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111625.8      0.15      13.6     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111632.8      0.15      13.6     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111632.8      0.15      13.6     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:28  111632.8      0.15      13.6     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111632.5      0.15      13.6     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111637.0      0.15      13.5     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:28  111638.1      0.15      13.5     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111639.4      0.15      13.5     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  111640.2      0.15      13.5     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111641.0      0.15      13.5     411.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111647.6      0.15      13.5     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111649.5      0.15      13.4     411.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111653.5      0.15      13.4     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111657.0      0.15      13.3     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111658.8      0.15      13.3     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111661.7      0.15      13.2     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111661.7      0.15      13.2     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111661.7      0.15      13.2     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111663.3      0.15      13.2     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111664.4      0.15      13.1     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111665.2      0.15      13.1     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111666.5      0.15      13.0     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  111671.3      0.15      13.0     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111672.9      0.15      12.9     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111681.4      0.15      12.8     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111682.0      0.15      12.8     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111686.2      0.15      12.8     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111686.2      0.15      12.8     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111691.3      0.15      12.7     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111693.9      0.14      12.6     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111694.5      0.14      12.6     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111697.4      0.14      12.6     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111700.0      0.14      12.6     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111702.2      0.14      12.6     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111703.2      0.14      12.5     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111704.6      0.14      12.5     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111704.8      0.14      12.5     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111704.0      0.14      12.5     411.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111704.6      0.14      12.5     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  111708.6      0.14      12.4     411.7 path/genblk1[15].path/path/add_out_reg[22]/D
    0:01:30  111710.7      0.14      12.4     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111712.6      0.14      12.4     411.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111712.3      0.14      12.4     411.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111715.2      0.14      12.3     411.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111716.0      0.14      12.3     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111717.6      0.14      12.3     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111718.7      0.14      12.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111720.0      0.14      12.3     411.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111720.0      0.14      12.3     411.7 path/genblk1[15].path/path/add_out_reg[22]/D
    0:01:31  111729.3      0.14      12.2     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111736.5      0.14      12.2     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111737.3      0.14      12.2     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:31  111737.0      0.14      12.2     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:31  111745.5      0.14      12.1     435.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111756.4      0.14      12.1     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111758.3      0.14      12.1     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111758.3      0.14      12.1     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111759.4      0.14      12.0     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111761.5      0.14      12.0     435.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111763.9      0.14      12.0     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111764.2      0.14      12.0     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111769.7      0.14      11.9     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111769.7      0.14      11.9     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111769.7      0.14      11.9     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111776.1      0.14      11.8     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111775.1      0.14      11.8     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111787.8      0.14      11.7     435.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:32  111795.0      0.14      11.6     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111800.9      0.14      11.6     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111807.0      0.14      11.6     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111807.2      0.14      11.6     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111808.3      0.14      11.6     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111808.3      0.14      11.6     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111808.3      0.14      11.6     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111808.6      0.14      11.6     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111810.2      0.14      11.5     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111816.8      0.14      11.4     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111817.4      0.13      11.4     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111818.7      0.13      11.4     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:33  111818.7      0.13      11.3     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.5      0.13      11.3     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111827.5      0.13      11.3     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.5      0.13      11.3     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:34  111829.1      0.13      11.3     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.8      0.13      11.3     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.0      0.13      11.3     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.3      0.13      11.2     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111828.8      0.13      11.2     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111829.1      0.13      11.2     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111836.0      0.13      11.1     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111836.0      0.13      11.1     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111837.0      0.13      11.1     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111838.6      0.13      11.1     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111844.2      0.13      11.1     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111850.3      0.13      11.1     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:34  111850.3      0.13      11.1     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:34  111850.9      0.13      11.0     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:35  111850.6      0.13      11.0     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111851.9      0.13      11.0     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111862.8      0.13      10.9     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111862.8      0.13      10.9     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111862.6      0.13      10.9     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111863.4      0.13      10.9     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111866.0      0.13      10.9     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111866.0      0.13      10.9     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:35  111866.6      0.13      10.9     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:35  111867.1      0.13      10.8     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111867.6      0.13      10.8     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:35  111868.7      0.13      10.7     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:36  111871.4      0.13      10.7     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111875.9      0.13      10.6     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:36  111885.2      0.13      10.5     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111891.3      0.13      10.5     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111895.3      0.13      10.4     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111900.1      0.13      10.4     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111902.5      0.12      10.3     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:36  111908.1      0.12      10.3     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111917.1      0.12      10.2     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111923.8      0.12      10.2     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111919.2      0.12      10.2     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111927.7      0.12      10.1     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111934.4      0.12      10.1     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111942.4      0.12      10.0     435.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111949.0      0.12      10.0     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111952.7      0.12      10.0     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111957.0      0.12       9.9     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111962.9      0.12       9.9     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111974.0      0.12       9.8     435.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111985.2      0.12       9.8     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111991.1      0.12       9.8     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111996.6      0.12       9.7     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112004.6      0.12       9.7     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112010.5      0.12       9.6     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112014.2      0.12       9.6     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112025.6      0.12       9.5     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112032.8      0.12       9.5     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112041.1      0.11       9.4     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112046.4      0.11       9.4     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112052.0      0.11       9.3     435.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112060.7      0.11       9.3     435.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  112069.5      0.11       9.3     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112073.5      0.11       9.2     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112089.5      0.11       9.2     435.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112099.3      0.11       9.1     435.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112104.4      0.11       9.0     435.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112110.0      0.11       9.0     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:38  112116.9      0.11       9.0     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112119.0      0.11       9.0     435.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112131.5      0.11       8.9     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112141.1      0.11       8.8     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:38  112148.8      0.11       8.8     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112156.8      0.11       8.7     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112161.8      0.11       8.7     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112172.2      0.11       8.6     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112179.4      0.11       8.6     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112187.1      0.11       8.5     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  112191.4      0.11       8.5     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112196.4      0.11       8.5     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112203.6      0.11       8.4     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112211.8      0.10       8.3     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112222.5      0.10       8.3     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112230.2      0.10       8.3     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112235.8      0.10       8.2     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112242.2      0.10       8.2     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112248.0      0.10       8.1     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112253.6      0.10       8.1     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112256.0      0.10       8.0     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112259.4      0.10       8.0     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112261.6      0.10       8.0     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112268.0      0.10       7.9     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112271.2      0.10       7.9     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112277.8      0.10       7.9     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  112280.7      0.10       7.8     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112287.4      0.10       7.8     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112290.3      0.10       7.8     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112298.0      0.10       7.7     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112303.3      0.10       7.6     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112307.9      0.10       7.6     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112316.4      0.10       7.6     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112319.0      0.10       7.5     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112323.6      0.10       7.5     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112330.2      0.10       7.4     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112338.4      0.10       7.4     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112340.0      0.10       7.4     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112344.3      0.09       7.3     460.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112347.8      0.09       7.3     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112353.3      0.09       7.3     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112359.7      0.09       7.2     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112362.4      0.09       7.2     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:40  112365.8      0.09       7.2     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112369.6      0.09       7.2     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  112371.7      0.09       7.2     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112375.7      0.09       7.2     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112379.4      0.09       7.2     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112384.5      0.09       7.1     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112387.4      0.09       7.1     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112392.4      0.09       7.0     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112399.4      0.09       7.0     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112400.7      0.09       6.9     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:41  112403.6      0.09       6.9     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112406.8      0.09       6.9     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112413.2      0.09       6.8     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112421.2      0.09       6.8     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112427.8      0.09       6.7     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112431.5      0.09       6.7     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112436.1      0.09       6.7     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112441.4      0.09       6.6     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112446.2      0.09       6.6     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:41  112450.7      0.09       6.5     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112456.0      0.09       6.5     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  112460.5      0.09       6.5     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112463.2      0.09       6.5     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112466.4      0.09       6.4     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112471.7      0.09       6.4     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112474.6      0.09       6.3     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112478.1      0.09       6.3     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112482.6      0.09       6.3     460.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:42  112486.1      0.08       6.3     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112486.9      0.08       6.3     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112489.8      0.08       6.2     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112493.5      0.08       6.2     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112499.4      0.08       6.2     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112502.8      0.08       6.1     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112506.8      0.08       6.1     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112509.2      0.08       6.1     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112511.9      0.08       6.1     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112515.1      0.08       6.0     460.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112515.9      0.08       6.0     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  112518.0      0.08       6.0     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112518.8      0.08       6.0     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112519.9      0.08       6.0     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112521.7      0.08       6.0     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112523.9      0.08       5.9     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112528.1      0.08       5.9     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112528.1      0.08       5.9     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112529.7      0.08       5.9     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112529.7      0.08       5.9     460.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112532.9      0.08       5.9     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112535.6      0.08       5.9     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112538.5      0.08       5.9     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112531.3      0.08       5.9     435.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112532.6      0.08       5.9     435.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112534.8      0.08       5.8     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112538.2      0.08       5.8     435.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  112542.2      0.08       5.8     435.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112544.3      0.08       5.8     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112545.1      0.08       5.8     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112545.9      0.08       5.8     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112546.7      0.08       5.8     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112548.9      0.08       5.7     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112550.2      0.08       5.7     435.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112552.8      0.08       5.7     435.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:44  112554.7      0.08       5.7     435.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  112555.0      0.08       5.6     435.9                          
    0:01:48  109651.6      0.08       5.6     435.9                          
    0:01:49  109665.4      0.08       5.6     435.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:49  109665.4      0.08       5.6     435.9                          
    0:01:49  109516.7      0.08       5.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109516.7      0.08       5.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109516.7      0.08       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109519.1      0.08       5.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109519.6      0.08       5.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109520.4      0.08       5.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109520.4      0.08       5.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109521.0      0.08       5.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109525.8      0.08       5.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  109535.6      0.08       5.5      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109536.1      0.08       5.5      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109540.7      0.08       5.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109539.9      0.08       5.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:50  109542.3      0.08       5.5      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109544.4      0.08       5.5      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109544.4      0.08       5.5      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109547.6      0.08       5.4      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109547.6      0.08       5.4      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109548.6      0.08       5.4      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109551.8      0.08       5.4      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109553.4      0.08       5.4      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109554.8      0.08       5.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109556.9      0.08       5.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109556.9      0.08       5.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  109557.4      0.08       5.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109558.5      0.08       5.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109560.1      0.08       5.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109560.3      0.08       5.3      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109561.1      0.08       5.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109564.3      0.07       5.3      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109565.9      0.07       5.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109566.7      0.07       5.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109567.5      0.07       5.3      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109566.5      0.07       5.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109566.2      0.07       5.2      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109566.7      0.07       5.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109567.0      0.07       5.2      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109569.1      0.07       5.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:51  109569.1      0.07       5.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109569.1      0.07       5.1      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109570.7      0.07       5.1      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109570.7      0.07       5.1      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:52  109570.7      0.07       5.1      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109569.9      0.07       5.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109571.0      0.07       5.1      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109581.9      0.07       5.0      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109581.9      0.07       5.0      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109581.9      0.07       5.0      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109581.1      0.07       5.0      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109583.5      0.07       5.0      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109584.3      0.07       5.0      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:52  109584.0      0.07       5.0      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109593.9      0.07       5.0      72.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109593.9      0.07       5.0      72.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109594.7      0.07       5.0      72.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109603.4      0.07       5.0      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109604.2      0.07       5.0      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109604.2      0.07       5.0      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109605.8      0.07       5.0      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109605.3      0.07       5.0      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109608.0      0.07       5.0      96.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109608.0      0.07       5.0      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109606.9      0.07       5.0      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109607.7      0.07       4.9      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109607.7      0.07       4.9      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109607.7      0.07       4.9      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109608.0      0.07       4.9      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:53  109608.8      0.07       4.9      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109609.0      0.07       4.9      96.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:01:54  109609.0      0.07       4.9      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109609.3      0.07       4.9      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109610.1      0.07       4.9      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109610.4      0.07       4.9      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109619.1      0.07       4.9     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109619.1      0.07       4.9     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109618.6      0.07       4.9     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109618.6      0.07       4.9     121.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109618.9      0.07       4.8     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109618.9      0.07       4.8     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:54  109621.3      0.07       4.8     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109613.8      0.07       4.8      96.9 path/genblk1[5].path/path/mult_21/net109296
    0:01:55  109581.6      0.07       4.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109581.6      0.07       4.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109583.5      0.07       4.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109585.9      0.07       4.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109588.3      0.07       4.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:55  109589.1      0.07       4.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:56  109589.9      0.07       4.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:56  109589.9      0.07       4.7       0.0                          
    0:01:56  109589.9      0.07       4.7       0.0                          
    0:01:59  108008.5      0.07       4.7       0.0                          
    0:02:00  106994.2      0.07       4.7       0.0                          
    0:02:00  106982.0      0.07       4.7       0.0                          
    0:02:01  106969.8      0.07       4.7       0.0                          
    0:02:01  106957.5      0.07       4.7       0.0                          
    0:02:01  106945.8      0.07       4.7       0.0                          
    0:02:01  106934.1      0.07       4.7       0.0                          
    0:02:01  106922.4      0.07       4.7       0.0                          
    0:02:02  106911.3      0.07       4.7       0.0                          
    0:02:02  106900.1      0.07       4.7       0.0                          
    0:02:02  106900.1      0.07       4.7       0.0                          
    0:02:02  106900.1      0.07       4.7       0.0                          
    0:02:03  106824.5      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106821.6      0.07       4.9       0.0                          
    0:02:03  106826.4      0.07       4.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  106827.2      0.07       4.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  106832.5      0.07       4.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  106833.6      0.07       4.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  106833.6      0.07       4.8       0.0                          
    0:02:06  106758.6      0.07       4.8       0.0                          
    0:02:07  106684.4      0.07       4.8       0.0                          
    0:02:08  106539.9      0.07       4.8       0.0                          
    0:02:08  106387.5      0.07       4.8       0.0                          
    0:02:08  106235.1      0.07       4.8       0.0                          
    0:02:09  106081.9      0.07       4.8       0.0                          
    0:02:09  105929.4      0.07       4.8       0.0                          
    0:02:09  105894.3      0.07       4.8       0.0                          
    0:02:10  105892.7      0.07       4.7       0.0                          
    0:02:10  105887.2      0.07       4.7       0.0                          
    0:02:10  105879.7      0.07       4.7       0.0                          
    0:02:10  105868.5      0.07       4.6       0.0                          
    0:02:10  105864.8      0.07       4.6       0.0                          
    0:02:10  105859.0      0.07       4.6       0.0                          
    0:02:11  105843.5      0.07       4.6       0.0                          
    0:02:12  105826.2      0.07       4.6       0.0                          
    0:02:12  105825.4      0.07       4.6       0.0                          
    0:02:12  105824.4      0.07       4.6       0.0                          
    0:02:12  105822.0      0.07       4.6       0.0                          
    0:02:14  105819.6      0.07       4.6       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105807.9      0.07       4.8       0.0                          
    0:02:14  105812.9      0.07       4.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:14  105818.3      0.07       4.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:15  105818.3      0.07       4.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:16  105820.7      0.07       4.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/Vec_x_Mem/Incr/reset': 1208 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12928 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:04:34 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45509.142352
Buf/Inv area:                     2573.017995
Noncombinational area:           60311.507911
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                105820.650263
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:04:39 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  31.8054 mW   (93%)
  Net Switching Power  =   2.4917 mW    (7%)
                         ---------
Total Dynamic Power    =  34.2971 mW  (100%)

Cell Leakage Power     =   2.2304 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.0778e+04          410.3392        1.0207e+06        3.2209e+04  (  88.18%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0257e+03        2.0814e+03        1.2097e+06        4.3168e+03  (  11.82%)
--------------------------------------------------------------------------------------------------
Total          3.1804e+04 uW     2.4917e+03 uW     2.2304e+06 nW     3.6526e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_0
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 19:04:39 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE20_LOGSIZE5_36)
                                                          0.00       0.22 f
  path/genblk1[2].path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE20_36)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/in0[1] (mac_b12_g0_18)        0.00       0.22 f
  path/genblk1[2].path/path/mult_21/a[1] (mac_b12_g0_18_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/mult_21/U384/ZN (INV_X1)      0.03       0.25 r
  path/genblk1[2].path/path/mult_21/U398/Z (XOR2_X1)      0.07       0.32 r
  path/genblk1[2].path/path/mult_21/U538/ZN (NAND2_X1)
                                                          0.04       0.36 f
  path/genblk1[2].path/path/mult_21/U576/ZN (OAI22_X1)
                                                          0.05       0.40 r
  path/genblk1[2].path/path/mult_21/U80/S (FA_X1)         0.12       0.53 f
  path/genblk1[2].path/path/mult_21/U22/CO (FA_X1)        0.11       0.64 f
  path/genblk1[2].path/path/mult_21/U375/ZN (NAND2_X1)
                                                          0.03       0.67 r
  path/genblk1[2].path/path/mult_21/U378/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[2].path/path/mult_21/U20/CO (FA_X1)        0.10       0.80 f
  path/genblk1[2].path/path/mult_21/U436/ZN (NAND2_X1)
                                                          0.04       0.84 r
  path/genblk1[2].path/path/mult_21/U424/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[2].path/path/mult_21/U455/ZN (NAND2_X1)
                                                          0.04       0.93 r
  path/genblk1[2].path/path/mult_21/U458/ZN (NAND3_X1)
                                                          0.04       0.96 f
  path/genblk1[2].path/path/mult_21/U471/ZN (NAND2_X1)
                                                          0.04       1.00 r
  path/genblk1[2].path/path/mult_21/U473/ZN (NAND3_X1)
                                                          0.04       1.04 f
  path/genblk1[2].path/path/mult_21/U477/ZN (NAND2_X1)
                                                          0.04       1.08 r
  path/genblk1[2].path/path/mult_21/U395/ZN (NAND3_X1)
                                                          0.04       1.11 f
  path/genblk1[2].path/path/mult_21/U418/ZN (NAND2_X1)
                                                          0.03       1.15 r
  path/genblk1[2].path/path/mult_21/U421/ZN (NAND3_X1)
                                                          0.04       1.19 f
  path/genblk1[2].path/path/mult_21/U503/ZN (NAND2_X1)
                                                          0.04       1.23 r
  path/genblk1[2].path/path/mult_21/U504/ZN (NAND3_X1)
                                                          0.04       1.27 f
  path/genblk1[2].path/path/mult_21/U506/ZN (NAND2_X1)
                                                          0.04       1.31 r
  path/genblk1[2].path/path/mult_21/U508/ZN (NAND3_X1)
                                                          0.04       1.34 f
  path/genblk1[2].path/path/mult_21/U485/ZN (NAND2_X1)
                                                          0.04       1.38 r
  path/genblk1[2].path/path/mult_21/U422/ZN (NAND3_X1)
                                                          0.04       1.42 f
  path/genblk1[2].path/path/mult_21/U489/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[2].path/path/mult_21/U340/ZN (NAND3_X1)
                                                          0.04       1.49 f
  path/genblk1[2].path/path/mult_21/U413/ZN (NAND2_X1)
                                                          0.04       1.53 r
  path/genblk1[2].path/path/mult_21/U415/ZN (NAND3_X1)
                                                          0.04       1.56 f
  path/genblk1[2].path/path/mult_21/U450/ZN (NAND2_X1)
                                                          0.03       1.60 r
  path/genblk1[2].path/path/mult_21/U443/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[2].path/path/mult_21/U465/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[2].path/path/mult_21/U467/ZN (NAND3_X1)
                                                          0.04       1.72 f
  path/genblk1[2].path/path/mult_21/U495/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[2].path/path/mult_21/U497/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[2].path/path/mult_21/U408/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[2].path/path/mult_21/U410/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[2].path/path/mult_21/U440/ZN (NAND2_X1)
                                                          0.03       1.90 r
  path/genblk1[2].path/path/mult_21/U442/ZN (NAND3_X1)
                                                          0.04       1.94 f
  path/genblk1[2].path/path/mult_21/U433/ZN (XNOR2_X1)
                                                          0.06       2.00 f
  path/genblk1[2].path/path/mult_21/product[22] (mac_b12_g0_18_DW_mult_tc_0)
                                                          0.00       2.00 f
  path/genblk1[2].path/path/add_27/A[22] (mac_b12_g0_18_DW01_add_0)
                                                          0.00       2.00 f
  path/genblk1[2].path/path/add_27/U1_22/CO (FA_X1)       0.10       2.10 f
  path/genblk1[2].path/path/add_27/U123/ZN (XNOR2_X1)     0.06       2.16 f
  path/genblk1[2].path/path/add_27/SUM[23] (mac_b12_g0_18_DW01_add_0)
                                                          0.00       2.16 f
  path/genblk1[2].path/path/out[23] (mac_b12_g0_18)       0.00       2.16 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_18)
                                                          0.00       2.16 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_18)
                                                          0.00       2.16 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U80/ZN (INV_X1)
                                                          0.03       2.19 r
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/U81/ZN (OAI22_X1)
                                                          0.03       2.22 f
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFFS_X1)
                                                          0.01       2.23 f
  data arrival time                                                  2.23

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFFS_X1)
                                                          0.00       2.20 r
  library setup time                                     -0.04       2.16
  data required time                                                 2.16
  --------------------------------------------------------------------------
  data required time                                                 2.16
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
