#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Aug 21 11:11:42 2025
# Process ID         : 22352
# Current directory  : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1
# Command line       : vivado.exe -log spi_to_dma_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_to_dma_wrapper.tcl
# Log file           : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/spi_to_dma_wrapper.vds
# Journal file       : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16498 MB
# Swap memory        : 16106 MB
# Total Virtual      : 32604 MB
# Available Virtual  : 17818 MB
#-----------------------------------------------------------
source spi_to_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip/spi_fifo_axis_zedboard'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP/LVDS_to_AXIS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.cache/ip 
INFO: [Project 1-5578] Found utility IPs instantiated in block design C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/sources_1/bd/spi_to_dma/spi_to_dma.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994. 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 491.086 ; gain = 94.074
Command: read_checkpoint -auto_incremental -incremental C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/utils_1/imports/synth_1/spi_to_dma_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/utils_1/imports/synth_1/spi_to_dma_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top spi_to_dma_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1192.262 ; gain = 468.258
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_7/synth/bd_2a6b_aroutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:91]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_8/synth/bd_2a6b_routsw_0.sv:92]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_9/synth/bd_2a6b_awoutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:94]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:95]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:96]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:97]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_10/synth/bd_2a6b_woutsw_0.sv:98]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:91]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_11/synth/bd_2a6b_boutsw_0.sv:92]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/52c0/hdl/verilog/xsdbm_v3_0_3_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_wrapper' [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/hdl/spi_to_dma_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:170]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:441]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_SPI_En_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_SPI_En_0_1/synth/spi_to_dma_SPI_En_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_4_xlslice' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_4_xlslice' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a97c/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'spi_to_dma_SPI_En_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_SPI_En_0_1/synth/spi_to_dma_SPI_En_0.v:53]
WARNING: [Synth 8-7071] port 'Dout' of module 'spi_to_dma_SPI_En_0' is unconnected for instance 'LVDS_En' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:441]
WARNING: [Synth 8-7023] instance 'LVDS_En' of module 'spi_to_dma_SPI_En_0' has 2 connections declared, but only 1 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:441]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_LVDS_to_AXIS_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/synth/spi_to_dma_LVDS_to_AXIS_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS.v:13]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_axis_data_fifo_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/synth/LVDS_to_AXIS_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_15_top' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_axis2vector' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:805]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_vector2axis' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_1_util_aclken_converter_wrapper' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_infrastructure_v1_1_vl_rfs.v:596]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2373]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_15_top' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/hdl/axis_data_fifo_v2_0_vl_rfs.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_axis_data_fifo_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/src/LVDS_to_AXIS_axis_data_fifo_0_0/synth/LVDS_to_AXIS_axis_data_fifo_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_sdo_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_sdo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lvds_input' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'lvds_input' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_input.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_sdo_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_sdo_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_input_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_input_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_input_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_input_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_output_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_output_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lvds_output' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_output.v:23]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'lvds_output' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_output.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_output_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_output_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_lvds_master_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lvds_master' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_master.v:24]
INFO: [Synth 8-6157] synthesizing module 'lvds_receiver' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_receiver.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_receiver.sv:118]
INFO: [Synth 8-6155] done synthesizing module 'lvds_receiver' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_receiver.sv:1]
WARNING: [Synth 8-7071] port 'error' of module 'lvds_receiver' is unconnected for instance 'lvds_receiver_instance' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_master.v:67]
WARNING: [Synth 8-7023] instance 'lvds_receiver_instance' of module 'lvds_receiver' has 12 connections declared, but only 11 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_master.v:67]
INFO: [Synth 8-6155] done synthesizing module 'lvds_master' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_master.v:24]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_lvds_master_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_lvds_master_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LVDS_to_AXIS_l_clk_in_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_l_clk_in_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS_l_clk_in_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS_l_clk_in_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'LVDS_to_AXIS' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/LVDS_to_AXIS.v:13]
INFO: [Synth 8-6155] done synthesizing module 'spi_to_dma_LVDS_to_AXIS_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_LVDS_to_AXIS_0_0/synth/spi_to_dma_LVDS_to_AXIS_0_0.v:53]
WARNING: [Synth 8-7071] port 'axis_rd_data_count' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'axis_wr_data_count' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'debug_axis_before_fifo_tdata' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'debug_axis_before_fifo_tlast' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'debug_axis_before_fifo_tready' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'debug_axis_before_fifo_tvalid' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'frame_se' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'lclk_se' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7071] port 'sdo_se' of module 'spi_to_dma_LVDS_to_AXIS_0_0' is unconnected for instance 'LVDS_to_AXIS_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7023] instance 'LVDS_to_AXIS_0' of module 'spi_to_dma_LVDS_to_AXIS_0_0' has 25 connections declared, but only 16 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
INFO: [Synth 8-638] synthesizing module 'spi_to_dma_axi_dma_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/synth/spi_to_dma_axi_dma_0_0.vhd:107]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:21806' bound to instance 'U0' of component 'axi_dma' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/synth/spi_to_dma_axi_dma_0_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22151]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:20539]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:20539]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:52986]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:52986]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:2668]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:17614]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:25599]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:25599]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:46818]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:44930]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:43987]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:42429]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:42429]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:43987]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:4300]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:44675]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:44675]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:44930]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:46818]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:24083]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:24083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 10 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 10 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1278]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:19398]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:9946]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1862]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:15590]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:14039]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:18902]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:49786]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:55204]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22151]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_axi_dma_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/synth/spi_to_dma_axi_dma_0_0.vhd:107]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'spi_to_dma_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:460]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'spi_to_dma_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:460]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'spi_to_dma_axi_dma_0_0' has 43 connections declared, but only 41 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:460]
INFO: [Synth 8-638] synthesizing module 'spi_to_dma_axi_gpio_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/synth/spi_to_dma_axi_gpio_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 12 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1269' bound to instance 'U0' of component 'axi_gpio' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/synth/spi_to_dma_axi_gpio_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-226] default block is never used [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:837]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:1355]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_axi_gpio_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/synth/spi_to_dma_axi_gpio_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_axi_mem_intercon_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:916]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_19FNSRG' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:13]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_axi_mem_intercon_imp_auto_pc_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_mem_intercon_imp_auto_pc_0/synth/spi_to_dma_axi_mem_intercon_imp_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_b_downsizer' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2269]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_fifo_gen' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_32_axic_fifo' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/65ce/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_a_axi3_conv' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_w_axi3_conv' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1998]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi3_conv' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:951]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_33_axi_protocol_converter' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'spi_to_dma_axi_mem_intercon_imp_auto_pc_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_mem_intercon_imp_auto_pc_0/synth/spi_to_dma_axi_mem_intercon_imp_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_19FNSRG' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:13]
INFO: [Synth 8-6155] done synthesizing module 'spi_to_dma_axi_mem_intercon_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:916]
INFO: [Synth 8-638] synthesizing module 'spi_to_dma_axi_quad_spi_0_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/synth/spi_to_dma_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 256 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36338' bound to instance 'U0' of component 'axi_quad_spi' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/synth/spi_to_dma_axi_quad_spi_0_0.vhd:297]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36578]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34840]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19067]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2378]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2378]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:14826]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:14826]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:20911]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized12' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized12' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1905]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized13' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized13' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized14' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized14' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:642]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:642]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:246]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:1923]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2173]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e160/hdl/lib_fifo_v1_0_rfs.vhd:246]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13367]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13367]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:3575]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:3575]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:8689]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:8689]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13716]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:13716]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2604]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:2604]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:838]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19067]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34840]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36578]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_axi_quad_spi_0_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/synth/spi_to_dma_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-7071] port 'io0_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7071] port 'io1_o' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7071] port 'io1_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7071] port 'sck_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7071] port 'ss_t' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'spi_to_dma_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'spi_to_dma_axi_quad_spi_0_0' has 33 connections declared, but only 27 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:565]
INFO: [Synth 8-6157] synthesizing module 'spi_to_dma_axi_smc_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/synth/spi_to_dma_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_517DJA' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1831]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_one_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_0/synth/bd_2a6b_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_one_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_0/synth/bd_2a6b_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_2a6b_psr_aclk_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_2a6b_psr_aclk_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/synth/bd_2a6b_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_2a6b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_2a6b_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1893]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_517DJA' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1831]
WARNING: [Synth 8-7071] port 'M01_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M01_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M02_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M02_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M05_ACLK' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7071] port 'M05_ARESETN' of module 'clk_map_imp_517DJA' is unconnected for instance 'clk_map' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
WARNING: [Synth 8-7023] instance 'clk_map' of module 'clk_map_imp_517DJA' has 19 connections declared, but only 13 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:938]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1T2SKV1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2144]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00e_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_32/synth/bd_2a6b_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_32/synth/bd_2a6b_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1T2SKV1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2144]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1FTBV75' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2386]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00arn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_27/synth/bd_2a6b_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_27/synth/bd_2a6b_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00awn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_29/synth/bd_2a6b_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_29/synth/bd_2a6b_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00bn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_31/synth/bd_2a6b_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_31/synth/bd_2a6b_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00rn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_28/synth/bd_2a6b_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00rn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_28/synth/bd_2a6b_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00wn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_30/synth/bd_2a6b_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00wn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_30/synth/bd_2a6b_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1FTBV75' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2386]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m00s2a_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_26/synth/bd_2a6b_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m00s2a_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_26/synth/bd_2a6b_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_1MT4GYL' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2628]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03e_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_39/synth/bd_2a6b_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_39/synth/bd_2a6b_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_1MT4GYL' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2628]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_1J6HJE2' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2870]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03arn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_34/synth/bd_2a6b_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_34/synth/bd_2a6b_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03awn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_36/synth/bd_2a6b_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_36/synth/bd_2a6b_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03bn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_38/synth/bd_2a6b_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_38/synth/bd_2a6b_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03rn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_35/synth/bd_2a6b_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03rn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_35/synth/bd_2a6b_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03wn_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_37/synth/bd_2a6b_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03wn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_37/synth/bd_2a6b_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_1J6HJE2' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:2870]
INFO: [Synth 8-6157] synthesizing module 'bd_2a6b_m03s2a_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_33/synth/bd_2a6b_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m03s2a_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_33/synth/bd_2a6b_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_1EJM1ST' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:3112]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04e_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_46/synth/bd_2a6b_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_1EJM1ST' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:3112]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04arn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_41/synth/bd_2a6b_m04arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04awn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_43/synth/bd_2a6b_m04awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2a6b_m04bn_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_45/synth/bd_2a6b_m04bn_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M01_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M01_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M02_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AR_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_AW_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_info' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_payld' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_req' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M05_SC_W_send' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S01_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S01_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S02_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S02_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S05_SC_B_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'S05_SC_R_recv' of module 'switchboards_imp_6MYBV4' is unconnected for instance 'switchboards' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_6MYBV4' has 179 connections declared, but only 137 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1691]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awlen' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awsize' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awburst' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awlock' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awcache' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awregion' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awuser' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wlast' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wuser' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arid' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arlen' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arsize' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arburst' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arlock' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-7071] port 'M01_AXI_arcache' of module 'spi_to_dma_axi_smc_0' is unconnected for instance 'axi_smc' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'spi_to_dma_axi_smc_0' has 232 connections declared, but only 129 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:593]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:729]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/synth/spi_to_dma_ila_LVDS_DMA_0.v:3295]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:775]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_16_ila' has 1033 connections declared, but only 1027 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/synth/spi_to_dma_ila_0_0.v:3225]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/synth/spi_to_dma_processing_system7_0_0.v:488]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'spi_to_dma_processing_system7_0_0' has 117 connections declared, but only 104 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:792]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:900]
WARNING: [Synth 8-7023] instance 'result_channel' of module 'spi_to_dma_result_channel_0' has 2 connections declared, but only 1 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:900]
INFO: [Synth 8-638] synthesizing module 'spi_to_dma_rst_ps7_0_50M_0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'spi_to_dma_rst_ps7_0_50M_0' (0#1) [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/synth/spi_to_dma_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'spi_to_dma_rst_ps7_0_50M_0' has 10 connections declared, but only 8 given [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:902]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-7137] Register count_reg in module lvds_receiver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/a91b/src/lvds_receiver.sv:110]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:20670]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1990]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26242]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26446]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:26902]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27447]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:27946]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28039]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:28040]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:47317]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:982]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10356]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:10363]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16881]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/4277/hdl/axi_datamover_v5_1_vh_rfs.vhd:16886]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:21996]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22022]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tuser in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22067]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tid in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22068]
WARNING: [Synth 8-3848] Net m_axis_mm2s_tdest in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22069]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22705]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22685]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:22614]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:721]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/6718/hdl/axi_gpio_v2_0_vh_rfs.vhd:884]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/27ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:280]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:550]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:771]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9627]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9628]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:9685]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10863]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10864]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:10893]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19698]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19699]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19044]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19045]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19046]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19047]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:19048]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34731]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34739]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34743]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34744]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34745]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34759]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34763]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34764]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34765]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34766]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:34767]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36521]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36522]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36525]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36526]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36531]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36532]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36535]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36536]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36551]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/7d5e/hdl/axi_quad_spi_v3_2_rfs.vhd:36552]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_517DJA does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:1867]
WARNING: [Synth 8-3848] Net M01_AXI_araddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:263]
WARNING: [Synth 8-3848] Net M01_AXI_arburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:264]
WARNING: [Synth 8-3848] Net M01_AXI_arcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:265]
WARNING: [Synth 8-3848] Net M01_AXI_arid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:266]
WARNING: [Synth 8-3848] Net M01_AXI_arlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:267]
WARNING: [Synth 8-3848] Net M01_AXI_arlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:268]
WARNING: [Synth 8-3848] Net M01_AXI_arprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:269]
WARNING: [Synth 8-3848] Net M01_AXI_arqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:270]
WARNING: [Synth 8-3848] Net M01_AXI_arregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:272]
WARNING: [Synth 8-3848] Net M01_AXI_arsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:273]
WARNING: [Synth 8-3848] Net M01_AXI_aruser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:274]
WARNING: [Synth 8-3848] Net M01_AXI_arvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:275]
WARNING: [Synth 8-3848] Net M01_AXI_awaddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:276]
WARNING: [Synth 8-3848] Net M01_AXI_awburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:277]
WARNING: [Synth 8-3848] Net M01_AXI_awcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:278]
WARNING: [Synth 8-3848] Net M01_AXI_awid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:279]
WARNING: [Synth 8-3848] Net M01_AXI_awlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:280]
WARNING: [Synth 8-3848] Net M01_AXI_awlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:281]
WARNING: [Synth 8-3848] Net M01_AXI_awprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:282]
WARNING: [Synth 8-3848] Net M01_AXI_awqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:283]
WARNING: [Synth 8-3848] Net M01_AXI_awregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:285]
WARNING: [Synth 8-3848] Net M01_AXI_awsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:286]
WARNING: [Synth 8-3848] Net M01_AXI_awuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:287]
WARNING: [Synth 8-3848] Net M01_AXI_awvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:288]
WARNING: [Synth 8-3848] Net M01_AXI_bready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:290]
WARNING: [Synth 8-3848] Net M01_AXI_rready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:297]
WARNING: [Synth 8-3848] Net M01_AXI_wdata in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:301]
WARNING: [Synth 8-3848] Net M01_AXI_wid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:302]
WARNING: [Synth 8-3848] Net M01_AXI_wlast in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:303]
WARNING: [Synth 8-3848] Net M01_AXI_wstrb in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:305]
WARNING: [Synth 8-3848] Net M01_AXI_wuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:306]
WARNING: [Synth 8-3848] Net M01_AXI_wvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:307]
WARNING: [Synth 8-3848] Net M02_AXI_araddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:308]
WARNING: [Synth 8-3848] Net M02_AXI_arburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:309]
WARNING: [Synth 8-3848] Net M02_AXI_arcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:310]
WARNING: [Synth 8-3848] Net M02_AXI_arid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:311]
WARNING: [Synth 8-3848] Net M02_AXI_arlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:312]
WARNING: [Synth 8-3848] Net M02_AXI_arlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:313]
WARNING: [Synth 8-3848] Net M02_AXI_arprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:314]
WARNING: [Synth 8-3848] Net M02_AXI_arqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:315]
WARNING: [Synth 8-3848] Net M02_AXI_arregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:317]
WARNING: [Synth 8-3848] Net M02_AXI_arsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:318]
WARNING: [Synth 8-3848] Net M02_AXI_aruser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:319]
WARNING: [Synth 8-3848] Net M02_AXI_arvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:320]
WARNING: [Synth 8-3848] Net M02_AXI_awaddr in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:321]
WARNING: [Synth 8-3848] Net M02_AXI_awburst in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:322]
WARNING: [Synth 8-3848] Net M02_AXI_awcache in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:323]
WARNING: [Synth 8-3848] Net M02_AXI_awid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:324]
WARNING: [Synth 8-3848] Net M02_AXI_awlen in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:325]
WARNING: [Synth 8-3848] Net M02_AXI_awlock in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:326]
WARNING: [Synth 8-3848] Net M02_AXI_awprot in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:327]
WARNING: [Synth 8-3848] Net M02_AXI_awqos in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:328]
WARNING: [Synth 8-3848] Net M02_AXI_awregion in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:330]
WARNING: [Synth 8-3848] Net M02_AXI_awsize in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:331]
WARNING: [Synth 8-3848] Net M02_AXI_awuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:332]
WARNING: [Synth 8-3848] Net M02_AXI_awvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:333]
WARNING: [Synth 8-3848] Net M02_AXI_bready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:335]
WARNING: [Synth 8-3848] Net M02_AXI_rready in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:342]
WARNING: [Synth 8-3848] Net M02_AXI_wdata in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:346]
WARNING: [Synth 8-3848] Net M02_AXI_wid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:347]
WARNING: [Synth 8-3848] Net M02_AXI_wlast in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:348]
WARNING: [Synth 8-3848] Net M02_AXI_wstrb in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:350]
WARNING: [Synth 8-3848] Net M02_AXI_wuser in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:351]
WARNING: [Synth 8-3848] Net M02_AXI_wvalid in module/entity bd_2a6b does not have driver. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/synth/bd_2a6b.v:352]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_mem_intercon'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:524]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_DMA_PS'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:729]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:460]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_LVDS_DMA'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:775]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LVDS_to_AXIS_0'. This will prevent further optimization [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/synth/spi_to_dma.v:443]
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[31] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[30] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[29] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[28] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[27] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[26] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[25] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[24] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[23] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[22] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[21] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[20] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[19] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[18] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[17] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[16] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[11] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[10] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[9] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[8] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[7] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_4_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2026.195 ; gain = 1302.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 2026.195 ; gain = 1302.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 2026.195 ; gain = 1302.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1046 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'attiny_sclk'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'attiny_sda_mosi'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc:109]
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/spi_to_dma_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/spi_to_dma_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2184.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 870 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 400 instances
  CFGLUT5 => SRLC32E: 61 instances
  FD => FDRE: 11 instances
  FDR => FDRE: 379 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2184.348 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for spi_to_dma_i/axi_quad_spi_0/U0. (constraint file  c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc, line 49).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/processing_system7_0/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 214).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 217).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 309).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 312).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 318).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_gpio/U0. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 329).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS_DMA/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 337).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_DMA_PS/inst. (constraint file  C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/dont_touch.xdc, line 345).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_En. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/dma_start. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/result_channel. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/disable_p_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/level_shifter_oe_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/refres_p_RnM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/msglen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_LVDS_DMA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/ila_DMA_PS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_mem_intercon/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lvds_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_11_rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_14_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_14_top'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_14_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 | 00000000000000000000000000000000
                REGISTER |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lvds_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'fifo_generator_v13_2_11_rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_14_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_14_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
               R_PENDING |                               01 | 00000000000000000000000000000001
                    R_RX |                               10 | 00000000000000000000000000000010
                    R_TX |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_14_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:22 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.gen/sources_1/bd/spi_to_dma/ipshared/70ff/hdl/axi_dma_v7_1_vh_rfs.vhd:12121]
INFO: [Synth 8-5784] Optimized 19 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 84 bits, new ram width 65 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_2a6b.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_2a6b.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:15 ; elapsed = 00:03:32 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:47 . Memory (MB): peak = 2184.348 ; gain = 1460.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:03 . Memory (MB): peak = 2210.602 ; gain = 1486.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:04:14 . Memory (MB): peak = 2216.734 ; gain = 1492.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:21 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:01 ; elapsed = 00:04:21 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:03 ; elapsed = 00:04:22 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:03 ; elapsed = 00:04:22 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:03 ; elapsed = 00:04:23 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:04:23 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     2|
|3     |CARRY4   |   234|
|4     |CFGLUT5  |   461|
|5     |LUT1     |   424|
|6     |LUT2     |   989|
|7     |LUT3     |  1084|
|8     |LUT4     |  1170|
|9     |LUT5     |   964|
|10    |LUT6     |  2632|
|11    |MUXF7    |   143|
|12    |MUXF8    |    45|
|13    |PS7      |     1|
|14    |RAM32M   |     4|
|15    |RAMB18E1 |     4|
|18    |RAMB36E1 |    12|
|21    |SRL16    |     2|
|22    |SRL16E   |   479|
|23    |SRLC16E  |     4|
|24    |SRLC32E  |    34|
|25    |FD       |     8|
|26    |FDCE     |   290|
|27    |FDPE     |    35|
|28    |FDR      |   117|
|29    |FDRE     |  9216|
|30    |FDSE     |   169|
|31    |LDC      |     6|
|32    |IBUF     |    13|
|33    |IBUFDS   |     3|
|34    |OBUF     |    20|
|35    |OBUFDS   |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:04 ; elapsed = 00:04:23 . Memory (MB): peak = 2319.012 ; gain = 1595.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:19 ; elapsed = 00:03:53 . Memory (MB): peak = 2319.012 ; gain = 1436.855
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:23 . Memory (MB): peak = 2319.012 ; gain = 1595.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.459 . Memory (MB): peak = 2341.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: spi_to_dma_i/ila_DMA_PS UUID: 17930a7a-34ac-5e9d-b51f-d220d4e1cbc9 
INFO: [Chipscope 16-324] Core: spi_to_dma_i/ila_LVDS_DMA UUID: 8a0dd460-17e4-571b-9837-4c6a5f2fd516 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2353.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 598 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 400 instances
  CFGLUT5 => SRLC32E: 61 instances
  FD => FDRE: 8 instances
  FDR => FDRE: 117 instances
  LDC => LDCE: 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 1fc0f4c4
INFO: [Common 17-83] Releasing license: Synthesis
1010 Infos, 573 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:04:40 . Memory (MB): peak = 2353.000 ; gain = 1861.023
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2353.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS_to_DMA_LVDS_customizable/LVDS_to_DMA_LVDS_customizable.runs/synth_1/spi_to_dma_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_to_dma_wrapper_utilization_synth.rpt -pb spi_to_dma_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 11:16:38 2025...
