Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: module_1_stub.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "module_1_stub.prj"

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "module_1_stub.ngc"

---- Source Options
Top Module Name                    : module_1_stub

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

---- Other Options
Cores Search Directories           : {..\..\XApp_v2.srcs\sources_1\edk\module_1\implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/Fdcr.vhd" into library work
Parsing entity <Fdcr>.
Parsing architecture <Fdcr_struct> of entity <fdcr>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/GenPulse.vhd" into library work
Parsing entity <GenPulse>.
Parsing architecture <GenPulse_struct> of entity <genpulse>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/Cnt_5b_Bin.vhd" into library work
Parsing entity <Cnt_5b_Bin>.
Parsing architecture <Cnt_5b_Bin_struct> of entity <cnt_5b_bin>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcFrame_Lib/Vhdl/DoubleNibbleDetect.vhd" into library work
Parsing entity <DoubleNibbleDetect>.
Parsing architecture <DoubleNibbleDetect_struct> of entity <doublenibbledetect>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcMem_Lib/Vhdl/AdcMem.vhd" into library work
Parsing entity <AdcMem>.
Parsing architecture <AdcMem_struct> of entity <adcmem>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcFrame_Lib/Vhdl/AdcFrame.vhd" into library work
Parsing entity <AdcFrame>.
Parsing architecture <AdcFrame_struct> of entity <adcframe>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcData_Lib/Vhdl/AdcData.vhd" into library work
Parsing entity <AdcData>.
Parsing architecture <AdcData_struct> of entity <adcdata>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcClock_Lib/Vhdl/AdcClock.vhd" into library work
Parsing entity <AdcClock>.
Parsing architecture <AdcClock_struct> of entity <adcclock>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Zynq_Intro/PWM_Controller.vhd" into library work
Parsing entity <PWM_Controller>.
Parsing architecture <behaviour> of entity <pwm_controller>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Vhdl/AdcToplevel.vhd" into library work
Parsing entity <AdcToplevel>.
Parsing architecture <AdcToplevel_struct> of entity <adctoplevel>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/hdl/module_1.vhd" into library work
Parsing entity <module_1>.
Parsing architecture <STRUCTURE> of entity <module_1>.
Parsing VHDL file "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" into library work
Parsing entity <module_1_stub>.
Parsing architecture <STRUCTURE> of entity <module_1_stub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <module_1_stub> (architecture <STRUCTURE>) with generics from library <work>.

Elaborating entity <module_1> (architecture <>) from library <work>.

Elaborating entity <PWM_Controller> (architecture <behaviour>) from library <work>.
WARNING:HDLCompiler:92 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Zynq_Intro/PWM_Controller.vhd" Line 33: dutycycle should be on the sensitivity list of the process

Elaborating entity <AdcToplevel> (architecture <AdcToplevel_struct>) with generics from library <work>.

Elaborating entity <AdcClock> (architecture <AdcClock_struct>) with generics from library <work>.

Elaborating entity <AdcFrame> (architecture <AdcFrame_struct>) with generics from library <work>.
Note: " Pattern XORed/ORed = 000010"
Note: " Pattern XORed/ORed = 000010"
Note: " Pattern Shifted = 000000111000 Comparator Value A = 0000XXXXXXXX Comparator Value B = 00111000"
Note: " Pattern Bit Swapped = 000000110100 Comparator Value C = 0000XXXXXXXX Comparator Value D = 00110100"

Elaborating entity <GenPulse> (architecture <GenPulse_struct>) from library <work>.

Elaborating entity <Fdcr> (architecture <Fdcr_struct>) with generics from library <work>.

Elaborating entity <AdcData> (architecture <AdcData_struct>) with generics from library <work>.

Elaborating entity <AdcMem> (architecture <AdcMem_struct>) with generics from library <work>.

Elaborating entity <Cnt_5b_Bin> (architecture <Cnt_5b_Bin_struct>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <module_1_stub>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd".
        C_AdcChnls = 2
        C_AdcWireInt = 2
    Set property "BOX_TYPE = user_black_box" for instance <module_1_i>.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 199: Output port <processing_system7_0_FCLK_RESET0_N_pin> of the instance <module_1_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcFrmDataOut> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcMemDataOut> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcMemFlags> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcMemFull> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcMemEmpty> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcFrmSyncWrn> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcBitClkAlgnWrn> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcBitClkInvrtd> of the instance <ADC1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/edk/module_1/module_1_stub.vhd" line 278: Output port <AdcIdlyCtrlRdy> of the instance <ADC1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <module_1_stub> synthesized.

Synthesizing Unit <PWM_Controller>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Zynq_Intro/PWM_Controller.vhd".
WARNING:Xst:647 - Input <DutyCycle<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_7_o_add_0_OUT> created at line 28.
    Found 32-bit comparator greater for signal <count[31]_GND_7_o_LessThan_2_o> created at line 29
    Found 32-bit comparator greater for signal <GND_7_o_count[31]_LessThan_5_o> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PWM_Controller> synthesized.

Synthesizing Unit <AdcToplevel>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Vhdl/AdcToplevel.vhd".
        C_AdcChnls = 2
        C_AdcWireInt = 2
        C_BufioLoc = "BUFIO_X0Y1"
        C_BufrLoc = "BUFR_X0Y1"
        C_AdcBits = 12
        C_StatTaps = 16
        C_AdcUseIdlyCtrl = 1
        C_AdcIdlyCtrlLoc = "IDELAYCTRL_X0Y1"
        C_FrmPattern = "000000111000"
    Set property "KEEP_HIERARCHY = YES".
WARNING:Xst:647 - Input <DCLK_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <AdcToplevel> synthesized.

Synthesizing Unit <AdcClock>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcClock_Lib/Vhdl/AdcClock.vhd".
        C_BufioLoc = "BUFIO_X0Y1"
        C_BufrLoc = "BUFR_X0Y1"
        C_AdcBits = 12
        C_StatTaps = 16
    Set property "KEEP_HIERARCHY = YES".
    Found 1-bit register for signal <IntClkCtrlDlyInc>.
    Found 1-bit register for signal <IntproceedCntTc_d>.
    Found 1-bit register for signal <IntProceed>.
    Found 1-bit register for signal <PassedSubState>.
    Found 1-bit register for signal <IntClkCtrlDlyCe>.
    Found 1-bit register for signal <IntClkCtrlDone>.
    Found 1-bit register for signal <IntClkCtrlAlgnWrn>.
    Found 1-bit register for signal <IntClkCtrlInvrtd>.
    Found 1-bit register for signal <IntTurnAroundBit>.
    Found 1-bit register for signal <IntProceedDone>.
    Found 2-bit register for signal <IntCalVal>.
    Found 2-bit register for signal <IntAction>.
    Found 2-bit register for signal <IntCalValReg>.
    Found 4-bit register for signal <State>.
    Found 4-bit register for signal <ReturnState>.
    Found 4-bit register for signal <IntNumIncDecIdly>.
    Found 4-bit register for signal <IntTimeOutCnt>.
    Found 4-bit register for signal <IntStepCnt>.
    Found 3-bit register for signal <IntProceedCnt>.
    Found 3-bit adder for signal <IntProceedCnt[2]_GND_14_o_add_2_OUT> created at line 314.
    Found 4-bit adder for signal <IntTimeOutCnt[3]_GND_14_o_add_11_OUT> created at line 396.
    Found 4-bit adder for signal <IntStepCnt[3]_GND_14_o_add_41_OUT> created at line 458.
    Found 4-bit subtractor for signal <GND_14_o_GND_14_o_sub_44_OUT<3:0>> created at line 485.
    Found 32x4-bit Read Only RAM for signal <n0191>
    Found 2-bit comparator equal for signal <n0050> created at line 420
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <AdcClock> synthesized.

Synthesizing Unit <AdcFrame>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcFrame_Lib/Vhdl/AdcFrame.vhd".
        C_AdcBits = 12
        C_AdcWireInt = 2
        C_FrmPattern = "000000111000"
    Set property "KEEP_HIERARCHY = YES".
    Found 1-bit register for signal <IntFrmLsbRegEna_d>.
    Found 1-bit register for signal <IntFrmMsbRegEna_d>.
    Found 1-bit register for signal <IntFrmWarnCntTc_d>.
    Found 1-bit register for signal <IntFrmRegEna_d>.
    Found 3-bit register for signal <IntFrmWarnCnt>.
    Found 4-bit register for signal <IntFrmEvntCnt>.
    Found 1-bit register for signal <IntFrmEvntCntTc_d>.
    Found 4-bit register for signal <IntFrmSlipCnt>.
    Found 1-bit register for signal <IntFrmSlipCntTc_d>.
    Found 6-bit register for signal <IntFrmBitSlip>.
    Found finite state machine <FSM_0> for signal <IntFrmBitSlip>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | FrmClkDiv (rising_edge)                        |
    | Reset              | IntFrmReSyncOut (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <IntFrmEvntCnt[3]_GND_37_o_add_16_OUT> created at line 713.
    Found 4-bit adder for signal <IntFrmSlipCnt[3]_GND_37_o_add_20_OUT> created at line 730.
    Found 3-bit adder for signal <IntFrmWarnCnt[2]_GND_37_o_add_24_OUT> created at line 778.
    Found 16x1-bit Read Only RAM for signal <IntFrmEqu_d_GND_37_o_Mux_13_o>
    Found 64x6-bit Read Only RAM for signal <IntFrmEqu_d_PWR_20_o_wide_mux_28_OUT>
    Found 32x2-bit Read Only RAM for signal <_n0155>
    Summary:
	inferred   3 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AdcFrame> synthesized.

Synthesizing Unit <GenPulse>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/GenPulse.vhd".
    Set property "KEEP_HIERARCHY = NO".
    Summary:
	no macro.
Unit <GenPulse> synthesized.

Synthesizing Unit <Fdcr>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/Fdcr.vhd".
        INIT = '0'
    Set property "KEEP_HIERARCHY = NO".
    Found 16x1-bit Read Only RAM for signal <IntDceR>
    Summary:
	inferred   1 RAM(s).
Unit <Fdcr> synthesized.

Synthesizing Unit <AdcData>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcData_Lib/Vhdl/AdcData.vhd".
        C_AdcBits = 12
        C_AdcBytOrBitMode = 0
        C_AdcMsbOrLsbFst = 0
        C_AdcWireInt = 2
    Set property "KEEP_HIERARCHY = YES".
    Found 1-bit register for signal <IntDatDone>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <AdcData> synthesized.

Synthesizing Unit <AdcMem>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcMem_Lib/Vhdl/AdcMem.vhd".
        C_AdcWireInt = 2
    Set property "KEEP_HIERARCHY = YES".
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcMem_Lib/Vhdl/AdcMem.vhd" line 171: Output port <CntTc> of the instance <AdcMem_I_WrAddrCnt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Adc_Interface/Libraries/AdcMem_Lib/Vhdl/AdcMem.vhd" line 180: Output port <CntTc> of the instance <AdcMem_I_RdAddrCnt> is unconnected or connected to loadless signal.
    Summary:
	inferred  12 Multiplexer(s).
Unit <AdcMem> synthesized.

Synthesizing Unit <Cnt_5b_Bin>.
    Related source file is "C:/Users/rchil/Desktop/Artemis/Software_desarrollado/Zynq/XApp_v2/XApp_v2.srcs/sources_1/imports/Vhdl/Cnt_5b_Bin.vhd".
    Found 1-bit register for signal <CntTc>.
    Found 5-bit register for signal <IntCnt>.
    Found finite state machine <FSM_2> for signal <IntCnt>.
    -----------------------------------------------------------------------
    | States             | 32                                             |
    | Transitions        | 64                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CntClk (rising_edge)                           |
    | Reset              | CntRst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Cnt_5b_Bin> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x1-bit single-port Read Only RAM                    : 3
 32x2-bit single-port Read Only RAM                    : 1
 32x4-bit single-port Read Only RAM                    : 1
 64x6-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
# Registers                                            : 36
 1-bit register                                        : 22
 2-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 7
 6-bit register                                        : 1
# Comparators                                          : 3
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 60
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\XApp_v2.srcs\sources_1\edk\module_1\implementation/module_1.ngc>.
Reading core <..\..\XApp_v2.srcs\sources_1\edk\module_1\implementation/module_1_axi_gpio_0_wrapper.ngc>.
Reading core <..\..\XApp_v2.srcs\sources_1\edk\module_1\implementation/module_1_processing_system7_0_wrapper.ngc>.
Reading core <..\..\XApp_v2.srcs\sources_1\edk\module_1\implementation/module_1_axi_interconnect_1_wrapper.ngc>.
Loading core <module_1_axi_gpio_0_wrapper> for timing and area information for instance <axi_gpio_0>.
Loading core <module_1_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <module_1_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <module_1> for timing and area information for instance <module_1_i>.

Synthesizing (advanced) Unit <AdcClock>.
The following registers are absorbed into counter <IntStepCnt>: 1 register on signal <IntStepCnt>.
The following registers are absorbed into counter <IntProceedCnt>: 1 register on signal <IntProceedCnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_n0191> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IntAction,IntCalVal,IntProceed)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AdcClock> synthesized (advanced).

Synthesizing (advanced) Unit <AdcFrame>.
The following registers are absorbed into counter <IntFrmWarnCnt>: 1 register on signal <IntFrmWarnCnt>.
The following registers are absorbed into counter <IntFrmEvntCnt>: 1 register on signal <IntFrmEvntCnt>.
The following registers are absorbed into counter <IntFrmSlipCnt>: 1 register on signal <IntFrmSlipCnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <IntFrmRegEna_d> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_IntFrmEqu_d_GND_37_o_Mux_13_o> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IntFrmEqu_d,IntFrmRegEna_d,IntFrmMsbRegEna_d,IntFrmLsbRegEna_d)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <fsmfake1> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_IntFrmEqu_d_PWR_20_o_wide_mux_28_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IntFrmEqu_d,IntFrmEvntCntTc_d,IntFrmBitSlip)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0155> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IntFrmLsbMsb_d,IntFrmEqu_d,IntFrmRegEna_d,IntFrmMsbRegEna_d,IntFrmLsbRegEna_d)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <AdcFrame> synthesized (advanced).

Synthesizing (advanced) Unit <Fdcr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IntDceR> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(IntQ,R,CE,D)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <IntDceR>       |          |
    -----------------------------------------------------------------------
Unit <Fdcr> synthesized (advanced).

Synthesizing (advanced) Unit <PWM_Controller>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <PWM_Controller> synthesized (advanced).
WARNING:Xst:2677 - Node <fsmfake1_0> of sequential type is unconnected in block <AdcFrame>.
WARNING:Xst:2677 - Node <fsmfake1_1> of sequential type is unconnected in block <AdcFrame>.
WARNING:Xst:2677 - Node <fsmfake1_2> of sequential type is unconnected in block <AdcFrame>.
WARNING:Xst:2677 - Node <fsmfake1_3> of sequential type is unconnected in block <AdcFrame>.
WARNING:Xst:2677 - Node <fsmfake1_5> of sequential type is unconnected in block <AdcFrame>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x1-bit single-port distributed Read Only RAM        : 3
 32x2-bit single-port distributed Read Only RAM        : 1
 32x4-bit single-port distributed Read Only RAM        : 1
 64x6-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 6
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
# Registers                                            : 241
 Flip-Flops                                            : 241
# Comparators                                          : 3
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 60
 2-bit 2-to-1 multiplexer                              : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 25
# FSMs                                                 : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ADC1/AdcToplevel_I_AdcFrame/FSM_0> on signal <IntFrmBitSlip[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000
 000100 | 001
 001000 | 010
 110000 | 011
 000101 | 100
 001010 | 101
 100101 | 110
 101010 | 111
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ADC1/Gen_2[1].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_2> on signal <IntCnt[1:5]> with user encoding.
Optimizing FSM <ADC1/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/FSM_2> on signal <IntCnt[1:5]> with user encoding.
Optimizing FSM <ADC1/Gen_2[1].AdcToplevel_I_AdcMem/AdcMem_I_RdAddrCnt/FSM_2> on signal <IntCnt[1:5]> with user encoding.
Optimizing FSM <ADC1/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_RdAddrCnt/FSM_2> on signal <IntCnt[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 10111 | 10111
 11000 | 11000
 11001 | 11001
 11010 | 11010
 11011 | 11011
 11100 | 11100
 11101 | 11101
 11110 | 11110
 11111 | 11111
-------------------
WARNING:Xst:1710 - FF/Latch <ReturnState_0> (without init value) has a constant value of 0 in block <AdcClock>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance BUFMR_clk in unit AdcToplevel of type BUFMR has been replaced by BUFMRCE
INFO:Xst:2261 - The FF/Latch <ReturnState_2> in Unit <AdcClock> is equivalent to the following FF/Latch, which will be removed : <ReturnState_3> 

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB_pin>
   Output port PS7:PSSRSTB of instance <module_1_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK_pin>
   Output port PS7:PSCLK of instance <module_1_i/processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <processing_system7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB_pin>
   Output port PS7:PSPORB of instance <module_1_i/processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <AdcToplevel> ...

Optimizing unit <GenPulse> ...

Optimizing unit <module_1_stub> ...

Optimizing unit <AdcClock> ...

Optimizing unit <AdcFrame> ...

Optimizing unit <AdcMem> ...

Optimizing unit <Cnt_5b_Bin> ...

Optimizing unit <AdcData> ...
WARNING:Xst:2677 - Node <IntClkCtrlAlgnWrn> of sequential type is unconnected in block <AdcToplevel_I_AdcClock>.
WARNING:Xst:2677 - Node <IntClkCtrlInvrtd> of sequential type is unconnected in block <AdcToplevel_I_AdcClock>.
WARNING:Xst:2677 - Node <IntFrmWarnCntTc_d> of sequential type is unconnected in block <AdcToplevel_I_AdcFrame>.
WARNING:Xst:2677 - Node <IntFrmWarnCnt_0> of sequential type is unconnected in block <AdcToplevel_I_AdcFrame>.
WARNING:Xst:2677 - Node <IntFrmWarnCnt_1> of sequential type is unconnected in block <AdcToplevel_I_AdcFrame>.
WARNING:Xst:2677 - Node <IntFrmWarnCnt_2> of sequential type is unconnected in block <AdcToplevel_I_AdcFrame>.
WARNING:Xst:2677 - Node <AdcMem_I_RdAddrCnt/CntTc> of sequential type is unconnected in block <Gen_2[0].AdcToplevel_I_AdcMem>.
WARNING:Xst:2677 - Node <AdcMem_I_WrAddrCnt/CntTc> of sequential type is unconnected in block <Gen_2[0].AdcToplevel_I_AdcMem>.
WARNING:Xst:2677 - Node <AdcMem_I_RdAddrCnt/CntTc> of sequential type is unconnected in block <Gen_2[1].AdcToplevel_I_AdcMem>.
WARNING:Xst:2677 - Node <AdcMem_I_WrAddrCnt/CntTc> of sequential type is unconnected in block <Gen_2[1].AdcToplevel_I_AdcMem>.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_20> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_21> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_22> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_23> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_24> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_25> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_26> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_27> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_28> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_31> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_30> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PWM/count_29> has a constant value of 0 in block <module_1_stub>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block module_1_stub, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> in Unit <AdcToplevel_I_AdcFrame> is equivalent to the following 3 FFs/Latches : <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <axi_gpio_0> is equivalent to the following FF/Latch : <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> in Unit <AdcToplevel_I_AdcFrame> is equivalent to the following 3 FFs/Latches : <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> in Unit <AdcToplevel_I_AdcFrame> is equivalent to the following 3 FFs/Latches : <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[0].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> 
INFO:Xst:2260 - The FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> in Unit <Gen_2[1].AdcToplevel_I_AdcData> is equivalent to the following 3 FFs/Latches : <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> 
INFO:Xst:2260 - The FF/Latch <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <axi_gpio_0> is equivalent to the following FF/Latch : <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> in Unit <axi_gpio_0> is equivalent to the following FF/Latch : <axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 290
 Flip-Flops                                            : 290

=========================================================================
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[1].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[15].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[14].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[13].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_L> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_2w_12b.Gen_1_Msb.Gen_1_Byt.Gen_1_HL[12].I_Fdce_H> has a constant value of 0 in block <Gen_2[0].AdcToplevel_I_AdcData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_2/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/Fdcr_I_Fd> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[15].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[14].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[13].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Gen_4_OutReg12.Gen_4_H[12].AdcFrame_I_Fdce_FrmClkDatMsb> has a constant value of 0 in block <AdcToplevel_I_AdcFrame>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : module_1_stub.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1168
#      GND                         : 11
#      INV                         : 126
#      LUT1                        : 38
#      LUT2                        : 153
#      LUT3                        : 212
#      LUT4                        : 263
#      LUT5                        : 50
#      LUT6                        : 218
#      MUXCY                       : 63
#      MUXF7                       : 1
#      VCC                         : 8
#      XORCY                       : 25
# FlipFlops/Latches                : 911
#      FD                          : 97
#      FDC                         : 30
#      FDCE                        : 215
#      FDE                         : 125
#      FDP                         : 3
#      FDPE                        : 1
#      FDR                         : 240
#      FDRE                        : 132
#      FDS                         : 4
#      FDSE                        : 64
# RAMS                             : 32
#      RAM32X1D                    : 32
# Shift Registers                  : 64
#      SRLC16E                     : 64
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUF                        : 3
#      IBUFDS_DIFF_OUT             : 5
#      IBUFGDS                     : 1
#      OBUF                        : 10
# Others                           : 19
#      BUFIO                       : 2
#      BUFMRCE                     : 1
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IDELAYE2                    : 1
#      ISERDESE2                   : 11
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             911  out of  106400     0%  
 Number of Slice LUTs:                 1188  out of  53200     2%  
    Number used as Logic:              1060  out of  53200     1%  
    Number used as Memory:              128  out of  17400     0%  
       Number used as RAM:               64
       Number used as SRL:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1490
   Number with an unused Flip Flop:     579  out of   1490    38%  
   Number with an unused LUT:           302  out of   1490    20%  
   Number of fully used LUT-FF pairs:   609  out of   1490    40%  
   Number of unique control sets:        64

IO Utilization: 
 Number of IOs:                         152
 Number of bonded IOBs:                  25  out of    200    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    104     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------------+-------------------------------+-------+
DCLK<0>                                                                    | IBUFGDS+ISERDESE2+BUFMRCE+BUFR| 253   |
module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                          | 757   |
---------------------------------------------------------------------------+-------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
Control Signal                                                                | Buffer(FF name)                                                 | Load  |
------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+
ADC1/AdcMemEna(ADC1/XST_VCC:P)                                                | NONE(ADC1/Gen_Bufr_Div_3.AdcFrm_I_Bufr)                         | 1     |
ADC1/AdcReSync(ADC1/XST_GND:G)                                                | NONE(ADC1/Gen_Bufr_Div_3.AdcFrm_I_Bufr)                         | 1     |
ADC1/AdcToplevel_I_AdcClock/Mram_n01913(ADC1/AdcToplevel_I_AdcClock/XST_GND:G)| NONE(ADC1/AdcToplevel_I_AdcClock/Gen_Bufr_Div_3.AdcClock_I_Bufr)| 1     |
ADC1/AdcToplevel_I_AdcClock/N0(ADC1/AdcToplevel_I_AdcClock/XST_VCC:P)         | NONE(ADC1/AdcToplevel_I_AdcClock/Gen_Bufr_Div_3.AdcClock_I_Bufr)| 1     |
------------------------------------------------------------------------------+-----------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.868ns (Maximum Frequency: 258.532MHz)
   Minimum input arrival time before clock: 2.180ns
   Maximum output required time after clock: 2.574ns
   Maximum combinational path delay: 0.472ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCLK<0>'
  Clock period: 2.978ns (frequency: 335.796MHz)
  Total number of paths / destination ports: 1937 / 748
-------------------------------------------------------------------------
Delay:               2.978ns (Levels of Logic = 3)
  Source:            ADC1/AdcToplevel_I_AdcClock/IntCalVal_1 (FF)
  Destination:       ADC1/AdcToplevel_I_AdcClock/IntStepCnt_0 (FF)
  Source Clock:      DCLK<0> rising
  Destination Clock: DCLK<0> rising

  Data Path: ADC1/AdcToplevel_I_AdcClock/IntCalVal_1 to ADC1/AdcToplevel_I_AdcClock/IntStepCnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.282   0.675  IntCalVal_1 (IntCalVal_1)
     LUT4:I0->O            5   0.053   0.752  n005021 (n0050)
     LUT5:I0->O            2   0.053   0.491  _n0426_inv21 (_n0426_inv2)
     LUT3:I1->O            4   0.053   0.419  _n0721_inv1 (_n0721_inv)
     FDCE:CE                   0.200          IntStepCnt_0
    ----------------------------------------
    Total                      2.978ns (0.641ns logic, 2.337ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 3.868ns (frequency: 258.532MHz)
  Total number of paths / destination ports: 10687 / 1359
-------------------------------------------------------------------------
Delay:               3.868ns (Levels of Logic = 8)
  Source:            module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 (FF)
  Destination:       module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: module_1_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 to module_1_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.282   0.505  axi_gpio_0/ip2bus_wrack_i_D1 (axi_gpio_0/ip2bus_wrack_i_D1)
     LUT2:I0->O            5   0.053   0.662  axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'module_1_i/axi_gpio_0:S_AXI_AWREADY'
     begin scope: 'module_1_i/axi_interconnect_1:M_AXI_AWREADY<0>'
     LUT5:I1->O            1   0.053   0.602  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F (N31)
     LUT3:I0->O            2   0.053   0.419  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11 (N15)
     LUT6:I5->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G (N40)
     MUXF7:I1->O           4   0.217   0.433  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux)
     LUT6:I5->O            2   0.053   0.419  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set)
     FDR:D                     0.011          axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    ----------------------------------------
    Total                      3.868ns (0.828ns logic, 3.040ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCLK<0>'
  Total number of paths / destination ports: 91 / 39
-------------------------------------------------------------------------
Offset:              1.793ns (Levels of Logic = 2)
  Source:            ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_p:Q2 (PAD)
  Destination:       ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d (FF)
  Destination Clock: DCLK<0> rising

  Data Path: ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_p:Q2 to ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Fdce_FrmMsbAllZero_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE2:Q2           4   0.000   0.655  AdcFrame_I_Isrds_p (IntFrmSrdsDat<4>)
     LUT4:I0->O            2   0.053   0.419  IntFrmEquGte31 (IntFrmEquGte_bdd2)
     LUT4:I3->O            3   0.053   0.413  IntFrmMsbAllZero_d_Ena11 (IntFrmMsbAllZero_d_Ena)
     FDCE:CE                   0.200          AdcFrame_I_Fdce_FrmMsbAllZero_d
    ----------------------------------------
    Total                      1.793ns (0.306ns logic, 1.487ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 466 / 315
-------------------------------------------------------------------------
Offset:              2.180ns (Levels of Logic = 5)
  Source:            module_1_i/processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Destination Clock: module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: module_1_i/processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID to module_1_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID      4   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'module_1_i/processing_system7_0:M_AXI_GP0_WVALID'
     begin scope: 'module_1_i/axi_interconnect_1:S_AXI_WVALID<0>'
     LUT5:I1->O            3   0.053   0.616  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1 (DEBUG_MP_MR_WDATACONTROL<0>)
     end scope: 'module_1_i/axi_interconnect_1:M_AXI_WVALID<0>'
     begin scope: 'module_1_i/axi_gpio_0:S_AXI_WVALID'
     LUT3:I0->O            1   0.053   0.739  axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1 (axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In1)
     LUT6:I0->O            1   0.053   0.000  axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In3 (axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1-In)
     FDR:D                     0.011          axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1
    ----------------------------------------
    Total                      2.180ns (0.825ns logic, 1.355ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 762 / 74
-------------------------------------------------------------------------
Offset:              2.574ns (Levels of Logic = 21)
  Source:            module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_31 (FF)
  Destination:       LEDS<7> (PAD)
  Source Clock:      module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: module_1_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_Data_Out_31 to LEDS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.655  axi_gpio_0/gpio_core_1/gpio_Data_Out_31 (GPIO_IO_O<0>)
     end scope: 'module_1_i/axi_gpio_0:GPIO_IO_O<0>'
     end scope: 'module_1_i:LED_DutyCycle<0>'
     begin scope: 'PWM:DutyCycle<0>'
     LUT4:I0->O            1   0.053   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_lut<0> (Mcompar_GND_7_o_count[31]_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<0> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<1> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<2> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<3> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<4> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<5> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<6> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<7> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<8> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<9> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<10> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<11> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<12> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<13> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<14> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<14>)
     MUXCY:CI->O           1   0.178   0.399  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<15> (Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<15>)
     INV:I->O              7   0.067   0.439  Mcompar_GND_7_o_count[31]_LessThan_5_o_cy<15>_inv1_INV_0 (PWM_out<6>)
     end scope: 'PWM:PWM_out<6>'
     OBUF:I->O                 0.000          LEDS_7_OBUF (LEDS<7>)
    ----------------------------------------
    Total                      2.574ns (1.081ns logic, 1.493ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCLK<0>'
  Total number of paths / destination ports: 47 / 37
-------------------------------------------------------------------------
Offset:              1.292ns (Levels of Logic = 1)
  Source:            ADC1/AdcToplevel_I_AdcFrame/IntFrmBitSlip_FSM_FFd3 (FF)
  Destination:       ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_n:BITSLIP (PAD)
  Source Clock:      DCLK<0> rising

  Data Path: ADC1/AdcToplevel_I_AdcFrame/IntFrmBitSlip_FSM_FFd3 to ADC1/AdcToplevel_I_AdcFrame/AdcFrame_I_Isrds_n:BITSLIP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.282   0.531  IntFrmBitSlip_FSM_FFd3 (IntFrmBitSlip_FSM_FFd3)
     LUT2:I0->O            5   0.053   0.426  IntFrmBitSlip_FrmClkBitSlip_n1 (FrmClkBitSlip_n)
     end scope: 'ADC1/AdcToplevel_I_AdcFrame:FrmClkBitSlip_n'
     begin scope: 'ADC1/Gen_2[0].AdcToplevel_I_AdcData:DatBitSlip_n'
    ISERDESE2:BITSLIP          0.000          AdcData_I_Isrds_D0_n
    ----------------------------------------
    Total                      1.292ns (0.335ns logic, 0.957ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 163 / 161
-------------------------------------------------------------------------
Delay:               0.472ns (Levels of Logic = 2)
  Source:            ADC1/AdcToplevel_I_AdcClock/AdcClock_I_Bufio:O (PAD)
  Destination:       ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n:CLK (PAD)

  Data Path: ADC1/AdcToplevel_I_AdcClock/AdcClock_I_Bufio:O to ADC1/Gen_2[0].AdcToplevel_I_AdcData/AdcData_I_Isrds_D0_n:CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIO:O                2   0.000   0.000  AdcClock_I_Bufio (BitClk_MonClkOut)
     end scope: 'ADC1/AdcToplevel_I_AdcClock:BitClk_MonClkOut'
     begin scope: 'ADC1/Gen_2[0].AdcToplevel_I_AdcData:DatClk'
     INV:I->O              0   0.067   0.000  IntDatClk_n1_INV_0 (IntDatClk_n)
    ISERDESE2:CLK              0.000          AdcData_I_Isrds_D0_n
    ----------------------------------------
    Total                      0.472ns (0.472ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DCLK<0>
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
DCLK<0>                                                                    |    2.978|         |         |         |
module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    1.840|         |         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
---------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------+---------+---------+---------+---------+
DCLK<0>                                                                    |    1.813|         |         |         |
module_1_i/processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    3.868|         |         |         |
---------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.61 secs
 
--> 

Total memory usage is 490348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  430 (   0 filtered)
Number of infos    :   43 (   0 filtered)

