#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar  7 15:50:24 2025
# Process ID: 5992
# Current directory: E:/Study/UDYAM_2025/I-Chip/PS1/PS1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12944 E:\Study\UDYAM_2025\I-Chip\PS1\PS1\PS1.xpr
# Log file: E:/Study/UDYAM_2025/I-Chip/PS1/PS1/vivado.log
# Journal file: E:/Study/UDYAM_2025/I-Chip/PS1/PS1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
ERROR: [VRFC 10-2989] 'write_data' is not declared [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:161]
ERROR: [VRFC 10-2865] module 'dma_master' ignored due to previous errors [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
ERROR: [VRFC 10-2989] 'write_data' is not declared [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:161]
ERROR: [VRFC 10-2865] module 'dma_master' ignored due to previous errors [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WDATA' is not permitted [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  7 16:02:19 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1143.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WDATA' is not permitted [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WDATA' is not permitted [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'WDATA' is not permitted [E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v:38]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.582 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.555 ; gain = 0.035
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
add_bp {E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v} 60
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 60 in file 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v' not restored because it is no longer a breakable line.
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 540 ns : File "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 335 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 335 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 50 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 335 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1198.555 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/axi_slave_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/dma_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sources_1/new/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Study/UDYAM_2025/I-Chip/PS1/PS1/PS1.sim/sim_1/behav/xsim'
"xelab -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f24733179d274d679fcc39d3068965e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_fifo
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi_slave_memory
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.555 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 18:13:41 2025...
