//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 4 .u32 colorMagnifier;
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[34] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str7[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str8[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};
.global .align 16 .b8 $str9[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str10[146] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 115, 0, 47, 0, 110, 0, 101, 0, 119, 0, 116, 0, 111, 0, 110, 0, 95, 0, 105, 0, 116, 0, 101, 0, 114, 0, 97, 0, 116, 0, 105, 0, 111, 0, 110, 0, 115, 0, 46, 0, 99, 0, 117, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .u32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<42>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<125>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r26, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r28, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r27, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f37, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f36, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f35, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f34, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_4];
	ld.param.u32 	%r103, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r27;
	setp.lt.u32	%p3, %r5, %r28;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_35;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.u32	%p5, %r103, 65;
	@%p5 bra 	BB1_5;

	mov.u64 	%rd9, $str8;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.eq.s32	%p6, %r103, 0;
	cvt.rn.f32.u32	%f124, %r103;
	mov.u32 	%r52, 0;
	@%p6 bra 	BB1_6;

	cvt.rn.f32.u32	%f4, %r4;
	cvt.rn.f32.u32	%f5, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f6, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f7, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f8, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f9, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f10, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f11, %fd12;
	cvt.rn.f32.u32	%f38, %r27;
	sub.f32 	%f39, %f36, %f34;
	div.rn.f32 	%f12, %f39, %f38;
	cvt.rn.f32.u32	%f40, %r28;
	sub.f32 	%f41, %f37, %f35;
	div.rn.f32 	%f13, %f41, %f40;
	mov.u32 	%r54, 0;
	and.b32  	%r57, %r31, 1;
	mov.u32 	%r94, %r54;
	mov.u32 	%r104, %r54;

BB1_8:
	mov.u32 	%r8, %r103;
	mov.u32 	%r6, %r94;
	cvt.rn.f32.u32	%f42, %r6;
	div.rn.f32 	%f43, %f42, %f124;
	add.f32 	%f44, %f4, %f43;
	add.f32 	%f45, %f5, %f43;
	neg.f32 	%f46, %f45;
	fma.rn.f32 	%f118, %f12, %f44, %f34;
	fma.rn.f32 	%f117, %f13, %f46, %f37;
	setp.eq.s32	%p7, %r29, 0;
	mov.u32 	%r98, %r54;
	@%p7 bra 	BB1_16;

BB1_9:
	mul.f32 	%f47, %f117, %f117;
	mul.f32 	%f48, %f118, %f118;
	sub.f32 	%f49, %f48, %f47;
	mul.f32 	%f50, %f118, %f117;
	fma.rn.f32 	%f51, %f118, %f117, %f50;
	mul.f32 	%f52, %f118, %f49;
	mul.f32 	%f53, %f117, %f51;
	sub.f32 	%f54, %f52, %f53;
	mul.f32 	%f55, %f118, %f51;
	fma.rn.f32 	%f56, %f117, %f49, %f55;
	cvt.f64.f32	%fd13, %f118;
	cvt.f64.f32	%fd14, %f117;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f49;
	cvt.f64.f32	%fd17, %f51;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f54;
	cvt.f64.f32	%fd22, %f56;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f57, %fd23;
	cvt.rn.f32.f64	%f58, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f59, %fd27;
	cvt.rn.f32.f64	%f60, %fd28;
	abs.f32 	%f61, %f59;
	abs.f32 	%f62, %f60;
	add.f32 	%f63, %f61, %f62;
	rcp.rn.f32 	%f64, %f63;
	mul.f32 	%f65, %f57, %f64;
	mul.f32 	%f66, %f58, %f64;
	mul.f32 	%f67, %f64, %f59;
	mul.f32 	%f68, %f64, %f60;
	mul.f32 	%f69, %f68, %f68;
	fma.rn.f32 	%f70, %f67, %f67, %f69;
	rcp.rn.f32 	%f71, %f70;
	mul.f32 	%f72, %f66, %f68;
	fma.rn.f32 	%f73, %f65, %f67, %f72;
	mul.f32 	%f74, %f71, %f73;
	mul.f32 	%f75, %f66, %f67;
	mul.f32 	%f76, %f65, %f68;
	sub.f32 	%f77, %f75, %f76;
	mul.f32 	%f78, %f71, %f77;
	sub.f32 	%f118, %f118, %f74;
	sub.f32 	%f117, %f117, %f78;
	add.s32 	%r98, %r98, 1;
	sub.f32 	%f79, %f118, %f6;
	abs.f32 	%f80, %f79;
	setp.geu.f32	%p8, %f80, 0f38D1B717;
	@%p8 bra 	BB1_11;

	sub.f32 	%f81, %f117, %f7;
	abs.f32 	%f82, %f81;
	setp.lt.f32	%p9, %f82, 0f38D1B717;
	@%p9 bra 	BB1_16;

BB1_11:
	sub.f32 	%f83, %f118, %f8;
	abs.f32 	%f84, %f83;
	setp.geu.f32	%p10, %f84, 0f38D1B717;
	@%p10 bra 	BB1_13;

	sub.f32 	%f85, %f117, %f9;
	abs.f32 	%f86, %f85;
	setp.lt.f32	%p11, %f86, 0f38D1B717;
	@%p11 bra 	BB1_16;

BB1_13:
	sub.f32 	%f87, %f118, %f10;
	abs.f32 	%f88, %f87;
	setp.lt.f32	%p12, %f88, 0f38D1B717;
	@%p12 bra 	BB1_15;
	bra.uni 	BB1_14;

BB1_15:
	setp.lt.u32	%p14, %r98, %r29;
	sub.f32 	%f89, %f117, %f11;
	abs.f32 	%f90, %f89;
	setp.geu.f32	%p15, %f90, 0f38D1B717;
	and.pred  	%p16, %p15, %p14;
	@%p16 bra 	BB1_9;
	bra.uni 	BB1_16;

BB1_14:
	setp.lt.u32	%p13, %r98, %r29;
	@%p13 bra 	BB1_9;

BB1_16:
	cvt.rn.f32.u32	%f91, %r98;
	cvt.rzi.u32.f32	%r12, %f91;
	add.s32 	%r104, %r12, %r104;
	setp.gt.u32	%p17, %r6, 9;
	@%p17 bra 	BB1_18;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r6, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r12;

BB1_18:
	setp.lt.u32	%p18, %r6, 10;
	setp.eq.b32	%p19, %r57, 1;
	setp.ne.s32	%p20, %r6, 0;
	and.pred  	%p21, %p18, %p20;
	and.pred  	%p22, %p21, %p19;
	shr.u32 	%r58, %r8, 1;
	setp.eq.s32	%p23, %r6, %r58;
	or.pred  	%p24, %p22, %p23;
	add.s32 	%r94, %r6, 1;
	mov.u32 	%r103, %r8;
	@!%p24 bra 	BB1_32;
	bra.uni 	BB1_19;

BB1_19:
	div.u32 	%r59, %r104, %r94;
	cvt.rn.f32.u32	%f21, %r59;
	setp.eq.s32	%p25, %r6, 0;
	mov.f32 	%f123, 0f00000000;
	@%p25 bra 	BB1_28;

	and.b32  	%r61, %r6, 3;
	setp.eq.s32	%p26, %r61, 0;
	mov.f32 	%f123, 0f00000000;
	mov.u32 	%r102, 0;
	@%p26 bra 	BB1_26;

	setp.eq.s32	%p27, %r61, 1;
	mov.f32 	%f120, 0f00000000;
	mov.u32 	%r100, 0;
	@%p27 bra 	BB1_25;

	setp.eq.s32	%p28, %r61, 2;
	mov.f32 	%f119, 0f00000000;
	mov.u32 	%r99, 0;
	@%p28 bra 	BB1_24;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r67, [%rd20];
	cvt.rn.f32.u32	%f96, %r67;
	sub.f32 	%f97, %f96, %f21;
	fma.rn.f32 	%f119, %f97, %f97, 0f00000000;
	mov.u32 	%r99, 1;

BB1_24:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r99, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r68, [%rd24];
	cvt.rn.f32.u32	%f98, %r68;
	sub.f32 	%f99, %f98, %f21;
	fma.rn.f32 	%f120, %f99, %f99, %f119;
	add.s32 	%r100, %r99, 1;

BB1_25:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r100, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r69, [%rd28];
	cvt.rn.f32.u32	%f100, %r69;
	sub.f32 	%f101, %f100, %f21;
	fma.rn.f32 	%f123, %f101, %f101, %f120;
	add.s32 	%r102, %r100, 1;

BB1_26:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p29, %r6, 4;
	@%p29 bra 	BB1_28;

BB1_27:
	mul.wide.u32 	%rd30, %r102, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r70, [%rd31];
	cvt.rn.f32.u32	%f102, %r70;
	sub.f32 	%f103, %f102, %f21;
	fma.rn.f32 	%f104, %f103, %f103, %f123;
	add.s32 	%r71, %r102, 1;
	mul.wide.u32 	%rd32, %r71, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r72, [%rd33];
	cvt.rn.f32.u32	%f105, %r72;
	sub.f32 	%f106, %f105, %f21;
	fma.rn.f32 	%f107, %f106, %f106, %f104;
	add.s32 	%r73, %r102, 2;
	mul.wide.u32 	%rd34, %r73, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r74, [%rd35];
	cvt.rn.f32.u32	%f108, %r74;
	sub.f32 	%f109, %f108, %f21;
	fma.rn.f32 	%f110, %f109, %f109, %f107;
	add.s32 	%r75, %r102, 3;
	mul.wide.u32 	%rd36, %r75, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f32.u32	%f111, %r76;
	sub.f32 	%f112, %f111, %f21;
	fma.rn.f32 	%f123, %f112, %f112, %f110;
	add.s32 	%r102, %r102, 4;
	setp.lt.u32	%p30, %r102, %r6;
	@%p30 bra 	BB1_27;

BB1_28:
	add.s32 	%r77, %r6, -1;
	cvt.rn.f32.u32	%f113, %r77;
	div.rn.f32 	%f114, %f123, %f113;
	div.rn.f32 	%f31, %f114, %f21;
	setp.ne.s32	%p31, %r6, 1;
	@%p31 bra 	BB1_30;

	// inline asm
	activemask.b32 %r78;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r80, %r81}, [%rd39];
	setp.eq.s32	%p32, %r80, %r81;
	vote.sync.all.pred 	%p33, %p32, %r78;
	mov.u32 	%r103, 2;
	@%p33 bra 	BB1_32;

BB1_30:
	// inline asm
	activemask.b32 %r85;
	// inline asm
	setp.lt.f32	%p34, %f31, 0f3C23D70A;
	vote.sync.all.pred 	%p35, %p34, %r85;
	mov.u32 	%r103, %r94;
	@%p35 bra 	BB1_32;

	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.le.f32	%p36, %f31, 0f3F800000;
	vote.sync.all.pred 	%p37, %p36, %r87;
	setp.ge.u32	%p38, %r6, %r58;
	and.pred  	%p39, %p37, %p38;
	selp.b32	%r103, %r94, %r8, %p39;

BB1_32:
	cvt.rn.f32.u32	%f124, %r103;
	setp.lt.u32	%p40, %r94, %r103;
	@%p40 bra 	BB1_8;
	bra.uni 	BB1_33;

BB1_6:
	mov.u32 	%r104, %r52;
	mov.u32 	%r103, %r52;

BB1_33:
	mul.lo.s32 	%r90, %r5, %r26;
	cvt.u64.u32	%rd40, %r90;
	cvta.to.global.u64 	%rd41, %rd2;
	add.s64 	%rd42, %rd41, %rd40;
	div.u32 	%r91, %r104, %r103;
	cvt.rn.f32.u32	%f115, %r91;
	mul.wide.u32 	%rd43, %r4, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f115;
	st.global.f32 	[%rd44+4], %f124;
	st.global.u32 	[%rd44+12], %r52;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p41, %f124, 0f00000000;
	@%p41 bra 	BB1_35;

	mov.u64 	%rd45, $str2;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str1;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r93, 206;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r93;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_35:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .u32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<42>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<129>;
	.reg .f64 	%fd<142>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r28, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r27, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd37, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd36, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_4];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r27;
	setp.lt.u32	%p3, %r5, %r28;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB2_34;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.u32	%p5, %r30, 65;
	@%p5 bra 	BB2_5;

	mov.u64 	%rd9, $str8;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_5:
	setp.eq.s32	%p6, %r30, 0;
	mov.u32 	%r127, 0;
	mov.u32 	%r126, %r127;
	@%p6 bra 	BB2_32;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd7, [coefficients+16];
	add.f64 	%fd8, %fd7, %fd7;
	ld.const.f64 	%fd9, [coefficients+24];
	mul.f64 	%fd10, %fd9, 0d4008000000000000;
	cvt.rn.f64.u32	%fd40, %r27;
	sub.f64 	%fd41, %fd38, %fd36;
	div.rn.f64 	%fd17, %fd41, %fd40;
	cvt.rn.f64.u32	%fd42, %r28;
	sub.f64 	%fd43, %fd39, %fd37;
	div.rn.f64 	%fd18, %fd43, %fd42;
	mov.u32 	%r117, 0;
	and.b32  	%r57, %r31, 1;
	mov.u32 	%r127, %r117;
	mov.u32 	%r126, %r30;

BB2_7:
	mov.u32 	%r8, %r126;
	mov.u32 	%r6, %r117;
	mov.u32 	%r121, 0;
	ld.param.f64 	%fd126, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd125, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd44, %r8;
	cvt.rn.f64.u32	%fd45, %r6;
	div.rn.f64 	%fd46, %fd45, %fd44;
	add.f64 	%fd47, %fd3, %fd46;
	add.f64 	%fd48, %fd4, %fd46;
	neg.f64 	%fd49, %fd48;
	fma.rn.f64 	%fd136, %fd17, %fd47, %fd125;
	fma.rn.f64 	%fd135, %fd18, %fd49, %fd126;
	setp.eq.s32	%p7, %r29, 0;
	@%p7 bra 	BB2_15;

BB2_8:
	ld.const.f64 	%fd131, [roots];
	ld.const.f64 	%fd130, [coefficients+24];
	ld.const.f64 	%fd129, [coefficients+16];
	ld.const.f64 	%fd128, [coefficients];
	ld.const.f64 	%fd127, [coefficients+8];
	mul.f64 	%fd50, %fd135, %fd135;
	mul.f64 	%fd51, %fd136, %fd136;
	sub.f64 	%fd52, %fd51, %fd50;
	mul.f64 	%fd53, %fd136, %fd135;
	fma.rn.f64 	%fd54, %fd136, %fd135, %fd53;
	mul.f64 	%fd55, %fd136, %fd52;
	mul.f64 	%fd56, %fd135, %fd54;
	sub.f64 	%fd57, %fd55, %fd56;
	mul.f64 	%fd58, %fd136, %fd54;
	fma.rn.f64 	%fd59, %fd135, %fd52, %fd58;
	fma.rn.f64 	%fd60, %fd136, %fd127, %fd128;
	mul.f64 	%fd61, %fd54, %fd129;
	fma.rn.f64 	%fd62, %fd52, %fd129, %fd60;
	fma.rn.f64 	%fd63, %fd135, %fd127, %fd61;
	fma.rn.f64 	%fd64, %fd57, %fd130, %fd62;
	fma.rn.f64 	%fd65, %fd59, %fd130, %fd63;
	fma.rn.f64 	%fd66, %fd136, %fd8, %fd127;
	mul.f64 	%fd67, %fd54, %fd10;
	fma.rn.f64 	%fd68, %fd52, %fd10, %fd66;
	fma.rn.f64 	%fd69, %fd135, %fd8, %fd67;
	abs.f64 	%fd70, %fd68;
	abs.f64 	%fd71, %fd69;
	add.f64 	%fd72, %fd70, %fd71;
	rcp.rn.f64 	%fd73, %fd72;
	mul.f64 	%fd74, %fd64, %fd73;
	mul.f64 	%fd75, %fd65, %fd73;
	mul.f64 	%fd76, %fd68, %fd73;
	mul.f64 	%fd77, %fd69, %fd73;
	mul.f64 	%fd78, %fd77, %fd77;
	fma.rn.f64 	%fd79, %fd76, %fd76, %fd78;
	rcp.rn.f64 	%fd80, %fd79;
	mul.f64 	%fd81, %fd75, %fd77;
	fma.rn.f64 	%fd82, %fd74, %fd76, %fd81;
	mul.f64 	%fd83, %fd80, %fd82;
	mul.f64 	%fd84, %fd75, %fd76;
	mul.f64 	%fd85, %fd74, %fd77;
	sub.f64 	%fd86, %fd84, %fd85;
	mul.f64 	%fd87, %fd80, %fd86;
	sub.f64 	%fd136, %fd136, %fd83;
	sub.f64 	%fd135, %fd135, %fd87;
	add.s32 	%r121, %r121, 1;
	sub.f64 	%fd88, %fd136, %fd131;
	abs.f64 	%fd89, %fd88;
	setp.geu.f64	%p8, %fd89, 0d3F1A36E2EB1C432D;
	@%p8 bra 	BB2_10;

	ld.const.f64 	%fd133, [roots+8];
	sub.f64 	%fd90, %fd135, %fd133;
	abs.f64 	%fd91, %fd90;
	setp.lt.f64	%p9, %fd91, 0d3F1A36E2EB1C432D;
	@%p9 bra 	BB2_15;

BB2_10:
	ld.const.f64 	%fd123, [roots+16];
	sub.f64 	%fd92, %fd136, %fd123;
	abs.f64 	%fd93, %fd92;
	setp.geu.f64	%p10, %fd93, 0d3F1A36E2EB1C432D;
	@%p10 bra 	BB2_12;

	ld.const.f64 	%fd132, [roots+24];
	sub.f64 	%fd94, %fd135, %fd132;
	abs.f64 	%fd95, %fd94;
	setp.lt.f64	%p11, %fd95, 0d3F1A36E2EB1C432D;
	@%p11 bra 	BB2_15;

BB2_12:
	ld.const.f64 	%fd124, [roots+32];
	sub.f64 	%fd96, %fd136, %fd124;
	abs.f64 	%fd97, %fd96;
	setp.lt.f64	%p12, %fd97, 0d3F1A36E2EB1C432D;
	@%p12 bra 	BB2_14;
	bra.uni 	BB2_13;

BB2_14:
	ld.const.f64 	%fd134, [roots+40];
	setp.lt.u32	%p14, %r121, %r29;
	sub.f64 	%fd98, %fd135, %fd134;
	abs.f64 	%fd99, %fd98;
	setp.geu.f64	%p15, %fd99, 0d3F1A36E2EB1C432D;
	and.pred  	%p16, %p15, %p14;
	@%p16 bra 	BB2_8;
	bra.uni 	BB2_15;

BB2_13:
	setp.lt.u32	%p13, %r121, %r29;
	@%p13 bra 	BB2_8;

BB2_15:
	cvt.rn.f32.u32	%f1, %r121;
	cvt.rzi.u32.f32	%r12, %f1;
	add.s32 	%r127, %r12, %r127;
	setp.gt.u32	%p17, %r6, 9;
	@%p17 bra 	BB2_17;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r6, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r12;

BB2_17:
	setp.lt.u32	%p18, %r6, 10;
	setp.eq.b32	%p19, %r57, 1;
	setp.ne.s32	%p20, %r6, 0;
	and.pred  	%p21, %p18, %p20;
	and.pred  	%p22, %p21, %p19;
	shr.u32 	%r58, %r8, 1;
	setp.eq.s32	%p23, %r6, %r58;
	or.pred  	%p24, %p22, %p23;
	add.s32 	%r117, %r6, 1;
	mov.u32 	%r126, %r8;
	@!%p24 bra 	BB2_31;
	bra.uni 	BB2_18;

BB2_18:
	div.u32 	%r59, %r127, %r117;
	cvt.rn.f64.u32	%fd25, %r59;
	setp.eq.s32	%p25, %r6, 0;
	mov.f64 	%fd141, 0d0000000000000000;
	@%p25 bra 	BB2_27;

	and.b32  	%r61, %r6, 3;
	setp.eq.s32	%p26, %r61, 0;
	mov.f64 	%fd141, 0d0000000000000000;
	mov.u32 	%r125, 0;
	@%p26 bra 	BB2_25;

	setp.eq.s32	%p27, %r61, 1;
	mov.f64 	%fd138, 0d0000000000000000;
	mov.u32 	%r123, 0;
	@%p27 bra 	BB2_24;

	setp.eq.s32	%p28, %r61, 2;
	mov.f64 	%fd137, 0d0000000000000000;
	mov.u32 	%r122, 0;
	@%p28 bra 	BB2_23;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r67, [%rd20];
	cvt.rn.f64.u32	%fd104, %r67;
	sub.f64 	%fd105, %fd104, %fd25;
	fma.rn.f64 	%fd137, %fd105, %fd105, 0d0000000000000000;
	mov.u32 	%r122, 1;

BB2_23:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r122, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r68, [%rd24];
	cvt.rn.f64.u32	%fd106, %r68;
	sub.f64 	%fd107, %fd106, %fd25;
	fma.rn.f64 	%fd138, %fd107, %fd107, %fd137;
	add.s32 	%r123, %r122, 1;

BB2_24:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r123, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r69, [%rd28];
	cvt.rn.f64.u32	%fd108, %r69;
	sub.f64 	%fd109, %fd108, %fd25;
	fma.rn.f64 	%fd141, %fd109, %fd109, %fd138;
	add.s32 	%r125, %r123, 1;

BB2_25:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p29, %r6, 4;
	@%p29 bra 	BB2_27;

BB2_26:
	mul.wide.u32 	%rd30, %r125, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r70, [%rd31];
	cvt.rn.f64.u32	%fd110, %r70;
	sub.f64 	%fd111, %fd110, %fd25;
	fma.rn.f64 	%fd112, %fd111, %fd111, %fd141;
	add.s32 	%r71, %r125, 1;
	mul.wide.u32 	%rd32, %r71, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r72, [%rd33];
	cvt.rn.f64.u32	%fd113, %r72;
	sub.f64 	%fd114, %fd113, %fd25;
	fma.rn.f64 	%fd115, %fd114, %fd114, %fd112;
	add.s32 	%r73, %r125, 2;
	mul.wide.u32 	%rd34, %r73, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r74, [%rd35];
	cvt.rn.f64.u32	%fd116, %r74;
	sub.f64 	%fd117, %fd116, %fd25;
	fma.rn.f64 	%fd118, %fd117, %fd117, %fd115;
	add.s32 	%r75, %r125, 3;
	mul.wide.u32 	%rd36, %r75, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f64.u32	%fd119, %r76;
	sub.f64 	%fd120, %fd119, %fd25;
	fma.rn.f64 	%fd141, %fd120, %fd120, %fd118;
	add.s32 	%r125, %r125, 4;
	setp.lt.u32	%p30, %r125, %r6;
	@%p30 bra 	BB2_26;

BB2_27:
	add.s32 	%r77, %r6, -1;
	cvt.rn.f64.u32	%fd121, %r77;
	div.rn.f64 	%fd122, %fd141, %fd121;
	div.rn.f64 	%fd35, %fd122, %fd25;
	setp.ne.s32	%p31, %r6, 1;
	@%p31 bra 	BB2_29;

	// inline asm
	activemask.b32 %r78;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r80, %r81}, [%rd39];
	setp.eq.s32	%p32, %r80, %r81;
	vote.sync.all.pred 	%p33, %p32, %r78;
	mov.u32 	%r126, 2;
	@%p33 bra 	BB2_31;

BB2_29:
	// inline asm
	activemask.b32 %r85;
	// inline asm
	setp.lt.f64	%p34, %fd35, 0d3F847AE140000000;
	vote.sync.all.pred 	%p35, %p34, %r85;
	mov.u32 	%r126, %r117;
	@%p35 bra 	BB2_31;

	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.le.f64	%p36, %fd35, 0d3FF0000000000000;
	vote.sync.all.pred 	%p37, %p36, %r87;
	setp.ge.u32	%p38, %r6, %r58;
	and.pred  	%p39, %p37, %p38;
	selp.b32	%r126, %r117, %r8, %p39;

BB2_31:
	setp.lt.u32	%p40, %r117, %r126;
	@%p40 bra 	BB2_7;

BB2_32:
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r115, %tid.x;
	shl.b32 	%r114, %r116, 2;
	mov.u32 	%r113, %tid.y;
	mad.lo.s32 	%r112, %r116, %r113, %r115;
	div.u32 	%r111, %r112, %r114;
	bfe.u32 	%r110, %r112, 2, 2;
	shl.b32 	%r109, %r111, 2;
	add.s32 	%r108, %r109, %r110;
	mov.u32 	%r107, %ntid.y;
	mov.u32 	%r106, %ctaid.y;
	mad.lo.s32 	%r105, %r106, %r107, %r108;
	and.b32  	%r104, %r112, 15;
	rem.u32 	%r103, %r112, %r114;
	sub.s32 	%r102, %r103, %r104;
	and.b32  	%r101, %r112, 3;
	shr.u32 	%r100, %r102, 2;
	add.s32 	%r99, %r100, %r101;
	mov.u32 	%r98, %ctaid.x;
	mad.lo.s32 	%r97, %r98, %r116, %r99;
	mov.u32 	%r95, 0;
	ld.param.u32 	%r94, [fractalRenderMainDouble_param_1];
	mul.lo.s32 	%r90, %r105, %r94;
	cvt.u64.u32	%rd40, %r90;
	cvta.to.global.u64 	%rd41, %rd2;
	add.s64 	%rd42, %rd41, %rd40;
	div.u32 	%r91, %r127, %r126;
	cvt.rn.f32.u32	%f2, %r91;
	mul.wide.u32 	%rd43, %r97, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f2;
	cvt.rn.f32.u32	%f3, %r126;
	st.global.f32 	[%rd44+4], %f3;
	st.global.u32 	[%rd44+12], %r95;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p41, %f3, 0f00000000;
	@%p41 bra 	BB2_34;

	mov.u64 	%rd45, $str2;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str1;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r93, 206;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r93;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_34:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .u32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<66>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<222>;
	.reg .b32 	%r<141>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r35, [fractalRenderAdvancedFloat_param_1];
	ld.param.u32 	%r37, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r36, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f59, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f58, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f57, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f56, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r38, [fractalRenderAdvancedFloat_param_4];
	ld.param.u32 	%r39, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r40, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f63, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f62, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f61, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f60, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r41, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r43, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r42, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB3_2;

	mov.u64 	%rd4, $str;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str1;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r44, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r44;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r45, %tid.x;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r1, %r46, %r45;
	shl.b32 	%r48, %r1, 2;
	and.b32  	%r49, %r47, 15;
	rem.u32 	%r50, %r47, %r48;
	sub.s32 	%r51, %r50, %r49;
	shr.u32 	%r52, %r51, 2;
	and.b32  	%r53, %r47, 3;
	add.s32 	%r54, %r52, %r53;
	div.u32 	%r55, %r47, %r48;
	shl.b32 	%r56, %r55, 2;
	bfe.u32 	%r57, %r47, 2, 2;
	add.s32 	%r58, %r56, %r57;
	mov.u32 	%r59, %ctaid.x;
	mad.lo.s32 	%r4, %r59, %r1, %r54;
	mov.u32 	%r60, %ctaid.y;
	mov.u32 	%r61, %ntid.y;
	mad.lo.s32 	%r5, %r60, %r61, %r58;
	setp.lt.u32	%p2, %r4, %r36;
	setp.lt.u32	%p3, %r5, %r37;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB3_55;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r63, %r40, 24;
	mov.u16 	%rs8, 0;
	mov.u32 	%r126, 0;
	mov.f32 	%f208, 0f00000000;
	setp.ne.s32	%p5, %r63, 8;
	@%p5 bra 	BB3_4;

	cvt.rn.f32.u32	%f66, %r4;
	sub.f32 	%f67, %f62, %f60;
	cvt.rn.f32.u32	%f68, %r36;
	div.rn.f32 	%f69, %f67, %f68;
	sub.f32 	%f70, %f63, %f61;
	cvt.rn.f32.u32	%f71, %r37;
	div.rn.f32 	%f72, %f70, %f71;
	neg.f32 	%f73, %f72;
	sub.f32 	%f74, %f56, %f60;
	div.rn.f32 	%f75, %f74, %f69;
	sub.f32 	%f76, %f59, %f63;
	div.rn.f32 	%f77, %f76, %f73;
	sub.f32 	%f78, %f58, %f56;
	div.rn.f32 	%f79, %f78, %f67;
	sub.f32 	%f80, %f59, %f57;
	div.rn.f32 	%f81, %f80, %f70;
	cvt.rn.f32.u32	%f82, %r5;
	fma.rn.f32 	%f5, %f66, %f79, %f75;
	fma.rn.f32 	%f6, %f82, %f81, %f77;
	abs.f32 	%f83, %f5;
	mov.b32 	 %r64, %f5;
	and.b32  	%r65, %r64, -2147483648;
	or.b32  	%r66, %r65, 1056964608;
	mov.b32 	 %f84, %r66;
	add.f32 	%f85, %f5, %f84;
	cvt.rzi.f32.f32	%f86, %f85;
	setp.gt.f32	%p6, %f83, 0f4B000000;
	selp.f32	%f206, %f5, %f86, %p6;
	setp.geu.f32	%p7, %f83, 0f3F000000;
	@%p7 bra 	BB3_7;

	cvt.rzi.f32.f32	%f206, %f5;

BB3_7:
	cvt.rzi.s32.f32	%r6, %f206;
	mov.b32 	 %r67, %f6;
	and.b32  	%r68, %r67, -2147483648;
	or.b32  	%r69, %r68, 1056964608;
	mov.b32 	 %f87, %r69;
	add.f32 	%f88, %f6, %f87;
	cvt.rzi.f32.f32	%f89, %f88;
	abs.f32 	%f90, %f6;
	setp.gt.f32	%p8, %f90, 0f4B000000;
	selp.f32	%f207, %f6, %f89, %p8;
	setp.geu.f32	%p9, %f90, 0f3F000000;
	@%p9 bra 	BB3_9;

	cvt.rzi.f32.f32	%f207, %f6;

BB3_9:
	setp.lt.u32	%p10, %r6, %r36;
	setp.gt.s32	%p11, %r6, -1;
	and.pred  	%p12, %p11, %p10;
	cvt.rzi.s32.f32	%r7, %f207;
	setp.gt.s32	%p13, %r7, -1;
	and.pred  	%p14, %p12, %p13;
	setp.lt.u32	%p15, %r7, %r37;
	and.pred  	%p16, %p15, %p14;
	mov.f32 	%f209, %f208;
	@!%p16 bra 	BB3_11;
	bra.uni 	BB3_10;

BB3_10:
	cvta.to.global.u64 	%rd10, %rd3;
	mul.lo.s32 	%r71, %r7, %r41;
	cvt.u64.u32	%rd11, %r71;
	add.s64 	%rd12, %rd10, %rd11;
	mul.wide.u32 	%rd13, %r6, 16;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f32 	%f208, [%rd14];
	ld.global.f32 	%f209, [%rd14+4];
	ld.global.u32 	%r126, [%rd14+12];
	mov.u16 	%rs8, 1;
	bra.uni 	BB3_11;

BB3_4:
	mov.f32 	%f209, %f208;

BB3_11:
	and.b32  	%r72, %r40, 20;
	setp.eq.s32	%p17, %r72, 20;
	@%p17 bra 	BB3_13;
	bra.uni 	BB3_12;

BB3_13:
	and.b32  	%r73, %r4, -8;
	cvt.rn.f32.u32	%f93, %r73;
	and.b32  	%r74, %r5, -4;
	cvt.rn.f32.u32	%f94, %r74;
	cvt.rn.f32.u32	%f95, %r42;
	sub.f32 	%f96, %f95, %f93;
	cvt.rn.f32.u32	%f97, %r43;
	sub.f32 	%f98, %f97, %f94;
	mul.f32 	%f99, %f98, %f98;
	fma.rn.f32 	%f100, %f96, %f96, %f99;
	sqrt.rn.f32 	%f101, %f100;
	mul.f32 	%f102, %f101, 0f3CD94079;
	ld.global.f32 	%f103, [screenDistance];
	div.rn.f32 	%f17, %f102, %f103;
	abs.f32 	%f18, %f17;
	setp.leu.f32	%p21, %f18, 0f3F800000;
	mov.f32 	%f210, %f18;
	@%p21 bra 	BB3_15;

	rcp.rn.f32 	%f210, %f18;

BB3_15:
	mul.rn.f32 	%f104, %f210, %f210;
	mov.f32 	%f105, 0fC0B59883;
	mov.f32 	%f106, 0fBF52C7EA;
	fma.rn.f32 	%f107, %f104, %f106, %f105;
	mov.f32 	%f108, 0fC0D21907;
	fma.rn.f32 	%f109, %f107, %f104, %f108;
	mul.f32 	%f110, %f104, %f109;
	mul.f32 	%f111, %f210, %f110;
	add.f32 	%f112, %f104, 0f41355DC0;
	mov.f32 	%f113, 0f41E6BD60;
	fma.rn.f32 	%f114, %f112, %f104, %f113;
	mov.f32 	%f115, 0f419D92C8;
	fma.rn.f32 	%f116, %f114, %f104, %f115;
	rcp.rn.f32 	%f117, %f116;
	fma.rn.f32 	%f118, %f111, %f117, %f210;
	mov.f32 	%f119, 0f3FC90FDB;
	sub.f32 	%f120, %f119, %f118;
	setp.gt.f32	%p22, %f18, 0f3F800000;
	selp.f32	%f121, %f120, %f118, %p22;
	mov.b32 	 %r75, %f121;
	mov.b32 	 %r76, %f17;
	and.b32  	%r77, %r76, -2147483648;
	or.b32  	%r78, %r75, %r77;
	mov.b32 	 %f122, %r78;
	setp.gtu.f32	%p23, %f18, 0f7F800000;
	selp.f32	%f123, %f121, %f122, %p23;
	mul.f32 	%f124, %f123, 0f43340000;
	div.rn.f32 	%f21, %f124, 0f40490FDB;
	setp.ge.f32	%p24, %f21, 0f00000000;
	@%p24 bra 	BB3_17;

	mov.u64 	%rd15, $str5;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r79, 255;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r79;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_17:
	fma.rn.f32 	%f125, %f21, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p25, %f21, 0f40B00000;
	selp.f32	%f126, %f125, 0f3F800000, %p25;
	cvt.rn.f32.u32	%f127, %r39;
	mul.f32 	%f128, %f127, %f126;
	cvt.rzi.u32.f32	%r137, %f128;
	setp.gtu.f32	%p26, %f21, 0f42700000;
	@%p26 bra 	BB3_19;

	mov.u32 	%r80, 1;
	max.u32 	%r137, %r80, %r137;
	bra.uni 	BB3_19;

BB3_12:
	setp.eq.s32	%p18, %r39, 0;
	setp.eq.s16	%p19, %rs8, 0;
	and.pred  	%p20, %p18, %p19;
	selp.b32	%r137, 1, %r39, %p20;

BB3_19:
	mov.u16 	%rs9, 1;
	setp.ne.s16	%p27, %rs8, 0;
	@%p27 bra 	BB3_53;

	setp.ne.s32	%p28, %r137, 0;
	@%p28 bra 	BB3_22;

	mov.u64 	%rd21, $str6;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str1;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r81, 345;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r81;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_22:
	cvt.rn.f32.u32	%f129, %r36;
	sub.f32 	%f130, %f58, %f56;
	div.rn.f32 	%f22, %f130, %f129;
	cvt.rn.f32.u32	%f131, %r37;
	sub.f32 	%f132, %f59, %f57;
	div.rn.f32 	%f23, %f132, %f131;
	setp.lt.u32	%p29, %r137, 65;
	@%p29 bra 	BB3_24;

	mov.u64 	%rd27, $str8;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str1;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r82, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r82;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_24:
	setp.eq.s32	%p30, %r137, 0;
	cvt.rn.f32.u32	%f209, %r137;
	mov.u32 	%r126, 0;
	@%p30 bra 	BB3_25;

	cvt.rn.f32.u32	%f25, %r4;
	cvt.rn.f32.u32	%f26, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f27, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f28, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f29, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f30, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f31, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f32, %fd12;
	mov.u32 	%r86, 0;
	mov.u32 	%r128, %r86;
	mov.u32 	%r138, %r86;

BB3_27:
	mov.u32 	%r16, %r137;
	mov.u32 	%r14, %r128;
	cvt.rn.f32.u32	%f133, %r14;
	div.rn.f32 	%f134, %f133, %f209;
	add.f32 	%f135, %f25, %f134;
	add.f32 	%f136, %f26, %f134;
	neg.f32 	%f137, %f136;
	fma.rn.f32 	%f213, %f22, %f135, %f56;
	fma.rn.f32 	%f212, %f23, %f137, %f59;
	setp.eq.s32	%p31, %r38, 0;
	mov.u32 	%r132, %r86;
	@%p31 bra 	BB3_35;

BB3_28:
	mul.f32 	%f138, %f212, %f212;
	mul.f32 	%f139, %f213, %f213;
	sub.f32 	%f140, %f139, %f138;
	mul.f32 	%f141, %f213, %f212;
	fma.rn.f32 	%f142, %f213, %f212, %f141;
	mul.f32 	%f143, %f213, %f140;
	mul.f32 	%f144, %f212, %f142;
	sub.f32 	%f145, %f143, %f144;
	mul.f32 	%f146, %f213, %f142;
	fma.rn.f32 	%f147, %f212, %f140, %f146;
	cvt.f64.f32	%fd13, %f213;
	cvt.f64.f32	%fd14, %f212;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f140;
	cvt.f64.f32	%fd17, %f142;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f145;
	cvt.f64.f32	%fd22, %f147;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f148, %fd23;
	cvt.rn.f32.f64	%f149, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f150, %fd27;
	cvt.rn.f32.f64	%f151, %fd28;
	abs.f32 	%f152, %f150;
	abs.f32 	%f153, %f151;
	add.f32 	%f154, %f152, %f153;
	rcp.rn.f32 	%f155, %f154;
	mul.f32 	%f156, %f148, %f155;
	mul.f32 	%f157, %f149, %f155;
	mul.f32 	%f158, %f155, %f150;
	mul.f32 	%f159, %f155, %f151;
	mul.f32 	%f160, %f159, %f159;
	fma.rn.f32 	%f161, %f158, %f158, %f160;
	rcp.rn.f32 	%f162, %f161;
	mul.f32 	%f163, %f157, %f159;
	fma.rn.f32 	%f164, %f156, %f158, %f163;
	mul.f32 	%f165, %f162, %f164;
	mul.f32 	%f166, %f157, %f158;
	mul.f32 	%f167, %f156, %f159;
	sub.f32 	%f168, %f166, %f167;
	mul.f32 	%f169, %f162, %f168;
	sub.f32 	%f213, %f213, %f165;
	sub.f32 	%f212, %f212, %f169;
	add.s32 	%r132, %r132, 1;
	sub.f32 	%f170, %f213, %f27;
	abs.f32 	%f171, %f170;
	setp.geu.f32	%p32, %f171, 0f38D1B717;
	@%p32 bra 	BB3_30;

	sub.f32 	%f172, %f212, %f28;
	abs.f32 	%f173, %f172;
	setp.lt.f32	%p33, %f173, 0f38D1B717;
	@%p33 bra 	BB3_35;

BB3_30:
	sub.f32 	%f174, %f213, %f29;
	abs.f32 	%f175, %f174;
	setp.geu.f32	%p34, %f175, 0f38D1B717;
	@%p34 bra 	BB3_32;

	sub.f32 	%f176, %f212, %f30;
	abs.f32 	%f177, %f176;
	setp.lt.f32	%p35, %f177, 0f38D1B717;
	@%p35 bra 	BB3_35;

BB3_32:
	sub.f32 	%f178, %f213, %f31;
	abs.f32 	%f179, %f178;
	setp.lt.f32	%p36, %f179, 0f38D1B717;
	@%p36 bra 	BB3_34;
	bra.uni 	BB3_33;

BB3_34:
	setp.lt.u32	%p38, %r132, %r38;
	sub.f32 	%f180, %f212, %f32;
	abs.f32 	%f181, %f180;
	setp.geu.f32	%p39, %f181, 0f38D1B717;
	and.pred  	%p40, %p39, %p38;
	@%p40 bra 	BB3_28;
	bra.uni 	BB3_35;

BB3_33:
	setp.lt.u32	%p37, %r132, %r38;
	@%p37 bra 	BB3_28;

BB3_35:
	cvt.rn.f32.u32	%f182, %r132;
	cvt.rzi.u32.f32	%r20, %f182;
	add.s32 	%r138, %r20, %r138;
	setp.gt.u32	%p41, %r14, 9;
	@%p41 bra 	BB3_37;

	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r14, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.local.u32 	[%rd36], %r20;

BB3_37:
	setp.lt.u32	%p42, %r14, 10;
	and.b32  	%r89, %r40, 1;
	setp.eq.b32	%p43, %r89, 1;
	setp.ne.s32	%p44, %r14, 0;
	and.pred  	%p45, %p42, %p44;
	and.pred  	%p46, %p45, %p43;
	shr.u32 	%r90, %r16, 1;
	setp.eq.s32	%p47, %r14, %r90;
	or.pred  	%p48, %p46, %p47;
	add.s32 	%r128, %r14, 1;
	mov.u32 	%r137, %r16;
	@!%p48 bra 	BB3_51;
	bra.uni 	BB3_38;

BB3_38:
	div.u32 	%r91, %r138, %r128;
	cvt.rn.f32.u32	%f40, %r91;
	setp.eq.s32	%p49, %r14, 0;
	mov.f32 	%f218, 0f00000000;
	@%p49 bra 	BB3_47;

	and.b32  	%r93, %r14, 3;
	setp.eq.s32	%p50, %r93, 0;
	mov.f32 	%f218, 0f00000000;
	mov.u32 	%r136, 0;
	@%p50 bra 	BB3_45;

	setp.eq.s32	%p51, %r93, 1;
	mov.f32 	%f215, 0f00000000;
	mov.u32 	%r134, 0;
	@%p51 bra 	BB3_44;

	setp.eq.s32	%p52, %r93, 2;
	mov.f32 	%f214, 0f00000000;
	mov.u32 	%r133, 0;
	@%p52 bra 	BB3_43;

	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd38, %rd37;
	ld.local.u32 	%r99, [%rd38];
	cvt.rn.f32.u32	%f187, %r99;
	sub.f32 	%f188, %f187, %f40;
	fma.rn.f32 	%f214, %f188, %f188, 0f00000000;
	mov.u32 	%r133, 1;

BB3_43:
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	mul.wide.u32 	%rd41, %r133, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.u32 	%r100, [%rd42];
	cvt.rn.f32.u32	%f189, %r100;
	sub.f32 	%f190, %f189, %f40;
	fma.rn.f32 	%f215, %f190, %f190, %f214;
	add.s32 	%r134, %r133, 1;

BB3_44:
	add.u64 	%rd43, %SP, 0;
	cvta.to.local.u64 	%rd44, %rd43;
	mul.wide.u32 	%rd45, %r134, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.local.u32 	%r101, [%rd46];
	cvt.rn.f32.u32	%f191, %r101;
	sub.f32 	%f192, %f191, %f40;
	fma.rn.f32 	%f218, %f192, %f192, %f215;
	add.s32 	%r136, %r134, 1;

BB3_45:
	add.u64 	%rd47, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd47;
	setp.lt.u32	%p53, %r14, 4;
	@%p53 bra 	BB3_47;

BB3_46:
	mul.wide.u32 	%rd48, %r136, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r102, [%rd49];
	cvt.rn.f32.u32	%f193, %r102;
	sub.f32 	%f194, %f193, %f40;
	fma.rn.f32 	%f195, %f194, %f194, %f218;
	add.s32 	%r103, %r136, 1;
	mul.wide.u32 	%rd50, %r103, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r104, [%rd51];
	cvt.rn.f32.u32	%f196, %r104;
	sub.f32 	%f197, %f196, %f40;
	fma.rn.f32 	%f198, %f197, %f197, %f195;
	add.s32 	%r105, %r136, 2;
	mul.wide.u32 	%rd52, %r105, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r106, [%rd53];
	cvt.rn.f32.u32	%f199, %r106;
	sub.f32 	%f200, %f199, %f40;
	fma.rn.f32 	%f201, %f200, %f200, %f198;
	add.s32 	%r107, %r136, 3;
	mul.wide.u32 	%rd54, %r107, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r108, [%rd55];
	cvt.rn.f32.u32	%f202, %r108;
	sub.f32 	%f203, %f202, %f40;
	fma.rn.f32 	%f218, %f203, %f203, %f201;
	add.s32 	%r136, %r136, 4;
	setp.lt.u32	%p54, %r136, %r14;
	@%p54 bra 	BB3_46;

BB3_47:
	add.s32 	%r109, %r14, -1;
	cvt.rn.f32.u32	%f204, %r109;
	div.rn.f32 	%f205, %f218, %f204;
	div.rn.f32 	%f50, %f205, %f40;
	setp.ne.s32	%p55, %r14, 1;
	@%p55 bra 	BB3_49;

	// inline asm
	activemask.b32 %r110;
	// inline asm
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd57, %rd56;
	ld.local.v2.u32 	{%r112, %r113}, [%rd57];
	setp.eq.s32	%p56, %r112, %r113;
	vote.sync.all.pred 	%p57, %p56, %r110;
	mov.u32 	%r137, 2;
	@%p57 bra 	BB3_51;

BB3_49:
	// inline asm
	activemask.b32 %r117;
	// inline asm
	setp.lt.f32	%p58, %f50, 0f3C23D70A;
	vote.sync.all.pred 	%p59, %p58, %r117;
	mov.u32 	%r137, %r128;
	@%p59 bra 	BB3_51;

	// inline asm
	activemask.b32 %r119;
	// inline asm
	setp.le.f32	%p60, %f50, 0f3F800000;
	vote.sync.all.pred 	%p61, %p60, %r119;
	setp.ge.u32	%p62, %r14, %r90;
	and.pred  	%p63, %p61, %p62;
	selp.b32	%r137, %r128, %r16, %p63;

BB3_51:
	cvt.rn.f32.u32	%f209, %r137;
	setp.lt.u32	%p64, %r128, %r137;
	@%p64 bra 	BB3_27;
	bra.uni 	BB3_52;

BB3_25:
	mov.u32 	%r138, %r126;
	mov.u32 	%r137, %r126;

BB3_52:
	div.u32 	%r123, %r138, %r137;
	cvt.rn.f32.u32	%f208, %r123;
	mov.u16 	%rs9, 0;

BB3_53:
	mul.lo.s32 	%r124, %r5, %r35;
	cvt.u64.u32	%rd58, %r124;
	cvta.to.global.u64 	%rd59, %rd2;
	add.s64 	%rd60, %rd59, %rd58;
	mul.wide.u32 	%rd61, %r4, 16;
	add.s64 	%rd62, %rd60, %rd61;
	st.global.f32 	[%rd62], %f208;
	st.global.f32 	[%rd62+4], %f209;
	st.global.u32 	[%rd62+12], %r126;
	st.global.u8 	[%rd62+8], %rs9;
	setp.gt.f32	%p65, %f209, 0f00000000;
	@%p65 bra 	BB3_55;

	mov.u64 	%rd63, $str7;
	cvta.global.u64 	%rd64, %rd63;
	mov.u64 	%rd65, $str1;
	cvta.global.u64 	%rd66, %rd65;
	mov.u32 	%r125, 352;
	mov.u64 	%rd67, 0;
	mov.u64 	%rd68, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd64;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b32 param2;
	st.param.b32	[param2+0], %r125;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd67;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd68;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB3_55:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .u32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<66>;
	.reg .b16 	%rs<10>;
	.reg .f32 	%f<60>;
	.reg .b32 	%r<172>;
	.reg .f64 	%fd<171>;
	.reg .b64 	%rd<70>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r37, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r36, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd49, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd48, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd47, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd46, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r38, [fractalRenderAdvancedDouble_param_4];
	ld.param.u32 	%r39, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r40, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd53, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd52, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd51, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd50, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r41, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r43, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r42, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB4_2;

	mov.u64 	%rd4, $str;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str1;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r44, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r44;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_2:
	mov.u32 	%r45, %tid.x;
	mov.u32 	%r46, %tid.y;
	mad.lo.s32 	%r47, %r1, %r46, %r45;
	shl.b32 	%r48, %r1, 2;
	and.b32  	%r49, %r47, 15;
	rem.u32 	%r50, %r47, %r48;
	sub.s32 	%r51, %r50, %r49;
	shr.u32 	%r52, %r51, 2;
	and.b32  	%r53, %r47, 3;
	add.s32 	%r54, %r52, %r53;
	div.u32 	%r55, %r47, %r48;
	shl.b32 	%r56, %r55, 2;
	bfe.u32 	%r57, %r47, 2, 2;
	add.s32 	%r58, %r56, %r57;
	mov.u32 	%r59, %ctaid.x;
	mad.lo.s32 	%r4, %r59, %r1, %r54;
	mov.u32 	%r60, %ctaid.y;
	mov.u32 	%r61, %ntid.y;
	mad.lo.s32 	%r5, %r60, %r61, %r58;
	setp.lt.u32	%p2, %r4, %r36;
	setp.lt.u32	%p3, %r5, %r37;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB4_54;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r63, %r40, 24;
	mov.u16 	%rs8, 0;
	mov.u32 	%r157, 0;
	mov.f32 	%f55, 0f00000000;
	setp.ne.s32	%p5, %r63, 8;
	@%p5 bra 	BB4_4;

	cvt.rn.f64.u32	%fd54, %r4;
	sub.f64 	%fd55, %fd52, %fd50;
	cvt.rn.f64.u32	%fd56, %r36;
	div.rn.f64 	%fd57, %fd55, %fd56;
	sub.f64 	%fd58, %fd53, %fd51;
	cvt.rn.f64.u32	%fd59, %r37;
	div.rn.f64 	%fd60, %fd58, %fd59;
	neg.f64 	%fd61, %fd60;
	sub.f64 	%fd62, %fd46, %fd50;
	div.rn.f64 	%fd63, %fd62, %fd57;
	sub.f64 	%fd64, %fd49, %fd53;
	div.rn.f64 	%fd65, %fd64, %fd61;
	sub.f64 	%fd66, %fd48, %fd46;
	div.rn.f64 	%fd67, %fd66, %fd55;
	sub.f64 	%fd68, %fd49, %fd47;
	div.rn.f64 	%fd69, %fd68, %fd58;
	cvt.rn.f64.u32	%fd70, %r5;
	fma.rn.f64 	%fd162, %fd54, %fd67, %fd63;
	fma.rn.f64 	%fd163, %fd70, %fd69, %fd65;
	abs.f64 	%fd7, %fd162;
	setp.ge.f64	%p6, %fd7, 0d4330000000000000;
	@%p6 bra 	BB4_7;

	add.f64 	%fd71, %fd7, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd72, %fd71;
	setp.lt.f64	%p7, %fd7, 0d3FE0000000000000;
	selp.f64	%fd73, 0d0000000000000000, %fd72, %p7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd73;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd73;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd162;
	}
	and.b32  	%r67, %r66, -2147483648;
	or.b32  	%r68, %r65, %r67;
	mov.b64 	%fd162, {%r64, %r68};

BB4_7:
	cvt.rzi.s32.f64	%r6, %fd162;
	abs.f64 	%fd10, %fd163;
	setp.ge.f64	%p8, %fd10, 0d4330000000000000;
	@%p8 bra 	BB4_9;

	add.f64 	%fd74, %fd10, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd75, %fd74;
	setp.lt.f64	%p9, %fd10, 0d3FE0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd75, %p9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r69, %temp}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r70}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd163;
	}
	and.b32  	%r72, %r71, -2147483648;
	or.b32  	%r73, %r70, %r72;
	mov.b64 	%fd163, {%r69, %r73};

BB4_9:
	setp.lt.u32	%p10, %r6, %r36;
	setp.gt.s32	%p11, %r6, -1;
	and.pred  	%p12, %p11, %p10;
	cvt.rzi.s32.f64	%r7, %fd163;
	setp.gt.s32	%p13, %r7, -1;
	and.pred  	%p14, %p12, %p13;
	setp.lt.u32	%p15, %r7, %r37;
	and.pred  	%p16, %p15, %p14;
	mov.f32 	%f56, %f55;
	@!%p16 bra 	BB4_11;
	bra.uni 	BB4_10;

BB4_10:
	cvta.to.global.u64 	%rd10, %rd3;
	mul.lo.s32 	%r75, %r7, %r41;
	cvt.u64.u32	%rd11, %r75;
	add.s64 	%rd12, %rd10, %rd11;
	mul.wide.u32 	%rd13, %r6, 16;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f32 	%f55, [%rd14];
	ld.global.f32 	%f56, [%rd14+4];
	ld.global.u32 	%r157, [%rd14+12];
	mov.u16 	%rs8, 1;
	bra.uni 	BB4_11;

BB4_4:
	mov.f32 	%f56, %f55;

BB4_11:
	and.b32  	%r76, %r40, 20;
	setp.eq.s32	%p17, %r76, 20;
	@%p17 bra 	BB4_13;
	bra.uni 	BB4_12;

BB4_13:
	and.b32  	%r77, %r4, -8;
	cvt.rn.f32.u32	%f18, %r77;
	and.b32  	%r78, %r5, -4;
	cvt.rn.f32.u32	%f19, %r78;
	cvt.rn.f32.u32	%f20, %r42;
	sub.f32 	%f21, %f20, %f18;
	cvt.rn.f32.u32	%f22, %r43;
	sub.f32 	%f23, %f22, %f19;
	mul.f32 	%f24, %f23, %f23;
	fma.rn.f32 	%f25, %f21, %f21, %f24;
	sqrt.rn.f32 	%f26, %f25;
	mul.f32 	%f27, %f26, 0f3CD94079;
	ld.global.f32 	%f28, [screenDistance];
	div.rn.f32 	%f5, %f27, %f28;
	abs.f32 	%f6, %f5;
	setp.leu.f32	%p21, %f6, 0f3F800000;
	mov.f32 	%f57, %f6;
	@%p21 bra 	BB4_15;

	rcp.rn.f32 	%f57, %f6;

BB4_15:
	mul.rn.f32 	%f29, %f57, %f57;
	mov.f32 	%f30, 0fC0B59883;
	mov.f32 	%f31, 0fBF52C7EA;
	fma.rn.f32 	%f32, %f29, %f31, %f30;
	mov.f32 	%f33, 0fC0D21907;
	fma.rn.f32 	%f34, %f32, %f29, %f33;
	mul.f32 	%f35, %f29, %f34;
	mul.f32 	%f36, %f57, %f35;
	add.f32 	%f37, %f29, 0f41355DC0;
	mov.f32 	%f38, 0f41E6BD60;
	fma.rn.f32 	%f39, %f37, %f29, %f38;
	mov.f32 	%f40, 0f419D92C8;
	fma.rn.f32 	%f41, %f39, %f29, %f40;
	rcp.rn.f32 	%f42, %f41;
	fma.rn.f32 	%f43, %f36, %f42, %f57;
	mov.f32 	%f44, 0f3FC90FDB;
	sub.f32 	%f45, %f44, %f43;
	setp.gt.f32	%p22, %f6, 0f3F800000;
	selp.f32	%f46, %f45, %f43, %p22;
	mov.b32 	 %r79, %f46;
	mov.b32 	 %r80, %f5;
	and.b32  	%r81, %r80, -2147483648;
	or.b32  	%r82, %r79, %r81;
	mov.b32 	 %f47, %r82;
	setp.gtu.f32	%p23, %f6, 0f7F800000;
	selp.f32	%f48, %f46, %f47, %p23;
	mul.f32 	%f49, %f48, 0f43340000;
	div.rn.f32 	%f9, %f49, 0f40490FDB;
	setp.ge.f32	%p24, %f9, 0f00000000;
	@%p24 bra 	BB4_17;

	mov.u64 	%rd15, $str5;
	cvta.global.u64 	%rd16, %rd15;
	mov.u64 	%rd17, $str1;
	cvta.global.u64 	%rd18, %rd17;
	mov.u32 	%r83, 255;
	mov.u64 	%rd19, 0;
	mov.u64 	%rd20, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd16;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd18;
	.param .b32 param2;
	st.param.b32	[param2+0], %r83;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd19;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd20;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_17:
	fma.rn.f32 	%f50, %f9, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p25, %f9, 0f40B00000;
	selp.f32	%f51, %f50, 0f3F800000, %p25;
	cvt.rn.f32.u32	%f52, %r39;
	mul.f32 	%f53, %f52, %f51;
	cvt.rzi.u32.f32	%r158, %f53;
	setp.gtu.f32	%p26, %f9, 0f42700000;
	@%p26 bra 	BB4_19;

	mov.u32 	%r84, 1;
	max.u32 	%r158, %r84, %r158;
	bra.uni 	BB4_19;

BB4_12:
	setp.eq.s32	%p18, %r39, 0;
	setp.eq.s16	%p19, %rs8, 0;
	and.pred  	%p20, %p18, %p19;
	selp.b32	%r158, 1, %r39, %p20;

BB4_19:
	mov.u16 	%rs9, 1;
	setp.ne.s16	%p27, %rs8, 0;
	@%p27 bra 	BB4_52;

	setp.ne.s32	%p28, %r158, 0;
	@%p28 bra 	BB4_22;

	mov.u64 	%rd21, $str6;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str1;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r85, 345;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r85;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_22:
	cvt.rn.f64.u32	%fd77, %r36;
	sub.f64 	%fd78, %fd48, %fd46;
	div.rn.f64 	%fd13, %fd78, %fd77;
	cvt.rn.f64.u32	%fd79, %r37;
	sub.f64 	%fd80, %fd49, %fd47;
	div.rn.f64 	%fd14, %fd80, %fd79;
	setp.lt.u32	%p29, %r158, 65;
	@%p29 bra 	BB4_24;

	mov.u64 	%rd27, $str8;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str1;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r86, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r86;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB4_24:
	setp.eq.s32	%p30, %r158, 0;
	mov.u32 	%r169, 0;
	mov.u32 	%r168, %r169;
	@%p30 bra 	BB4_51;

	cvt.rn.f64.u32	%fd15, %r4;
	cvt.rn.f64.u32	%fd16, %r5;
	ld.const.f64 	%fd17, [coefficients+8];
	ld.const.f64 	%fd18, [coefficients];
	ld.const.f64 	%fd19, [coefficients+16];
	add.f64 	%fd20, %fd19, %fd19;
	ld.const.f64 	%fd21, [coefficients+24];
	mul.f64 	%fd22, %fd21, 0d4008000000000000;
	ld.const.f64 	%fd23, [roots];
	ld.const.f64 	%fd24, [roots+8];
	ld.const.f64 	%fd25, [roots+16];
	ld.const.f64 	%fd26, [roots+24];
	ld.const.f64 	%fd27, [roots+32];
	mov.u32 	%r90, 0;
	ld.const.f64 	%fd28, [roots+40];
	mov.u32 	%r159, %r90;
	mov.u32 	%r169, %r90;
	mov.u32 	%r168, %r158;

BB4_26:
	mov.u32 	%r16, %r168;
	mov.u32 	%r14, %r159;
	ld.param.f64 	%fd161, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd160, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd81, %r16;
	cvt.rn.f64.u32	%fd82, %r14;
	div.rn.f64 	%fd83, %fd82, %fd81;
	add.f64 	%fd84, %fd15, %fd83;
	add.f64 	%fd85, %fd16, %fd83;
	neg.f64 	%fd86, %fd85;
	fma.rn.f64 	%fd165, %fd13, %fd84, %fd160;
	fma.rn.f64 	%fd164, %fd14, %fd86, %fd161;
	setp.eq.s32	%p31, %r38, 0;
	mov.u32 	%r162, %r90;
	mov.u32 	%r163, %r90;
	@%p31 bra 	BB4_34;

BB4_27:
	mul.f64 	%fd87, %fd164, %fd164;
	mul.f64 	%fd88, %fd165, %fd165;
	sub.f64 	%fd89, %fd88, %fd87;
	mul.f64 	%fd90, %fd165, %fd164;
	fma.rn.f64 	%fd91, %fd165, %fd164, %fd90;
	mul.f64 	%fd92, %fd165, %fd89;
	mul.f64 	%fd93, %fd164, %fd91;
	sub.f64 	%fd94, %fd92, %fd93;
	mul.f64 	%fd95, %fd165, %fd91;
	fma.rn.f64 	%fd96, %fd164, %fd89, %fd95;
	fma.rn.f64 	%fd97, %fd165, %fd17, %fd18;
	mul.f64 	%fd98, %fd91, %fd19;
	fma.rn.f64 	%fd99, %fd89, %fd19, %fd97;
	fma.rn.f64 	%fd100, %fd164, %fd17, %fd98;
	fma.rn.f64 	%fd101, %fd94, %fd21, %fd99;
	fma.rn.f64 	%fd102, %fd96, %fd21, %fd100;
	fma.rn.f64 	%fd103, %fd165, %fd20, %fd17;
	mul.f64 	%fd104, %fd91, %fd22;
	fma.rn.f64 	%fd105, %fd89, %fd22, %fd103;
	fma.rn.f64 	%fd106, %fd164, %fd20, %fd104;
	abs.f64 	%fd107, %fd105;
	abs.f64 	%fd108, %fd106;
	add.f64 	%fd109, %fd107, %fd108;
	rcp.rn.f64 	%fd110, %fd109;
	mul.f64 	%fd111, %fd101, %fd110;
	mul.f64 	%fd112, %fd102, %fd110;
	mul.f64 	%fd113, %fd105, %fd110;
	mul.f64 	%fd114, %fd106, %fd110;
	mul.f64 	%fd115, %fd114, %fd114;
	fma.rn.f64 	%fd116, %fd113, %fd113, %fd115;
	rcp.rn.f64 	%fd117, %fd116;
	mul.f64 	%fd118, %fd112, %fd114;
	fma.rn.f64 	%fd119, %fd111, %fd113, %fd118;
	mul.f64 	%fd120, %fd117, %fd119;
	mul.f64 	%fd121, %fd112, %fd113;
	mul.f64 	%fd122, %fd111, %fd114;
	sub.f64 	%fd123, %fd121, %fd122;
	mul.f64 	%fd124, %fd117, %fd123;
	sub.f64 	%fd165, %fd165, %fd120;
	sub.f64 	%fd164, %fd164, %fd124;
	sub.f64 	%fd125, %fd165, %fd23;
	abs.f64 	%fd126, %fd125;
	setp.geu.f64	%p32, %fd126, 0d3F1A36E2EB1C432D;
	@%p32 bra 	BB4_29;

	add.s32 	%r163, %r162, 1;
	sub.f64 	%fd127, %fd164, %fd24;
	abs.f64 	%fd128, %fd127;
	setp.lt.f64	%p33, %fd128, 0d3F1A36E2EB1C432D;
	@%p33 bra 	BB4_34;

BB4_29:
	sub.f64 	%fd129, %fd165, %fd25;
	abs.f64 	%fd130, %fd129;
	setp.geu.f64	%p34, %fd130, 0d3F1A36E2EB1C432D;
	@%p34 bra 	BB4_31;

	add.s32 	%r163, %r162, 1;
	sub.f64 	%fd131, %fd164, %fd26;
	abs.f64 	%fd132, %fd131;
	setp.lt.f64	%p35, %fd132, 0d3F1A36E2EB1C432D;
	@%p35 bra 	BB4_34;

BB4_31:
	sub.f64 	%fd133, %fd165, %fd27;
	abs.f64 	%fd134, %fd133;
	add.s32 	%r162, %r162, 1;
	setp.lt.f64	%p36, %fd134, 0d3F1A36E2EB1C432D;
	@%p36 bra 	BB4_33;
	bra.uni 	BB4_32;

BB4_33:
	setp.lt.u32	%p38, %r162, %r38;
	sub.f64 	%fd135, %fd164, %fd28;
	abs.f64 	%fd136, %fd135;
	setp.geu.f64	%p39, %fd136, 0d3F1A36E2EB1C432D;
	and.pred  	%p40, %p39, %p38;
	mov.u32 	%r163, %r162;
	@%p40 bra 	BB4_27;
	bra.uni 	BB4_34;

BB4_32:
	setp.lt.u32	%p37, %r162, %r38;
	mov.u32 	%r163, %r162;
	@%p37 bra 	BB4_27;

BB4_34:
	cvt.rn.f32.u32	%f54, %r163;
	cvt.rzi.u32.f32	%r20, %f54;
	add.s32 	%r169, %r20, %r169;
	setp.gt.u32	%p41, %r14, 9;
	@%p41 bra 	BB4_36;

	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r14, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.local.u32 	[%rd36], %r20;

BB4_36:
	ld.param.u32 	%r130, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p42, %r14, 10;
	and.b32  	%r93, %r130, 1;
	setp.eq.b32	%p43, %r93, 1;
	setp.ne.s32	%p44, %r14, 0;
	and.pred  	%p45, %p42, %p44;
	and.pred  	%p46, %p45, %p43;
	shr.u32 	%r94, %r16, 1;
	setp.eq.s32	%p47, %r14, %r94;
	or.pred  	%p48, %p46, %p47;
	add.s32 	%r159, %r14, 1;
	mov.u32 	%r168, %r16;
	@!%p48 bra 	BB4_50;
	bra.uni 	BB4_37;

BB4_37:
	div.u32 	%r95, %r169, %r159;
	cvt.rn.f64.u32	%fd35, %r95;
	setp.eq.s32	%p49, %r14, 0;
	mov.f64 	%fd170, 0d0000000000000000;
	@%p49 bra 	BB4_46;

	and.b32  	%r97, %r14, 3;
	setp.eq.s32	%p50, %r97, 0;
	mov.f64 	%fd170, 0d0000000000000000;
	mov.u32 	%r167, 0;
	@%p50 bra 	BB4_44;

	setp.eq.s32	%p51, %r97, 1;
	mov.f64 	%fd167, 0d0000000000000000;
	mov.u32 	%r165, 0;
	@%p51 bra 	BB4_43;

	setp.eq.s32	%p52, %r97, 2;
	mov.f64 	%fd166, 0d0000000000000000;
	mov.u32 	%r164, 0;
	@%p52 bra 	BB4_42;

	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd38, %rd37;
	ld.local.u32 	%r103, [%rd38];
	cvt.rn.f64.u32	%fd141, %r103;
	sub.f64 	%fd142, %fd141, %fd35;
	fma.rn.f64 	%fd166, %fd142, %fd142, 0d0000000000000000;
	mov.u32 	%r164, 1;

BB4_42:
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	mul.wide.u32 	%rd41, %r164, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.u32 	%r104, [%rd42];
	cvt.rn.f64.u32	%fd143, %r104;
	sub.f64 	%fd144, %fd143, %fd35;
	fma.rn.f64 	%fd167, %fd144, %fd144, %fd166;
	add.s32 	%r165, %r164, 1;

BB4_43:
	add.u64 	%rd43, %SP, 0;
	cvta.to.local.u64 	%rd44, %rd43;
	mul.wide.u32 	%rd45, %r165, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.local.u32 	%r105, [%rd46];
	cvt.rn.f64.u32	%fd145, %r105;
	sub.f64 	%fd146, %fd145, %fd35;
	fma.rn.f64 	%fd170, %fd146, %fd146, %fd167;
	add.s32 	%r167, %r165, 1;

BB4_44:
	add.u64 	%rd47, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd47;
	setp.lt.u32	%p53, %r14, 4;
	@%p53 bra 	BB4_46;

BB4_45:
	mul.wide.u32 	%rd48, %r167, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r106, [%rd49];
	cvt.rn.f64.u32	%fd147, %r106;
	sub.f64 	%fd148, %fd147, %fd35;
	fma.rn.f64 	%fd149, %fd148, %fd148, %fd170;
	add.s32 	%r107, %r167, 1;
	mul.wide.u32 	%rd50, %r107, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r108, [%rd51];
	cvt.rn.f64.u32	%fd150, %r108;
	sub.f64 	%fd151, %fd150, %fd35;
	fma.rn.f64 	%fd152, %fd151, %fd151, %fd149;
	add.s32 	%r109, %r167, 2;
	mul.wide.u32 	%rd52, %r109, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r110, [%rd53];
	cvt.rn.f64.u32	%fd153, %r110;
	sub.f64 	%fd154, %fd153, %fd35;
	fma.rn.f64 	%fd155, %fd154, %fd154, %fd152;
	add.s32 	%r111, %r167, 3;
	mul.wide.u32 	%rd54, %r111, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r112, [%rd55];
	cvt.rn.f64.u32	%fd156, %r112;
	sub.f64 	%fd157, %fd156, %fd35;
	fma.rn.f64 	%fd170, %fd157, %fd157, %fd155;
	add.s32 	%r167, %r167, 4;
	setp.lt.u32	%p54, %r167, %r14;
	@%p54 bra 	BB4_45;

BB4_46:
	add.s32 	%r113, %r14, -1;
	cvt.rn.f64.u32	%fd158, %r113;
	div.rn.f64 	%fd159, %fd170, %fd158;
	div.rn.f64 	%fd45, %fd159, %fd35;
	setp.ne.s32	%p55, %r14, 1;
	@%p55 bra 	BB4_48;

	// inline asm
	activemask.b32 %r114;
	// inline asm
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd57, %rd56;
	ld.local.v2.u32 	{%r116, %r117}, [%rd57];
	setp.eq.s32	%p56, %r116, %r117;
	vote.sync.all.pred 	%p57, %p56, %r114;
	mov.u32 	%r168, 2;
	@%p57 bra 	BB4_50;

BB4_48:
	// inline asm
	activemask.b32 %r121;
	// inline asm
	setp.lt.f64	%p58, %fd45, 0d3F847AE140000000;
	vote.sync.all.pred 	%p59, %p58, %r121;
	mov.u32 	%r168, %r159;
	@%p59 bra 	BB4_50;

	// inline asm
	activemask.b32 %r123;
	// inline asm
	setp.le.f64	%p60, %fd45, 0d3FF0000000000000;
	vote.sync.all.pred 	%p61, %p60, %r123;
	setp.ge.u32	%p62, %r14, %r94;
	and.pred  	%p63, %p61, %p62;
	selp.b32	%r168, %r159, %r16, %p63;

BB4_50:
	setp.lt.u32	%p64, %r159, %r168;
	@%p64 bra 	BB4_26;

BB4_51:
	mov.u32 	%r157, 0;
	div.u32 	%r127, %r169, %r168;
	cvt.rn.f32.u32	%f55, %r127;
	cvt.rn.f32.u32	%f56, %r168;
	mov.u16 	%rs9, 0;

BB4_52:
	ld.param.u64 	%rd69, [fractalRenderAdvancedDouble_param_0];
	mov.u32 	%r152, %tid.y;
	mov.u32 	%r151, %ntid.x;
	mov.u32 	%r150, %tid.x;
	mad.lo.s32 	%r149, %r151, %r152, %r150;
	shl.b32 	%r148, %r151, 2;
	ld.param.u32 	%r147, [fractalRenderAdvancedDouble_param_1];
	div.u32 	%r146, %r149, %r148;
	bfe.u32 	%r145, %r149, 2, 2;
	shl.b32 	%r144, %r146, 2;
	add.s32 	%r143, %r144, %r145;
	mov.u32 	%r142, %ntid.y;
	mov.u32 	%r141, %ctaid.y;
	mad.lo.s32 	%r140, %r141, %r142, %r143;
	and.b32  	%r139, %r149, 15;
	rem.u32 	%r138, %r149, %r148;
	sub.s32 	%r137, %r138, %r139;
	and.b32  	%r136, %r149, 3;
	shr.u32 	%r135, %r137, 2;
	add.s32 	%r134, %r135, %r136;
	mov.u32 	%r133, %ctaid.x;
	mad.lo.s32 	%r132, %r133, %r151, %r134;
	mul.lo.s32 	%r128, %r140, %r147;
	cvt.u64.u32	%rd58, %r128;
	cvta.to.global.u64 	%rd59, %rd69;
	add.s64 	%rd60, %rd59, %rd58;
	mul.wide.u32 	%rd61, %r132, 16;
	add.s64 	%rd62, %rd60, %rd61;
	st.global.f32 	[%rd62], %f55;
	st.global.f32 	[%rd62+4], %f56;
	st.global.u32 	[%rd62+12], %r157;
	st.global.u8 	[%rd62+8], %rs9;
	setp.gt.f32	%p65, %f56, 0f00000000;
	@%p65 bra 	BB4_54;

	mov.u64 	%rd63, $str7;
	cvta.global.u64 	%rd64, %rd63;
	mov.u64 	%rd65, $str1;
	cvta.global.u64 	%rd66, %rd65;
	mov.u32 	%r129, 352;
	mov.u64 	%rd67, 0;
	mov.u64 	%rd68, 2;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd64;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b32 param2;
	st.param.b32	[param2+0], %r129;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd67;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd68;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 15

BB4_54:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .u32 compose_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r7, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r9, [compose_param_5];
	ld.param.u32 	%r10, [compose_param_6];
	ld.param.u64 	%rd4, [compose_param_7];
	ld.param.u32 	%r8, [compose_param_8];
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r12, %r11, %r13;
	mov.u32 	%r14, %ctaid.y;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r2, %r14, %r15, %r16;
	setp.ge.u32	%p1, %r2, %r10;
	setp.ge.u32	%p2, %r1, %r9;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_9;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r17, %r2, %r7;
	cvt.u64.u32	%rd6, %r17;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_3;

	ld.global.f32 	%f5, [%rd1+4];
	cvt.rzi.u32.f32	%r18, %f5;
	mov.u32 	%r19, 64;
	min.u32 	%r20, %r18, %r19;
	cvt.rn.f32.u32	%f6, %r20;
	mul.f32 	%f7, %f6, 0f3C800000;
	mul.f32 	%f8, %f7, 0f437F0000;
	cvt.rzi.s32.f32	%r21, %f8;
	and.b32  	%r22, %r21, 255;
	prmt.b32 	%r23, %r22, %r22, 30212;
	prmt.b32 	%r24, %r22, %r23, 28756;
	or.b32  	%r25, %r24, -16777216;
	ld.global.u8 	%rs2, [%rd1+8];
	setp.eq.s16	%p5, %rs2, 0;
	selp.b32	%r38, %r25, -16777216, %p5;
	bra.uni 	BB5_8;

BB5_3:
	ld.global.f32 	%f1, [%rd1];
	abs.f32 	%f9, %f1;
	mov.b32 	 %r26, %f1;
	and.b32  	%r27, %r26, -2147483648;
	or.b32  	%r28, %r27, 1056964608;
	mov.b32 	 %f10, %r28;
	add.f32 	%f11, %f1, %f10;
	cvt.rzi.f32.f32	%f12, %f11;
	setp.gt.f32	%p6, %f9, 0f4B000000;
	selp.f32	%f13, %f1, %f12, %p6;
	setp.geu.f32	%p7, %f9, 0f3F000000;
	@%p7 bra 	BB5_5;

	cvt.rzi.f32.f32	%f13, %f1;

BB5_5:
	ld.const.u32 	%r29, [colorMagnifier];
	cvt.rzi.u32.f32	%r30, %f13;
	mul.lo.s32 	%r31, %r29, %r30;
	rem.u32 	%r32, %r31, %r8;
	sub.s32 	%r33, %r8, %r32;
	add.s32 	%r4, %r33, -1;
	setp.lt.u32	%p8, %r4, %r8;
	@%p8 bra 	BB5_7;

	mov.u64 	%rd9, $str9;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str10;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r34, 74;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r34;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 16

BB5_7:
	shl.b32 	%r35, %r4, 2;
	mov.u32 	%r36, 0;
	suld.b.2d.b32.trap {%r38}, [%rd4, {%r35, %r36}];

BB5_8:
	shl.b32 	%r37, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r37, %r2}], {%r38};

BB5_9:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r11, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r12, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r13, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f17, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f18, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f19, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f20, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r14, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r15, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r19, %r17, %r16, %r18;
	mul.lo.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %ntid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	mul.lo.s32 	%r2, %r23, %r15;
	sub.s32 	%r24, %r13, %r15;
	setp.ge.u32	%p1, %r2, %r24;
	sub.s32 	%r25, %r12, %r15;
	setp.ge.u32	%p2, %r1, %r25;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_20;

	sub.f32 	%f22, %f19, %f17;
	cvt.rn.f32.u32	%f23, %r12;
	div.rn.f32 	%f24, %f22, %f23;
	cvt.rn.f32.u32	%f25, %r1;
	fma.rn.f32 	%f77, %f25, %f24, %f17;
	setp.eq.s32	%p4, %r14, 0;
	mov.f32 	%f78, 0f00000000;
	@%p4 bra 	BB6_11;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f2, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f3, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f4, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f5, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f6, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f7, %fd12;
	cvt.rn.f32.u32	%f26, %r2;
	sub.f32 	%f27, %f20, %f18;
	cvt.rn.f32.u32	%f28, %r13;
	div.rn.f32 	%f29, %f27, %f28;
	mul.f32 	%f30, %f26, %f29;
	sub.f32 	%f76, %f20, %f30;
	mov.u32 	%r48, 0;

BB6_3:
	mul.f32 	%f31, %f76, %f76;
	mul.f32 	%f32, %f77, %f77;
	sub.f32 	%f33, %f32, %f31;
	mul.f32 	%f34, %f77, %f76;
	fma.rn.f32 	%f35, %f77, %f76, %f34;
	mul.f32 	%f36, %f77, %f33;
	mul.f32 	%f37, %f76, %f35;
	sub.f32 	%f38, %f36, %f37;
	mul.f32 	%f39, %f77, %f35;
	fma.rn.f32 	%f40, %f76, %f33, %f39;
	cvt.f64.f32	%fd13, %f77;
	cvt.f64.f32	%fd14, %f76;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f33;
	cvt.f64.f32	%fd17, %f35;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f38;
	cvt.f64.f32	%fd22, %f40;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f41, %fd23;
	cvt.rn.f32.f64	%f42, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f43, %fd27;
	cvt.rn.f32.f64	%f44, %fd28;
	abs.f32 	%f45, %f43;
	abs.f32 	%f46, %f44;
	add.f32 	%f47, %f45, %f46;
	rcp.rn.f32 	%f48, %f47;
	mul.f32 	%f49, %f41, %f48;
	mul.f32 	%f50, %f42, %f48;
	mul.f32 	%f51, %f48, %f43;
	mul.f32 	%f52, %f48, %f44;
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	rcp.rn.f32 	%f55, %f54;
	mul.f32 	%f56, %f50, %f52;
	fma.rn.f32 	%f57, %f49, %f51, %f56;
	mul.f32 	%f58, %f55, %f57;
	mul.f32 	%f59, %f50, %f51;
	mul.f32 	%f60, %f49, %f52;
	sub.f32 	%f61, %f59, %f60;
	mul.f32 	%f62, %f55, %f61;
	sub.f32 	%f77, %f77, %f58;
	sub.f32 	%f76, %f76, %f62;
	add.s32 	%r48, %r48, 1;
	sub.f32 	%f63, %f77, %f2;
	abs.f32 	%f64, %f63;
	setp.geu.f32	%p5, %f64, 0f38D1B717;
	@%p5 bra 	BB6_5;

	sub.f32 	%f65, %f76, %f3;
	abs.f32 	%f66, %f65;
	setp.lt.f32	%p6, %f66, 0f38D1B717;
	@%p6 bra 	BB6_10;

BB6_5:
	sub.f32 	%f67, %f77, %f4;
	abs.f32 	%f68, %f67;
	setp.geu.f32	%p7, %f68, 0f38D1B717;
	@%p7 bra 	BB6_7;

	sub.f32 	%f69, %f76, %f5;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p8, %f70, 0f38D1B717;
	@%p8 bra 	BB6_10;

BB6_7:
	sub.f32 	%f71, %f77, %f6;
	abs.f32 	%f72, %f71;
	setp.lt.f32	%p9, %f72, 0f38D1B717;
	@%p9 bra 	BB6_9;
	bra.uni 	BB6_8;

BB6_9:
	setp.lt.u32	%p11, %r48, %r14;
	sub.f32 	%f73, %f76, %f7;
	abs.f32 	%f74, %f73;
	setp.geu.f32	%p12, %f74, 0f38D1B717;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	BB6_3;
	bra.uni 	BB6_10;

BB6_8:
	setp.lt.u32	%p10, %r48, %r14;
	@%p10 bra 	BB6_3;

BB6_10:
	cvt.rn.f32.u32	%f78, %r48;

BB6_11:
	setp.eq.s32	%p14, %r15, 0;
	@%p14 bra 	BB6_20;

	cvt.rzi.u32.f32	%r31, %f78;
	mul.lo.s32 	%r37, %r2, %r11;
	cvt.u64.u32	%rd3, %r37;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	cvt.rn.f32.u32	%f75, %r15;
	rcp.rn.f32 	%f15, %f75;
	cvt.rn.f32.u32	%f16, %r31;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd1, %rd5, %rd6;
	and.b32  	%r30, %r15, 3;
	mov.u32 	%r49, 1;
	mov.u32 	%r52, 0;
	setp.eq.s32	%p15, %r30, 0;
	@%p15 bra 	BB6_18;

	setp.eq.s32	%p16, %r30, 1;
	mov.u32 	%r50, %r52;
	@%p16 bra 	BB6_17;

	setp.eq.s32	%p17, %r30, 2;
	@%p17 bra 	BB6_16;

	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd1+12], %r44;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r49, 2;

BB6_16:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r45, 0;
	st.global.u32 	[%rd1+12], %r45;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r50, %r49;

BB6_17:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	st.global.u32 	[%rd1+12], %r52;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r52, %r50, 1;

BB6_18:
	setp.lt.u32	%p18, %r15, 4;
	@%p18 bra 	BB6_20;

BB6_19:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r47, 0;
	st.global.u32 	[%rd1+12], %r47;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r52, %r52, 4;
	setp.lt.u32	%p19, %r52, %r15;
	@%p19 bra 	BB6_19;

BB6_20:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


