ARM GAS  /tmp/ccli5LHT.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f0xx.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SystemInit,"ax",%progbits
  16              		.align	1
  17              		.global	SystemInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	SystemInit:
  25              	.LFB37:
  26              		.file 1 "Src/system_stm32f0xx.c"
   1:Src/system_stm32f0xx.c **** /**
   2:Src/system_stm32f0xx.c ****   ******************************************************************************
   3:Src/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:Src/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f0xx.c ****   *
   7:Src/system_stm32f0xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Src/system_stm32f0xx.c ****   *    user application:
   9:Src/system_stm32f0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  12:Src/system_stm32f0xx.c ****   *
  13:Src/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f0xx.c ****   *
  17:Src/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f0xx.c ****   *                                 during program execution.
  20:Src/system_stm32f0xx.c ****   *
  21:Src/system_stm32f0xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Src/system_stm32f0xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
  23:Src/system_stm32f0xx.c ****   *    configure the system clock before to branch to main program.
  24:Src/system_stm32f0xx.c ****   *
  25:Src/system_stm32f0xx.c ****   * 3. This file configures the system clock as follows:
  26:Src/system_stm32f0xx.c ****   *=============================================================================
  27:Src/system_stm32f0xx.c ****   *                         Supported STM32F0xx device
  28:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  29:Src/system_stm32f0xx.c ****   *        System Clock source                    | HSI
  30:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  31:Src/system_stm32f0xx.c ****   *        SYSCLK(Hz)                             | 8000000
  32:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccli5LHT.s 			page 2


  33:Src/system_stm32f0xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  35:Src/system_stm32f0xx.c ****   *        AHB Prescaler                          | 1
  36:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  37:Src/system_stm32f0xx.c ****   *        APB1 Prescaler                         | 1
  38:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  39:Src/system_stm32f0xx.c ****   *=============================================================================
  40:Src/system_stm32f0xx.c ****   ******************************************************************************
  41:Src/system_stm32f0xx.c ****   * @attention
  42:Src/system_stm32f0xx.c ****   *
  43:Src/system_stm32f0xx.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  44:Src/system_stm32f0xx.c ****   *
  45:Src/system_stm32f0xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  46:Src/system_stm32f0xx.c ****   * are permitted provided that the following conditions are met:
  47:Src/system_stm32f0xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  48:Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer.
  49:Src/system_stm32f0xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  50:Src/system_stm32f0xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  51:Src/system_stm32f0xx.c ****   *      and/or other materials provided with the distribution.
  52:Src/system_stm32f0xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  53:Src/system_stm32f0xx.c ****   *      may be used to endorse or promote products derived from this software
  54:Src/system_stm32f0xx.c ****   *      without specific prior written permission.
  55:Src/system_stm32f0xx.c ****   *
  56:Src/system_stm32f0xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  57:Src/system_stm32f0xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  58:Src/system_stm32f0xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  59:Src/system_stm32f0xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  60:Src/system_stm32f0xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  61:Src/system_stm32f0xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  62:Src/system_stm32f0xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  63:Src/system_stm32f0xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  64:Src/system_stm32f0xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  65:Src/system_stm32f0xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  66:Src/system_stm32f0xx.c ****   *
  67:Src/system_stm32f0xx.c ****   ******************************************************************************
  68:Src/system_stm32f0xx.c ****   */
  69:Src/system_stm32f0xx.c **** 
  70:Src/system_stm32f0xx.c **** /** @addtogroup CMSIS
  71:Src/system_stm32f0xx.c ****   * @{
  72:Src/system_stm32f0xx.c ****   */
  73:Src/system_stm32f0xx.c **** 
  74:Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  75:Src/system_stm32f0xx.c ****   * @{
  76:Src/system_stm32f0xx.c ****   */
  77:Src/system_stm32f0xx.c **** 
  78:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  79:Src/system_stm32f0xx.c ****   * @{
  80:Src/system_stm32f0xx.c ****   */
  81:Src/system_stm32f0xx.c **** 
  82:Src/system_stm32f0xx.c **** #include "stm32f0xx.h"
  83:Src/system_stm32f0xx.c **** 
  84:Src/system_stm32f0xx.c **** /**
  85:Src/system_stm32f0xx.c ****   * @}
  86:Src/system_stm32f0xx.c ****   */
  87:Src/system_stm32f0xx.c **** 
  88:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
  89:Src/system_stm32f0xx.c ****   * @{
ARM GAS  /tmp/ccli5LHT.s 			page 3


  90:Src/system_stm32f0xx.c ****   */
  91:Src/system_stm32f0xx.c **** 
  92:Src/system_stm32f0xx.c **** /**
  93:Src/system_stm32f0xx.c ****   * @}
  94:Src/system_stm32f0xx.c ****   */
  95:Src/system_stm32f0xx.c **** 
  96:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
  97:Src/system_stm32f0xx.c ****   * @{
  98:Src/system_stm32f0xx.c ****   */
  99:Src/system_stm32f0xx.c **** #if !defined  (HSE_VALUE) 
 100:Src/system_stm32f0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
 101:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 102:Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */
 103:Src/system_stm32f0xx.c **** 
 104:Src/system_stm32f0xx.c **** #if !defined  (HSI_VALUE)
 105:Src/system_stm32f0xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
 106:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
 107:Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */
 108:Src/system_stm32f0xx.c **** 
 109:Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE)
 110:Src/system_stm32f0xx.c **** #define HSI48_VALUE    ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in 
 111:Src/system_stm32f0xx.c ****                                                  This value can be provided and adapted by the user
 112:Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */
 113:Src/system_stm32f0xx.c **** /**
 114:Src/system_stm32f0xx.c ****   * @}
 115:Src/system_stm32f0xx.c ****   */
 116:Src/system_stm32f0xx.c **** 
 117:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
 118:Src/system_stm32f0xx.c ****   * @{
 119:Src/system_stm32f0xx.c ****   */
 120:Src/system_stm32f0xx.c **** 
 121:Src/system_stm32f0xx.c **** /**
 122:Src/system_stm32f0xx.c ****   * @}
 123:Src/system_stm32f0xx.c ****   */
 124:Src/system_stm32f0xx.c **** 
 125:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
 126:Src/system_stm32f0xx.c ****   * @{
 127:Src/system_stm32f0xx.c ****   */
 128:Src/system_stm32f0xx.c ****   /* This variable is updated in three ways:
 129:Src/system_stm32f0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 130:Src/system_stm32f0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 131:Src/system_stm32f0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 132:Src/system_stm32f0xx.c ****          Note: If you use this function to configure the system clock there is no need to
 133:Src/system_stm32f0xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 134:Src/system_stm32f0xx.c ****                updated automatically.
 135:Src/system_stm32f0xx.c ****   */
 136:Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000;
 137:Src/system_stm32f0xx.c **** 
 138:Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 139:Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 140:Src/system_stm32f0xx.c **** 
 141:Src/system_stm32f0xx.c **** /**
 142:Src/system_stm32f0xx.c ****   * @}
 143:Src/system_stm32f0xx.c ****   */
 144:Src/system_stm32f0xx.c **** 
 145:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
 146:Src/system_stm32f0xx.c ****   * @{
ARM GAS  /tmp/ccli5LHT.s 			page 4


 147:Src/system_stm32f0xx.c ****   */
 148:Src/system_stm32f0xx.c **** 
 149:Src/system_stm32f0xx.c **** /**
 150:Src/system_stm32f0xx.c ****   * @}
 151:Src/system_stm32f0xx.c ****   */
 152:Src/system_stm32f0xx.c **** 
 153:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 154:Src/system_stm32f0xx.c ****   * @{
 155:Src/system_stm32f0xx.c ****   */
 156:Src/system_stm32f0xx.c **** 
 157:Src/system_stm32f0xx.c **** /**
 158:Src/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system.
 159:Src/system_stm32f0xx.c ****   *         Initialize the default HSI clock source, vector table location and the PLL configuratio
 160:Src/system_stm32f0xx.c ****   * @param  None
 161:Src/system_stm32f0xx.c ****   * @retval None
 162:Src/system_stm32f0xx.c ****   */
 163:Src/system_stm32f0xx.c **** void SystemInit(void)
 164:Src/system_stm32f0xx.c **** {
  27              		.loc 1 164 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 165:Src/system_stm32f0xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 166:Src/system_stm32f0xx.c ****   /* Set HSION bit */
 167:Src/system_stm32f0xx.c ****   RCC->CR |= (uint32_t)0x00000001U;
  32              		.loc 1 167 3 view .LVU1
  33              		.loc 1 167 11 is_stmt 0 view .LVU2
  34 0000 134B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 0121     		movs	r1, #1
  37 0006 0A43     		orrs	r2, r1
  38 0008 1A60     		str	r2, [r3]
 168:Src/system_stm32f0xx.c **** 
 169:Src/system_stm32f0xx.c **** #if defined (STM32F051x8) || defined (STM32F058x8)
 170:Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
 171:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 172:Src/system_stm32f0xx.c **** #else
 173:Src/system_stm32f0xx.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
 174:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0x08FFB80CU;
  39              		.loc 1 174 3 is_stmt 1 view .LVU3
  40              		.loc 1 174 13 is_stmt 0 view .LVU4
  41 000a 5A68     		ldr	r2, [r3, #4]
  42 000c 1148     		ldr	r0, .L2+4
  43 000e 0240     		ands	r2, r0
  44 0010 5A60     		str	r2, [r3, #4]
 175:Src/system_stm32f0xx.c **** #endif /* STM32F051x8 or STM32F058x8 */
 176:Src/system_stm32f0xx.c ****   
 177:Src/system_stm32f0xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 178:Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFFU;
  45              		.loc 1 178 3 is_stmt 1 view .LVU5
  46              		.loc 1 178 11 is_stmt 0 view .LVU6
  47 0012 1A68     		ldr	r2, [r3]
  48 0014 1048     		ldr	r0, .L2+8
  49 0016 0240     		ands	r2, r0
  50 0018 1A60     		str	r2, [r3]
 179:Src/system_stm32f0xx.c **** 
ARM GAS  /tmp/ccli5LHT.s 			page 5


 180:Src/system_stm32f0xx.c ****   /* Reset HSEBYP bit */
 181:Src/system_stm32f0xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFFU;
  51              		.loc 1 181 3 is_stmt 1 view .LVU7
  52              		.loc 1 181 11 is_stmt 0 view .LVU8
  53 001a 1A68     		ldr	r2, [r3]
  54 001c 0F48     		ldr	r0, .L2+12
  55 001e 0240     		ands	r2, r0
  56 0020 1A60     		str	r2, [r3]
 182:Src/system_stm32f0xx.c **** 
 183:Src/system_stm32f0xx.c ****   /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 184:Src/system_stm32f0xx.c ****   RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
  57              		.loc 1 184 3 is_stmt 1 view .LVU9
  58              		.loc 1 184 13 is_stmt 0 view .LVU10
  59 0022 5A68     		ldr	r2, [r3, #4]
  60 0024 0E48     		ldr	r0, .L2+16
  61 0026 0240     		ands	r2, r0
  62 0028 5A60     		str	r2, [r3, #4]
 185:Src/system_stm32f0xx.c **** 
 186:Src/system_stm32f0xx.c ****   /* Reset PREDIV[3:0] bits */
 187:Src/system_stm32f0xx.c ****   RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
  63              		.loc 1 187 3 is_stmt 1 view .LVU11
  64              		.loc 1 187 14 is_stmt 0 view .LVU12
  65 002a DA6A     		ldr	r2, [r3, #44]
  66 002c 0F20     		movs	r0, #15
  67 002e 8243     		bics	r2, r0
  68 0030 DA62     		str	r2, [r3, #44]
 188:Src/system_stm32f0xx.c **** 
 189:Src/system_stm32f0xx.c **** #if defined (STM32F072xB) || defined (STM32F078xx)
 190:Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 191:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
 192:Src/system_stm32f0xx.c **** #elif defined (STM32F071xB)
 193:Src/system_stm32f0xx.c ****   /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 194:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
 195:Src/system_stm32f0xx.c **** #elif defined (STM32F091xC) || defined (STM32F098xx)
 196:Src/system_stm32f0xx.c ****   /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 197:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
 198:Src/system_stm32f0xx.c **** #elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038
 199:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
 200:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 201:Src/system_stm32f0xx.c **** #elif defined (STM32F051x8) || defined (STM32F058xx)
 202:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
 203:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 204:Src/system_stm32f0xx.c **** #elif defined (STM32F042x6) || defined (STM32F048xx)
 205:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
 206:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
 207:Src/system_stm32f0xx.c **** #elif defined (STM32F070x6) || defined (STM32F070xB)
 208:Src/system_stm32f0xx.c ****   /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
 209:Src/system_stm32f0xx.c ****   RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
  69              		.loc 1 209 3 is_stmt 1 view .LVU13
  70              		.loc 1 209 14 is_stmt 0 view .LVU14
  71 0032 1A6B     		ldr	r2, [r3, #48]
  72 0034 0B48     		ldr	r0, .L2+20
  73 0036 0240     		ands	r2, r0
  74 0038 1A63     		str	r2, [r3, #48]
 210:Src/system_stm32f0xx.c ****   /* Set default USB clock to PLLCLK, since there is no HSI48 */
 211:Src/system_stm32f0xx.c ****   RCC->CFGR3 |= (uint32_t)0x00000080U;  
  75              		.loc 1 211 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccli5LHT.s 			page 6


  76              		.loc 1 211 14 is_stmt 0 view .LVU16
  77 003a 1A6B     		ldr	r2, [r3, #48]
  78 003c 8020     		movs	r0, #128
  79 003e 0243     		orrs	r2, r0
  80 0040 1A63     		str	r2, [r3, #48]
 212:Src/system_stm32f0xx.c **** #else
 213:Src/system_stm32f0xx.c ****  #warning "No target selected"
 214:Src/system_stm32f0xx.c **** #endif
 215:Src/system_stm32f0xx.c **** 
 216:Src/system_stm32f0xx.c ****   /* Reset HSI14 bit */
 217:Src/system_stm32f0xx.c ****   RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
  81              		.loc 1 217 3 is_stmt 1 view .LVU17
  82              		.loc 1 217 12 is_stmt 0 view .LVU18
  83 0042 5A6B     		ldr	r2, [r3, #52]
  84 0044 8A43     		bics	r2, r1
  85 0046 5A63     		str	r2, [r3, #52]
 218:Src/system_stm32f0xx.c **** 
 219:Src/system_stm32f0xx.c ****   /* Disable all interrupts */
 220:Src/system_stm32f0xx.c ****   RCC->CIR = 0x00000000U;
  86              		.loc 1 220 3 is_stmt 1 view .LVU19
  87              		.loc 1 220 12 is_stmt 0 view .LVU20
  88 0048 0022     		movs	r2, #0
  89 004a 9A60     		str	r2, [r3, #8]
 221:Src/system_stm32f0xx.c **** 
 222:Src/system_stm32f0xx.c **** }
  90              		.loc 1 222 1 view .LVU21
  91              		@ sp needed
  92 004c 7047     		bx	lr
  93              	.L3:
  94 004e C046     		.align	2
  95              	.L2:
  96 0050 00100240 		.word	1073876992
  97 0054 0CB8FF08 		.word	150976524
  98 0058 FFFFF6FE 		.word	-17367041
  99 005c FFFFFBFF 		.word	-262145
 100 0060 FFFFC0FF 		.word	-4128769
 101 0064 6CFEFFFF 		.word	-404
 102              		.cfi_endproc
 103              	.LFE37:
 105              		.global	__aeabi_uidiv
 106              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 107              		.align	1
 108              		.global	SystemCoreClockUpdate
 109              		.syntax unified
 110              		.code	16
 111              		.thumb_func
 112              		.fpu softvfp
 114              	SystemCoreClockUpdate:
 115              	.LFB38:
 223:Src/system_stm32f0xx.c **** 
 224:Src/system_stm32f0xx.c **** /**
 225:Src/system_stm32f0xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 226:Src/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 227:Src/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 228:Src/system_stm32f0xx.c ****   *         other parameters.
 229:Src/system_stm32f0xx.c ****   *
 230:Src/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
ARM GAS  /tmp/ccli5LHT.s 			page 7


 231:Src/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 232:Src/system_stm32f0xx.c ****   *         based on this variable will be incorrect.
 233:Src/system_stm32f0xx.c ****   *
 234:Src/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real
 235:Src/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 236:Src/system_stm32f0xx.c ****   *           constant and the selected clock source:
 237:Src/system_stm32f0xx.c ****   *
 238:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 239:Src/system_stm32f0xx.c ****   *
 240:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 241:Src/system_stm32f0xx.c ****   *
 242:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 243:Src/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 244:Src/system_stm32f0xx.c ****   *
 245:Src/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 246:Src/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 247:Src/system_stm32f0xx.c ****   *             in voltage and temperature.
 248:Src/system_stm32f0xx.c ****   *
 249:Src/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 250:Src/system_stm32f0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 251:Src/system_stm32f0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 252:Src/system_stm32f0xx.c ****   *              have wrong result.
 253:Src/system_stm32f0xx.c ****   *
 254:Src/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 255:Src/system_stm32f0xx.c ****   *           value for HSE crystal.
 256:Src/system_stm32f0xx.c ****   *
 257:Src/system_stm32f0xx.c ****   * @param  None
 258:Src/system_stm32f0xx.c ****   * @retval None
 259:Src/system_stm32f0xx.c ****   */
 260:Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 261:Src/system_stm32f0xx.c **** {
 116              		.loc 1 261 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120 0000 10B5     		push	{r4, lr}
 121              	.LCFI0:
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 4, -8
 124              		.cfi_offset 14, -4
 262:Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 125              		.loc 1 262 3 view .LVU23
 126              	.LVL0:
 263:Src/system_stm32f0xx.c **** 
 264:Src/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 265:Src/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 127              		.loc 1 265 3 view .LVU24
 128              		.loc 1 265 12 is_stmt 0 view .LVU25
 129 0002 204B     		ldr	r3, .L12
 130 0004 5A68     		ldr	r2, [r3, #4]
 131              		.loc 1 265 7 view .LVU26
 132 0006 0C23     		movs	r3, #12
 133 0008 1340     		ands	r3, r2
 134              	.LVL1:
 266:Src/system_stm32f0xx.c **** 
 267:Src/system_stm32f0xx.c ****   switch (tmp)
 135              		.loc 1 267 3 is_stmt 1 view .LVU27
ARM GAS  /tmp/ccli5LHT.s 			page 8


 136 000a 042B     		cmp	r3, #4
 137 000c 16D0     		beq	.L5
 138 000e 082B     		cmp	r3, #8
 139 0010 18D0     		beq	.L6
 140 0012 002B     		cmp	r3, #0
 141 0014 03D0     		beq	.L10
 268:Src/system_stm32f0xx.c ****   {
 269:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 270:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 271:Src/system_stm32f0xx.c ****       break;
 272:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 273:Src/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 274:Src/system_stm32f0xx.c ****       break;
 275:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 276:Src/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 277:Src/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 278:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 279:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 280:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 281:Src/system_stm32f0xx.c **** 
 282:Src/system_stm32f0xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 283:Src/system_stm32f0xx.c ****       {
 284:Src/system_stm32f0xx.c ****         /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
 285:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 286:Src/system_stm32f0xx.c ****       }
 287:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 288:Src/system_stm32f0xx.c ****       else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 289:Src/system_stm32f0xx.c ****       {
 290:Src/system_stm32f0xx.c ****         /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
 291:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 292:Src/system_stm32f0xx.c ****       }
 293:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
 294:Src/system_stm32f0xx.c ****       else
 295:Src/system_stm32f0xx.c ****       {
 296:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \
 297:Src/system_stm32f0xx.c ****  || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \
 298:Src/system_stm32f0xx.c ****  || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)
 299:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
 300:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 301:Src/system_stm32f0xx.c **** #else
 302:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
 303:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 304:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 305:Src/system_stm32f0xx.c ****           STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
 306:Src/system_stm32f0xx.c ****           STM32F091xC || STM32F098xx || STM32F030xC */
 307:Src/system_stm32f0xx.c ****       }
 308:Src/system_stm32f0xx.c ****       break;
 309:Src/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 310:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 142              		.loc 1 310 7 view .LVU28
 143              		.loc 1 310 23 is_stmt 0 view .LVU29
 144 0016 1C4B     		ldr	r3, .L12+4
 145              	.LVL2:
 146              		.loc 1 310 23 view .LVU30
 147 0018 1C4A     		ldr	r2, .L12+8
 148              	.LVL3:
 149              		.loc 1 310 23 view .LVU31
ARM GAS  /tmp/ccli5LHT.s 			page 9


 150 001a 1A60     		str	r2, [r3]
 311:Src/system_stm32f0xx.c ****       break;
 151              		.loc 1 311 7 is_stmt 1 view .LVU32
 152 001c 02E0     		b	.L8
 153              	.LVL4:
 154              	.L10:
 270:Src/system_stm32f0xx.c ****       break;
 155              		.loc 1 270 7 view .LVU33
 270:Src/system_stm32f0xx.c ****       break;
 156              		.loc 1 270 23 is_stmt 0 view .LVU34
 157 001e 1A4B     		ldr	r3, .L12+4
 158              	.LVL5:
 270:Src/system_stm32f0xx.c ****       break;
 159              		.loc 1 270 23 view .LVU35
 160 0020 1A4A     		ldr	r2, .L12+8
 161              	.LVL6:
 270:Src/system_stm32f0xx.c ****       break;
 162              		.loc 1 270 23 view .LVU36
 163 0022 1A60     		str	r2, [r3]
 271:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 164              		.loc 1 271 7 is_stmt 1 view .LVU37
 165              	.LVL7:
 166              	.L8:
 312:Src/system_stm32f0xx.c ****   }
 313:Src/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 314:Src/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 315:Src/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 167              		.loc 1 315 3 view .LVU38
 168              		.loc 1 315 28 is_stmt 0 view .LVU39
 169 0024 174B     		ldr	r3, .L12
 170 0026 5A68     		ldr	r2, [r3, #4]
 171              		.loc 1 315 52 view .LVU40
 172 0028 1209     		lsrs	r2, r2, #4
 173 002a 0F23     		movs	r3, #15
 174 002c 1340     		ands	r3, r2
 175              		.loc 1 315 22 view .LVU41
 176 002e 184A     		ldr	r2, .L12+12
 177 0030 D35C     		ldrb	r3, [r2, r3]
 178              	.LVL8:
 316:Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 317:Src/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;
 179              		.loc 1 317 3 is_stmt 1 view .LVU42
 180              		.loc 1 317 19 is_stmt 0 view .LVU43
 181 0032 154A     		ldr	r2, .L12+4
 182 0034 1168     		ldr	r1, [r2]
 183 0036 D940     		lsrs	r1, r1, r3
 184 0038 1160     		str	r1, [r2]
 318:Src/system_stm32f0xx.c **** }
 185              		.loc 1 318 1 view .LVU44
 186              		@ sp needed
 187 003a 10BD     		pop	{r4, pc}
 188              	.LVL9:
 189              	.L5:
 273:Src/system_stm32f0xx.c ****       break;
 190              		.loc 1 273 7 is_stmt 1 view .LVU45
 273:Src/system_stm32f0xx.c ****       break;
 191              		.loc 1 273 23 is_stmt 0 view .LVU46
ARM GAS  /tmp/ccli5LHT.s 			page 10


 192 003c 124B     		ldr	r3, .L12+4
 193              	.LVL10:
 273:Src/system_stm32f0xx.c ****       break;
 194              		.loc 1 273 23 view .LVU47
 195 003e 134A     		ldr	r2, .L12+8
 196              	.LVL11:
 273:Src/system_stm32f0xx.c ****       break;
 197              		.loc 1 273 23 view .LVU48
 198 0040 1A60     		str	r2, [r3]
 274:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 199              		.loc 1 274 7 is_stmt 1 view .LVU49
 200 0042 EFE7     		b	.L8
 201              	.LVL12:
 202              	.L6:
 277:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 203              		.loc 1 277 7 view .LVU50
 277:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 204              		.loc 1 277 20 is_stmt 0 view .LVU51
 205 0044 0F4A     		ldr	r2, .L12
 206 0046 5468     		ldr	r4, [r2, #4]
 207              	.LVL13:
 278:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 208              		.loc 1 278 7 is_stmt 1 view .LVU52
 278:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 209              		.loc 1 278 22 is_stmt 0 view .LVU53
 210 0048 5368     		ldr	r3, [r2, #4]
 211              	.LVL14:
 278:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 212              		.loc 1 278 17 view .LVU54
 213 004a C021     		movs	r1, #192
 214 004c 4902     		lsls	r1, r1, #9
 215 004e 0B40     		ands	r3, r1
 216              	.LVL15:
 279:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 217              		.loc 1 279 7 is_stmt 1 view .LVU55
 279:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 218              		.loc 1 279 27 is_stmt 0 view .LVU56
 219 0050 A40C     		lsrs	r4, r4, #18
 220              	.LVL16:
 279:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 221              		.loc 1 279 27 view .LVU57
 222 0052 0F21     		movs	r1, #15
 223 0054 0C40     		ands	r4, r1
 279:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 224              		.loc 1 279 15 view .LVU58
 225 0056 0234     		adds	r4, r4, #2
 226              	.LVL17:
 280:Src/system_stm32f0xx.c **** 
 227              		.loc 1 280 7 is_stmt 1 view .LVU59
 280:Src/system_stm32f0xx.c **** 
 228              		.loc 1 280 26 is_stmt 0 view .LVU60
 229 0058 D26A     		ldr	r2, [r2, #44]
 280:Src/system_stm32f0xx.c **** 
 230              		.loc 1 280 34 view .LVU61
 231 005a 1140     		ands	r1, r2
 280:Src/system_stm32f0xx.c **** 
 232              		.loc 1 280 20 view .LVU62
ARM GAS  /tmp/ccli5LHT.s 			page 11


 233 005c 0131     		adds	r1, r1, #1
 234              	.LVL18:
 282:Src/system_stm32f0xx.c ****       {
 235              		.loc 1 282 7 is_stmt 1 view .LVU63
 282:Src/system_stm32f0xx.c ****       {
 236              		.loc 1 282 10 is_stmt 0 view .LVU64
 237 005e 8022     		movs	r2, #128
 238 0060 5202     		lsls	r2, r2, #9
 239 0062 9342     		cmp	r3, r2
 240 0064 06D0     		beq	.L11
 300:Src/system_stm32f0xx.c **** #else
 241              		.loc 1 300 9 is_stmt 1 view .LVU65
 300:Src/system_stm32f0xx.c **** #else
 242              		.loc 1 300 37 is_stmt 0 view .LVU66
 243 0066 0948     		ldr	r0, .L12+8
 244 0068 FFF7FEFF 		bl	__aeabi_uidiv
 245              	.LVL19:
 300:Src/system_stm32f0xx.c **** #else
 246              		.loc 1 300 52 view .LVU67
 247 006c 4443     		muls	r4, r0
 248              	.LVL20:
 300:Src/system_stm32f0xx.c **** #else
 249              		.loc 1 300 25 view .LVU68
 250 006e 064B     		ldr	r3, .L12+4
 251 0070 1C60     		str	r4, [r3]
 252 0072 D7E7     		b	.L8
 253              	.LVL21:
 254              	.L11:
 285:Src/system_stm32f0xx.c ****       }
 255              		.loc 1 285 9 is_stmt 1 view .LVU69
 285:Src/system_stm32f0xx.c ****       }
 256              		.loc 1 285 37 is_stmt 0 view .LVU70
 257 0074 0548     		ldr	r0, .L12+8
 258 0076 FFF7FEFF 		bl	__aeabi_uidiv
 259              	.LVL22:
 285:Src/system_stm32f0xx.c ****       }
 260              		.loc 1 285 52 view .LVU71
 261 007a 4443     		muls	r4, r0
 262              	.LVL23:
 285:Src/system_stm32f0xx.c ****       }
 263              		.loc 1 285 25 view .LVU72
 264 007c 024B     		ldr	r3, .L12+4
 265 007e 1C60     		str	r4, [r3]
 266 0080 D0E7     		b	.L8
 267              	.L13:
 268 0082 C046     		.align	2
 269              	.L12:
 270 0084 00100240 		.word	1073876992
 271 0088 00000000 		.word	.LANCHOR0
 272 008c 00127A00 		.word	8000000
 273 0090 00000000 		.word	.LANCHOR1
 274              		.cfi_endproc
 275              	.LFE38:
 277              		.global	APBPrescTable
 278              		.global	AHBPrescTable
 279              		.global	SystemCoreClock
 280              		.section	.data.SystemCoreClock,"aw"
ARM GAS  /tmp/ccli5LHT.s 			page 12


 281              		.align	2
 282              		.set	.LANCHOR0,. + 0
 285              	SystemCoreClock:
 286 0000 00127A00 		.word	8000000
 287              		.section	.rodata.AHBPrescTable,"a"
 288              		.align	2
 289              		.set	.LANCHOR1,. + 0
 292              	AHBPrescTable:
 293 0000 00       		.byte	0
 294 0001 00       		.byte	0
 295 0002 00       		.byte	0
 296 0003 00       		.byte	0
 297 0004 00       		.byte	0
 298 0005 00       		.byte	0
 299 0006 00       		.byte	0
 300 0007 00       		.byte	0
 301 0008 01       		.byte	1
 302 0009 02       		.byte	2
 303 000a 03       		.byte	3
 304 000b 04       		.byte	4
 305 000c 06       		.byte	6
 306 000d 07       		.byte	7
 307 000e 08       		.byte	8
 308 000f 09       		.byte	9
 309              		.section	.rodata.APBPrescTable,"a"
 310              		.align	2
 313              	APBPrescTable:
 314 0000 00       		.byte	0
 315 0001 00       		.byte	0
 316 0002 00       		.byte	0
 317 0003 00       		.byte	0
 318 0004 01       		.byte	1
 319 0005 02       		.byte	2
 320 0006 03       		.byte	3
 321 0007 04       		.byte	4
 322              		.text
 323              	.Letext0:
 324              		.file 2 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/machine/_default_types.h"
 325              		.file 3 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 326              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 327              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070x6.h"
 328              		.file 6 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 329              		.file 7 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 330              		.file 8 "/opt/gcc-arm-none-eabi-8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.h"
 331              		.file 9 "/opt/gcc-arm-none-eabi-8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
ARM GAS  /tmp/ccli5LHT.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f0xx.c
     /tmp/ccli5LHT.s:16     .text.SystemInit:0000000000000000 $t
     /tmp/ccli5LHT.s:24     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccli5LHT.s:96     .text.SystemInit:0000000000000050 $d
     /tmp/ccli5LHT.s:107    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccli5LHT.s:114    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccli5LHT.s:270    .text.SystemCoreClockUpdate:0000000000000084 $d
     /tmp/ccli5LHT.s:313    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccli5LHT.s:292    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccli5LHT.s:285    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccli5LHT.s:281    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccli5LHT.s:288    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccli5LHT.s:310    .rodata.APBPrescTable:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
