<html><body><samp><pre>
<!@TC:1441856989>
#Build: Synplify Pro I-2014.03M-SP1, Build 097R, Oct  9 2014
#install: D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
#OS: Windows 7 6.1
#Hostname: 111-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys Verilog Compiler, version comp201403sp1p1, Build 095R, built Oct  9 2014</a>
@N: : <!@TM:1441856994> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\umr_capim.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_objects.v"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\scemi_pipes.svh"
@I::"D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vlog\hypermods.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v"
@I::"D:\Practice\FIC\component\work\FIC\FCCC_0\FIC_FCCC_0_FCCC.v"
@I::"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS_syn.v"
@I::"D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS.v"
@I::"D:\Practice\FIC\component\Actel\SgCore\OSC\1.0.103\osc_comps.v"
@I::"D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v"
@I::"D:\Practice\FIC\hdl\reg16x8.v"
@I::"D:\Practice\FIC\hdl\reg_apb_wrp.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v"
@I::"D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to46kx24.v"
@I::"D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_1024to70656x16.v"
@I::"D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_2048to141312x8.v"
@I::"D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v"
@I::"D:\Practice\FIC\component\work\FIC\FIC.v"
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1441856994> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:38:@W:CG775:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1441856994> | Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB</font>
Verilog syntax check successful!
Selecting top level module FIC
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1441856994> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:38:@W:CG775:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1441856994> | Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB</font>
<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1441856994> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1441856994> | Synthesizing module COREAPB3_MUXPTOB3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1441856994> | Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b100000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000000
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1441856994> | No assignment to wire IA_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:38:@W:CG775:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1441856994> | Found Component FIC_COREAPBLSRAM_0_COREAPBLSRAM in library COREAPBLSRAM_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:29:7:29:38:@N:CG364:@XP_MSG">CoreAPBLSRAM.v(29)</a><!@TM:1441856994> | Synthesizing module FIC_COREAPBLSRAM_0_COREAPBLSRAM

	FAMILY=32'b00000000000000000000000000010011
	APB_DWIDTH=32'b00000000000000000000000000100000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000000001000000
	USRAM_NUM_LOCATIONS_DWIDTH24=32'b00000000000000000000000001000000
	USRAM_NUM_LOCATIONS_DWIDTH16=32'b00000000000000000000000001000000
	USRAM_NUM_LOCATIONS_DWIDTH08=32'b00000000000000000000000010000000
	LSRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000001000000000
	LSRAM_NUM_LOCATIONS_DWIDTH24=32'b00000000000000000000001000000000
	LSRAM_NUM_LOCATIONS_DWIDTH16=32'b00000000000000000000010000000000
	LSRAM_NUM_LOCATIONS_DWIDTH08=32'b00000000000000000000100000000000
	ADDR_SCHEME=32'b00000000000000000000000000000001
   Generated name = FIC_COREAPBLSRAM_0_COREAPBLSRAM_Z2

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:377:7:377:14:@N:CG364:@XP_MSG">smartfusion2.v(377)</a><!@TM:1441856994> | Synthesizing module RAM1K18

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:28:7:28:45:@N:CG364:@XP_MSG">lsram_512to35328x32.v(28)</a><!@TM:1441856994> | Synthesizing module FIC_COREAPBLSRAM_0_lsram_512to35328x32

	DEPTH=32'b00000000000000000000001000000000
	APB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s

<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:80:40:80:48:@W:CG134:@XP_MSG">lsram_512to35328x32.v(80)</a><!@TM:1441856994> | No assignment to bit 7 of ckRdAddr</font>
<font color=#A52A2A>@W:<a href="@W:CG134:@XP_HELP">CG134</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:80:40:80:48:@W:CG134:@XP_MSG">lsram_512to35328x32.v(80)</a><!@TM:1441856994> | No assignment to bit 8 of ckRdAddr</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:650:4:650:10:@W:CL169:@XP_MSG">lsram_512to35328x32.v(650)</a><!@TM:1441856994> | Pruning register ckRdAddr[15:9] </font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:93:32:93:55:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(93)</a><!@TM:1441856994> | No assignment to wire lsram_512to46k_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:94:32:94:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(94)</a><!@TM:1441856994> | No assignment to wire lsram_1k_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:95:32:95:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(95)</a><!@TM:1441856994> | No assignment to wire lsram_2k_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:98:32:98:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(98)</a><!@TM:1441856994> | No assignment to wire usram_2K_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:99:32:99:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(99)</a><!@TM:1441856994> | No assignment to wire usram_3K_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:100:32:100:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(100)</a><!@TM:1441856994> | No assignment to wire usram_4K_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:101:32:101:49:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(101)</a><!@TM:1441856994> | No assignment to wire usram_9K_BUSY_all</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:106:32:106:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(106)</a><!@TM:1441856994> | No assignment to wire lsram_width24_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:107:32:107:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(107)</a><!@TM:1441856994> | No assignment to wire lsram_width16_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:108:32:108:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(108)</a><!@TM:1441856994> | No assignment to wire lsram_width08_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:110:32:110:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(110)</a><!@TM:1441856994> | No assignment to wire usram_width32_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:111:32:111:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(111)</a><!@TM:1441856994> | No assignment to wire usram_width24_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:112:32:112:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(112)</a><!@TM:1441856994> | No assignment to wire usram_width16_PRDATA</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:113:32:113:52:@W:CG360:@XP_MSG">CoreAPBLSRAM.v(113)</a><!@TM:1441856994> | No assignment to wire usram_width08_PRDATA</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:23:7:23:15:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1441856994> | Synthesizing module CoreGPIO

	FAMILY=32'b00000000000000000000000000001111
	IO_NUM=32'b00000000000000000000000000100000
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b0
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b00000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z3

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:428:15:428:27:@N:CG179:@XP_MSG">coregpio.v(428)</a><!@TM:1441856994> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:448:15:448:27:@N:CG179:@XP_MSG">coregpio.v(448)</a><!@TM:1441856994> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:468:16:468:29:@N:CG179:@XP_MSG">coregpio.v(468)</a><!@TM:1441856994> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:504:16:504:29:@N:CG179:@XP_MSG">coregpio.v(504)</a><!@TM:1441856994> | Removing redundant assignment
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v:507:16:507:29:@N:CG179:@XP_MSG">coregpio.v(507)</a><!@TM:1441856994> | Removing redundant assignment
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1441856994> | Synthesizing module CLKINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:371:7:371:10:@N:CG364:@XP_MSG">smartfusion2.v(371)</a><!@TM:1441856994> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:367:7:367:10:@N:CG364:@XP_MSG">smartfusion2.v(367)</a><!@TM:1441856994> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:722:7:722:10:@N:CG364:@XP_MSG">smartfusion2.v(722)</a><!@TM:1441856994> | Synthesizing module CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC\FCCC_0\FIC_FCCC_0_FCCC.v:5:7:5:22:@N:CG364:@XP_MSG">FIC_FCCC_0_FCCC.v(5)</a><!@TM:1441856994> | Synthesizing module FIC_FCCC_0_FCCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1441856994> | Synthesizing module INBUF

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.v:280:7:280:14:@N:CG364:@XP_MSG">smartfusion2.v(280)</a><!@TM:1441856994> | Synthesizing module TRIBUFF

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">FIC_MSS_syn.v(5)</a><!@TM:1441856994> | Synthesizing module MSS_010

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC_MSS\FIC_MSS.v:9:7:9:14:@N:CG364:@XP_MSG">FIC_MSS.v(9)</a><!@TM:1441856994> | Synthesizing module FIC_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\Actel\SgCore\OSC\1.0.103\osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1441856994> | Synthesizing module RCOSC_25_50MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:5:7:5:20:@N:CG364:@XP_MSG">FIC_OSC_0_OSC.v(5)</a><!@TM:1441856994> | Synthesizing module FIC_OSC_0_OSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:4:7:4:14:@N:CG364:@XP_MSG">reg16x8.v(4)</a><!@TM:1441856994> | Synthesizing module reg16x8

@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_0_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_1_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_2_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_3_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_4_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_5_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_6_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_7_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_8_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_9_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_10_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_11_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_12_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_13_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_14_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="D:\Practice\FIC\hdl\reg16x8.v:26:0:26:6:@A:CL291:@XP_MSG">reg16x8.v(26)</a><!@TM:1441856994> | Register mem_15_ with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\hdl\reg_apb_wrp.v:20:7:20:18:@N:CG364:@XP_MSG">reg_apb_wrp.v(20)</a><!@TM:1441856994> | Synthesizing module reg_apb_wrp

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="D:\Practice\FIC\hdl\reg_apb_wrp.v:112:33:112:38:@W:CS263:@XP_MSG">reg_apb_wrp.v(112)</a><!@TM:1441856994> | Port-width mismatch for port addr. Formal has width 4, Actual 8</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Practice\FIC\component\work\FIC\FIC.v:9:7:9:10:@N:CG364:@XP_MSG">FIC.v(9)</a><!@TM:1441856994> | Synthesizing module FIC

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="D:\Practice\FIC\hdl\reg_apb_wrp.v:46:0:46:6:@N:CL201:@XP_MSG">reg_apb_wrp.v(46)</a><!@TM:1441856994> | Trying to extract state machine for register fsm
Extracted state machine for register fsm
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Practice\FIC\hdl\reg_apb_wrp.v:34:21:34:26:@W:CL246:@XP_MSG">reg_apb_wrp.v(34)</a><!@TM:1441856994> | Input port bits 7 to 4 of PADDR[7:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\hdl\reg_apb_wrp.v:33:11:33:18:@W:CL159:@XP_MSG">reg_apb_wrp.v(33)</a><!@TM:1441856994> | Input PENABLE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:16:7:16:25:@W:CL157:@XP_MSG">FIC_OSC_0_OSC.v(16)</a><!@TM:1441856994> | *Output RCOSC_25_50MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:17:7:17:21:@W:CL157:@XP_MSG">FIC_OSC_0_OSC.v(17)</a><!@TM:1441856994> | *Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:18:7:18:21:@W:CL157:@XP_MSG">FIC_OSC_0_OSC.v(18)</a><!@TM:1441856994> | *Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:19:7:19:17:@W:CL157:@XP_MSG">FIC_OSC_0_OSC.v(19)</a><!@TM:1441856994> | *Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:20:7:20:17:@W:CL157:@XP_MSG">FIC_OSC_0_OSC.v(20)</a><!@TM:1441856994> | *Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\work\FIC\OSC_0\FIC_OSC_0_OSC.v:14:7:14:10:@W:CL159:@XP_MSG">FIC_OSC_0_OSC.v(14)</a><!@TM:1441856994> | Input XTL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:60:26:60:35:@W:CL246:@XP_MSG">lsram_512to35328x32.v(60)</a><!@TM:1441856994> | Input port bits 17 to 9 of writeAddr[17:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:59:26:59:29:@W:CL159:@XP_MSG">lsram_512to35328x32.v(59)</a><!@TM:1441856994> | Input ren is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\lsram_512to35328x32.v:61:26:61:34:@W:CL159:@XP_MSG">lsram_512to35328x32.v(61)</a><!@TM:1441856994> | Input readAddr is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="D:\Practice\FIC\component\work\FIC\COREAPBLSRAM_0\rtl\vlog\core\CoreAPBLSRAM.v:75:32:75:37:@W:CL246:@XP_MSG">CoreAPBLSRAM.v(75)</a><!@TM:1441856994> | Input port bits 19 to 18 of PADDR[19:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@W:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1441856994> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@W:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1441856994> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@W:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1441856994> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:104:18:104:26:@W:CL159:@XP_MSG">coreapb3.v(104)</a><!@TM:1441856994> | Input PRDATAS0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:105:18:105:26:@W:CL159:@XP_MSG">coreapb3.v(105)</a><!@TM:1441856994> | Input PRDATAS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@W:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1441856994> | Input PRDATAS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@W:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1441856994> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@W:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1441856994> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@W:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1441856994> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@W:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1441856994> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@W:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1441856994> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@W:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1441856994> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@W:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1441856994> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@W:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1441856994> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@W:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1441856994> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@W:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1441856994> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:121:13:121:21:@W:CL159:@XP_MSG">coreapb3.v(121)</a><!@TM:1441856994> | Input PREADYS0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:122:13:122:21:@W:CL159:@XP_MSG">coreapb3.v(122)</a><!@TM:1441856994> | Input PREADYS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@W:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1441856994> | Input PREADYS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@W:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1441856994> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@W:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1441856994> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@W:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1441856994> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@W:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1441856994> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@W:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1441856994> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@W:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1441856994> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@W:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1441856994> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@W:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1441856994> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@W:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1441856994> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@W:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1441856994> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:138:13:138:22:@W:CL159:@XP_MSG">coreapb3.v(138)</a><!@TM:1441856994> | Input PSLVERRS0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:139:13:139:22:@W:CL159:@XP_MSG">coreapb3.v(139)</a><!@TM:1441856994> | Input PSLVERRS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@W:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1441856994> | Input PSLVERRS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@W:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1441856994> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@W:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1441856994> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@W:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1441856994> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@W:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1441856994> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@W:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1441856994> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@W:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1441856994> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@W:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1441856994> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@W:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1441856994> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@W:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1441856994> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="D:\Practice\FIC\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@W:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1441856994> | Input PSLVERRS15 is unused</font>
@END

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 163MB peak: 165MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Thu Sep 10 11:49:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N: : <!@TM:1441856996> | Running in 64-bit mode 
File D:\Practice\FIC\synthesis\synwork\FIC_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 10 11:49:56 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport2>Synopsys Generic Technology Pre-mapping, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="D:\Practice\FIC\synthesis\FIC_scck.rpt:@XP_FILE">FIC_scck.rpt</a>
Printing clock  summary report in "D:\Practice\FIC\synthesis\FIC_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1441856999> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1441856999> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 115MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 115MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 115MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26679:12:26679:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26679)</a><!@TM:1441856999> | Removing sequential instance block68 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26699:12:26699:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26699)</a><!@TM:1441856999> | Removing sequential instance block67 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26719:12:26719:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26719)</a><!@TM:1441856999> | Removing sequential instance block66 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26739:12:26739:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26739)</a><!@TM:1441856999> | Removing sequential instance block65 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26759:12:26759:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26759)</a><!@TM:1441856999> | Removing sequential instance block64 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26779:12:26779:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26779)</a><!@TM:1441856999> | Removing sequential instance block63 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26799:12:26799:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26799)</a><!@TM:1441856999> | Removing sequential instance block62 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26819:12:26819:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26819)</a><!@TM:1441856999> | Removing sequential instance block61 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26839:12:26839:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26839)</a><!@TM:1441856999> | Removing sequential instance block60 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26859:12:26859:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26859)</a><!@TM:1441856999> | Removing sequential instance block59 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26879:12:26879:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26879)</a><!@TM:1441856999> | Removing sequential instance block58 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26899:12:26899:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26899)</a><!@TM:1441856999> | Removing sequential instance block57 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26919:12:26919:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26919)</a><!@TM:1441856999> | Removing sequential instance block56 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26939:12:26939:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26939)</a><!@TM:1441856999> | Removing sequential instance block55 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26959:12:26959:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26959)</a><!@TM:1441856999> | Removing sequential instance block54 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26979:12:26979:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26979)</a><!@TM:1441856999> | Removing sequential instance block53 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:26999:12:26999:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(26999)</a><!@TM:1441856999> | Removing sequential instance block52 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27019:12:27019:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27019)</a><!@TM:1441856999> | Removing sequential instance block51 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27039:12:27039:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27039)</a><!@TM:1441856999> | Removing sequential instance block50 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27059:12:27059:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27059)</a><!@TM:1441856999> | Removing sequential instance block49 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27079:12:27079:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27079)</a><!@TM:1441856999> | Removing sequential instance block48 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27099:12:27099:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27099)</a><!@TM:1441856999> | Removing sequential instance block47 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27119:12:27119:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27119)</a><!@TM:1441856999> | Removing sequential instance block46 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27139:12:27139:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27139)</a><!@TM:1441856999> | Removing sequential instance block45 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27159:12:27159:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27159)</a><!@TM:1441856999> | Removing sequential instance block44 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27179:12:27179:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27179)</a><!@TM:1441856999> | Removing sequential instance block43 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27199:12:27199:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27199)</a><!@TM:1441856999> | Removing sequential instance block42 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27219:12:27219:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27219)</a><!@TM:1441856999> | Removing sequential instance block41 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27239:12:27239:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27239)</a><!@TM:1441856999> | Removing sequential instance block40 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27259:12:27259:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27259)</a><!@TM:1441856999> | Removing sequential instance block39 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27279:12:27279:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27279)</a><!@TM:1441856999> | Removing sequential instance block38 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27299:12:27299:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27299)</a><!@TM:1441856999> | Removing sequential instance block37 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27319:12:27319:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27319)</a><!@TM:1441856999> | Removing sequential instance block36 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27339:12:27339:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27339)</a><!@TM:1441856999> | Removing sequential instance block35 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27359:12:27359:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27359)</a><!@TM:1441856999> | Removing sequential instance block34 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27379:12:27379:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27379)</a><!@TM:1441856999> | Removing sequential instance block33 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27399:12:27399:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27399)</a><!@TM:1441856999> | Removing sequential instance block32 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27419:12:27419:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27419)</a><!@TM:1441856999> | Removing sequential instance block31 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27439:12:27439:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27439)</a><!@TM:1441856999> | Removing sequential instance block30 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27459:12:27459:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27459)</a><!@TM:1441856999> | Removing sequential instance block29 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27479:12:27479:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27479)</a><!@TM:1441856999> | Removing sequential instance block28 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27499:12:27499:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27499)</a><!@TM:1441856999> | Removing sequential instance block27 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27519:12:27519:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27519)</a><!@TM:1441856999> | Removing sequential instance block26 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27539:12:27539:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27539)</a><!@TM:1441856999> | Removing sequential instance block25 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27559:12:27559:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27559)</a><!@TM:1441856999> | Removing sequential instance block24 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27579:12:27579:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27579)</a><!@TM:1441856999> | Removing sequential instance block23 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27599:12:27599:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27599)</a><!@TM:1441856999> | Removing sequential instance block22 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27619:12:27619:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27619)</a><!@TM:1441856999> | Removing sequential instance block21 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27639:12:27639:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27639)</a><!@TM:1441856999> | Removing sequential instance block20 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27659:12:27659:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27659)</a><!@TM:1441856999> | Removing sequential instance block19 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27679:12:27679:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27679)</a><!@TM:1441856999> | Removing sequential instance block18 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27699:12:27699:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27699)</a><!@TM:1441856999> | Removing sequential instance block17 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27719:12:27719:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27719)</a><!@TM:1441856999> | Removing sequential instance block16 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27739:12:27739:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27739)</a><!@TM:1441856999> | Removing sequential instance block15 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27759:12:27759:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27759)</a><!@TM:1441856999> | Removing sequential instance block14 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27779:12:27779:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27779)</a><!@TM:1441856999> | Removing sequential instance block13 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27799:12:27799:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27799)</a><!@TM:1441856999> | Removing sequential instance block12 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27819:12:27819:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27819)</a><!@TM:1441856999> | Removing sequential instance block11 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27839:12:27839:19:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27839)</a><!@TM:1441856999> | Removing sequential instance block10 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27859:12:27859:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27859)</a><!@TM:1441856999> | Removing sequential instance block9 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27879:12:27879:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27879)</a><!@TM:1441856999> | Removing sequential instance block8 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27899:12:27899:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27899)</a><!@TM:1441856999> | Removing sequential instance block7 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27919:10:27919:16:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27919)</a><!@TM:1441856999> | Removing sequential instance block6 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27939:12:27939:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27939)</a><!@TM:1441856999> | Removing sequential instance block5 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27959:12:27959:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27959)</a><!@TM:1441856999> | Removing sequential instance block4 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27979:12:27979:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27979)</a><!@TM:1441856999> | Removing sequential instance block3 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:27999:12:27999:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(27999)</a><!@TM:1441856999> | Removing sequential instance block2 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:28019:12:28019:18:@N:BN362:@XP_MSG">lsram_512to35328x32.v(28019)</a><!@TM:1441856999> | Removing sequential instance block1 of view:ACG4.RAM1K18(PRIM) in hierarchy view:COREAPBLSRAM_LIB.FIC_COREAPBLSRAM_0_lsram_512to35328x32_512s_32s(verilog) because there are no references to its outputs 
syn_allowed_resources : blockrams=21  set on top level netlist FIC


<a name=mapperReport3>@S |Clock Summary</a>
****************

Start                                      Requested     Requested     Clock        Clock              
Clock                                      Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------
FIC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
System                                     1.0 MHz       1000.000      system       system_clkgroup    
=======================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v:28039:12:28039:18:@W:MT530:@XP_MSG">lsram_512to35328x32.v(28039)</a><!@TM:1441856999> | Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 696 sequential elements including COREAPBLSRAM_0.genblk1\.genblk1\.lsram_512to35328x32_block0.block0. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1441856999> | Writing default property annotation file D:\Practice\FIC\synthesis\FIC.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 73MB peak: 140MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Sep 10 11:49:59 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport4>Synopsys Generic Technology Mapper, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1441857022> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1441857022> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v:20:7:20:17:@W:MO111:@XP_MSG">fic_osc_0_osc.v(20)</a><!@TM:1441857022> | Tristate driver XTLOSC_O2F on net XTLOSC_O2F has its enable tied to GND (module FIC_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v:19:7:19:17:@W:MO111:@XP_MSG">fic_osc_0_osc.v(19)</a><!@TM:1441857022> | Tristate driver XTLOSC_CCC on net XTLOSC_CCC has its enable tied to GND (module FIC_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v:18:7:18:21:@W:MO111:@XP_MSG">fic_osc_0_osc.v(18)</a><!@TM:1441857022> | Tristate driver RCOSC_1MHZ_O2F on net RCOSC_1MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v:17:7:17:21:@W:MO111:@XP_MSG">fic_osc_0_osc.v(17)</a><!@TM:1441857022> | Tristate driver RCOSC_1MHZ_CCC on net RCOSC_1MHZ_CCC has its enable tied to GND (module FIC_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="d:\practice\fic\component\work\fic\osc_0\fic_osc_0_osc.v:16:7:16:25:@W:MO111:@XP_MSG">fic_osc_0_osc.v(16)</a><!@TM:1441857022> | Tristate driver RCOSC_25_50MHZ_O2F on net RCOSC_25_50MHZ_O2F has its enable tied to GND (module FIC_OSC_0_OSC) </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[7\]\.gpin1[7] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[8\]\.gpin1[8] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[9\]\.gpin1[9] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[10\]\.gpin1[10] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[11\]\.gpin1[11] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[12\]\.gpin1[12] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[13\]\.gpin1[13] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[14\]\.gpin1[14] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[15\]\.gpin1[15] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[16\]\.gpin1[16] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[17\]\.gpin1[17] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[18\]\.gpin1[18] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[19\]\.gpin1[19] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[20\]\.gpin1[20] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[21\]\.gpin1[21] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[22\]\.gpin1[22] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[23\]\.gpin1[23] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[24\]\.gpin1[24] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[25\]\.gpin1[25] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[26\]\.gpin1[26] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[27\]\.gpin1[27] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[28\]\.gpin1[28] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[29\]\.gpin1[29] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[30\]\.gpin1[30] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:297:12:297:18:@W:MO171:@XP_MSG">coregpio.v(297)</a><!@TM:1441857022> | Sequential instance CoreGPIO_0.xhdl1\.GEN_BITS\[31\]\.gpin1[31] reduced to a combinational gate by constant propagation </font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_213[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_213[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg_219[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_219[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both_381[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_381[27]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both_325[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_325[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both_283[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_283[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both_297[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_297[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg_303[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos_303[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both_227[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_227[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both_129[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_129[9]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_367[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_367[26]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both_241[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_241[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both_311[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_311[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_409[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_409[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_143[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_143[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_339[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_339[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both_199[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_199[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both_185[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_185[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_115[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_115[8]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both_269[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_269[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg_247[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos_247[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both_353[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_353[25]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both_171[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_171[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both_157[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_157[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_423[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_423[30]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg_289[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos_289[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg_233[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos_233[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg_359[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos_359[25]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg_191[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos_191[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg_275[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos_275[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg_331[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos_331[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_395[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_395[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg_317[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos_317[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg_163[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos_163[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_437[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_437[31]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_101[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_101[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:466:16:466:46:@W:BN132:@XP_MSG">coregpio.v(466)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both_255[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_255[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_neg[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_neg[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_neg[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both_401[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos_401[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg_205[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos_205[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg_373[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos_373[26]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg_135[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos_135[9]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg_387[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos_387[27]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg_177[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos_177[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg_345[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos_345[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:443:0:443:2:@W:BN132:@XP_MSG">coregpio.v(443)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg_261[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos_261[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both_415[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos_415[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:456:0:456:6:@W:BN132:@XP_MSG">coregpio.v(456)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both_429[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos_429[30]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_neg[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_neg[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_neg[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_neg[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both_443[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos_443[31]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both_149[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos_149[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both_107[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos_107[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_neg[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_neg[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:463:0:463:2:@W:BN132:@XP_MSG">coregpio.v(463)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both_121[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos_121[8]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_neg[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_neg[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_neg[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_neg[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_neg[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_neg[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_neg[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_pos[10],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[10].APB_32.edge_both[10]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_neg[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_pos[8],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[8].APB_32.edge_both[8]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_neg[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_pos[7],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[7].APB_32.edge_both[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_neg[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_pos[31],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[31].APB_32.edge_both[31]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_pos[11],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[11].APB_32.edge_both[11]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_neg[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_pos[24],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[24].APB_32.edge_both[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_neg[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_pos[30],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[30].APB_32.edge_both[30]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_pos[18],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[18].APB_32.edge_both[18]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_neg[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_pos[29],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[29].APB_32.edge_both[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_neg[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_pos[28],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[28].APB_32.edge_both[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_neg[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_pos[26],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[26].APB_32.edge_both[26]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_pos[25],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[25].APB_32.edge_both[25]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_pos[17],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[17].APB_32.edge_both[17]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_pos[16],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[16].APB_32.edge_both[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_pos[14],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[14].APB_32.edge_both[14]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_pos[13],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[13].APB_32.edge_both[13]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_pos[12],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[12].APB_32.edge_both[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_pos[9],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[9].APB_32.edge_both[9]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_pos[23],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[23].APB_32.edge_both[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_pos[22],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[22].APB_32.edge_both[22]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_pos[27],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[27].APB_32.edge_both[27]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_pos[21],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[21].APB_32.edge_both[21]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_pos[20],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[20].APB_32.edge_both[20]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:416:0:416:6:@W:BN132:@XP_MSG">coregpio.v(416)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_pos[19],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[19].APB_32.edge_both[19]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:423:0:423:2:@W:BN132:@XP_MSG">coregpio.v(423)</a><!@TM:1441857022> | Removing user instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos_219[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_both_219[15]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="d:\practice\fic\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v:436:0:436:6:@W:BN132:@XP_MSG">coregpio.v(436)</a><!@TM:1441857022> | Removing sequential instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_neg[15],  because it is equivalent to instance CoreGPIO_0.xhdl1.GEN_BITS[15].APB_32.edge_pos[15]</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Encoding state machine fsm[3:0] (view:work.reg_apb_wrp(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="d:\practice\fic\hdl\reg_apb_wrp.v:46:0:46:6:@N:MO225:@XP_MSG">reg_apb_wrp.v(46)</a><!@TM:1441857022> | No possible illegal states for state machine fsm[3:0],safe FSM implementation is disabled

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 142MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 145MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 145MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 145MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -1.04ns		 970 /       569
   2		0h:00m:15s		    -0.59ns		 970 /       569
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		    -0.56ns		 974 /       569
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		    -0.56ns		 974 /       569
------------------------------------------------------------

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1441857022> | Promoting Net MSS_RESET_N_F2M_c on CLKINT  I_87  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 146MB peak: 150MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 147MB peak: 150MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 700 clock pin(s) of sequential element(s)
128 gated/generated clock tree(s) driving 128 clock pin(s) of sequential element(s)
0 instances converted, 128 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
<a href="@|S:FCCC_0.GL1_INST@|E:reg_apb_wrp_0.fsm[1]@|F:@syn_sample_clock_path==CKID0129@|M:ClockId0129  @XP_NAMES_BY_PROP">ClockId0129 </a>       FCCC_0.GL1_INST     CLKINT                 700        reg_apb_wrp_0.fsm[1]
============================================================================================
======================================================================================= Gated/Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                             Drive Element Type     Fanout     Sample Instance                                Explanation                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_231_rs@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_231_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_239_rs@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_239_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_247_rs@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_247_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_252_rs@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_252_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_238_rs@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_238_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_246_rs@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_246_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_255_rs@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_255_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_135_rs@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_135_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_143_rs@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_143_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_151_rs@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_151_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_160_rs@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_160_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_170_rs@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_170_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_186_rs@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_186_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_202_rs@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_202_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_217_rs@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_217_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_173_rs@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016  @XP_NAMES_BY_PROP">ClockId0016 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_173_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_189_rs@|F:@syn_sample_clock_path==CKID0017@|M:ClockId0017  @XP_NAMES_BY_PROP">ClockId0017 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_189_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_205_rs@|F:@syn_sample_clock_path==CKID0018@|M:ClockId0018  @XP_NAMES_BY_PROP">ClockId0018 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_205_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_220_rs@|F:@syn_sample_clock_path==CKID0019@|M:ClockId0019  @XP_NAMES_BY_PROP">ClockId0019 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_220_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_245_rs@|F:@syn_sample_clock_path==CKID0020@|M:ClockId0020  @XP_NAMES_BY_PROP">ClockId0020 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_245_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_254_rs@|F:@syn_sample_clock_path==CKID0021@|M:ClockId0021  @XP_NAMES_BY_PROP">ClockId0021 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_254_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_134_rs@|F:@syn_sample_clock_path==CKID0022@|M:ClockId0022  @XP_NAMES_BY_PROP">ClockId0022 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_134_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_142_rs@|F:@syn_sample_clock_path==CKID0023@|M:ClockId0023  @XP_NAMES_BY_PROP">ClockId0023 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_142_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_150_rs@|F:@syn_sample_clock_path==CKID0024@|M:ClockId0024  @XP_NAMES_BY_PROP">ClockId0024 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_150_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_159_rs@|F:@syn_sample_clock_path==CKID0025@|M:ClockId0025  @XP_NAMES_BY_PROP">ClockId0025 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_159_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_168_rs@|F:@syn_sample_clock_path==CKID0026@|M:ClockId0026  @XP_NAMES_BY_PROP">ClockId0026 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_168_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_184_rs@|F:@syn_sample_clock_path==CKID0027@|M:ClockId0027  @XP_NAMES_BY_PROP">ClockId0027 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_184_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_200_rs@|F:@syn_sample_clock_path==CKID0028@|M:ClockId0028  @XP_NAMES_BY_PROP">ClockId0028 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_200_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_215_rs@|F:@syn_sample_clock_path==CKID0029@|M:ClockId0029  @XP_NAMES_BY_PROP">ClockId0029 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_215_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_171_rs@|F:@syn_sample_clock_path==CKID0030@|M:ClockId0030  @XP_NAMES_BY_PROP">ClockId0030 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_171_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_187_rs@|F:@syn_sample_clock_path==CKID0031@|M:ClockId0031  @XP_NAMES_BY_PROP">ClockId0031 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_187_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_203_rs@|F:@syn_sample_clock_path==CKID0032@|M:ClockId0032  @XP_NAMES_BY_PROP">ClockId0032 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_203_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_218_rs@|F:@syn_sample_clock_path==CKID0033@|M:ClockId0033  @XP_NAMES_BY_PROP">ClockId0033 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_218_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_230_rs@|F:@syn_sample_clock_path==CKID0034@|M:ClockId0034  @XP_NAMES_BY_PROP">ClockId0034 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_230_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_253_rs@|F:@syn_sample_clock_path==CKID0035@|M:ClockId0035  @XP_NAMES_BY_PROP">ClockId0035 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_253_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_133_rs@|F:@syn_sample_clock_path==CKID0036@|M:ClockId0036  @XP_NAMES_BY_PROP">ClockId0036 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_133_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_141_rs@|F:@syn_sample_clock_path==CKID0037@|M:ClockId0037  @XP_NAMES_BY_PROP">ClockId0037 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_141_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_149_rs@|F:@syn_sample_clock_path==CKID0038@|M:ClockId0038  @XP_NAMES_BY_PROP">ClockId0038 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_149_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_157_rs@|F:@syn_sample_clock_path==CKID0039@|M:ClockId0039  @XP_NAMES_BY_PROP">ClockId0039 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_157_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_166_rs@|F:@syn_sample_clock_path==CKID0040@|M:ClockId0040  @XP_NAMES_BY_PROP">ClockId0040 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_166_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_182_rs@|F:@syn_sample_clock_path==CKID0041@|M:ClockId0041  @XP_NAMES_BY_PROP">ClockId0041 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_182_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_198_rs@|F:@syn_sample_clock_path==CKID0042@|M:ClockId0042  @XP_NAMES_BY_PROP">ClockId0042 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_198_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_213_rs@|F:@syn_sample_clock_path==CKID0043@|M:ClockId0043  @XP_NAMES_BY_PROP">ClockId0043 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_213_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_169_rs@|F:@syn_sample_clock_path==CKID0044@|M:ClockId0044  @XP_NAMES_BY_PROP">ClockId0044 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_169_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_185_rs@|F:@syn_sample_clock_path==CKID0045@|M:ClockId0045  @XP_NAMES_BY_PROP">ClockId0045 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_185_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_201_rs@|F:@syn_sample_clock_path==CKID0046@|M:ClockId0046  @XP_NAMES_BY_PROP">ClockId0046 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_201_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_216_rs@|F:@syn_sample_clock_path==CKID0047@|M:ClockId0047  @XP_NAMES_BY_PROP">ClockId0047 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_216_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_229_rs@|F:@syn_sample_clock_path==CKID0048@|M:ClockId0048  @XP_NAMES_BY_PROP">ClockId0048 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_229_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_237_rs@|F:@syn_sample_clock_path==CKID0049@|M:ClockId0049  @XP_NAMES_BY_PROP">ClockId0049 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_237_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_132_rs@|F:@syn_sample_clock_path==CKID0050@|M:ClockId0050  @XP_NAMES_BY_PROP">ClockId0050 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_132_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_140_rs@|F:@syn_sample_clock_path==CKID0051@|M:ClockId0051  @XP_NAMES_BY_PROP">ClockId0051 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_140_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_148_rs@|F:@syn_sample_clock_path==CKID0052@|M:ClockId0052  @XP_NAMES_BY_PROP">ClockId0052 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_148_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_156_rs@|F:@syn_sample_clock_path==CKID0053@|M:ClockId0053  @XP_NAMES_BY_PROP">ClockId0053 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_156_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_165_rs@|F:@syn_sample_clock_path==CKID0054@|M:ClockId0054  @XP_NAMES_BY_PROP">ClockId0054 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_165_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_180_rs@|F:@syn_sample_clock_path==CKID0055@|M:ClockId0055  @XP_NAMES_BY_PROP">ClockId0055 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_180_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_196_rs@|F:@syn_sample_clock_path==CKID0056@|M:ClockId0056  @XP_NAMES_BY_PROP">ClockId0056 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_196_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_158_rs@|F:@syn_sample_clock_path==CKID0057@|M:ClockId0057  @XP_NAMES_BY_PROP">ClockId0057 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_158_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_167_rs@|F:@syn_sample_clock_path==CKID0058@|M:ClockId0058  @XP_NAMES_BY_PROP">ClockId0058 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_167_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_183_rs@|F:@syn_sample_clock_path==CKID0059@|M:ClockId0059  @XP_NAMES_BY_PROP">ClockId0059 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_183_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_199_rs@|F:@syn_sample_clock_path==CKID0060@|M:ClockId0060  @XP_NAMES_BY_PROP">ClockId0060 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_199_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_214_rs@|F:@syn_sample_clock_path==CKID0061@|M:ClockId0061  @XP_NAMES_BY_PROP">ClockId0061 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_214_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_228_rs@|F:@syn_sample_clock_path==CKID0062@|M:ClockId0062  @XP_NAMES_BY_PROP">ClockId0062 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_228_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_236_rs@|F:@syn_sample_clock_path==CKID0063@|M:ClockId0063  @XP_NAMES_BY_PROP">ClockId0063 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_236_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_244_rs@|F:@syn_sample_clock_path==CKID0064@|M:ClockId0064  @XP_NAMES_BY_PROP">ClockId0064 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_244_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_139_rs@|F:@syn_sample_clock_path==CKID0065@|M:ClockId0065  @XP_NAMES_BY_PROP">ClockId0065 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_139_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_147_rs@|F:@syn_sample_clock_path==CKID0066@|M:ClockId0066  @XP_NAMES_BY_PROP">ClockId0066 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_147_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_155_rs@|F:@syn_sample_clock_path==CKID0067@|M:ClockId0067  @XP_NAMES_BY_PROP">ClockId0067 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_155_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_164_rs@|F:@syn_sample_clock_path==CKID0068@|M:ClockId0068  @XP_NAMES_BY_PROP">ClockId0068 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_164_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_178_rs@|F:@syn_sample_clock_path==CKID0069@|M:ClockId0069  @XP_NAMES_BY_PROP">ClockId0069 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_178_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_194_rs@|F:@syn_sample_clock_path==CKID0070@|M:ClockId0070  @XP_NAMES_BY_PROP">ClockId0070 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_194_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_210_rs@|F:@syn_sample_clock_path==CKID0071@|M:ClockId0071  @XP_NAMES_BY_PROP">ClockId0071 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_210_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_225_rs@|F:@syn_sample_clock_path==CKID0072@|M:ClockId0072  @XP_NAMES_BY_PROP">ClockId0072 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_225_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_181_rs@|F:@syn_sample_clock_path==CKID0073@|M:ClockId0073  @XP_NAMES_BY_PROP">ClockId0073 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_181_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_197_rs@|F:@syn_sample_clock_path==CKID0074@|M:ClockId0074  @XP_NAMES_BY_PROP">ClockId0074 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_197_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_212_rs@|F:@syn_sample_clock_path==CKID0075@|M:ClockId0075  @XP_NAMES_BY_PROP">ClockId0075 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_212_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_227_rs@|F:@syn_sample_clock_path==CKID0076@|M:ClockId0076  @XP_NAMES_BY_PROP">ClockId0076 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_227_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_235_rs@|F:@syn_sample_clock_path==CKID0077@|M:ClockId0077  @XP_NAMES_BY_PROP">ClockId0077 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_235_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_243_rs@|F:@syn_sample_clock_path==CKID0078@|M:ClockId0078  @XP_NAMES_BY_PROP">ClockId0078 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_243_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_251_rs@|F:@syn_sample_clock_path==CKID0079@|M:ClockId0079  @XP_NAMES_BY_PROP">ClockId0079 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_251_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_146_rs@|F:@syn_sample_clock_path==CKID0080@|M:ClockId0080  @XP_NAMES_BY_PROP">ClockId0080 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_146_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_154_rs@|F:@syn_sample_clock_path==CKID0081@|M:ClockId0081  @XP_NAMES_BY_PROP">ClockId0081 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_154_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_163_rs@|F:@syn_sample_clock_path==CKID0082@|M:ClockId0082  @XP_NAMES_BY_PROP">ClockId0082 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_163_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_176_rs@|F:@syn_sample_clock_path==CKID0083@|M:ClockId0083  @XP_NAMES_BY_PROP">ClockId0083 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_176_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_192_rs@|F:@syn_sample_clock_path==CKID0084@|M:ClockId0084  @XP_NAMES_BY_PROP">ClockId0084 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_192_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_208_rs@|F:@syn_sample_clock_path==CKID0085@|M:ClockId0085  @XP_NAMES_BY_PROP">ClockId0085 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_208_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_223_rs@|F:@syn_sample_clock_path==CKID0086@|M:ClockId0086  @XP_NAMES_BY_PROP">ClockId0086 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_223_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_179_rs@|F:@syn_sample_clock_path==CKID0087@|M:ClockId0087  @XP_NAMES_BY_PROP">ClockId0087 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_179_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_195_rs@|F:@syn_sample_clock_path==CKID0088@|M:ClockId0088  @XP_NAMES_BY_PROP">ClockId0088 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_195_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_211_rs@|F:@syn_sample_clock_path==CKID0089@|M:ClockId0089  @XP_NAMES_BY_PROP">ClockId0089 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_211_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_226_rs@|F:@syn_sample_clock_path==CKID0090@|M:ClockId0090  @XP_NAMES_BY_PROP">ClockId0090 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_226_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_234_rs@|F:@syn_sample_clock_path==CKID0091@|M:ClockId0091  @XP_NAMES_BY_PROP">ClockId0091 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_234_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_242_rs@|F:@syn_sample_clock_path==CKID0092@|M:ClockId0092  @XP_NAMES_BY_PROP">ClockId0092 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_242_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_250_rs@|F:@syn_sample_clock_path==CKID0093@|M:ClockId0093  @XP_NAMES_BY_PROP">ClockId0093 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_250_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_130_rs@|F:@syn_sample_clock_path==CKID0094@|M:ClockId0094  @XP_NAMES_BY_PROP">ClockId0094 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_130_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_153_rs@|F:@syn_sample_clock_path==CKID0095@|M:ClockId0095  @XP_NAMES_BY_PROP">ClockId0095 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_153_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_162_rs@|F:@syn_sample_clock_path==CKID0096@|M:ClockId0096  @XP_NAMES_BY_PROP">ClockId0096 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_162_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_174_rs@|F:@syn_sample_clock_path==CKID0097@|M:ClockId0097  @XP_NAMES_BY_PROP">ClockId0097 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_174_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_190_rs@|F:@syn_sample_clock_path==CKID0098@|M:ClockId0098  @XP_NAMES_BY_PROP">ClockId0098 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_190_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_206_rs@|F:@syn_sample_clock_path==CKID0099@|M:ClockId0099  @XP_NAMES_BY_PROP">ClockId0099 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_206_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_221_rs@|F:@syn_sample_clock_path==CKID0100@|M:ClockId0100  @XP_NAMES_BY_PROP">ClockId0100 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_221_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_177_rs@|F:@syn_sample_clock_path==CKID0101@|M:ClockId0101  @XP_NAMES_BY_PROP">ClockId0101 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_177_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_193_rs@|F:@syn_sample_clock_path==CKID0102@|M:ClockId0102  @XP_NAMES_BY_PROP">ClockId0102 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_193_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_209_rs@|F:@syn_sample_clock_path==CKID0103@|M:ClockId0103  @XP_NAMES_BY_PROP">ClockId0103 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_209_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_224_rs@|F:@syn_sample_clock_path==CKID0104@|M:ClockId0104  @XP_NAMES_BY_PROP">ClockId0104 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_224_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_233_rs@|F:@syn_sample_clock_path==CKID0105@|M:ClockId0105  @XP_NAMES_BY_PROP">ClockId0105 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_233_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_241_rs@|F:@syn_sample_clock_path==CKID0106@|M:ClockId0106  @XP_NAMES_BY_PROP">ClockId0106 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_241_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_249_rs@|F:@syn_sample_clock_path==CKID0107@|M:ClockId0107  @XP_NAMES_BY_PROP">ClockId0107 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_249_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_129_rs@|F:@syn_sample_clock_path==CKID0108@|M:ClockId0108  @XP_NAMES_BY_PROP">ClockId0108 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_129_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_138_rs@|F:@syn_sample_clock_path==CKID0109@|M:ClockId0109  @XP_NAMES_BY_PROP">ClockId0109 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_138_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_161_rs@|F:@syn_sample_clock_path==CKID0110@|M:ClockId0110  @XP_NAMES_BY_PROP">ClockId0110 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5         CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_161_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_172_rs@|F:@syn_sample_clock_path==CKID0111@|M:ClockId0111  @XP_NAMES_BY_PROP">ClockId0111 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_172_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_188_rs@|F:@syn_sample_clock_path==CKID0112@|M:ClockId0112  @XP_NAMES_BY_PROP">ClockId0112 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_188_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_204_rs@|F:@syn_sample_clock_path==CKID0113@|M:ClockId0113  @XP_NAMES_BY_PROP">ClockId0113 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_204_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_219_rs@|F:@syn_sample_clock_path==CKID0114@|M:ClockId0114  @XP_NAMES_BY_PROP">ClockId0114 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7       CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_219_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_175_rs@|F:@syn_sample_clock_path==CKID0115@|M:ClockId0115  @XP_NAMES_BY_PROP">ClockId0115 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_175_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_191_rs@|F:@syn_sample_clock_path==CKID0116@|M:ClockId0116  @XP_NAMES_BY_PROP">ClockId0116 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_191_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_207_rs@|F:@syn_sample_clock_path==CKID0117@|M:ClockId0117  @XP_NAMES_BY_PROP">ClockId0117 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_207_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_222_rs@|F:@syn_sample_clock_path==CKID0118@|M:ClockId0118  @XP_NAMES_BY_PROP">ClockId0118 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_222_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_232_rs@|F:@syn_sample_clock_path==CKID0119@|M:ClockId0119  @XP_NAMES_BY_PROP">ClockId0119 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_232_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_240_rs@|F:@syn_sample_clock_path==CKID0120@|M:ClockId0120  @XP_NAMES_BY_PROP">ClockId0120 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_240_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_248_rs@|F:@syn_sample_clock_path==CKID0121@|M:ClockId0121  @XP_NAMES_BY_PROP">ClockId0121 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_248_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_128_rs@|F:@syn_sample_clock_path==CKID0122@|M:ClockId0122  @XP_NAMES_BY_PROP">ClockId0122 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_128_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_137_rs@|F:@syn_sample_clock_path==CKID0123@|M:ClockId0123  @XP_NAMES_BY_PROP">ClockId0123 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_137_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_145_rs@|F:@syn_sample_clock_path==CKID0124@|M:ClockId0124  @XP_NAMES_BY_PROP">ClockId0124 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_145_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_131_rs@|F:@syn_sample_clock_path==CKID0125@|M:ClockId0125  @XP_NAMES_BY_PROP">ClockId0125 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_131_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs@|F:@syn_sample_clock_path==CKID0126@|M:ClockId0126  @XP_NAMES_BY_PROP">ClockId0126 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_144_rs@|F:@syn_sample_clock_path==CKID0127@|M:ClockId0127  @XP_NAMES_BY_PROP">ClockId0127 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26      CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_144_rs     No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122@|E:reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_152_rs@|F:@syn_sample_clock_path==CKID0128@|M:ClockId0128  @XP_NAMES_BY_PROP">ClockId0128 </a>       reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122     CFG3                   1          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_152_rs     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base D:\Practice\FIC\synthesis\FIC.srm
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 143MB peak: 150MB)

Writing Analyst data base D:\Practice\FIC\synthesis\synwork\FIC_m.srm
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. </font>

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 143MB peak: 150MB)

Writing EDIF Netlist and constraint files
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_23 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_111 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_119 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_60 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_110 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_118 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_63 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_8 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_24 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_120 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_55 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_11 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_27 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_123 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_1 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_71 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_79 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_100 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_95 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_117 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_62 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_87 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_45 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_38 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_83 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_9 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_25 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_121 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_3 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_70 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_78 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_103 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_94 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_22 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_58 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_86 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_47 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_36 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_52 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_67 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_46 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_39 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_54 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_69 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_77 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_102 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_93 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_21 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_109 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_85 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_41 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_34 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_50 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_65 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_44 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_37 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_53 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_68 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_76 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_101 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_92 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_20 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_108 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_116 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_43 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_32 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_48 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_6 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_42 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_35 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_51 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_66 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_75 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_96 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_91 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_19 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_107 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_115 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_61 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_30 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_126 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_4 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_40 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_33 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_49 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_64 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_74 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_99 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_90 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_18 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_106 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_114 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_56 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_84 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_124 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_2 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_15 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_31 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_127 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_73 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_98 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_89 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_17 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_105 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_113 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_59 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_82 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_14 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_13 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_29 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_125 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_7 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_72 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_97 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_88 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_16 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_104 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_112 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_57 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_81 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_12 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_28 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_80 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_10 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_26 appears to be an unidentified clock source. Assuming default frequency. </font>
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="d:\practice\fic\hdl\reg16x8.v:28:8:28:10:@W:MT462:@XP_MSG">reg16x8.v(28)</a><!@TM:1441857022> | Net reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_122 appears to be an unidentified clock source. Assuming default frequency. </font>
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1441857022> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1441857022> | Synopsys Constraint File capacitance units using default value of 1pF  
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 144MB peak: 150MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="d:\practice\fic\component\work\fic\fccc_0\fic_fccc_0_fccc.v:20:36:20:44:@W:MT246:@XP_MSG">fic_fccc_0_fccc.v(20)</a><!@TM:1441857022> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1441857022> | Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"</font> 



<a name=timingReport6>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Sep 10 11:50:21 2015
#


Top view:               FIC
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1441857022> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1441857022> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: 0.218

                                           Requested     Estimated      Requested     Estimated               Clock        Clock              
Starting Clock                             Frequency     Frequency      Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
FIC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     102.2 MHz      10.000        9.782         0.218     inferred     Inferred_clkgroup_0
System                                     100.0 MHz     1029.4 MHz     10.000        0.971         9.029     system       system_clkgroup    
==============================================================================================================================================





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks                                                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                Ending                                  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  System                                  |  10.000      9.029  |  No paths    -      |  No paths    -      |  No paths    -    
System                                  FIC_FCCC_0_FCCC|GL1_net_inferred_clock  |  10.000      6.439  |  No paths    -      |  No paths    -      |  No paths    -    
FIC_FCCC_0_FCCC|GL1_net_inferred_clock  FIC_FCCC_0_FCCC|GL1_net_inferred_clock  |  10.000      0.218  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: FIC_FCCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                             Starting                                                                                                           Arrival          
Instance                     Reference                                  Type        Pin                Net                                      Time        Slack
                             Clock                                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave2_PADDR[5]           3.110       0.218
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave2_PADDR[6]           3.185       0.360
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[31]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[31]     3.307       0.623
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[29]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[29]     3.002       0.726
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave2_PADDR[3]           3.040       0.970
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_SEL          FIC_MSS_0_FIC_0_APB_MASTER_PSELx         2.965       1.014
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[28]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[28]     3.482       1.024
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave2_PADDR[2]           3.040       1.040
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[30]     FIC_MSS_0_FIC_0_APB_MASTER_PADDR[30]     2.992       1.053
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave2_PADDR[1]           3.058       1.388
=================================================================================================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                                                           Required          
Instance                     Reference                                  Type        Pin                Net                                      Time         Slack
                             Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[4]     9.539        0.218
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[0]     CoreAPB3_N_8_i_0                         9.617        0.299
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[6]     CoreAPB3_N_8_0_i_0                       9.651        0.333
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[5]     CoreAPB3_N_8_1_i_0                       9.672        0.353
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[1]     CoreAPB3_N_8_2_i_0                       9.684        0.365
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[2]     CoreAPB3_N_8_3_i_0                       9.706        0.388
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[3]     9.483        0.440
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[7]     FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[7]     9.763        0.623
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_READY        PREADY_0_iv_i_0                          8.643        1.507
FIC_MSS_0.MSS_ADLIB_INST     FIC_FCCC_0_FCCC|GL1_net_inferred_clock     MSS_010     F_HM0_RDATA[9]     FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[9]     9.594        1.835
==================================================================================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="D:\Practice\FIC\synthesis\FIC.srr:srsfD:\Practice\FIC\synthesis\FIC.srs:fp:197423:200552:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.461
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.539

    - Propagation time:                      9.321
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.218

    Number of logic level(s):                6
    Starting point:                          FIC_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            FIC_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[4]
    The start point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                          Pin                Pin               Arrival     No. of    
Name                                                                        Type        Name               Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
FIC_MSS_0.MSS_ADLIB_INST                                                    MSS_010     F_HM0_ADDR[5]      Out     3.110     3.110       -         
CoreAPB3_0_APBmslave2_PADDR[5]                                              Net         -                  -       1.009     -           167       
CoreGPIO_0.xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]_RNIC50K1[4]     CFG4        D                  In      -         4.119       -         
CoreGPIO_0.xhdl1\.GEN_BITS\[17\]\.REG_GEN\.CONFIG_reg\[17\]_RNIC50K1[4]     CFG4        Y                  Out     0.411     4.530       -         
CONFIG_reg_o_2_18_1[4]                                                      Net         -                  -       0.483     -           1         
CoreGPIO_0.xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]_RNIQUU72[4]       CFG4        C                  In      -         5.013       -         
CoreGPIO_0.xhdl1\.GEN_BITS\[9\]\.REG_GEN\.CONFIG_reg\[9\]_RNIQUU72[4]       CFG4        Y                  Out     0.200     5.213       -         
N_4799                                                                      Net         -                  -       0.483     -           1         
CoreAPB3_0.CoreAPB3_m6_0_bm_1_1                                             CFG4        D                  In      -         5.696       -         
CoreAPB3_0.CoreAPB3_m6_0_bm_1_1                                             CFG4        Y                  Out     0.411     6.107       -         
CoreAPB3_m6_0_bm_1                                                          Net         -                  -       0.483     -           1         
CoreAPB3_0.CoreAPB3_m6_0_bm                                                 CFG4        C                  In      -         6.590       -         
CoreAPB3_0.CoreAPB3_m6_0_bm                                                 CFG4        Y                  Out     0.200     6.790       -         
CoreAPB3_m6_0_bm                                                            Net         -                  -       0.483     -           1         
CoreAPB3_0.CoreAPB3_m6_0_ns                                                 CFG3        C                  In      -         7.273       -         
CoreAPB3_0.CoreAPB3_m6_0_ns                                                 CFG3        Y                  Out     0.182     7.455       -         
CoreAPB3_m6_0_ns                                                            Net         -                  -       0.483     -           1         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_m2_RNI6H2OT                                 CFG4        D                  In      -         7.939       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_m2_RNI6H2OT                                 CFG4        Y                  Out     0.411     8.349       -         
FIC_MSS_0_FIC_0_APB_MASTER_PRDATA[4]                                        Net         -                  -       0.971     -           1         
FIC_MSS_0.MSS_ADLIB_INST                                                    MSS_010     F_HM0_RDATA[4]     In      -         9.321       -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 9.782 is 5.385(55.1%) logic and 4.397(44.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport14>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                                               Starting                                              Arrival          
Instance                                       Reference     Type     Pin     Net                    Time        Slack
                                               Clock                                                                  
----------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs     System        SLE      Q       un1_mem_0_5_136_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_137_rs     System        SLE      Q       un1_mem_0_5_137_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_138_rs     System        SLE      Q       un1_mem_0_5_138_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_139_rs     System        SLE      Q       un1_mem_0_5_139_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_140_rs     System        SLE      Q       un1_mem_0_5_140_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_141_rs     System        SLE      Q       un1_mem_0_5_141_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_142_rs     System        SLE      Q       un1_mem_0_5_142_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_143_rs     System        SLE      Q       un1_mem_0_5_143_rs     0.076       6.439
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_175_rs     System        SLE      Q       un1_mem_0_5_175_rs     0.076       6.476
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_177_rs     System        SLE      Q       un1_mem_0_5_177_rs     0.076       6.476
======================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                      Required          
Instance                                 Reference     Type     Pin                Net                                                 Time         Slack
                                         Clock                                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.temp_data[0]     System        SLE      D                  N_4_i_0                                             9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[1]     System        SLE      D                  N_8_i_0                                             9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[2]     System        SLE      D                  N_10_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[3]     System        SLE      D                  N_12_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[4]     System        SLE      D                  N_16_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[5]     System        SLE      D                  N_39_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[6]     System        SLE      D                  N_47_i_0                                            9.778        6.439
reg_apb_wrp_0.reg16x8_0.temp_data[7]     System        SLE      D                  N_64_i_0                                            9.778        6.439
FCCC_0.CCC_INST                          System        CCC      RCOSC_25_50MHZ     OSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       9.029
=========================================================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="D:\Practice\FIC\synthesis\FIC.srr:srsfD:\Practice\FIC\synthesis\FIC.srs:fp:206447:208172:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      3.339
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.439

    Number of logic level(s):                4
    Starting point:                          reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs / Q
    Ending point:                            reg_apb_wrp_0.reg16x8_0.temp_data[0] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            FIC_FCCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs             SLE      Q        Out     0.076     0.076       -         
un1_mem_0_5_136_rs                                     Net      -        -       0.509     -           1         
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs_RNID1TQ     CFG3     B        In      -         0.585       -         
reg_apb_wrp_0.reg16x8_0.un1_mem_0_5_136_rs_RNID1TQ     CFG3     Y        Out     0.143     0.728       -         
mem_1_[0]                                              Net      -        -       0.590     -           3         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_0[0]          CFG4     B        In      -         1.318       -         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_0[0]          CFG4     Y        Out     0.125     1.442       -         
temp_data_2_15_i_0[0]                                  Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_12[0]         CFG4     D        In      -         1.926       -         
reg_apb_wrp_0.reg16x8_0.temp_data_2_15_i_12[0]         CFG4     Y        Out     0.408     2.334       -         
temp_data_2_15_i_12[0]                                 Net      -        -       0.483     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data_RNO[0]               CFG4     D        In      -         2.817       -         
reg_apb_wrp_0.reg16x8_0.temp_data_RNO[0]               CFG4     Y        Out     0.384     3.201       -         
N_4_i_0                                                Net      -        -       0.138     -           1         
reg_apb_wrp_0.reg16x8_0.temp_data[0]                   SLE      D        In      -         3.339       -         
=================================================================================================================
Total path delay (propagation time + setup) of 3.561 is 1.358(38.1%) logic and 2.203(61.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage18>Resource Usage Report for FIC </a>

Mapping to part: m2s010fbga484-1
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
CFG1           128 uses
CFG2           100 uses
CFG3           462 uses
CFG4           538 uses


Sequential Cells: 
SLE            825 uses

DSP Blocks:    0

I/O ports: 17
I/O primitives: 17
INBUF          9 uses
OUTBUF         7 uses
TRIBUFF        1 use


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM1K18) : 1

Total LUTs:    1228

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 36; LUTs = 36;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  825 + 0 + 36 + 0 = 861;
Total number of LUTs after P&R:  1228 + 0 + 36 + 0 = 1264;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 55MB peak: 150MB)

Process took 0h:00m:22s realtime, 0h:00m:22s cputime
# Thu Sep 10 11:50:22 2015

###########################################################]

</pre></samp></body></html>
