{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591298259487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591298259494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 04 22:17:39 2020 " "Processing started: Thu Jun 04 22:17:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591298259494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298259494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298259494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591298259998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591298259998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdata.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMdata " "Found entity 1: RAMdata" {  } { { "RAMdata.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMdata.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstructions.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMinstructions " "Found entity 1: ROMinstructions" {  } { { "ROMinstructions.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/ROMinstructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxt.v 1 1 " "Found 1 design units, including 1 entities, in source file nxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 nxt " "Found entity 1: nxt" {  } { { "nxt.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/nxt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out.v 1 1 " "Found 1 design units, including 1 entities, in source file out.v" { { "Info" "ISGN_ENTITY_NAME" "1 out " "Found entity 1: out" {  } { { "out.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4input_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4input_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourinputbusmux " "Found entity 1: fourinputbusmux" {  } { { "4input_bus_mux.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/4input_bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4input_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4input_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourinputmux " "Found entity 1: fourinputmux" {  } { { "4input_mux.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/4input_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeenabledecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file writeenabledecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeenabledecoder " "Found entity 1: writeenabledecoder" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twlv2sxtn.v 1 1 " "Found 1 design units, including 1 entities, in source file twlv2sxtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 twlv2sxtn " "Found entity 1: twlv2sxtn" {  } { { "twlv2sxtn.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/twlv2sxtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxtn2lvn.v 1 1 " "Found 1 design units, including 1 entities, in source file sxtn2lvn.v" { { "Info" "ISGN_ENTITY_NAME" "1 sxtn2lvn " "Found entity 1: sxtn2lvn" {  } { { "sxtn2lvn.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/sxtn2lvn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvn2sxtn.v 1 1 " "Found 1 design units, including 1 entities, in source file lvn2sxtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvn2sxtn " "Found entity 1: lvn2sxtn" {  } { { "lvn2sxtn.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/lvn2sxtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal.v 1 1 " "Found 1 design units, including 1 entities, in source file equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "equal.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plsone.v 1 1 " "Found 1 design units, including 1 entities, in source file plsone.v" { { "Info" "ISGN_ENTITY_NAME" "1 plsone " "Found entity 1: plsone" {  } { { "plsone.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/plsone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminstr.v 1 1 " "Found 1 design units, including 1 entities, in source file raminstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMinstr " "Found entity 1: RAMinstr" {  } { { "RAMinstr.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/RAMinstr.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/DataRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298268835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591298268987 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298268989 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1591298268989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine StateMachine:inst1 " "Elaborating entity \"StateMachine\" for hierarchy \"StateMachine:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 336 120 240 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269016 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "nxt inst2 " "Block or symbol \"nxt\" of instance \"inst2\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { { 192 352 512 304 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591298269032 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst4 " "Block or symbol \"VCC\" of instance \"inst4\" overlaps another block or symbol" {  } { { "StateMachine.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { { 240 568 584 272 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1591298269032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out StateMachine:inst1\|out:inst3 " "Elaborating entity \"out\" for hierarchy \"StateMachine:inst1\|out:inst3\"" {  } { { "StateMachine.bdf" "inst3" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { { 192 768 928 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff3.bdf 1 1 " "Using design file dff3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DFF3 " "Found entity 1: DFF3" {  } { { "dff3.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/dff3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298269070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1591298269070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF3 StateMachine:inst1\|DFF3:inst " "Elaborating entity \"DFF3\" for hierarchy \"StateMachine:inst1\|DFF3:inst\"" {  } { { "StateMachine.bdf" "inst" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { { 192 584 720 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nxt StateMachine:inst1\|nxt:inst2 " "Elaborating entity \"nxt\" for hierarchy \"StateMachine:inst1\|nxt:inst2\"" {  } { { "StateMachine.bdf" "inst2" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/StateMachine.bdf" { { 192 352 512 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst4 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 184 352 568 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal equal:inst18 " "Elaborating entity \"equal\" for hierarchy \"equal:inst18\"" {  } { { "CPU.bdf" "inst18" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 768 1032 1176 848 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:inst10 " "Elaborating entity \"top\" for hierarchy \"top:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 160 1080 1280 320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF top:inst10\|LPM_DFF:CARRY " "Elaborating entity \"LPM_DFF\" for hierarchy \"top:inst10\|LPM_DFF:CARRY\"" {  } { { "top.bdf" "CARRY" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|LPM_DFF:CARRY " "Elaborated megafunction instantiation \"top:inst10\|LPM_DFF:CARRY\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|LPM_DFF:CARRY " "Instantiated megafunction \"top:inst10\|LPM_DFF:CARRY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298269253 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 240 1584 1760 416 "CARRY" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298269253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:inst10\|alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"top:inst10\|alu:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 168 1096 1320 408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(46) " "Verilog HDL assignment warning at alu.v(46): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269254 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(71) " "Verilog HDL assignment warning at alu.v(71): truncated value with size 32 to match size of target (17)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269254 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 alu.v(72) " "Verilog HDL assignment warning at alu.v(72): truncated value with size 32 to match size of target (17)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269259 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(67) " "Verilog HDL Case Statement warning at alu.v(67): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1591298269260 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusum alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"alusum\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269288 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul0 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul0\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269288 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul1 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul2 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul2\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul3 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul3\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul4 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul4\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul5 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul5\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul6 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul6\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul7 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul7\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul8 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul8\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269293 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul9 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul9\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul10 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul10\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul11 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul11\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul12 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul12\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul13 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul13\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul14 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul14\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul15 alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul15\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269294 "|CPU|top:inst10|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mul alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): inferring latch(es) for variable \"mul\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1591298269295 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[0\] alu.v(67) " "Inferred latch for \"alusum\[0\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[1\] alu.v(67) " "Inferred latch for \"alusum\[1\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[2\] alu.v(67) " "Inferred latch for \"alusum\[2\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[3\] alu.v(67) " "Inferred latch for \"alusum\[3\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[4\] alu.v(67) " "Inferred latch for \"alusum\[4\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[5\] alu.v(67) " "Inferred latch for \"alusum\[5\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[6\] alu.v(67) " "Inferred latch for \"alusum\[6\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[7\] alu.v(67) " "Inferred latch for \"alusum\[7\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[8\] alu.v(67) " "Inferred latch for \"alusum\[8\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[9\] alu.v(67) " "Inferred latch for \"alusum\[9\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[10\] alu.v(67) " "Inferred latch for \"alusum\[10\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[11\] alu.v(67) " "Inferred latch for \"alusum\[11\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[12\] alu.v(67) " "Inferred latch for \"alusum\[12\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[13\] alu.v(67) " "Inferred latch for \"alusum\[13\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[14\] alu.v(67) " "Inferred latch for \"alusum\[14\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[15\] alu.v(67) " "Inferred latch for \"alusum\[15\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusum\[16\] alu.v(67) " "Inferred latch for \"alusum\[16\]\" at alu.v(67)" {  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269306 "|CPU|top:inst10|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers top:inst10\|Registers:inst " "Elaborating entity \"Registers\" for hierarchy \"top:inst10\|Registers:inst\"" {  } { { "top.bdf" "inst" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 224 432 632 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourinputbusmux top:inst10\|Registers:inst\|fourinputbusmux:inst " "Elaborating entity \"fourinputbusmux\" for hierarchy \"top:inst10\|Registers:inst\|fourinputbusmux:inst\"" {  } { { "Registers.bdf" "inst" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { { 440 1376 1544 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF top:inst10\|Registers:inst\|LPM_FF:inst4 " "Elaborating entity \"LPM_FF\" for hierarchy \"top:inst10\|Registers:inst\|LPM_FF:inst4\"" {  } { { "Registers.bdf" "inst4" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|Registers:inst\|LPM_FF:inst4 " "Elaborated megafunction instantiation \"top:inst10\|Registers:inst\|LPM_FF:inst4\"" {  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|Registers:inst\|LPM_FF:inst4 " "Instantiated megafunction \"top:inst10\|Registers:inst\|LPM_FF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298269446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298269446 ""}  } { { "Registers.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { { 184 752 928 328 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298269446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeenabledecoder top:inst10\|Registers:inst\|writeenabledecoder:inst1 " "Elaborating entity \"writeenabledecoder\" for hierarchy \"top:inst10\|Registers:inst\|writeenabledecoder:inst1\"" {  } { { "Registers.bdf" "inst1" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/Registers.bdf" { { 616 328 464 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(12) " "Verilog HDL assignment warning at WriteEnableDecoder.v(12): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269468 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(13) " "Verilog HDL assignment warning at WriteEnableDecoder.v(13): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269468 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(14) " "Verilog HDL assignment warning at WriteEnableDecoder.v(14): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269468 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 WriteEnableDecoder.v(15) " "Verilog HDL assignment warning at WriteEnableDecoder.v(15): truncated value with size 32 to match size of target (1)" {  } { { "WriteEnableDecoder.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/WriteEnableDecoder.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298269468 "|CPU|top:inst10|Registers:inst|writeenabledecoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX top:inst10\|BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"top:inst10\|BUSMUX:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst3\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|BUSMUX:inst3 " "Instantiated megafunction \"top:inst10\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298269529 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298269529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000 top:inst10\|BUSMUX:inst3 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"top:inst10\|BUSMUX:inst3\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 160 240 352 248 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n0d " "Found entity 1: mux_n0d" {  } { { "db/mux_n0d.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_n0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298269716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298269716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n0d top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_n0d:auto_generated " "Elaborating entity \"mux_n0d\" for hierarchy \"top:inst10\|BUSMUX:inst3\|lpm_mux:\$00000\|mux_n0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX top:inst10\|BUSMUX:inst4 " "Elaborating entity \"BUSMUX\" for hierarchy \"top:inst10\|BUSMUX:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst4\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|BUSMUX:inst4 " "Instantiated megafunction \"top:inst10\|BUSMUX:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298269764 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298269764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298269766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000 top:inst10\|BUSMUX:inst4 " "Elaborated megafunction instantiation \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\", which is child of megafunction instantiation \"top:inst10\|BUSMUX:inst4\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { 368 96 208 456 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2vc " "Found entity 1: mux_2vc" {  } { { "db/mux_2vc.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_2vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298270184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298270184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2vc top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_2vc:auto_generated " "Elaborating entity \"mux_2vc\" for hierarchy \"top:inst10\|BUSMUX:inst4\|lpm_mux:\$00000\|mux_2vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF top:inst10\|LPM_DFF:OUTPUT " "Elaborating entity \"LPM_DFF\" for hierarchy \"top:inst10\|LPM_DFF:OUTPUT\"" {  } { { "top.bdf" "OUTPUT" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:inst10\|LPM_DFF:OUTPUT " "Elaborated megafunction instantiation \"top:inst10\|LPM_DFF:OUTPUT\"" {  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:inst10\|LPM_DFF:OUTPUT " "Instantiated megafunction \"top:inst10\|LPM_DFF:OUTPUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270304 ""}  } { { "top.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/top.bdf" { { -168 856 1032 8 "OUTPUT" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298270304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 200 1672 1888 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/DataRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/DataRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270653 ""}  } { { "DataRAM.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/DataRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298270653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdg1 " "Found entity 1: altsyncram_bdg1" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298270764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298270764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdg1 DataRAM:inst\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated " "Elaborating entity \"altsyncram_bdg1\" for hierarchy \"DataRAM:inst\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst6 " "Instantiated megafunction \"BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 11 " "Parameter \"WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298270821 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298270821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst6\|lpm_mux:\$00000 BUSMUX:inst6 " "Elaborated megafunction instantiation \"BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 48 1400 1512 136 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i0d " "Found entity 1: mux_i0d" {  } { { "db/mux_i0d.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/mux_i0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298270922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298270922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i0d BUSMUX:inst6\|lpm_mux:\$00000\|mux_i0d:auto_generated " "Elaborating entity \"mux_i0d\" for hierarchy \"BUSMUX:inst6\|lpm_mux:\$00000\|mux_i0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMinstr RAMinstr:inst2 " "Elaborating entity \"RAMinstr\" for hierarchy \"RAMinstr:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 184 24 240 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298270962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:PC " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:PC\"" {  } { { "CPU.bdf" "PC" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:PC " "Elaborated megafunction instantiation \"LPM_COUNTER:PC\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:PC " "Instantiated megafunction \"LPM_COUNTER:PC\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298271115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298271115 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 120 -560 -424 320 "PC" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298271115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mij " "Found entity 1: cntr_mij" {  } { { "db/cntr_mij.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/cntr_mij.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298271216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298271216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mij LPM_COUNTER:PC\|cntr_mij:auto_generated " "Elaborating entity \"cntr_mij\" for hierarchy \"LPM_COUNTER:PC\|cntr_mij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxtn2lvn sxtn2lvn:inst8 " "Elaborating entity \"sxtn2lvn\" for hierarchy \"sxtn2lvn:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 96 1712 1880 176 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plsone plsone:inst19 " "Elaborating entity \"plsone\" for hierarchy \"plsone:inst19\"" {  } { { "CPU.bdf" "inst19" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { -40 1728 1896 40 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 plsone.v(7) " "Verilog HDL assignment warning at plsone.v(7): truncated value with size 32 to match size of target (16)" {  } { { "plsone.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/plsone.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591298271302 "|CPU|plsone:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvn2sxtn lvn2sxtn:inst17 " "Elaborating entity \"lvn2sxtn\" for hierarchy \"lvn2sxtn:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 664 1024 1192 744 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB LPM_ADD_SUB:inst9 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"LPM_ADD_SUB:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ADD_SUB:inst9 " "Elaborated megafunction instantiation \"LPM_ADD_SUB:inst9\"" {  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ADD_SUB:inst9 " "Instantiated megafunction \"LPM_ADD_SUB:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298271395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591298271395 ""}  } { { "CPU.bdf" "" { Schematic "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/CPU.bdf" { { 376 1312 1472 544 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591298271395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rec " "Found entity 1: add_sub_rec" {  } { { "db/add_sub_rec.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/add_sub_rec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591298271478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298271478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rec LPM_ADD_SUB:inst9\|add_sub_rec:auto_generated " "Elaborating entity \"add_sub_rec\" for hierarchy \"LPM_ADD_SUB:inst9\|add_sub_rec:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298271486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[4\] " "Latch top:inst10\|alu:inst6\|alusum\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272994 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[3\] " "Latch top:inst10\|alu:inst6\|alusum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272994 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[13\] " "Latch top:inst10\|alu:inst6\|alusum\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272994 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[1\] " "Latch top:inst10\|alu:inst6\|alusum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272994 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[0\] " "Latch top:inst10\|alu:inst6\|alusum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272995 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[2\] " "Latch top:inst10\|alu:inst6\|alusum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272995 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[15\] " "Latch top:inst10\|alu:inst6\|alusum\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272995 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[14\] " "Latch top:inst10\|alu:inst6\|alusum\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272995 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[12\] " "Latch top:inst10\|alu:inst6\|alusum\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272995 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[11\] " "Latch top:inst10\|alu:inst6\|alusum\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[10\] " "Latch top:inst10\|alu:inst6\|alusum\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[9\] " "Latch top:inst10\|alu:inst6\|alusum\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[8\] " "Latch top:inst10\|alu:inst6\|alusum\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[7\] " "Latch top:inst10\|alu:inst6\|alusum\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[6\] " "Latch top:inst10\|alu:inst6\|alusum\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[5\] " "Latch top:inst10\|alu:inst6\|alusum\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top:inst10\|alu:inst6\|alusum\[16\] " "Latch top:inst10\|alu:inst6\|alusum\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal RAMinstr:inst2\|altsyncram:altsyncram_component\|altsyncram_bdg1:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/db/altsyncram_bdg1.tdf" 33 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1591298272996 ""}  } { { "alu.v" "" { Text "C:/Users/apant/OneDrive - Imperial College London/ELEC40006 - Electronics Design Project 1 2019-2020/CPU_Project/alu.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1591298272996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591298273357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591298274828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591298274828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1046 " "Implemented 1046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591298275323 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591298275323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "868 " "Implemented 868 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591298275323 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591298275323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591298275323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591298275443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 04 22:17:55 2020 " "Processing ended: Thu Jun 04 22:17:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591298275443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591298275443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591298275443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591298275443 ""}
