D:/CMP/CMP5/Arch/project/Codes/ExecutionUnit.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/ExecutionUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ExecutionUnit

Top level modules:
	ExecutionUnit

} {} {}} D:/CMP/CMP5/Arch/project/Codes/MEM_TB.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/MEM_TB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_TB

Top level modules:
	MEM_TB

} {} {}} D:/CMP/CMP5/Arch/project/Codes/CU_tb.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/CU_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CU_tb

Top level modules:
	CU_tb

} {} {}} D:/CMP/CMP5/Arch/project/Codes/RegFile.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/RegFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} D:/CMP/CMP5/Arch/project/Codes/TB.v {2 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/TB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX
** Warning: D:/CMP/CMP5/Arch/project/Codes/TB.v(1): (vlog-2283) Extra semicolon in $unit (global) scope.
-- Compiling module ExecutionUnit
** Warning: D:/CMP/CMP5/Arch/project/Codes/TB.v(2): (vlog-2283) Extra semicolon in $unit (global) scope.
-- Compiling module EX_MEM
** Warning: D:/CMP/CMP5/Arch/project/Codes/TB.v(3): (vlog-2283) Extra semicolon in $unit (global) scope.
-- Compiling module TB

Top level modules:
	TB

} {} {}} D:/CMP/CMP5/Arch/project/Codes/Memory.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Memory

Top level modules:
	Memory

} {} {}} D:/CMP/CMP5/Arch/project/Codes/MemoryUnit.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/MemoryUnit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_WB
-- Compiling module MEM_WB
-- Compiling module Memory
-- Compiling module MemoryUnit

Top level modules:
	MEM_WB
	MemoryUnit

} {} {}} D:/CMP/CMP5/Arch/project/Codes/DecodingStage.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/DecodingStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegFile
-- Compiling module Mux2inputs
-- Compiling module DecodingStage

Top level modules:
	DecodingStage

} {} {}} D:/CMP/CMP5/Arch/project/Codes/MEM_WB.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/MEM_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_WB

Top level modules:
	MEM_WB

} {} {}} D:/CMP/CMP5/Arch/project/Codes/Mux2Inputs.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/Mux2Inputs.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux2inputs

Top level modules:
	Mux2inputs

} {} {}} D:/CMP/CMP5/Arch/project/Codes/CU.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/CU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CU

Top level modules:
	CU

} {} {}} D:/CMP/CMP5/Arch/project/Codes/ID_EX.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/ID_EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} D:/CMP/CMP5/Arch/project/Codes/Mux_WB.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/Mux_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_WB

Top level modules:
	Mux_WB

} {} {}} D:/CMP/CMP5/Arch/project/Codes/EX_MEM.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/EX_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} D:/CMP/CMP5/Arch/project/Codes/IF_ID.v {1 {vlog -work work -stats=none D:/CMP/CMP5/Arch/project/Codes/IF_ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}}
