$comment
	File created using the following command:
		vcd file WheelOfFortune.msim.vcd -direction
$end
$date
	Tue Dec 17 02:02:55 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module wheeloffortune_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " led [3] $end
$var wire 1 # led [2] $end
$var wire 1 $ led [1] $end
$var wire 1 % led [0] $end
$var wire 1 & opcode [2] $end
$var wire 1 ' opcode [1] $end
$var wire 1 ( opcode [0] $end
$var wire 1 ) reset $end
$var wire 1 * ssd0 [6] $end
$var wire 1 + ssd0 [5] $end
$var wire 1 , ssd0 [4] $end
$var wire 1 - ssd0 [3] $end
$var wire 1 . ssd0 [2] $end
$var wire 1 / ssd0 [1] $end
$var wire 1 0 ssd0 [0] $end
$var wire 1 1 ssd1 [6] $end
$var wire 1 2 ssd1 [5] $end
$var wire 1 3 ssd1 [4] $end
$var wire 1 4 ssd1 [3] $end
$var wire 1 5 ssd1 [2] $end
$var wire 1 6 ssd1 [1] $end
$var wire 1 7 ssd1 [0] $end
$var wire 1 8 ssd2 [6] $end
$var wire 1 9 ssd2 [5] $end
$var wire 1 : ssd2 [4] $end
$var wire 1 ; ssd2 [3] $end
$var wire 1 < ssd2 [2] $end
$var wire 1 = ssd2 [1] $end
$var wire 1 > ssd2 [0] $end
$var wire 1 ? ssd3 [6] $end
$var wire 1 @ ssd3 [5] $end
$var wire 1 A ssd3 [4] $end
$var wire 1 B ssd3 [3] $end
$var wire 1 C ssd3 [2] $end
$var wire 1 D ssd3 [1] $end
$var wire 1 E ssd3 [0] $end

$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var wire 1 I devoe $end
$var wire 1 J devclrn $end
$var wire 1 K devpor $end
$var wire 1 L ww_devoe $end
$var wire 1 M ww_devclrn $end
$var wire 1 N ww_devpor $end
$var wire 1 O ww_clk $end
$var wire 1 P ww_led [3] $end
$var wire 1 Q ww_led [2] $end
$var wire 1 R ww_led [1] $end
$var wire 1 S ww_led [0] $end
$var wire 1 T ww_opcode [2] $end
$var wire 1 U ww_opcode [1] $end
$var wire 1 V ww_opcode [0] $end
$var wire 1 W ww_ssd0 [6] $end
$var wire 1 X ww_ssd0 [5] $end
$var wire 1 Y ww_ssd0 [4] $end
$var wire 1 Z ww_ssd0 [3] $end
$var wire 1 [ ww_ssd0 [2] $end
$var wire 1 \ ww_ssd0 [1] $end
$var wire 1 ] ww_ssd0 [0] $end
$var wire 1 ^ ww_ssd1 [6] $end
$var wire 1 _ ww_ssd1 [5] $end
$var wire 1 ` ww_ssd1 [4] $end
$var wire 1 a ww_ssd1 [3] $end
$var wire 1 b ww_ssd1 [2] $end
$var wire 1 c ww_ssd1 [1] $end
$var wire 1 d ww_ssd1 [0] $end
$var wire 1 e ww_ssd2 [6] $end
$var wire 1 f ww_ssd2 [5] $end
$var wire 1 g ww_ssd2 [4] $end
$var wire 1 h ww_ssd2 [3] $end
$var wire 1 i ww_ssd2 [2] $end
$var wire 1 j ww_ssd2 [1] $end
$var wire 1 k ww_ssd2 [0] $end
$var wire 1 l ww_ssd3 [6] $end
$var wire 1 m ww_ssd3 [5] $end
$var wire 1 n ww_ssd3 [4] $end
$var wire 1 o ww_ssd3 [3] $end
$var wire 1 p ww_ssd3 [2] $end
$var wire 1 q ww_ssd3 [1] $end
$var wire 1 r ww_ssd3 [0] $end
$var wire 1 s ww_reset $end
$var wire 1 t \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 u \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 v \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 w \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 x \count[0]~clkctrl_INCLK_bus\ [3] $end
$var wire 1 y \count[0]~clkctrl_INCLK_bus\ [2] $end
$var wire 1 z \count[0]~clkctrl_INCLK_bus\ [1] $end
$var wire 1 { \count[0]~clkctrl_INCLK_bus\ [0] $end
$var wire 1 | \rtl~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 } \rtl~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 ~ \rtl~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 !! \rtl~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 "! \led[0]~output_o\ $end
$var wire 1 #! \led[1]~output_o\ $end
$var wire 1 $! \led[2]~output_o\ $end
$var wire 1 %! \led[3]~output_o\ $end
$var wire 1 &! \ssd0[0]~output_o\ $end
$var wire 1 '! \ssd0[1]~output_o\ $end
$var wire 1 (! \ssd0[2]~output_o\ $end
$var wire 1 )! \ssd0[3]~output_o\ $end
$var wire 1 *! \ssd0[4]~output_o\ $end
$var wire 1 +! \ssd0[5]~output_o\ $end
$var wire 1 ,! \ssd0[6]~output_o\ $end
$var wire 1 -! \ssd1[0]~output_o\ $end
$var wire 1 .! \ssd1[1]~output_o\ $end
$var wire 1 /! \ssd1[2]~output_o\ $end
$var wire 1 0! \ssd1[3]~output_o\ $end
$var wire 1 1! \ssd1[4]~output_o\ $end
$var wire 1 2! \ssd1[5]~output_o\ $end
$var wire 1 3! \ssd1[6]~output_o\ $end
$var wire 1 4! \ssd2[0]~output_o\ $end
$var wire 1 5! \ssd2[1]~output_o\ $end
$var wire 1 6! \ssd2[2]~output_o\ $end
$var wire 1 7! \ssd2[3]~output_o\ $end
$var wire 1 8! \ssd2[4]~output_o\ $end
$var wire 1 9! \ssd2[5]~output_o\ $end
$var wire 1 :! \ssd2[6]~output_o\ $end
$var wire 1 ;! \ssd3[0]~output_o\ $end
$var wire 1 <! \ssd3[1]~output_o\ $end
$var wire 1 =! \ssd3[2]~output_o\ $end
$var wire 1 >! \ssd3[3]~output_o\ $end
$var wire 1 ?! \ssd3[4]~output_o\ $end
$var wire 1 @! \ssd3[5]~output_o\ $end
$var wire 1 A! \ssd3[6]~output_o\ $end
$var wire 1 B! \opcode[2]~input_o\ $end
$var wire 1 C! \opcode[1]~input_o\ $end
$var wire 1 D! \clk~input_o\ $end
$var wire 1 E! \clk~inputclkctrl_outclk\ $end
$var wire 1 F! \count[0]~75_combout\ $end
$var wire 1 G! \count[0]~feeder_combout\ $end
$var wire 1 H! \reset~input_o\ $end
$var wire 1 I! \count[1]~25_combout\ $end
$var wire 1 J! \count[1]~feeder_combout\ $end
$var wire 1 K! \count[1]~26\ $end
$var wire 1 L! \count[2]~27_combout\ $end
$var wire 1 M! \opcode[0]~input_o\ $end
$var wire 1 N! \count[2]~28\ $end
$var wire 1 O! \count[3]~29_combout\ $end
$var wire 1 P! \count[3]~30\ $end
$var wire 1 Q! \count[4]~31_combout\ $end
$var wire 1 R! \count[4]~32\ $end
$var wire 1 S! \count[5]~33_combout\ $end
$var wire 1 T! \count[5]~34\ $end
$var wire 1 U! \count[6]~35_combout\ $end
$var wire 1 V! \count[6]~36\ $end
$var wire 1 W! \count[7]~37_combout\ $end
$var wire 1 X! \count[7]~38\ $end
$var wire 1 Y! \count[8]~39_combout\ $end
$var wire 1 Z! \count[8]~40\ $end
$var wire 1 [! \count[9]~41_combout\ $end
$var wire 1 \! \count[9]~42\ $end
$var wire 1 ]! \count[10]~43_combout\ $end
$var wire 1 ^! \count[10]~44\ $end
$var wire 1 _! \count[11]~45_combout\ $end
$var wire 1 `! \count[11]~46\ $end
$var wire 1 a! \count[12]~47_combout\ $end
$var wire 1 b! \count[12]~48\ $end
$var wire 1 c! \count[13]~49_combout\ $end
$var wire 1 d! \count[13]~50\ $end
$var wire 1 e! \count[14]~51_combout\ $end
$var wire 1 f! \count[14]~52\ $end
$var wire 1 g! \count[15]~53_combout\ $end
$var wire 1 h! \count[15]~54\ $end
$var wire 1 i! \count[16]~55_combout\ $end
$var wire 1 j! \count[16]~56\ $end
$var wire 1 k! \count[17]~57_combout\ $end
$var wire 1 l! \count[17]~58\ $end
$var wire 1 m! \count[18]~59_combout\ $end
$var wire 1 n! \count[18]~60\ $end
$var wire 1 o! \count[19]~61_combout\ $end
$var wire 1 p! \count[19]~62\ $end
$var wire 1 q! \count[20]~63_combout\ $end
$var wire 1 r! \count[20]~64\ $end
$var wire 1 s! \count[21]~65_combout\ $end
$var wire 1 t! \count[21]~66\ $end
$var wire 1 u! \count[22]~67_combout\ $end
$var wire 1 v! \Mux0~3_combout\ $end
$var wire 1 w! \Mux0~4_combout\ $end
$var wire 1 x! \count[22]~68\ $end
$var wire 1 y! \count[23]~69_combout\ $end
$var wire 1 z! \count[23]~70\ $end
$var wire 1 {! \count[24]~71_combout\ $end
$var wire 1 |! \count[24]~72\ $end
$var wire 1 }! \count[25]~73_combout\ $end
$var wire 1 ~! \Mux0~1_combout\ $end
$var wire 1 !" \Mux0~0_combout\ $end
$var wire 1 "" \Mux0~2_combout\ $end
$var wire 1 #" \rtl~0_combout\ $end
$var wire 1 $" \rtl~0clkctrl_outclk\ $end
$var wire 1 %" \ledout[1]~1_combout\ $end
$var wire 1 &" \ledout[2]~feeder_combout\ $end
$var wire 1 '" \ledout[3]~feeder_combout\ $end
$var wire 1 (" \ledout[0]~0_combout\ $end
$var wire 1 )" \count[0]~clkctrl_outclk\ $end
$var wire 1 *" \fcount[0]~0_combout\ $end
$var wire 1 +" \Add1~0_combout\ $end
$var wire 1 ," \Add1~1\ $end
$var wire 1 -" \Add1~2_combout\ $end
$var wire 1 ." \Add1~3\ $end
$var wire 1 /" \Add1~4_combout\ $end
$var wire 1 0" \u0|cathodes[0]~0_combout\ $end
$var wire 1 1" \u0|cathodes[1]~1_combout\ $end
$var wire 1 2" \u0|cathodes[1]~2_combout\ $end
$var wire 1 3" \u0|cathodes[2]~3_combout\ $end
$var wire 1 4" \u0|cathodes[3]~4_combout\ $end
$var wire 1 5" \u0|cathodes[4]~5_combout\ $end
$var wire 1 6" \u0|cathodes[5]~6_combout\ $end
$var wire 1 7" \u0|cathodes[6]~7_combout\ $end
$var wire 1 8" \Add1~5\ $end
$var wire 1 9" \Add1~6_combout\ $end
$var wire 1 :" \Add1~7\ $end
$var wire 1 ;" \Add1~8_combout\ $end
$var wire 1 <" \Add1~9\ $end
$var wire 1 =" \Add1~10_combout\ $end
$var wire 1 >" \Add1~11\ $end
$var wire 1 ?" \Add1~12_combout\ $end
$var wire 1 @" \Add1~13\ $end
$var wire 1 A" \Add1~14_combout\ $end
$var wire 1 B" \Add1~15\ $end
$var wire 1 C" \Add1~16_combout\ $end
$var wire 1 D" \Add1~17\ $end
$var wire 1 E" \Add1~18_combout\ $end
$var wire 1 F" \Add1~19\ $end
$var wire 1 G" \Add1~20_combout\ $end
$var wire 1 H" \u2|cathodes[0]~0_combout\ $end
$var wire 1 I" \u2|cathodes[1]~1_combout\ $end
$var wire 1 J" \u2|cathodes[2]~2_combout\ $end
$var wire 1 K" \u2|cathodes[3]~3_combout\ $end
$var wire 1 L" \u2|cathodes[4]~4_combout\ $end
$var wire 1 M" \u2|cathodes[5]~5_combout\ $end
$var wire 1 N" \u2|cathodes[6]~6_combout\ $end
$var wire 1 O" \Add1~21\ $end
$var wire 1 P" \Add1~22_combout\ $end
$var wire 1 Q" \Add1~23\ $end
$var wire 1 R" \Add1~24_combout\ $end
$var wire 1 S" \Add1~25\ $end
$var wire 1 T" \Add1~26_combout\ $end
$var wire 1 U" \Add1~27\ $end
$var wire 1 V" \Add1~28_combout\ $end
$var wire 1 W" \u3|cathodes[0]~0_combout\ $end
$var wire 1 X" \u3|cathodes[1]~1_combout\ $end
$var wire 1 Y" \u3|cathodes[2]~2_combout\ $end
$var wire 1 Z" \u3|cathodes[3]~3_combout\ $end
$var wire 1 [" \u3|cathodes[4]~4_combout\ $end
$var wire 1 \" \u3|cathodes[5]~5_combout\ $end
$var wire 1 ]" \u3|cathodes[6]~6_combout\ $end
$var wire 1 ^" count [31] $end
$var wire 1 _" count [30] $end
$var wire 1 `" count [29] $end
$var wire 1 a" count [28] $end
$var wire 1 b" count [27] $end
$var wire 1 c" count [26] $end
$var wire 1 d" count [25] $end
$var wire 1 e" count [24] $end
$var wire 1 f" count [23] $end
$var wire 1 g" count [22] $end
$var wire 1 h" count [21] $end
$var wire 1 i" count [20] $end
$var wire 1 j" count [19] $end
$var wire 1 k" count [18] $end
$var wire 1 l" count [17] $end
$var wire 1 m" count [16] $end
$var wire 1 n" count [15] $end
$var wire 1 o" count [14] $end
$var wire 1 p" count [13] $end
$var wire 1 q" count [12] $end
$var wire 1 r" count [11] $end
$var wire 1 s" count [10] $end
$var wire 1 t" count [9] $end
$var wire 1 u" count [8] $end
$var wire 1 v" count [7] $end
$var wire 1 w" count [6] $end
$var wire 1 x" count [5] $end
$var wire 1 y" count [4] $end
$var wire 1 z" count [3] $end
$var wire 1 {" count [2] $end
$var wire 1 |" count [1] $end
$var wire 1 }" count [0] $end
$var wire 1 ~" ledout [3] $end
$var wire 1 !# ledout [2] $end
$var wire 1 "# ledout [1] $end
$var wire 1 ## ledout [0] $end
$var wire 1 $# fcount [15] $end
$var wire 1 %# fcount [14] $end
$var wire 1 &# fcount [13] $end
$var wire 1 '# fcount [12] $end
$var wire 1 (# fcount [11] $end
$var wire 1 )# fcount [10] $end
$var wire 1 *# fcount [9] $end
$var wire 1 +# fcount [8] $end
$var wire 1 ,# fcount [7] $end
$var wire 1 -# fcount [6] $end
$var wire 1 .# fcount [5] $end
$var wire 1 /# fcount [4] $end
$var wire 1 0# fcount [3] $end
$var wire 1 1# fcount [2] $end
$var wire 1 2# fcount [1] $end
$var wire 1 3# fcount [0] $end
$var wire 1 4# \ALT_INV_reset~input_o\ $end
$var wire 1 5# \u3|ALT_INV_cathodes[2]~2_combout\ $end
$var wire 1 6# \u2|ALT_INV_cathodes[2]~2_combout\ $end
$var wire 1 7# \u0|ALT_INV_cathodes[2]~3_combout\ $end
$var wire 1 8# ALT_INV_ledout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0)
0F
1G
xH
1I
1J
1K
1L
1M
1N
0O
0s
1"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
xB!
xC!
0D!
0E!
1F!
1G!
0H!
0I!
0J!
0K!
0L!
xM!
1N!
0O!
0P!
0Q!
1R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
1v!
1w!
1x!
0y!
0z!
0{!
1|!
0}!
1~!
1!"
1""
0#"
0$"
1%"
0&"
0'"
1("
0)"
1*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
13"
04"
05"
06"
17"
08"
09"
1:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
1F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
1N"
0O"
0P"
1Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
1]"
14#
05#
06#
07#
0P
0Q
0R
1S
xT
xU
xV
1W
0X
0Y
0Z
0[
0\
0]
1^
0_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
0r
x^"
x_"
x`"
xa"
xb"
xc"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
18#
1t
1u
1v
0w
1|
1}
1~
0!!
1x
1y
1z
0{
0"
0#
0$
1%
x&
x'
x(
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
$end
#50000
1!
1O
1D!
1w
1E!
1}"
1{
0F!
1I!
1J!
0G!
1)"
13#
0*"
1+"
10"
14"
15"
16"
1+!
12!
1*!
11!
1)!
10!
1&!
1-!
1X
1_
1Y
1`
1Z
1a
1]
1d
10
1-
1,
1+
17
14
13
12
#100000
0!
0O
0D!
0w
0E!
#150000
1!
1O
1D!
1w
1E!
0}"
1|"
0{
1F!
1G!
0)"
#200000
0!
0O
0D!
0w
0E!
#220000
1)
1s
1H!
04#
0|"
0I!
0J!
#250000
1!
1O
1D!
1w
1E!
#300000
0!
0O
0D!
0w
0E!
#350000
1!
1O
1D!
1w
1E!
#370000
0)
0s
0H!
14#
#400000
0!
0O
0D!
0w
0E!
#450000
1!
1O
1D!
1w
1E!
1}"
1{
0F!
1I!
1J!
0G!
1)"
03#
12#
1*"
00"
03"
04"
05"
07"
17#
0,!
03!
0*!
01!
0)!
00!
0&!
0-!
1(!
1/!
0W
0^
0Y
0`
0Z
0a
0]
0d
1[
1b
00
0-
0,
0*
07
04
03
01
1.
15
#500000
0!
0O
0D!
0w
0E!
#550000
1!
1O
1D!
1w
1E!
0}"
1|"
0{
1F!
1G!
0)"
#600000
0!
0O
0D!
0w
0E!
#650000
1!
1O
1D!
1w
1E!
1}"
1{
0F!
0I!
1K!
1L!
0J!
0G!
1)"
13#
0*"
0+"
1,"
11"
13"
15"
07#
1-"
1*!
11!
0(!
0/!
1Y
1`
0[
0b
1,
13
0.
05
#700000
0!
0O
0D!
0w
0E!
#750000
1!
1O
1D!
1w
1{"
0L!
0N!
xv!
1E!
xw!
1O!
0}"
0|"
x#"
0{
1F!
0K!
x!!
1L!
1N!
1G!
0)"
x$"
0O!
#800000
0!
0O
0D!
0w
0E!
#850000
1!
1O
1D!
1w
1E!
1}"
1{
0F!
1I!
1J!
0G!
1)"
03#
02#
11#
0-"
0."
1*"
0,"
10"
01"
14"
06"
1-"
1."
1/"
0/"
0+!
02!
1)!
10!
1&!
1-!
0X
0_
1Z
1a
1]
1d
10
1-
0+
17
14
02
#900000
0!
0O
0D!
0w
0E!
#950000
1!
1O
1D!
1w
1E!
0}"
1|"
0{
1F!
1G!
0)"
#1000000
