$date
	Sat Sep 23 17:22:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sr_Latch $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var reg 1 " Q $end
$var reg 1 ! Q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
x"
x!
$end
#10
0!
1"
1$
#20
1#
#30
1!
0"
0$
#40
0#
#50
0!
1"
1$
#60
1#
#70
1!
0"
0$
#80
0#
#90
