module inst_mem(
    input [31:0] A //PC,
    output [31:0] rd //instr
);
wire [31:0] data;
reg [31:0] inst_mem [0:63];
assign rd=data;
assign data=inst_mem[A];
endmodule