\hypertarget{union__hw__can__mcr}{}\section{\+\_\+hw\+\_\+can\+\_\+mcr Union Reference}
\label{union__hw__can__mcr}\index{\+\_\+hw\+\_\+can\+\_\+mcr@{\+\_\+hw\+\_\+can\+\_\+mcr}}


H\+W\+\_\+\+C\+A\+N\+\_\+\+M\+CR -\/ Module Configuration Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+can.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__can__mcr_1_1__hw__can__mcr__bitfields}{\+\_\+hw\+\_\+can\+\_\+mcr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__can__mcr_ac8cf5202f3c6dc2a2bd9aa0bf1d97b48}{}\label{union__hw__can__mcr_ac8cf5202f3c6dc2a2bd9aa0bf1d97b48}

\item 
struct \hyperlink{struct__hw__can__mcr_1_1__hw__can__mcr__bitfields}{\+\_\+hw\+\_\+can\+\_\+mcr\+::\+\_\+hw\+\_\+can\+\_\+mcr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__can__mcr_a6f498b501dadb4ab3b5e68b78f13ed94}{}\label{union__hw__can__mcr_a6f498b501dadb4ab3b5e68b78f13ed94}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+A\+N\+\_\+\+M\+CR -\/ Module Configuration Register (RW) 

Reset value\+: 0x\+D890000\+FU

This register defines global system configurations, such as the module operation modes and the maximum message buffer configuration. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+can.\+h\end{DoxyCompactItemize}
