"""
The Assembly Chronicles - PIC
Macros para generación automática de referencias a Datasheets
"""


def define_env(env):
    """
    Esta es la función hook que mkdocs-macros llama al iniciar.
    Aquí definimos las variables y funciones disponibles en los .md
    """

    # -------------------------------------------------------------------------
    # 1. Diccionarios de Secciones (Base de Datos)
    # -------------------------------------------------------------------------

    # Diccionario Q10 (PIC18F47Q10)
    Q10_SECTIONS = {'1': 'Pin Diagrams', '2': 'Device Overview', '2.1': 'New Core Features', '2.1.1': 'Low-Power Technology', '2.1.2': 'Multiple Oscillator Options and Features', '2.2': 'Other Special Features', '2.3': 'Details on Individual Family Members', '2.4': 'Register and Bit Naming Conventions', '2.4.1': 'Register Names', '2.4.2': 'Bit Names', '2.4.2.1': 'Short Bit Names', '2.4.2.2': 'Long Bit Names', '2.4.2.3': 'Bit Fields', '2.4.3': 'Register and Bit Naming Exceptions', '2.4.3.1': 'Status, Interrupt, and Mirror Bits', '2.4.3.2': 'Legacy Peripherals', '2.5': 'Register Legend', '3': 'Guidelines for Getting Started with PIC18F27/47Q10 Microcontrollers', '3.1': 'Basic Connection Requirements', '3.2': 'Power Supply Pins', '3.2.1': 'Decoupling Capacitors', '3.2.2': 'Tank Capacitors', '3.3': 'Master Clear (MCLR) Pin', '3.4': 'In-Circuit Serial Programming� (ICSP�) Pins', '3.5': 'External Oscillator Pins', '3.6': 'Unused I/Os', '4': 'Device Configuration', '4.1': 'Configuration Words', '4.2': 'Code Protection', '4.2.1': 'Program Memory Protection', '4.2.2': 'Data Memory Protection', '4.3': 'Write Protection', '4.4': 'User ID', '4.5': 'Device ID and Revision ID', '4.6': 'Register Summary - Configuration Words', '4.7': 'Register Definitions: Configuration Words', '4.7.1': 'CONFIG1', '4.7.2': 'CONFIG2', '4.7.3': 'CONFIG3', '4.7.4': 'CONFIG4', '4.7.5': 'CONFIG5', '4.7.6': 'CONFIG6', '4.8': 'Register Summary - Device and Revision', '4.9': 'Register Definitions: Device and Revision', '4.9.1': 'DEVICE ID', '4.9.2': 'REVISION ID', '5': 'OSC - Oscillator Module', '5.1': 'Overview', '5.2': 'Clock Source Types', '5.2.1': 'External Clock Sources', '5.2.1.1': 'EC Mode', '5.2.1.2': 'LP, XT, HS Modes', '5.2.1.3': 'Oscillator Start-up Timer (OST)', '5.2.1.4': '4x PLL', '5.2.1.5': 'Secondary Oscillator', '5.2.2': 'Internal Clock Sources', '5.2.2.1': 'HFINTOSC', '5.2.2.2': 'MFINTOSC', '5.2.2.3': 'LFINTOSC', '5.2.2.4': 'ADCRC (also referred to as FRC)', '5.2.3': 'Oscillator Status and Adjustments', '5.2.3.1': 'Internal Oscillator Frequency Adjustment', '5.2.3.2': 'Oscillator Status and Manual Enable', '5.2.3.3': 'HFOR and MFOR Bits', '5.3': 'Clock Switching', '5.3.1': 'New Oscillator Source (NOSC) and New Divider Selection Request (NDIV) Bits', '5.3.2': 'PLL Input Switch', '5.3.3': 'Clock Switch and Sleep', '5.4': 'Fail-Safe Clock Monitor', '5.4.1': 'Fail-Safe Detection', '5.4.2': 'Fail-Safe Operation', '5.4.3': 'Fail-Safe Condition Clearing', '5.4.4': 'Reset or Wake-up from Sleep', '5.5': 'Register Summary - OSC', '5.6': 'Register Definitions: Oscillator Control', '5.6.1': 'OSCCON1', '5.6.2': 'OSCCON2', '5.6.3': 'OSCCON3', '5.6.4': 'OSCSTAT', '5.6.5': 'OSCFRQ', '5.6.6': 'OSCTUNE', '5.6.7': 'OSCEN', '6': 'Reference Clock Output Module', '6.1': 'Clock Source', '6.1.1': 'Clock Synchronization', '6.2': 'Programmable Clock Divider', '6.3': 'Selectable Duty Cycle', '6.4': 'Operation in Sleep Mode', '6.5': 'Register Summary: Reference CLK', '6.6': 'Register Definitions: Reference Clock', '6.6.1': 'CLKRCON', '6.6.2': 'CLKRCLK', '7': 'Power-Saving Operation Modes', '7.1': 'Doze Mode', '7.1.1': 'Doze Operation', '7.1.2': 'Interrupts During Doze', '7.2': 'Sleep Mode', '7.2.1': 'Wake-up from Sleep', '7.2.2': 'Wake-up Using Interrupts', '7.2.3': 'Low-Power Sleep Mode', '7.2.3.1': 'Sleep Current vs. Wake-up Time', '7.2.3.2': 'Peripheral Usage in Sleep', '7.3': 'Idle Mode', '7.3.1': 'Idle and Interrupts', '7.3.2': 'Idle and WWDT', '7.4': 'Peripheral Operation in Power-Saving Modes', '7.5': 'Register Summary - Power Savings Control', '7.6': 'Register Definitions: Power Savings Control', '7.6.1': 'VREGCON', '7.6.2': 'CPUDOZE', '8': '(PMD) Peripheral Module Disable', '8.1': 'Disabling a Module', '8.2': 'Enabling a Module', '8.3': 'Register Summary - PMD', '8.4': 'Register Definitions: Peripheral Module Disable', '8.4.1': 'PMD0', '8.4.2': 'PMD1', '8.4.3': 'PMD2', '8.4.4': 'PMD3', '8.4.5': 'PMD4', '8.4.6': 'PMD5', '9': 'Resets', '9.1': 'Power-on Reset (POR)', '9.2': 'Brown-out Reset (BOR)', '9.2.1': 'BOR is Always On', '9.2.2': 'BOR is OFF in Sleep', '9.2.3': 'BOR Controlled by Software', '9.2.4': 'BOR and Bulk Erase', '9.3': 'Low-Power Brown-out Reset (LPBOR)', '9.3.1': 'Enabling LPBOR', '9.3.1.1': 'LPBOR Module Output', '9.4': 'MCLR Reset', '9.4.1': 'MCLR Enabled', '9.4.2': 'MCLR Disabled', '9.5': 'Windowed Watchdog Timer (WWDT) Reset', '9.6': 'RESET Instruction', '9.7': 'Stack Overflow/Underflow Reset', '9.8': 'Programming Mode Exit', '9.9': 'Power-up Timer (PWRT)', '9.10': 'Start-up Sequence', '9.11': 'Determining the Cause of a Reset', '9.12': 'Power Control (PCON0) Register', '9.13': 'Register Summary - BOR Control and Power Control', '9.14': 'Register Definitions: Power Control', '9.14.1': 'BORCON', '9.14.2': 'PCON0', '9.14.3': 'PCON1', '10': 'WWDT - Windowed Watchdog Timer', '10.1': 'Independent Clock Source', '10.2': 'WWDT Operating Modes', '10.2.1': 'WWDT Is Always On', '10.2.2': 'WWDT Is Off in Sleep', '10.2.3': 'WWDT Controlled by Software', '10.3': 'Time-out Period', '10.4': 'Watchdog Window', '10.5': 'Clearing the WWDT', '10.5.1': 'CLRWDT Considerations (Windowed Mode)', '10.6': 'Operation During Sleep', '10.7': 'Register Summary - WDT Control', '10.8': 'Register Definitions: Windowed Watchdog Timer Control', '10.8.1': 'WDTCON0', '10.8.2': 'WDTCON1', '10.8.3': 'WDTPSL', '10.8.4': 'WDTPSH', '10.8.5': 'WDTTMR', '11': 'Memory Organization', '11.1': 'Program Memory Organization', '11.1.1': 'Program Counter', '11.1.2': 'Return Address Stack', '11.1.2.1': 'Top-of-Stack Access', '11.1.2.2': 'Return Stack Pointer', '11.1.2.3': 'Stack Overflow and Underflow Resets', '11.1.2.4': 'PUSH and POP Instructions', '11.1.2.5': 'Fast Register Stack', '11.1.3': 'Look-up Tables in Program Memory', '11.1.3.1': 'Computed GOTO', '11.1.3.2': 'Table Reads and Table Writes', '11.2': 'PIC18 Instruction Cycle', '11.2.1': 'Clocking Scheme', '11.2.2': 'Instruction Flow/Pipelining', '11.2.3': 'Instructions in Program Memory', '11.2.4': 'Two-Word Instructions', '11.3': 'Data Memory Organization', '11.3.1': 'Bank Select Register', '11.3.2': 'Access Bank', '11.3.3': 'General Purpose Register File', '11.3.4': 'Special Function Registers', '11.3.5': 'Status Register', '11.4': 'Data Addressing Modes', '11.4.1': 'Inherent and Literal Addressing', '11.4.2': 'Direct Addressing', '11.4.3': 'Indirect Addressing', '11.4.3.1': 'FSR Registers and the INDF Operand', '11.4.3.2': 'FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW', '11.4.3.3': 'Operations by FSRs on FSRs', '11.5': 'Data Memory and the Extended Instruction Set', '11.5.1': 'Indexed Addressing with Literal Offset', '11.5.2': 'Instructions Affected by Indexed Literal Offset Mode', '11.5.3': 'Mapping the Access Bank in Indexed Literal Offset Mode', '11.6': 'PIC18 Instruction Execution and the Extended Instruction Set', '11.7': 'Register Summary: Memory and Status', '11.8': 'Register Definitions: Memory and Status', '11.8.1': 'PCL', '11.8.2': 'PCLAT', '11.8.3': 'TOS', '11.8.4': 'STKPTR', '11.8.5': 'STATUS', '11.8.6': 'WREG', '11.8.7': 'INDF', '11.8.8': 'POSTDEC', '11.8.9': 'POSTINC', '11.8.10': 'PREINC', '11.8.11': 'PLUSW', '11.8.12': 'FSR', '11.8.13': 'BSR', '12': '(NVM) Nonvolatile Memory Control', '12.1': 'Program Flash Memory', '12.1.1': 'Table Pointer Operations', '12.1.1.1': 'Table Pointer Register', '12.1.1.2': 'Table Latch Register', '12.1.1.3': 'Table Read Operations', '12.1.1.4': 'Table Write Operations', '12.1.1.5': 'Table Pointer Boundaries', '12.1.1.6': 'Reading the Program Flash Memory', '12.1.2': 'NVM Unlock Sequence', '12.1.3': 'Erasing Program Flash Memory (PFM)', '12.1.3.1': 'PFM Erase Sequence', '12.1.4': 'Writing to Program Flash Memory', '12.1.4.1': 'PFM Sector Write Sequence', '12.1.4.2': 'PFM Word Write Sequence', '12.1.4.3': 'Write Verify', '12.1.4.4': 'Unexpected Termination of Write Operation', '12.1.4.5': 'Protection Against Spurious Writes', '12.2': 'User ID, Device ID and Configuration Word Access', '12.3': 'Data Flash Memory (DFM)', '12.3.1': 'Reading the DFM', '12.3.2': 'Writing to DFM', '12.3.3': 'DFM Write Verify', '12.3.4': 'Operation During Code-Protect and Write-Protect', '12.3.5': 'Protection Against Spurious Write', '12.3.6': 'Erasing the DFM', '12.4': 'Register Summary: NVM Control', '12.5': 'Register Definitions: Nonvolatile Memory', '12.5.1': 'NVMCON0', '12.5.2': 'NVMCON1', '12.5.3': 'NVMCON2', '12.5.4': 'NVMDAT', '12.5.5': 'NVMADR', '12.5.6': 'TABLAT', '12.5.7': 'TBLPTR', '13': '8x8 Hardware Multiplier', '13.1': 'Introduction', '13.2': 'Operation', '13.3': 'Register Summary - 8x8 Hardware Multiplier', '13.4': 'Register Definitions: 8x8 Hardware Multiplier', '13.4.1': 'PROD', '14': '(CRC) Cyclic Redundancy Check Module with Memory Scanner', '14.1': 'CRC Module Overview', '14.2': 'CRC Functional Overview', '14.3': 'CRC Polynomial Implementation', '14.4': 'CRC Data Sources', '14.4.1': 'CRC from User Data', '14.4.2': 'CRC from Flash', '14.5': 'CRC Check Value', '14.6': 'CRC Interrupt', '14.7': 'Configuring the CRC', '14.8': 'Program Memory Scan Configuration', '14.9': 'Scanner Interrupt', '14.10': 'Scanning Modes', '14.10.1': 'Burst Mode', '14.10.2': 'Concurrent Mode', '14.10.3': 'Triggered mode', '14.10.4': 'Peek Mode', '14.10.5': 'Interrupt Interaction', '14.10.6': 'WWDT interaction', '14.10.7': 'In-Circuit Debug (ICD) Interaction', '14.10.8': 'Peripheral Module Disable', '14.11': 'Register Summary - CRC', '14.12': 'Register Definitions: CRC and Scanner Control', '14.12.1': 'CRCCON0', '14.12.2': 'CRCCON1', '14.12.3': 'CRCDAT', '14.12.4': 'CRCACC', '14.12.5': 'CRCSHIFT', '14.12.6': 'CRCXOR', '14.12.7': 'SCANCON0', '14.12.8': 'SCANLADR', '14.12.9': 'SCANHADR', '14.12.10': 'SCANTRIG', '15': 'Interrupts', '15.1': 'Midrange Compatibility', '15.2': 'Interrupt Priority', '15.3': 'Interrupt Response', '15.4': 'INTCON Registers', '15.5': 'PIR Registers', '15.6': 'PIE Registers', '15.7': 'IPR Registers', '15.8': 'INTn Pin Interrupts', '15.9': 'TMR0 Interrupt', '15.10': 'Interrupt-on-Change', '15.11': 'Context Saving During Interrupts', '15.12': 'Register Summary - Interrupt Control', '15.13': 'Register Definitions: Interrupt Control', '15.13.1': 'INTCON', '15.13.2': 'PIR0', '15.13.3': 'PIR1', '15.13.4': 'PIR2', '15.13.5': 'PIR3', '15.13.6': 'PIR4', '15.13.7': 'PIR5', '15.13.8': 'PIR6', '15.13.9': 'PIR7', '15.13.10': 'PIE0', '15.13.11': 'PIE1', '15.13.12': 'PIE2', '15.13.13': 'PIE3', '15.13.14': 'PIE4', '15.13.15': 'PIE5', '15.13.16': 'PIE6', '15.13.17': 'PIE7', '15.13.18': 'IPR0', '15.13.19': 'IPR1', '15.13.20': 'IPR2', '15.13.21': 'IPR3', '15.13.22': 'IPR4', '15.13.23': 'IPR5', '15.13.24': 'IPR6', '15.13.25': 'IPR7', '16': 'I/O Ports', '16.1': 'I/O Priorities', '16.2': 'PORTx Registers', '16.2.1': 'Data Register', '16.2.2': 'Direction Control', '16.2.3': 'Analog Control', '16.2.4': 'Open-Drain Control', '16.2.5': 'Slew Rate Control', '16.2.6': 'Input Threshold Control', '16.2.7': 'Weak Pull-up Control', '16.2.8': 'Edge Selectable Interrupt-on-Change', '16.3': 'PORTE Registers', '16.3.1': 'PORTE on 40/44-Pin Devices', '16.3.2': 'PORTE on 28-Pin Devices', '16.3.3': 'RE3 Weak Pull-Up', '16.3.4': 'PORTE Interrupt-on-Change', '16.4': 'Register Summary - Input/Output', '16.5': 'Register Definitions: Port Control', '16.5.1': 'PORTA', '16.5.2': 'PORTB', '16.5.3': 'PORTC', '16.5.4': 'PORTD', '16.5.5': 'PORTE', '16.5.6': 'TRISA', '16.5.7': 'TRISB', '16.5.8': 'TRISC', '16.5.9': 'TRISD', '16.5.10': 'TRISE', '16.5.11': 'LATA', '16.5.12': 'LATB', '16.5.13': 'LATC', '16.5.14': 'LATD', '16.5.15': 'LATE', '16.5.16': 'ANSELA', '16.5.17': 'ANSELB', '16.5.18': 'ANSELC', '16.5.19': 'ANSELD', '16.5.20': 'ANSELE', '16.5.21': 'WPUA', '16.5.22': 'WPUB', '16.5.23': 'WPUC', '16.5.24': 'WPUD', '16.5.25': 'WPUE', '16.5.26': 'ODCONA', '16.5.27': 'ODCONB', '16.5.28': 'ODCONC', '16.5.29': 'ODCOND', '16.5.30': 'ODCONE', '16.5.31': 'SLRCONA', '16.5.32': 'SLRCONB', '16.5.33': 'SLRCONC', '16.5.34': 'SLRCOND', '16.5.35': 'SLRCONE', '16.5.36': 'INLVLA', '16.5.37': 'INLVLB', '16.5.38': 'INLVLC', '16.5.39': 'INLVLD', '16.5.40': 'INLVLE', '17': 'Interrupt-on-Change', '17.1': 'Features', '17.2': 'Overview', '17.3': 'Block Diagram', '17.4': 'Enabling the Module', '17.5': 'Individual Pin Configuration', '17.6': 'Interrupt Flags', '17.7': 'Clearing Interrupt Flags', '17.8': 'Operation in Sleep', '17.9': 'Register Summary - Interrupt-on-Change', '17.10': 'Register Definitions: Interrupt-on-Change Control', '17.10.1': 'IOCAF', '17.10.2': 'IOCBF', '17.10.3': 'IOCCF', '17.10.4': 'IOCEF', '17.10.5': 'IOCAN', '17.10.6': 'IOCBN', '17.10.7': 'IOCCN', '17.10.8': 'IOCEN', '17.10.9': 'IOCAP', '17.10.10': 'IOCBP', '17.10.11': 'IOCCP', '17.10.12': 'IOCEP', '18': '(PPS) Peripheral Pin Select Module', '18.1': 'PPS Inputs', '18.2': 'PPS Outputs', '18.3': 'Bidirectional Pins', '18.4': 'PPS Lock', '18.5': 'PPS One-Way Lock', '18.6': 'Operation During Sleep', '18.7': 'Effects of a Reset', '18.8': 'Register Summary - PPS', '18.9': 'Register Definitions: PPS Input and Output Selection', '18.9.1': 'Peripheral xxx Input Selection', '18.9.2': 'Pin Rxy Output Source Selection Register', '18.9.3': 'PPS Lock Register', '19': 'TMR0 - Timer0 Module', '19.1': 'Timer0 Operation', '19.1.1': '8-bit Mode', '19.1.2': '16-Bit Mode', '19.2': 'Clock Selection', '19.2.1': 'Clock Source Selection', '19.2.2': 'Synchronous Mode', '19.2.3': 'Asynchronous Mode', '19.2.4': 'Programmable Prescaler', '19.3': 'Timer0 Output and Interrupt', '19.3.1': 'Programmable Postscaler', '19.3.2': 'Timer0 Output', '19.3.3': 'Timer0 Interrupt', '19.3.4': 'Timer0 Example', '19.4': 'Operation During Sleep', '19.5': 'Register Summary - Timer0', '19.6': 'Register Definitions: Timer0 Control', '19.6.1': 'T0CON0', '19.6.2': 'T0CON1', '19.6.3': 'TMR0H', '19.6.4': 'TMR0L', '20': 'TMR1 - Timer1 Module with Gate Control', '20.1': 'Timer1 Operation', '20.2': 'Clock Source Selection', '20.2.1': 'Internal Clock Source', '20.2.2': 'External Clock Source', '20.3': 'Timer1 Prescaler', '20.4': 'Secondary Oscillator', '20.5': 'Timer1 Operation in Asynchronous Counter Mode', '20.5.1': 'Reading and Writing Timer1 in Asynchronous Counter Mode', '20.6': 'Timer1 16-Bit Read/Write Mode', '20.7': 'Timer1 Gate', '20.7.1': 'Timer1 Gate Enable', '20.7.2': 'Timer1 Gate Source Selection', '20.7.3': 'Timer1 Gate Toggle Mode', '20.7.4': 'Timer1 Gate Single Pulse Mode', '20.7.5': 'Timer1 Gate Value Status', '20.7.6': 'Timer1 Gate Event Interrupt', '20.8': 'Timer1 Interrupt', '20.9': 'Timer1 Operation During Sleep', '20.10': 'CCP Capture/Compare Time Base', '20.11': 'CCP Special Event Trigger', '20.12': 'Peripheral Module Disable', '20.13': 'Register Summary - Timer1', '20.14': 'Register Definitions: Timer1', '20.14.1': 'TxCON', '20.14.2': 'TxGCON', '20.14.3': 'TMRxCLK', '20.14.4': 'TMRxGATE', '20.14.5': 'TMRx', '21': 'Timer2 Module', '21.1': 'Timer2 Operation', '21.1.1': 'Free-Running Period Mode', '21.1.2': 'One-Shot Mode', '21.1.3': 'Monostable Mode', '21.2': 'Timer2 Output', '21.3': 'External Reset Sources', '21.4': 'Timer2 Interrupt', '21.5': 'Operating Modes', '21.6': 'Operation Examples', '21.6.1': 'Software Gate Mode', '21.6.2': 'Hardware Gate Mode', '21.6.3': 'Edge-Triggered Hardware Limit Mode', '21.6.4': 'Level-Triggered Hardware Limit Mode', '21.6.5': 'Software Start One-Shot Mode', '21.6.6': 'Edge-Triggered One-Shot Mode', '21.6.7': 'Edge-Triggered Hardware Limit One-Shot Mode', '21.6.8': 'Level Reset, Edge-Triggered Hardware Limit One-Shot Modes', '21.6.9': 'Edge-Triggered Monostable Modes', '21.6.10': 'Level-Triggered Hardware Limit One-Shot Modes', '21.7': 'Timer2 Operation During Sleep', '21.8': 'Register Summary - Timer2', '21.9': 'Register Definitions: Timer2 Control', '21.9.1': 'TxTMR', '21.9.2': 'TxPR', '21.9.3': 'TxCON', '21.9.4': 'TxHLT', '21.9.5': 'TxCLKCON', '21.9.6': 'TxRST', '22': 'Capture/Compare/PWM Module', '22.1': 'CCP Module Configuration', '22.1.1': 'CCP Modules and Timer Resources', '22.1.2': 'Open-Drain Output Option', '22.2': 'Capture Mode', '22.2.1': 'Capture Sources', '22.2.2': 'Timer1 Mode Resource', '22.2.3': 'Software Interrupt Mode', '22.2.4': 'CCP Prescaler', '22.2.5': 'Capture During Sleep', '22.3': 'Compare Mode', '22.3.1': 'CCPx Pin Configuration', '22.3.2': 'Timer1 Mode Resource', '22.3.3': 'Auto-Conversion Trigger', '22.3.4': 'Compare During Sleep', '22.4': 'PWM Overview', '22.4.1': 'Standard PWM Operation', '22.4.2': 'Setup for PWM Operation', '22.4.3': 'Timer2 Timer Resource',
           '22.4.4': 'PWM Period', '22.4.5': 'PWM Duty Cycle', '22.4.6': 'PWM Resolution', '22.4.7': 'Operation in Sleep Mode', '22.4.8': 'Changes in System Clock Frequency', '22.4.9': 'Effects of Reset', '22.5': 'Register Summary - CCP Control', '22.6': 'Register Definitions: CCP Control', '22.6.1': 'CCPxCON', '22.6.2': 'CCPxCAP', '22.6.3': 'CCPRx', '22.6.4': 'CCPTMRS', '23': '(PWM) Pulse-Width Modulation', '23.1': 'Fundamental Operation', '23.2': 'PWM Output Polarity', '23.3': 'PWM Period', '23.4': 'PWM Duty Cycle', '23.5': 'PWM Resolution', '23.6': 'Operation in Sleep Mode', '23.7': 'Changes in System Clock Frequency', '23.8': 'Effects of Reset', '23.9': 'Setup for PWM Operation using PWMx Output Pins', '23.9.1': 'PWMx Pin Configuration', '23.10': 'Setup for PWM Operation to Other Device Peripherals', '23.11': 'Register Summary - Registers Associated with PWM', '23.12': 'Register Definitions: PWM Control', '23.12.1': 'PWMxCON', '23.12.2': 'CCPTMRS', '23.12.3': 'PWMxDC', '24': 'ZCD - Zero-Cross Detection Module', '24.1': 'External Resistor Selection', '24.2': 'ZCD Logic Output', '24.3': 'ZCD Logic Polarity', '24.4': 'ZCD Interrupts', '24.5': 'Correction for ZCPINV Offset', '24.5.1': 'Correction by AC Coupling', '24.5.2': 'Correction By Offset Current', '24.6': 'Handling VPEAK Variations', '24.7': 'Operation During Sleep', '24.8': 'Effects of a Reset', '24.9': 'Disabling the ZCD Module', '24.10': 'Register Summary: ZCD Control', '24.11': 'Register Definitions: ZCD Control', '24.11.1': 'ZCDCON', '25': 'CWG - Complementary Waveform Generator', '25.1': 'Fundamental Operation', '25.2': 'Operating Modes', '25.2.1': 'Half-Bridge Mode', '25.2.2': 'Push-Pull Mode', '25.2.3': 'Full-Bridge Modes', '25.2.3.1': 'Direction Change in Full-Bridge Mode', '25.2.3.2': 'Dead-Band Delay in Full-Bridge Mode', '25.2.4': 'Steering Modes', '25.2.4.1': 'Synchronous Steering Mode', '25.2.4.2': 'Asynchronous Steering Mode', '25.3': 'Start-up Considerations', '25.4': 'Clock Source', '25.5': 'Selectable Input Sources', '25.6': 'Output Control', '25.6.1': 'CWG Outputs', '25.6.2': 'Polarity Control', '25.7': 'Dead-Band Control', '25.7.1': 'Dead-Band Functionality in Half-Bridge mode', '25.7.2': 'Dead-Band Functionality in Full-Bridge mode', '25.8': 'Rising Edge and Reverse Dead Band', '25.9': 'Falling Edge and Forward Dead Band', '25.10': 'Dead-Band Jitter', '25.11': 'Auto-Shutdown', '25.11.1': 'Shutdown', '25.11.1.1': 'Software Generated Shutdown', '25.11.1.2': 'External Input Source', '25.11.1.3': 'Pin Override Levels', '25.11.1.4': 'Auto-Shutdown Interrupts', '25.11.2': 'Auto-Shutdown Restart', '25.11.2.1': 'Software-Controlled Restart', '25.11.2.2': 'Auto-Restart', '25.12': 'Operation During Sleep', '25.13': 'Configuring the CWG', '25.14': 'Register Summary - CWG Control', '25.15': 'Register Definitions: CWG Control', '25.15.1': 'CWGxCON0', '25.15.2': 'CWGxCON1', '25.15.3': 'CWGxCLK', '25.15.4': 'CWGxISM', '25.15.5': 'CWGxSTR', '25.15.6': 'CWGxAS0', '25.15.7': 'CWGxAS1', '25.15.8': 'CWGxDBR', '25.15.9': 'CWGxDBF', '26': 'CLC - Configurable Logic Cell', '26.1': 'CLC Setup', '26.1.1': 'Data Selection', '26.1.2': 'Data Gating', '26.1.3': 'Logic Function', '26.1.4': 'Output Polarity', '26.2': 'CLC Interrupts', '26.3': 'Output Mirror Copies', '26.4': 'Effects of a Reset', '26.5': 'Operation During Sleep', '26.6': 'CLC Setup Steps', '26.7': 'Register Summary - CLC Control', '26.8': 'Register Definitions: Configurable Logic Cell', '26.8.1': 'CLCxCON', '26.8.2': 'CLCxPOL', '26.8.3': 'CLCxSEL0', '26.8.4': 'CLCxSEL1', '26.8.5': 'CLCxSEL2', '26.8.6': 'CLCxSEL3', '26.8.7': 'CLCxGLS0', '26.8.8': 'CLCxGLS1', '26.8.9': 'CLCxGLS2', '26.8.10': 'CLCxGLS3', '26.8.11': 'CLCDATA', '27': 'DSM - Data Signal Modulator Module', '27.1': 'DSM Operation', '27.2': 'Modulator Signal Sources', '27.3': 'Carrier Signal Sources', '27.4': 'Carrier Synchronization', '27.5': 'Carrier Source Polarity Select', '27.6': 'Programmable Modulator Data', '27.7': 'Modulated Output Polarity', '27.8': 'Operation in Sleep Mode', '27.9': 'Effects of a Reset', '27.10': 'Peripheral Module Disable', '27.11': 'Register Summary - DSM', '27.12': 'Register Definitions: Modulation Control', '27.12.1': 'MDCON0', '27.12.2': 'MDCON1', '27.12.3': 'MDCARH', '27.12.4': 'MDCARL', '27.12.5': 'MDSRC', '28': 'MSSP - Master Synchronous Serial Port Module', '28.1': 'SPI Mode Overview', '28.1.1': 'SPI Mode Registers', '28.2': 'SPI Mode Operation', '28.2.1': 'SPI Master Mode', '28.2.2': 'SPI Slave Mode', '28.2.3': 'Daisy-Chain Configuration', '28.2.4': 'Slave Select Synchronization', '28.2.5': 'SPI Operation in Sleep Mode', '28.3': 'I2C Mode Overview', '28.3.1': 'Register Definitions: I2C Mode', '28.4': 'I2C Mode Operation', '28.4.1': 'Clock Stretching', '28.4.2': 'Arbitration', '28.4.3': 'Byte Format', '28.4.4': 'Definition of I2C Terminology', '28.4.5': 'SDA and SCL Pins', '28.4.6': 'SDA Hold Time', '28.4.7': 'Start Condition', '28.4.8': 'Stop Condition', '28.4.9': 'Restart Condition', '28.4.10': 'Start/Stop Condition Interrupt Masking', '28.4.11': 'Acknowledge Sequence', '28.5': 'I2C Client Mode Operation', '28.5.1': 'Slave Mode Addresses', '28.5.1.1': 'I2C Client 7-Bit Addressing Mode', '28.5.1.2': 'I2C Client 10-Bit Addressing Mode', '28.5.2': 'Slave Reception', '28.5.2.1': '7-bit Addressing Reception', '28.5.2.2': '7-bit Reception with AHEN and DHEN', '28.5.3': 'Slave Transmission', '28.5.3.1': 'Slave Mode Bus Collision', '28.5.3.2': '7-bit Transmission', '28.5.3.3': '7-bit Transmission with Address Hold Enabled', '28.5.4': 'Slave Mode 10-bit Address Reception', '28.5.5': '10-bit Addressing with Address or Data Hold', '28.5.6': 'Clock Stretching', '28.5.6.1': 'Normal Clock Stretching', '28.5.6.2': '10-bit Addressing Mode', '28.5.6.3': 'Byte NACKing', '28.5.7': 'Clock Synchronization and the CKP bit', '28.5.8': 'General Call Address Support', '28.5.9': 'SSP Mask Register', '28.6': 'I2C Host Mode', '28.6.1': 'I2C Host Mode Operation', '28.6.2': 'Clock Arbitration', '28.6.3': 'WCOL Status Flag', '28.6.4': 'I2C Host Mode Start Condition Timing', '28.6.5': 'I2C Host Mode Repeated Start Condition Timing', '28.6.6': 'I2C Host Mode Transmission', '28.6.6.1': 'BF Status Flag', '28.6.6.2': 'WCOL Status Flag', '28.6.6.3': 'ACKSTAT Status Flag', '28.6.6.4': 'Typical Transmit Sequence:', '28.6.7': 'I2C Host Mode Reception', '28.6.7.1': 'BF Status Flag', '28.6.7.2': 'SSPOV Status Flag', '28.6.7.3': 'WCOL Status Flag', '28.6.7.4': 'Typical Receive Sequence:', '28.6.8': 'Acknowledge Sequence Timing', '28.6.8.1': 'Acknowledge Write Collision', '28.6.9': 'Stop Condition Timing', '28.6.9.1': 'Write Collision on Stop', '28.6.10': 'Sleep Operation', '28.6.11': 'Effects of a Reset', '28.6.12': 'Multi-Master Mode', '28.6.13': 'Multi-Master Communication, Bus Collision and Bus Arbitration', '28.6.13.1': 'Bus Collision During a Start Condition', '28.6.13.2': 'Bus Collision During a Repeated Start Condition', '28.6.13.3': 'Bus Collision During a Stop Condition', '28.7': 'Baud Rate Generator', '28.8': 'Register Summary: MSSP Control', '28.9': 'Register Definitions: MSSP Control', '28.9.1': 'SSPxSTAT', '28.9.2': 'SSPxCON1', '28.9.3': 'SSPxCON2', '28.9.4': 'SSPxCON3', '28.9.5': 'SSPxBUF', '28.9.6': 'SSPxADD', '28.9.7': 'SSPxMSK', '29': 'EUSART - Enhanced Universal Synchronous Asynchronous Receiver Transmitter', '29.1': 'EUSART Asynchronous Mode', '29.1.1': 'EUSART Asynchronous Transmitter', '29.1.1.1': 'Enabling the Transmitter', '29.1.1.2': 'Transmitting Data', '29.1.1.3': 'Transmit Data Polarity', '29.1.1.4': 'Transmit Interrupt Flag', '29.1.1.5': 'TSR Status', '29.1.1.6': 'Transmitting 9-Bit Characters', '29.1.1.7': 'Asynchronous Transmission Setup', '29.1.2': 'EUSART Asynchronous Receiver', '29.1.2.1': 'Enabling the Receiver', '29.1.2.2': 'Receiving Data', '29.1.2.3': 'Receive Interrupts', '29.1.2.4': 'Receive Framing Error', '29.1.2.5': 'Receive Overrun Error', '29.1.2.6': 'Receiving 9-Bit Characters', '29.1.2.7': 'Address Detection', '29.1.2.8': 'Asynchronous Reception Setup', '29.1.2.9': '9-Bit Address Detection Mode Setup', '29.1.3': 'Clock Accuracy with Asynchronous Operation', '29.2': 'EUSART Baud Rate Generator (BRG)', '29.2.1': 'Auto-Baud Detect', '29.2.2': 'Auto-Baud Overflow', '29.2.3': 'Auto-Wake-up on Break', '29.2.3.1': 'Special Considerations', '29.2.4': 'Break Character Sequence', '29.2.4.1': 'Break and Sync Transmit Sequence', '29.2.5': 'Receiving a Break Character', '29.3': 'EUSART Synchronous Mode', '29.3.1': 'Synchronous Master Mode', '29.3.1.1': 'Master Clock', '29.3.1.2': 'Clock Polarity', '29.3.1.3': 'Synchronous Master Transmission', '29.3.1.4': 'Synchronous Master Transmission Setup', '29.3.1.5': 'Synchronous Master Reception', '29.3.1.6': 'Receive Overrun Error', '29.3.1.7': 'Receiving 9-Bit Characters', '29.3.1.8': 'Synchronous Master Reception Setup', '29.3.2': 'Synchronous Slave Mode', '29.3.2.1': 'Slave Clock', '29.3.2.2': 'EUSART Synchronous Client Transmit', '29.3.2.3': 'Synchronous Slave Transmission Setup', '29.3.2.4': 'EUSART Synchronous Client Reception', '29.3.2.5': 'Synchronous Slave Reception Setup:', '29.4': 'EUSART Operation During Sleep', '29.4.1': 'Synchronous Receive During Sleep', '29.4.2': 'Synchronous Transmit During Sleep', '29.5': 'Register Summary - EUSART', '29.6': 'Register Definitions: EUSART Control', '29.6.1': 'RCxREG', '29.6.2': 'TXxREG', '29.6.3': 'SPxBRG', '29.6.4': 'RCxSTA', '29.6.5': 'TXxSTA', '29.6.6': 'BAUDxCON', '30': 'FVR - Fixed Voltage Reference', '30.1': 'Independent Gain Amplifiers', '30.2': 'FVR Stabilization Period', '30.3': 'Register Summary - FVR', '30.4': 'Register Definitions: FVR Control', '30.4.1': 'FVRCON', '31': 'Temperature Indicator Module', '31.1': 'Circuit Operation', '31.2': 'Minimum Operating VDD', '31.3': 'Temperature Output', '31.4': 'ADC Acquisition Time', '32': '(DAC) 5-Bit Digital-to-Analog Converter Module', '32.1': 'Output Voltage Selection', '32.2': 'Ratiometric Output Level', '32.3': 'DAC Voltage Reference Output', '32.4': 'Operation During Sleep', '32.5': 'Effects of a Reset', '32.6': 'Register Summary - DAC Control', '32.7': 'Register Definitions: DAC Control', '32.7.1': 'DAC1CON0', '32.7.2': 'DAC1CON1', '33': '(ADC2) Analog-to-Digital Converter with Computation Module', '33.1': 'ADC Configuration', '33.1.1': 'Port Configuration', '33.1.2': 'Channel Selection', '33.1.3': 'ADC Voltage Reference', '33.1.4': 'Conversion Clock', '33.1.5': 'Interrupts', '33.1.6': 'Result Formatting', '33.2': 'ADC Operation', '33.2.1': 'Starting a Conversion', '33.2.2': 'Completion of a Conversion', '33.2.3': 'Terminating a Conversion', '33.2.4': 'ADC Operation During Sleep', '33.2.5': 'External Trigger During Sleep', '33.2.6': 'Auto-Conversion Trigger', '33.2.7': 'ADC Conversion Procedure (Basic Mode)', '33.3': 'ADC Acquisition Requirements', '33.4': 'Capacitive Voltage Divider (CVD) Features', '33.4.1': 'CVD Operation', '33.4.2': 'Precharge Control', '33.4.3': 'Acquisition Control for CVD (ADPRE > 0)', '33.4.4': 'Guard Ring Outputs', '33.4.5': 'Additional Sample-and-Hold Capacitance', '33.5': 'Computation Operation', '33.5.1': 'Digital Filter/Average', '33.5.2': 'Basic Mode', '33.5.3': 'Accumulate Mode', '33.5.4': 'Average Mode', '33.5.5': 'Burst Average Mode', '33.5.6': 'Low-pass Filter Mode', '33.5.7': 'Threshold Comparison', '33.5.8': 'Continuous Sampling Mode', '33.5.9': 'Double Sample Conversion', '33.6': 'Register Summary - ADC Control', '33.7': 'Register Definitions: ADC Control', '33.7.1': 'ADCON0', '33.7.2': 'ADCON1', '33.7.3': 'ADCON2', '33.7.4': 'ADCON3', '33.7.5': 'ADSTAT', '33.7.6': 'ADCLK', '33.7.7': 'ADREF', '33.7.8': 'ADPCH', '33.7.9': 'ADPRE', '33.7.10': 'ADACQ', '33.7.11': 'ADCAP', '33.7.12': 'ADRPT', '33.7.13': 'ADCNT', '33.7.14': 'ADFLTR', '33.7.15': 'ADRES', '33.7.16': 'ADPREV', '33.7.17': 'ADACC', '33.7.18': 'ADSTPT', '33.7.19': 'ADERR', '33.7.20': 'ADLTH', '33.7.21': 'ADUTH', '33.7.22': 'ADACT', '34': 'CMP - Comparator Module', '34.1': 'Comparator Overview', '34.2': 'Comparator Control', '34.2.1': 'Comparator Enable', '34.2.2': 'Comparator Output', '34.2.3': 'Comparator Output Polarity', '34.3': 'Comparator Hysteresis', '34.4': 'Operation With Timer1 Gate', '34.4.1': 'Comparator Output Synchronization', '34.5': 'Comparator Interrupt', '34.6': 'Comparator Positive Input Selection', '34.7': 'Comparator Negative Input Selection', '34.8': 'Comparator Response Time', '34.9': 'Analog Input Connection Considerations', '34.10': 'CWG1 Auto-Shutdown Source', '34.11': 'ADC Auto-Trigger Source', '34.12': 'Even Numbered Timers Reset', '34.13': 'Operation in Sleep Mode', '34.14': 'Register Summary - Comparator', '34.15': 'Register Definitions: Comparator Control', '34.15.1': 'CMxCON0', '34.15.2': 'CMxCON1', '34.15.3': 'CMxNCH', '34.15.4': 'CMxPCH', '34.15.5': 'CMOUT', '35': '(HLVD) High/Low-Voltage Detect', '35.1': 'Operation', '35.2': 'Setup', '35.3': 'Current Consumption', '35.4': 'HLVD Start-up Time', '35.5': 'Applications', '35.6': 'Operation During Sleep', '35.7': 'Operation During Idle and Doze Modes', '35.8': 'Effects of a Reset', '35.9': 'Register Summary - HLVD', '35.10': 'Register Definitions: HLVD Control', '35.10.1': 'HLVDCON0', '35.10.2': 'HLVDCON1', '36': 'Register Summary', '37': 'ICSP� - In-Circuit Serial Programming�', '37.1': 'High-Voltage Programming Entry Mode', '37.2': 'Low-Voltage Programming Entry Mode', '37.3': 'Common Programming Interfaces', '38': 'Instruction Set Summary', '38.1': 'Standard Instruction Set', '38.1.1': 'Standard Instruction Set\u2028', '38.2': 'Extended Instruction Set', '38.2.1': 'Extended Instruction Syntax', '38.2.2': 'Extended Instruction Set', '38.2.3': 'Byte-Oriented and \u2028Bit-Oriented Instructions in Indexed Literal Offset Mode', '38.2.3.1': 'Extended Instruction Syntax with Standard PIC18 Commands', '38.2.4': 'Considerations when Enabling the Extended Instruction Set', '38.2.5': 'Special Considerations with Microchip MPLAB� IDE Tools', '39': 'Electrical Specifications', '39.1': 'Absolute Maximum Ratings(�)', '39.2': 'Standard Operating Conditions', '39.3': 'DC Characteristics', '39.3.1': 'Supply Voltage', '39.3.2': 'Supply Current (IDD)(1,2,4)', '39.3.3': 'Power-Down Current (IPD)(1,2)', '39.3.4': 'I/O Ports', '39.3.5': 'Memory Programming Specifications', '39.3.6': 'Thermal Characteristics', '39.4': 'AC Characteristics', '39.4.1': 'External Clock/Oscillator Timing Requirements', '39.4.2': 'Internal Oscillator Parameters(1)', '39.4.3': 'PLL Specifications', '39.4.4': 'I/O and CLKOUT Timing Specifications', '39.4.5': 'Reset, WDT, Oscillator Start-up Timer, Power-up Timer, Brown-Out Reset and Low-Power Brown-Out Reset Specifications', '39.4.6': 'High/Low-Voltage Detect Characteristics', '39.4.7': 'Analog-to-Digital Converter (ADC) Accuracy Specifications(1,2)', '39.4.8': 'Analog-to-Digital Converter (ADC) Conversion Timing Specifications', '39.4.9': 'Comparator Specifications', '39.4.10': '5-Bit DAC Specifications', '39.4.11': 'Fixed Voltage Reference (FVR) Specifications', '39.4.12': 'Zero-Cross Detect (ZCD) Specifications', '39.4.13': 'Timer0 and Timer1 External Clock Requirements', '39.4.14': 'Capture/Compare/PWM Requirements (CCP)', '39.4.15': 'EUSART Synchronous Transmission Requirements', '39.4.16': 'EUSART Synchronous Receive Requirements', '39.4.17': 'SPI Mode Requirements', '39.4.18': 'I2C Bus Start/Stop Bits Requirements', '39.4.19': 'I2C Bus Data Requirements', '39.4.20': 'Configurable Logic Cell (CLC) Characteristics', '40': 'DC and AC Characteristics Graphs and Tables', '40.1': 'Analog-to-Digital Converter Oscillator Graphs', '40.2': 'Analog-to-Digital Converter (10-bit) Graphs', '40.3': 'Bandgap Ready Graphs', '40.4': 'Brown-Out Reset Graphs', '40.5': 'Comparator Graphs', '40.6': 'Fixed Voltage Reference Graphs', '40.7': 'I/O Rise/Fall Times Graphs', '40.8': 'IDD Graphs', '40.9': 'Input Buffer Graphs', '40.10': 'IPD Graphs', '40.11': 'HFINTOSC Wake From Sleep Graphs', '40.12': 'LFINTOSC Wake From Sleep Graphs', '40.13': 'Low-Power Brown-Out Reset Graphs', '40.14': 'Low-Voltage Detect Graphs', '40.15': 'OSCTUNE Graphs', '40.16': 'Power-On Reset Graphs', '40.17': 'Power-Up Timer Graphs', '40.18': 'Temperature Indicator Graphs', '40.19': 'VOH - VOL Graphs', '40.20': 'Watchdog Timer Graphs', '40.21': 'Weak Pull-Up Graphs', '40.22': 'Zero-Cross Detection Graphs', '41': 'Packaging Information', '41.1': 'Package Details', '42': 'Appendix A: Revision History'
           }

    # Diccionario Q43 (PIC18F57Q43)
    Q43_SECTIONS = { '1': 'Packages', '2': 'Pin Diagrams', '3': 'Pin Allocation Tables', '4': 'Guidelines for Getting Started with PIC18-Q43 Microcontrollers', '4.1': 'Basic Connection Requirements', '4.2': 'Power Supply Pins', '4.2.1': 'Decoupling Capacitors', '4.2.2': 'Tank Capacitors', '4.3': 'Master Clear (MCLR) Pin', '4.4': 'In-Circuit Serial Programming (ICSP) Pins', '4.5': 'External Oscillator Pins', '4.6': 'Unused I/Os', '5': 'Register and Bit Naming Conventions', '5.1': 'Register Names', '5.2': 'Bit Names', '5.2.1': 'Short Bit Names', '5.2.2': 'Long Bit Names', '5.2.3': 'Bit Fields', '5.3': 'Register and Bit Naming Exceptions', '5.3.1': 'Status, Interrupt and Mirror Bits', '6': 'Register Legend', '7': 'PIC18 CPU', '7.1': 'System Arbitration', '7.1.1': 'Priority Lock', '7.2': 'Memory Access Scheme', '7.2.1': 'ISR Priority > Main Priority > Peripheral Priority', '7.2.2': 'Peripheral Priority > ISR Priority > Main Priority', '7.2.3': 'ISR Priority > Peripheral Priority > Main Priority', '7.2.4': 'Peripheral 1 Priority > ISR Priority > Main Priority > Peripheral 2 Priority', '7.3': '8x8 Hardware Multiplier', '7.3.1': 'Operation', '7.3.2': '16x16 Unsigned Multiplication Algorithm', '7.3.3': '16x16 Signed Multiplication Algorithm', '7.4': 'PIC18 Instruction Cycle', '7.4.1': 'Instruction Flow/Pipelining', '7.4.2': 'Instructions in Program Memory', 
            '7.4.3': 'Multi-Word Instructions', '7.5': 'STATUS Register', '7.6': 'Call Shadow Register', '7.7': 'Register Definitions: System Arbiter', '7.7.1': 'ISRPR', '7.7.2': 'MAINPR', '7.7.3': 'DMAxPR', '7.7.4': 'SCANPR', '7.7.5': 'PRLOCK', '7.7.6': 'PROD', '7.7.7': 'STATUS', '7.8': 'Register Summary - System Arbiter Control', '8': 'Device Configuration', '8.1': 'Configuration Settings', '8.2': 'Code Protection', '8.3': 'User ID', '8.4': 'Device ID and Revision ID', '8.5': 'Register Definitions: Configuration Settings', '8.5.1': 'CONFIG1', '8.5.2': 'CONFIG2', '8.5.3': 'CONFIG3', '8.5.4': 'CONFIG4', '8.5.5': 'CONFIG5', '8.5.6': 'CONFIG6', '8.5.7': 'CONFIG7', '8.5.8': 'CONFIG8', '8.5.9': 'CONFIG9', '8.5.10': 'CONFIG10', '8.6': 'Register Summary - Configuration Settings', '8.7': 'Register Definitions: Device ID and Revision ID', '8.7.1': 'Device ID', '8.7.2': 'Revision ID', '8.8': 'Register Summary - DEVID/REVID', '9': 'Memory Organization', '9.1': 'Program Memory Organization', '9.1.1': 'Memory Access Partition', '9.1.1.1': 'Application Block', '9.1.1.2': 'Boot Block', '9.1.1.3': 'Storage Area Flash', '9.1.2': 'Program Counter', '9.1.3': 'Return Address Stack', '9.1.3.1': 'Top-of-Stack Access', '9.1.3.2': 'Return Stack Pointer', '9.1.3.3': 'PUSH and POP Instructions', '9.1.3.4': 'Fast Register Stack', '9.1.4': 'Look-up Tables in Program Memory', '9.1.4.1': 'Computed GOTO', '9.1.4.2': 'Program Flash Memory Access', '9.2': 'Device Information Area', '9.2.1': 'Microchip Unique Identifier (MUI)', '9.2.2': 'External Unique Identifier (EUI)', '9.2.3': 'Standard Parameters for the Temperature Sensor', '9.2.4': 'Fixed Voltage Reference Data', '9.3': 'Device Configuration Information', '9.4': 'Data Memory Organization', '9.4.1': 'Bank Select Register', '9.4.2': 'Access Bank', '9.5': 'Data Addressing Modes', '9.5.1': 'Inherent and Literal Addressing', '9.5.2': 'Direct Addressing', '9.5.3': 'Indirect Addressing', '9.5.3.1': 'FSR Registers and the INDF Operand', '9.5.3.2': 'FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW', '9.5.3.3': 'Operations by FSRs on FSRs', '9.6': 'Data Memory and the Extended Instruction Set', '9.6.1': 'Indexed Addressing with Literal Offset', '9.6.2': 'Instructions Affected by Indexed Literal Offset Mode', '9.6.3': 'Mapping the Access Bank in Indexed Literal Offset Mode', '9.6.4': 'PIC18 Instruction Execution and the Extended Instruction Set', '9.7': 'Register Definitions: Memory Organization', '9.7.1': 'PCL', '9.7.2': 'PCLAT', '9.7.3': 'TOS', '9.7.4': 'STKPTR', '9.7.5': 'WREG', '9.7.6': 'INDF', '9.7.7': 'POSTDEC', '9.7.8': 'POSTINC', '9.7.9': 'PREINC', '9.7.10': 'PLUSW', '9.7.11': 'FSR', '9.7.12': 'BSR', '9.8': 'Register Summary - Memory Organization', '10': 'NVM - Nonvolatile Memory Module', '10.1': 'Operations', '10.2': 'Unlock Sequence', '10.3': 'Program Flash Memory (PFM)', '10.3.1': 'Page Erase', '10.3.2': 'Page Read', '10.3.3': 'Word Read', '10.3.4': 'Page Write', '10.3.5': 'Word Write', '10.3.6': 'Word Modify', '10.3.7': 'Write Verify', '10.3.8': 'Unexpected Termination of Write Operation', '10.3.9': 'User ID, Device ID, Configuration Settings Access, DIA and DCI', '10.3.10': 'Table Pointer Operations', '10.3.10.1': 'Table Pointer Register', '10.3.10.2': 'Table Latch Register', '10.3.10.3': 'Table Read Operations', '10.3.10.4': 'Table Write Operations', '10.3.10.5': 'Table Pointer Boundaries', '10.3.10.6': 'Reading the Program Flash Memory', '10.4': 'Data Flash Memory (DFM)', '10.4.1': 'Reading the DFM', '10.4.2': 'Writing to DFM', '10.4.3': 'Erasing the DFM', '10.4.4': 'DFM Write Verify', '10.4.5': 'Operation During Code-Protect and Write-Protect', '10.4.6': 'Protection Against Spurious Writes', '10.5': 'Register Definitions: NVM', '10.5.1': 'NVMCON0', '10.5.2': 'NVMCON1', '10.5.3': 'NVMLOCK', '10.5.4': 'NVMADR', '10.5.5': 'NVMDAT', '10.5.6': 'TBLPTR', '10.5.7': 'TABLAT', '10.6': 'Register Summary - NVM', '11': 'VIC - Vectored Interrupt Controller Module', '11.1': 'Overview', '11.2': 'Interrupt Control and Status Registers', '11.3': 'Interrupt Vector Table', '11.3.1': 'Interrupt Vector Table Base Address (IVTBASE)', '11.3.2': 'Interrupt Vector Table Contents', '11.3.3': 'Interrupt Vector Table Address Calculation', '11.3.4': 'Access Control for IVTBASE Registers', '11.4': 'Interrupt Priority', '11.4.1': 'User (Software) Priority', '11.4.2': 'Natural Order (Hardware) Priority', '11.5': 'Interrupt Operation', '11.5.1': 'Serving a High- or Low-Priority Interrupt While the Main Routine Code Is Executing', '11.5.2': 'Serving a High-Priority Interrupt While a Low-Priority Interrupt Is Pending', '11.5.3': 'Preempting Low-Priority Interrupts', '11.5.4': 'Simultaneous High- and Low-Priority Interrupts', '11.6': 'Context Saving', '11.6.1': 'Accessing Shadow Registers', '11.7': 'Returning from Interrupt Service Routine (ISR)', '11.8': 'Interrupt Latency', '11.8.1': 'Aborting Interrupts', '11.9': 'Interrupt Setup Procedure', '11.10': 'External Interrupt Pins', '11.11': 'Wake-Up from Sleep', '11.12': 'Interrupt Compatibility', '11.13': 'Register Definitions: Interrupt Control', '11.13.1': 'INTCON0', '11.13.2': 'INTCON1', '11.13.3': 'IVTBASE', '11.13.4': 'IVTAD', '11.13.5': 'IVTLOCK', '11.13.6': 'SHADCON', '11.13.7': 'PIE0', '11.13.8': 'PIE1', '11.13.9': 'PIE2', '11.13.10': 'PIE3', '11.13.11': 'PIE4', '11.13.12': 'PIE5', '11.13.13': 'PIE6', '11.13.14': 'PIE7', '11.13.15': 'PIE8', '11.13.16': 'PIE9', '11.13.17': 'PIE10', '11.13.18': 'PIE11', '11.13.19': 'PIE12', '11.13.20': 'PIE13', '11.13.21': 'PIE14', '11.13.22': 'PIE15', '11.13.23': 'PIR0', '11.13.24': 'PIR1', '11.13.25': 'PIR2', '11.13.26': 'PIR3', '11.13.27': 'PIR4', '11.13.28': 'PIR5', '11.13.29': 'PIR6', '11.13.30': 'PIR7', '11.13.31': 'PIR8', '11.13.32': 'PIR9', '11.13.33': 'PIR10', '11.13.34': 'PIR11', '11.13.35': 'PIR12', '11.13.36': 'PIR13', '11.13.37': 'PIR14', '11.13.38': 'PIR15', '11.13.39': 'IPR0', '11.13.40': 'IPR1', '11.13.41': 'IPR2', '11.13.42': 'IPR3', '11.13.43': 'IPR4', '11.13.44': 'IPR5', '11.13.45': 'IPR6', '11.13.46': 'IPR7', '11.13.47': 'IPR8', '11.13.48': 'IPR9', '11.13.49': 'IPR10', '11.13.50': 'IPR11', '11.13.51': 'IPR12', '11.13.52': 'IPR13', '11.13.53': 'IPR14', '11.13.54': 'IPR15', '11.14': 'Register Summary - Interrupts', '12': 'OSC - Oscillator Module (With Fail-Safe Clock Monitor)', '12.1': 'Clock Source Types', '12.1.1': 'External Clock Sources', '12.1.1.1': 'EC Mode', '12.1.1.2': 'LP, XT, HS Modes', '12.1.1.3': 'Oscillator Start-Up Timer (OST)', '12.1.1.4': '4x PLL', '12.1.1.5': 'Secondary Oscillator', '12.1.1.5.1': 'SOSC Start-Up Timing', '12.1.2': 'Internal Clock Sources', '12.1.2.1': 'HFINTOSC', '12.1.2.1.1': 'HFINTOSC Frequency Tuning', '12.1.2.2': 'MFINTOSC', '12.1.2.3': 'LFINTOSC', '12.1.2.4': 'ADCRC', '12.1.3': 'Oscillator Status and Manual Enable', '12.2': 'Clock Switching', '12.2.1': 'NOSC and NDIV Bits', '12.2.2': 'COSC and CDIV Bits', '12.2.3': 'CSWHOLD', '12.2.4': 'PLL Input Switch', '12.2.5': 'Clock Switch and Sleep', '12.3': 'Fail-Safe Clock Monitor (FSCM)', '12.3.1': 'Fail-Safe Detection', '12.3.2': 'Fail-Safe Operation', '12.3.3': 'Fail-Safe Condition Clearing', '12.3.4': 'Reset or Wake-Up from Sleep', '12.4': 'Active Clock Tuning (ACT)', '12.4.1': 'ACT Lock Status', '12.4.2': 'ACT Out-of-Range Status', '12.4.3': 'ACT Update Disable', '12.4.4': 'ACT Interrupts', '12.5': 'Register Definitions: Oscillator Module', '12.5.1': 'ACTCON', '12.5.2': 'OSCCON1', '12.5.3': 'OSCCON2', '12.5.4': 'OSCCON3', '12.5.5': 'OSCTUNE', '12.5.6': 'OSCFRQ', '12.5.7': 'OSCSTAT', '12.5.8': 'OSCEN', '12.6': 'Register Summary - Oscillator Module', '13': 'CRC - Cyclic Redundancy Check Module with Memory Scanner', '13.1': 'CRC Module Overview', '13.2': 'CRC Functional Overview', '13.3': 'CRC Polynomial Implementation', '13.4': 'CRC Data Sources', '13.4.1': 'CRC from User Data', '13.4.2': 'CRC from Flash', '13.5': 'CRC Check Value', '13.6': 'CRC Interrupt', '13.7': 'Configuring the CRC', '13.8': 'Scanner Module Overview', '13.9': 'Configuring the Scanner', '13.10': 'Scanner Interrupt', '13.11': 'Scanning Modes', '13.11.1': 'TRIGEN = 0, BURSTMD = 0', '13.11.2': 'TRIGEN = 1, BURSTMD = 0', '13.11.3': 'TRIGEN = x, BURSTMD = 1', '13.11.4': 'WWDT interaction', '13.11.5': 'Peripheral Module Disable', '13.12': 'Register Definitions: CRC and Scanner Control', '13.12.1': 'CRCCON0', '13.12.2': 'CRCCON1', '13.12.3': 'CRCDATA', '13.12.4': 'CRCACC', '13.12.5': 'CRCSHIFT', '13.12.6': 'CRCXOR', '13.12.7': 'SCANCON0', '13.12.8': 'SCANLADR', '13.12.9': 'SCANHADR', '13.12.10': 'SCANTRIG', '13.13': 'Register Summary - CRC', '14': 'Resets', '14.1': 'Power-on Reset (POR)', '14.2': 'Brown-out Reset (BOR)', '14.2.1': 'BOR Is Always On', '14.2.2': 'BOR Is Off in Sleep', '14.2.3': 'BOR Controlled by Software', '14.2.4': 'BOR Is Always Off', '14.2.5': 'BOR and Bulk Erase', '14.3': 'Low-Power Brown-out Reset (LPBOR)', '14.3.1': 'Enabling LPBOR', '14.3.2': 'LPBOR Module Output', '14.4': 'MCLR Reset', '14.4.1': 'MCLR Enabled', '14.4.2': 'MCLR Disabled', '14.5': 'Windowed Watchdog Timer (WWDT) Reset', '14.6': 'RESET Instruction', '14.7': 'Stack Overflow/Underflow Reset', '14.8': 'Programming Mode Exit', '14.9': 'Power-up Timer (PWRT)', '14.10': 'Start-Up Sequence', '14.10.1': 'Memory Execution Violation', '14.11': 'Determining the Cause of a Reset', '14.12': 'Power Control (PCON0/PCON1) Registers', '14.13': 'Register Definitions: Power Control', '14.13.1': 'BORCON', '14.13.2': 'PCON0', '14.13.3': 'PCON1', '14.14': 'Register Summary - BOR Control and Power Control', '15': 'WWDT - Windowed Watchdog Timer', '15.1': 'Independent Clock Source', '15.2': 'WWDT Operating Modes', '15.2.1': 'WWDT Is Always On', '15.2.2': 'WWDT Is Off in Sleep', '15.2.3': 'WWDT Controlled by Software', '15.3': 'Time-Out Period', '15.4': 'Watchdog Window', '15.5': 'Clearing the Watchdog Timer', '15.5.1': 'CLRWDT Considerations (Windowed Mode)', '15.6': 'Operation During Sleep', '15.7': 'Register Definitions: Windowed Watchdog Timer Control', '15.7.1': 'WDTCON0', '15.7.2': 'WDTCON1', '15.7.3': 'WDTPSH', '15.7.4': 'WDTPSL', '15.7.5': 'WDTTMR', '15.8': 'Register Summary - WDT Control', '16': 'DMA - Direct Memory Access', '16.1': 'DMA Registers', '16.2': 'DMA Organization', '16.3': 'DMA Interface', '16.3.1': 'Special Function Registers with DMA Access only', 
            '16.3.2': 'DMA Addressing', '16.3.3': 'DMA Message Size/Counters', '16.3.4': 'DMA Message Transfers', '16.3.4.1': 'Starting DMA Message Transfers', '16.3.4.1.1': 'User Software Control', '16.3.4.1.2': 'Hardware Trigger, SIRQ', '16.3.4.2': 'Stopping DMA Message Transfers', '16.3.4.2.1': 'User Software Control', '16.3.4.2.2': 'Hardware Trigger, AIRQ', '16.3.4.2.3': 'Source Count Reload', '16.3.4.2.4': 'Destination Count Reload', '16.3.4.2.5': 'Clearing the EN Bit', '16.4': 'Disable DMA Message Transfer Upon Completion', '16.4.1': 'Clearing the SIRQEN Bit', '16.4.2': 'Source/Destination Stop', '16.5': 'Types of Hardware Triggers', '16.5.1': 'Edge Trigger Requests', '16.5.2': 'Level Trigger Requests', '16.6': 'Types of Data Transfers', '16.7': 'DMA Interrupts', '16.7.1': 'DMA Source Count Interrupt', '16.7.2': 'DMA Destination Count Interrupt', '16.7.3': 'Abort Interrupt', '16.7.4': 'Overrun Interrupt', '16.8': 'DMA Setup and Operation', '16.8.1': 'Source Stop', '16.8.2': 'Destination Stop', '16.8.3': 'Continuous Transfer', '16.8.4': 'Transfer from SFR to GPR', '16.8.5': 'Overrun Condition', '16.8.6': 'Abort Trigger, Message Complete', '16.8.7': 'Abort Trigger, Message in Progress', '16.9': 'Reset', '16.10': 'Power-Saving Mode Operation', '16.10.1': 'Sleep Mode', '16.10.2': 'Idle Mode', '16.10.3': 'Doze Mode', '16.10.4': 'Peripheral Module Disable', '16.11': 'Example Setup Code', '16.12': 'Register Overlay', '16.13': 'Register Definitions: DMA', '16.13.1': 'DMASELECT', '16.13.2': 'DMAnCON0', '16.13.3': 'DMAnCON1', '16.13.4': 'DMAnBUF', '16.13.5': 'DMAnSSA', '16.13.6': 'DMAnSSZ', '16.13.7': 'DMAnSCNT', '16.13.8': 'DMAnSPTR', '16.13.9': 'DMAnDSA', '16.13.10': 'DMAnDSZ', '16.13.11': 'DMAnDCNT', '16.13.12': 'DMAnDPTR', '16.13.13': 'DMAnSIRQ', '16.13.14': 'DMAnAIRQ', '16.14': 'Register Summary - DMA', '17': 'Power-Saving Modes', '17.1': 'Doze Mode', '17.1.1': 'Doze Operation', '17.1.2': 'Interrupts During Doze', '17.2': 'Sleep Mode', '17.2.1': 'Wake-Up from Sleep', '17.2.2': 'Wake-Up Using Interrupts', '17.2.3': 'Low-Power Sleep Mode', '17.2.3.1': 'Sleep Current vs. Wake-Up Time', '17.2.3.2': 'Peripheral Usage in Sleep', '17.3': 'Idle Mode', '17.3.1': 'Idle and Interrupts', '17.3.2': 'Idle and WWDT', '17.4': 'Peripheral Operation in Power-Saving Modes', '17.5': 'Register Definitions: Power-Savings Control', '17.5.1': 'CPUDOZE', '17.5.2': 'VREGCON', '17.6': 'Register Summary - Power-Savings Control', '18': 'PMD - Peripheral Module Disable', '18.1': 'Overview', '18.2': 'Disabling a Module', '18.3': 'Enabling a Module', '18.4': 'Register Definitions: Peripheral Module Disable', '18.4.1': 'PMD0', '18.4.2': 'PMD1', '18.4.3': 'PMD3', '18.4.4': 'PMD4', '18.4.5': 'PMD5', '18.4.6': 'PMD6', '18.4.7': 'PMD7', '18.4.8': 'PMD8', '18.5': 'Register Summary - PMD', '19': 'I/O Ports', '19.1': 'Overview', '19.2': 'PORTx - Data Register', '19.3': 'LATx - Output Latch', '19.4': 'TRISx - Direction Control', '19.5': 'ANSELx - Analog Control', '19.6': 'WPUx - Weak Pull-Up Control', '19.7': 'INLVLx - Input Threshold Control', '19.8': 'SLRCONx - Slew Rate Control', '19.9': 'ODCONx - Open-Drain Control', '19.10': 'Edge Selectable Interrupt-on-Change', '19.11': 'I2C Pad Control', '19.12': 'I/O Priorities', '19.13': 'MCLR/VPP/RE3 Pin', '19.14': 'Register Definitions: Port Control', '19.14.1': 'PORTx', '19.14.2': 'LATx', '19.14.3': 'TRISx', '19.14.4': 'ANSELx', '19.14.5': 'WPUx', '19.14.6': 'INLVLx', '19.14.7': 'SLRCONx', '19.14.8': 'ODCONx', '19.14.9': 'RxyI2C', '19.15': 'Register Summary - I/O Ports', '20': 'IOC - Interrupt-on-Change', '20.1': 'Overview', '20.2': 'Enabling the Module', '20.3': 'Individual Pin Configuration', '20.4': 'Interrupt Flags', '20.5': 'Clearing Interrupt Flags', '20.6': 'Operation in Sleep', '20.7': 'Register Definitions: Interrupt-on-Change Control', '20.7.1': 'IOCxF', '20.7.2': 'IOCxN', '20.7.3': 'IOCxP', '20.8': 'Register Summary - Interrupt-on-Change Control', '21': 'PPS - Peripheral Pin Select Module', '21.1': 'Overview', '21.2': 'PPS Inputs', '21.3': 'PPS Outputs', '21.4': 'Bidirectional Pins', '21.5': 'PPS Lock', '21.5.1': 'PPS One-Way Lock', '21.6': 'Operation During Sleep', '21.7': 'Effects of a Reset', '21.8': 'Register Definitions: Peripheral Pin Select (PPS)', '21.8.1': 'xxxPPS', '21.8.2': 'RxyPPS', '21.8.3': 'PPSLOCK', '21.9': 'Register Summary - Peripheral Pin Select Module', '22': 'CLC - Configurable Logic Cell', '22.1': 'CLC Setup', '22.1.1': 'Data Selection', '22.1.2': 'Data Gating', '22.1.3': 'Logic Function', '22.1.4': 'Output Polarity', '22.2': 'CLC Interrupts', '22.3': 'Effects of a Reset', '22.4': 'Output Mirror Copies', '22.5': 'Operation During Sleep', '22.6': 'CLC Setup Steps', '22.7': 'Register Overlay', '22.8': 'Register Definitions: Configurable Logic Cell', '22.8.1': 'CLCSELECT', '22.8.2': 'CLCnCON', '22.8.3': 'CLCnPOL', '22.8.4': 'CLCnSEL0', '22.8.5': 'CLCnSEL1', '22.8.6': 'CLCnSEL2', '22.8.7': 'CLCnSEL3', '22.8.8': 'CLCnGLS0', '22.8.9': 'CLCnGLS1', '22.8.10': 'CLCnGLS2', '22.8.11': 'CLCnGLS3', '22.8.12': 'CLCDATA', '22.9': 'Register Summary - CLC Control', '23': 'CLKREF - Reference Clock Output Module', '23.1': 'Clock Source', '23.1.1': 'Clock Synchronization', '23.2': 'Programmable Clock Divider', '23.3': 'Selectable Duty Cycle', '23.4': 'Operation in Sleep Mode', '23.5': 'Register Definitions: Reference Clock', '23.5.1': 'CLKRCON', '23.5.2': 'CLKRCLK', '23.6': 'Register Summary - Reference CLK', '24': 'TMR0 - Timer0 Module', '24.1': 'Timer0 Operation', '24.1.1': '8-Bit Mode', '24.1.2': '16-Bit Mode', '24.2': 'Clock Selection', '24.2.1': 'Synchronous Mode', '24.2.2': 'Asynchronous Mode', '24.2.3': 'Programmable Prescaler', '24.2.4': 'Programmable Postscaler', '24.3': 'Timer0 Output and Interrupt', '24.3.1': 'Timer0 Output', '24.3.2': 'Timer0 Interrupt', '24.3.3': 'Timer0 Example', '24.4': 'Operation During Sleep', '24.5': 'Register Definitions: Timer0 Control', '24.5.1': 'T0CON0', '24.5.2': 'T0CON1', '24.5.3': 'TMR0H', '24.5.4': 'TMR0L', '24.6': 'Register Summary - Timer0', '25': 'TMR1 - Timer1 Module with Gate Control', '25.1': 'Timer1 Operation', '25.2': 'Clock Source Selection', '25.2.1': 'Internal Clock Source', '25.2.2': 'External Clock Source', '25.3': 'Timer1 Prescaler', '25.4': 'Secondary Oscillator', '25.5': 'Timer1 Operation in Asynchronous Counter Mode', '25.5.1': 'Reading and Writing TMRx in Asynchronous Counter Mode', '25.6': 'Timer1 16-Bit Read/Write Mode', '25.7': 'Timer1 Gate', '25.7.1': 'Timer1 Gate Enable', '25.7.2': 'Timer1 Gate Source Selection', '25.7.3': 'Timer1 Gate Toggle Mode', '25.7.4': 'Timer1 Gate Single Pulse Mode', '25.7.5': 'Timer1 Gate Value Status', '25.7.6': 'Timer1 Gate Event Interrupt', '25.8': 'Timer1 Interrupt', '25.9': 'Timer1 Operation During Sleep', '25.10': 'CCP Capture/Compare Time Base', '25.11': 'CCP Special Event Trigger', '25.12': 'Peripheral Module Disable', '25.13': 'Register Definitions: Timer1 Control', '25.13.1': 'TxCON', '25.13.2': 'TxGCON', '25.13.3': 'TxCLK', '25.13.4': 'TxGATE', '25.13.5': 'TMRx', '25.14': 'Register Summary - Timer1', '26': 'TMR2 - Timer2 Module', '26.1': 'Timer2 Operation', '26.1.1': 'Free-Running Period Mode', '26.1.2': 'One Shot Mode', '26.1.3': 'Monostable Mode', '26.2': 'Timer2 Output', '26.3': 'External Reset Sources', '26.4': 'Timer2 Interrupt', '26.5': 'PSYNC Bit', '26.6': 'CSYNC Bit', '26.7': 'Operating Modes', '26.8': 'Operation Examples', '26.8.1': 'Software Gate Mode', '26.8.2': 'Hardware Gate Mode', '26.8.3': 'Edge Triggered Hardware Limit Mode', '26.8.4': 'Level Triggered Hardware Limit Mode', '26.8.5': 'Software Start One Shot Mode', '26.8.6': 'Edge Triggered One Shot Mode', '26.8.7': 'Edge Triggered Hardware Limit One Shot Mode', '26.8.8': 'Level Reset, Edge Triggered Hardware Limit One Shot Modes', '26.8.9': 'Edge Triggered Monostable Modes', '26.8.10': 'Level Triggered Hardware Limit One Shot Modes', '26.9': 'Timer2 Operation During Sleep', '26.10': 'Register Definitions: Timer2 Control', '26.10.1': 'TxTMR', '26.10.2': 'TxPR', '26.10.3': 'TxCON', '26.10.4': 'TxHLT', '26.10.5': 'TxCLKCON', '26.10.6': 'TxRST', '26.11': 'Register Summary - Timer2', '27': 'SMT - Signal Measurement Timer', '27.1': 'SMT Operation', '27.1.1': 'Clock Source Selection', '27.1.2': 'Signal and Window Source Selection', '27.1.3': 'Time Base', '27.1.4': 'Pulse-Width and Period Captures', '27.1.5': 'Status Information', '27.1.6': 'Modes of Operation', '27.1.6.1': 'Timer Mode', '27.1.6.2': 'Gated Timer Mode', '27.1.6.3': 'Period and Duty Cycle Measurement Mode', '27.1.6.4': 'High and Low Measurement Mode', '27.1.6.5': 'Windowed Measurement Mode', '27.1.6.6': 'Gated Window Measurement Mode',
            '27.1.6.7': 'Time-of-Flight Measurement Mode', '27.1.6.8': 'Capture Mode', '27.1.6.9': 'Counter Mode', '27.1.6.10': 'Gated Counter Mode', '27.1.6.11': 'Windowed Counter Mode', '27.1.7': 'Interrupts', '27.1.8': 'Operation During Sleep', '27.2': 'Register Definitions: SMT Control', '27.2.1': 'SMTxCON0', '27.2.2': 'SMTxCON1', '27.2.3': 'SMTxSTAT', '27.2.4': 'SMTxCLK', '27.2.5': 'SMTxWIN', '27.2.6': 'SMTxSIG', '27.2.7': 'SMTxTMR', '27.2.8': 'SMTxCPR', '27.2.9': 'SMTxCPW', '27.2.10': 'SMTxPR', '27.3': 'Register Summary - SMT Control', '28': 'CCP - Capture/Compare/PWM Module', '28.1': 'CCP Module Configuration', '28.1.1': 'CCP Modules and Timer Resources', '28.1.2': 'Open-Drain Output Option', '28.2': 'Capture Mode', '28.2.1': 'Capture Sources', '28.2.2': 'Timer1 Mode for Capture', '28.2.3': 'Software Interrupt Mode', '28.2.4': 'CCP Prescaler', '28.2.5': 'Capture During Sleep', '28.3': 'Compare Mode', '28.3.1': 'CCPx Pin Configuration', '28.3.2': 'Timer1 Mode for Compare', '28.3.3': 'Compare During Sleep', '28.4': 'PWM Overview', '28.4.1': 'Standard PWM Operation', '28.4.2': 'Setup for PWM Operation', '28.4.3': 'Timer2 Timer Resource', '28.4.4': 'PWM Period', '28.4.5': 'PWM Duty Cycle', '28.4.6': 'PWM Resolution', '28.4.7': 'Operation in Sleep Mode', '28.4.8': 'Changes in System Clock Frequency', '28.4.9': 'Effects of Reset', '28.5': 'Register Definitions: CCP Control', '28.5.1': 'CCPxCON', '28.5.2': 'CCPxCAP', '28.5.3': 'CCPRx', '28.6': 'Register Summary - CCP Control', '29': 'Capture, Compare, and PWM Timers Selection', '29.1': 'Register Definitions: Capture, Compare, and PWM Timers Selection', '29.1.1': 'CCPTMRS0', '29.2': 'Register Summary - Capture, Compare, and PWM Timers Selection', '30': 'PWM - Pulse-Width Modulator with Compare', '30.1': 'Output Slices', '30.1.1': 'Output Polarity', '30.1.2': 'Operating Modes', '30.1.2.1': 'Left Aligned Mode', '30.1.2.2': 'Right Aligned Mode', '30.1.2.3': 'Center-Aligned Mode', '30.1.2.4': 'Variable Alignment Mode', '30.1.2.5': 'Compare Modes', '30.1.2.5.1': 'Pulsed Compare Mode', '30.1.2.5.2': 'Toggled Compare', '30.1.3': 'Push-Pull Mode', '30.2': 'Period Timer', '30.3': 'Clock Sources', '30.3.1': 'Clock Prescaler', '30.4': 'External Period Resets', '30.5': 'Buffered Period and Parameter Registers', '30.6': 'Synchronizing Multiple PWMs', '30.7': 'Interrupts', '30.7.1': 'Period Interrupt', '30.7.1.1': 'Period Interrupt Postscaler', '30.7.2': 'Parameter Interrupts', '30.8': 'Operation During Sleep', '30.9': 'Register Definitions: PWM Control', '30.9.1': 'PWMxERS', '30.9.2': 'PWMxCLK', '30.9.3': 'PWMxLDS', '30.9.4': 'PWMxPR', '30.9.5': 'PWMxCPRE', '30.9.6': 'PWMxPIPOS', '30.9.7': 'PWMxGIR', '30.9.8': 'PWMxGIE', '30.9.9': 'PWMxCON', '30.9.10': 'PWMxSaCFG', '30.9.11': 'PWMxSaP1', '30.9.12': 'PWMxSaP2', '30.9.13': 'PWMLOAD', '30.9.14': 'PWMEN', '30.10': 'Register Summary - PWM', '31': 'CWG - Complementary Waveform Generator Module', '31.1': 'Fundamental Operation', '31.2': 'Operating Modes', '31.2.1': 'Half Bridge Mode', '31.2.2': 'Push-Pull Mode', '31.2.3': 'Full Bridge Mode', '31.2.3.1': 'Direction Change in Full Bridge Mode', '31.2.3.2': 'Dead-Band Delay in Full Bridge Mode', '31.2.4': 'Steering Modes', '31.2.4.1': 'Synchronous Steering Mode', '31.2.4.2': 'Asynchronous Steering Mode', '31.2.4.3': 'Start-Up Considerations', '31.3': 'Clock Source', '31.4': 'Selectable Input Sources', '31.5': 'Output Control', '31.5.1': 'CWG Output', '31.5.2': 'Polarity Control', '31.6': 'Dead-Band Control', '31.6.1': 'Dead-Band Functionality in Half Bridge Mode', '31.6.2': 'Dead-Band Functionality in Full Bridge Mode', '31.7': 'Rising Edge and Reverse Dead Band', '31.8': 'Falling Edge and Forward Dead Band', '31.9': 'Dead-Band Jitter', '31.10': 'Auto-Shutdown', '31.10.1': 'Shutdown', '31.10.2': 'Software Generated Shutdown', '31.10.3': 'External Input Source', '31.10.4': 'Pin Override Levels', '31.10.5': 'Auto-Shutdown Interrupts', '31.11': 'Auto-Shutdown Restart', '31.11.1': 'Software-Controlled Restart', '31.11.2': 'Auto-Restart', '31.12': 'Operation During Sleep', '31.13': 'Configuring the CWG', '31.14': 'Register Definitions: CWG Control', '31.14.1': 'CWGxCON0', '31.14.2': 'CWGxCON1', '31.14.3': 'CWGxCLK', '31.14.4': 'CWGxISM', '31.14.5': 'CWGxSTR', '31.14.6': 'CWGxAS0', '31.14.7': 'CWGxAS1', '31.14.8': 'CWGxDBR', '31.14.9': 'CWGxDBF', '31.15': 'Register Summary - CWG', '32': 'NCO - Numerically Controlled Oscillator Module', '32.1': 'NCO Operation', '32.1.1': 'NCO Clock Sources', '32.1.2': 'Accumulator', '32.1.3': 'Adder', '32.1.4': 'Increment Registers', '32.2': 'Fixed Duty Cycle Mode', '32.3': 'Pulse Frequency Mode', '32.4': 'Output Polarity Control', '32.5': 'Interrupts', '32.6': 'Effects of a Reset', '32.7': 'Operation in Sleep', '32.8': 'Register Definitions: NCO', '32.8.1': 'NCOxCON', '32.8.2': 'NCOxCLK', '32.8.3': 'NCOxACC', '32.8.4': 'NCOxINC', '32.9': 'Register Summary - NCO', '33': 'DSM - Data Signal Modulator Module', '33.1': 'DSM Operation', '33.1.1': 'Modulator Signal Sources', '33.1.2': 'Carrier Signal Sources', '33.2': 'Carrier Synchronization', '33.3': 'Carrier Source Polarity Select', '33.4': 'Programmable Modulator Data', '33.5': 'Modulated Output Polarity', '33.6': 'Operation in Sleep Mode', '33.7': 'Effects of a Reset', '33.8': 'Peripheral Module Disable', '33.9': 'Register Definitions: Modulation Control', '33.9.1': 'MDxCON0', '33.9.2': 'MDxCON1', '33.9.3': 'MDxCARH', '33.9.4': 'MDxCARL', '33.9.5': 'MDxSRC', '33.10': 'Register Summary - DSM', '34': 'UART - Universal Asynchronous Receiver Transmitter with Protocol Support', '34.1': 'UART I/O Pin Configuration', '34.2': 'UART Asynchronous Modes', '34.2.1': 'UART Asynchronous Transmitter', '34.2.1.1': 'Enabling the Transmitter', '34.2.1.2': 'Transmitting Data', '34.2.1.3': 'Transmit Data Polarity', '34.2.1.4': 'Transmit Interrupt Flag', '34.2.1.5': 'TSR Status', '34.2.1.6': 'Transmitter 7-Bit Mode', '34.2.1.7': 'Transmitter Parity Modes', '34.2.1.8': 'Asynchronous Transmission Setup', '34.2.2': 'UART Asynchronous Receiver', '34.2.2.1': 'Enabling the Receiver', '34.2.2.2': 'Receiving Data', '34.2.2.3': 'Receive Data Polarity', '34.2.2.4': 'Receive Interrupts', '34.2.2.5': 'Receive Framing Error', '34.2.2.6': 'Receiver Parity Modes', '34.2.2.7': 'Receive FIFO Overflow', '34.2.2.8': 'Asynchronous Reception Setup', '34.2.3': 'Asynchronous Address Mode', '34.2.3.1': 'Address Mode Transmit', '34.2.3.2': 'Address Mode Receive', '34.3': 'DMX Mode (Full-Featured UARTs Only)', '34.3.1': 'DMX Controller', '34.3.2': 'DMX Receiver', '34.4': 'LIN Modes (Full-Featured UARTs Only)', '34.4.1': 'LIN Host/Client Mode', '34.4.2': 'LIN Client Mode', '34.4.2.1': 'LIN Client Receiver', '34.4.2.2': 'LIN Client Transmitter', '34.5': 'DALI Mode (Full-Featured UARTs Only)', '34.5.1': 'Control Device', '34.5.2': 'Control Gear', '34.6': 'General Purpose Manchester (Full-Featured UARTs Only)', '34.7': 'Polarity', '34.8': 'Stop Bits', '34.8.1': 'Delayed Receive Interrupt', '34.9': 'Operation After FIFO Overflow', '34.10': 'Receive and Transmit Buffers', '34.10.1': 'FIFO Status', '34.10.2': 'FIFO Reset', '34.11': 'Flow Control', '34.11.1': 'Hardware Flow Control', '34.11.2': 'RS-485 Transceiver Control', '34.11.3': 'XON/XOFF Flow Control', '34.12': 'Checksum (Full-Featured UARTs Only)', '34.12.1': 'Transmit Checksum Method', '34.12.2': 'Receive Checksum Method', '34.13': 'Collision Detection (Full-Featured UARTs Only)', '34.14': 'RX/TX Activity Time-Out', '34.15': 'Clock Accuracy with Asynchronous Operation', '34.16': 'UART Baud Rate Generator', '34.16.1': 'Auto-Baud Detect', '34.16.2': 'Auto-Baud Overflow', '34.16.3': 'Auto Wake-on-Break', '34.16.3.1': 'Auto-Wake-Up Special Considerations', '34.17': 'Transmitting a Break', '34.18': 'Receiving a Break', '34.19': 'UART Operation During Sleep', '34.20': 'Register Definitions: UART', '34.20.1': 'UxCON0', '34.20.2': 'UxCON1', '34.20.3': 'UxCON2', '34.20.4': 'UxERRIR', '34.20.5': 'UxERRIE', '34.20.6': 'UxUIR', '34.20.7': 'UxFIFO', '34.20.8': 'UxBRG', '34.20.9': 'UxRXB', '34.20.10': 'UxTXB', '34.20.11': 'UxP1', '34.20.12': 'UxP2', '34.20.13': 'UxP3', '34.20.14': 'UxTXCHK', '34.20.15': 'UxRXCHK', '34.21': 'Register Summary - UART', '35': 'SPI - Serial Peripheral Interface Module', '35.1': 'SPI Controls', '35.2': 'SPI Operation', '35.2.1': 'Enabling and Disabling the SPI Module', '35.2.2': 'BUSY Bit', '35.2.3': 'Transmit and Receive FIFOs', '35.2.4': 'LSb vs. MSb-First Operation', '35.2.5': 'Input and Output Polarity Control', '35.2.6': 'Transfer Counter', '35.2.6.1': 'Total Bit Count Mode (BMODE = 0)', '35.2.6.2': 'Variable Transfer Size Mode (BMODE = 1)', '35.2.6.3': 'Transfer Counter in Client Mode', '35.3': 'Host Mode', '35.3.1': 'Full Duplex Mode', '35.3.2': 'Transmit Only Mode', '35.3.3': 'Receive Only Mode', '35.3.4': 'Transfer Off Mode', '35.3.5': 'Host Mode Client Select Control', '35.3.5.1': 'Hardware Client Select Control', '35.3.5.2': 'Software Client Select Control', '35.3.6': 'Host Mode SPI Clock Configuration', '35.3.6.1': 'SPI Clock Selection', '35.3.6.2': 'Clock and Data Change Alignment', '35.3.6.3': 'SCK Start-Up Delay', '35.4': 'Client Mode', '35.4.1': 'Client Mode Transmit Options', '35.4.1.1': 'SDO Drive/Tri-State', '35.4.1.2': 'SDO Output Data', '35.4.2': 'Client Mode Receive Options', '35.4.3': 'Client Mode Client Select', '35.4.4': 'Client Mode Clock Configuration', '35.4.5': 'Daisy-Chain Configuration', '35.5': 'SPI Operation in Sleep Mode', '35.6': 'SPI Interrupts', '35.6.1': 'SPI Receive Interrupt', '35.6.2': 'SPI Transmit Interrupt', '35.6.3': 'SPI Status Interrupts', '35.6.3.1': 'Shift Register Empty Interrupt', '35.6.3.2': 'Transfer Counter Is Zero Interrupt', '35.6.3.3': 'Start of Client Select and End of Client Select Interrupts', '35.6.3.4': 'Receiver Overflow and Transmitter Underflow Interrupts', '35.7': 'Register Definitions: Serial Peripheral Interface', '35.7.1': 'SPIxCON0', '35.7.2': 'SPIxCON1', '35.7.3': 'SPIxCON2', '35.7.4': 'SPIxCLK', '35.7.5': 'SPIxBAUD',
            '35.7.6': 'SPIxTCNT', '35.7.7': 'SPIxTWIDTH', '35.7.8': 'SPIxSTATUS', '35.7.9': 'SPIxRXB', '35.7.10': 'SPIxTXB', '35.7.11': 'SPIxINTE', '35.7.12': 'SPIxINTF', '35.8': 'Register Summary - SPI Control', '36': 'I2C - Inter-Integrated Circuit Module', '36.1': 'I2C Features', '36.2': 'I2C Terminology', '36.3': 'I2C Module Overview', '36.3.1': 'Byte Format', '36.3.2': 'SDA and SCL Pins', '36.3.2.1': 'SDA Hold Time', '36.3.3': 'Start Condition', '36.3.4': 'Acknowledge Sequence', '36.3.5': 'Restart Condition', '36.3.6': 'Stop Condition', '36.3.7': 'Bus Time-out', '36.3.8': 'Address Buffers', '36.3.9': 'Transmit Buffer', '36.3.10': 'Receive Buffer', '36.3.11': 'Clock Stretching', '36.3.11.1': 'Clock Stretching for Buffer Operations', '36.3.11.2': 'Clock Stretching for Other Client Operations', '36.3.12': 'Data Byte Count', '36.3.12.1': 'Auto-Load I2CxCNT', '36.3.13': 'DMA Integration', '36.3.13.1': '7-Bit Host Transmission', '36.3.13.2': '10-Bit Host Transmission', '36.3.13.3': '7/10-Bit Host Reception', '36.3.13.4': '7-Bit Client Transmission', '36.3.13.5': '10-Bit Client Transmission', '36.3.13.6': '7/10-Bit Client Reception', '36.3.14': 'Interrupts', '36.3.14.1': 'High-Level Interrupts', '36.3.14.2': 'Condition-Specific Interrupts', '36.3.15': 'Operation in Sleep', '36.4': 'I2C Operation', '36.4.1': 'I2C Client mode Operation', '36.4.1.1': 'Client Addressing Modes', '36.4.1.2': 'General Call Addressing Support', '36.4.1.3': 'Client Operation in 7-Bit Addressing Modes', '36.4.1.3.1': 'Client Transmission (7-bit Addressing Mode)', '36.4.1.3.2': 'Client Reception (7-Bit Addressing Mode)', '36.4.1.4': 'Client Operation in 10-Bit Addressing Modes', '36.4.1.4.1': 'Client Transmission (10-Bit Addressing Mode)', '36.4.1.4.2': 'Client Reception (10-Bit Addressing Mode)', '36.4.2': 'I2C Host Mode Operation', '36.4.2.1': 'Bus Free Time', '36.4.2.2': 'Host Clock Timing', '36.4.2.3': 'Start Condition Timing', '36.4.2.4': 'Acknowledge Sequence Timing', '36.4.2.5': 'Restart Condition Timing', '36.4.2.6': 'Stop Condition Timing', '36.4.2.7': 'Host Operation in 7-Bit Addressing Modes', '36.4.2.7.1': 'Host Transmission (7-Bit Addressing Mode)', '36.4.2.7.2': 'Host Reception (7-Bit Addressing Mode)', '36.4.2.8': 'Host Operation in 10-Bit Addressing Modes', '36.4.2.8.1': 'Host Transmission (10-Bit)', '36.4.2.8.2': 'Host Reception (10-Bit Addressing Mode)', '36.4.3': 'I2C Multi-Host Mode Operation', '36.4.3.1': 'Multi-Host Mode Clock Synchronization', '36.4.3.2': 'Multi-Host Mode Bus Arbitration', '36.5': 'Register Definitions: I2C Control', '36.5.1': 'I2CxCON0', '36.5.2': 'I2CxCON1', '36.5.3': 'I2CxCON2', '36.5.4': 'I2CxSTAT0', '36.5.5': 'I2CxSTAT1', '36.5.6': 'I2CxPIR', '36.5.7': 'I2CxPIE', '36.5.8': 'I2CxERR', '36.5.9': 'I2CxCLK', '36.5.10': 'I2CxCNT', '36.5.11': 'I2CxBTO', '36.5.12': 'I2CxADB0', '36.5.13': 'I2CxADB1', '36.5.14': 'I2CxADR0', '36.5.15': 'I2CxADR1', '36.5.16': 'I2CxADR2', '36.5.17': 'I2CxADR3', '36.5.18': 'I2CxTXB', '36.5.19': 'I2CxRXB', '36.6': 'Register Summary - I2C', '37': 'HLVD - High/Low-Voltage Detect', '37.1': 'Operation', '37.2': 'Setup', '37.3': 'Current Consumption', '37.4': 'HLVD Start-Up Time', '37.5': 'Applications', '37.6': 'Operation During Sleep', '37.7': 'Operation During Idle and Doze Modes', '37.8': 'Effects of a Reset', '37.9': 'Register Definitions: HLVD Control', '37.9.1': 'HLVDCON0', '37.9.2': 'HLVDCON1', '37.10': 'Register Summary - HLVD', '38': 'FVR - Fixed Voltage Reference', '38.1': 'Independent Gain Amplifiers', '38.2': 'FVR Stabilization Period', '38.3': 'Register Definitions: FVR', '38.3.1': 'FVRCON', '38.4': 'Register Summary - FVR', '39': 'Temperature Indicator Module', '39.1': 'Module Operation', '39.1.1': 'Temperature Indicator Range', '39.1.2': 'Minimum Operating VDD', '39.2': 'Temperature Calculation', '39.2.1': 'Higher-Order Calibration', '39.3': 'ADC Acquisition Time', '39.4': 'Register Definitions: Temperature Indicator', '39.4.1': 'FVRCON', '39.5': 'Register Summary - Temperature Indicator', '40': 'ADCC - Analog-to-Digital Converter with Computation Module', '40.1': 'ADC Configuration', '40.1.1': 'Port Configuration', '40.1.2': 'Channel Selection', '40.1.3': 'ADC Voltage Reference', '40.1.4': 'Conversion Clock', '40.1.5': 'Interrupts', '40.1.6': 'Result Formatting', '40.2': 'ADC Operation', '40.2.1': 'Starting a Conversion', '40.2.2': 'Completion of a Conversion', '40.2.3': 'ADC Operation During Sleep', '40.2.4': 'External Trigger During Sleep', '40.2.5': 'Auto-Conversion Trigger', '40.2.6': 'ADC Conversion Procedure (Basic Mode)', '40.3': 'ADC Acquisition Requirements', '40.4': 'ADC Charge Pump', '40.5': 'Computation Operation', '40.5.1': 'Digital Filter/Average', '40.5.2': 'Basic Mode', '40.5.3': 'Accumulate Mode', '40.5.4': 'Average Mode', '40.5.5': 'Burst Average Mode', '40.5.6': 'Low-Pass Filter Mode', '40.5.7': 'Threshold Comparison', '40.5.8': 'Repetition and Sampling Options', '40.5.8.1': 'Continuous Sampling Mode', '40.5.8.2': 'Double Sample Conversion', '40.6': 'Capacitive Voltage Divider (CVD) Features', '40.6.1': 'CVD Operation', '40.6.2': 'Precharge Control', '40.6.3': 'Acquisition Control for CVD (ADPRE > 0)', '40.6.4': 'Guard Ring Outputs', '40.6.5': 'Additional Sample-and-Hold Capacitance', '40.7': 'Register Definitions: ADC Control', '40.7.1': 'ADCON0', '40.7.2': 'ADCON1', '40.7.3': 'ADCON2', '40.7.4': 'ADCON3', '40.7.5': 'ADSTAT', '40.7.6': 'ADCLK', '40.7.7': 'ADREF', '40.7.8': 'ADPCH', '40.7.9': 'ADPRE', '40.7.10': 'ADACQ', '40.7.11': 'ADCAP', '40.7.12': 'ADRPT', '40.7.13': 'ADCNT', '40.7.14': 'ADFLTR', '40.7.15': 'ADRES', '40.7.16': 'ADPREV', '40.7.17': 'ADACC', '40.7.18': 'ADSTPT', '40.7.19': 'ADERR', '40.7.20': 'ADLTH', '40.7.21': 'ADUTH', '40.7.22': 'ADACT', '40.7.23': 'ADCP', '40.8': 'Register Summary - ADC', '41': 'DAC - Digital-to-Analog Converter Module - 8-Bit', '41.1': 'Output Voltage Selection', '41.2': 'Ratiometric Output Level', '41.3': 'Operation During Sleep', '41.4': 'Effects of a Reset', '41.5': 'Register Definitions: DAC Control', '41.5.1': 'DACxCON', '41.5.2': 'DACxDATL', '41.6': 'Register Summary - DAC', '42': 'CMP - Comparator Module', '42.1': 'Comparator Overview', '42.2': 'Comparator Control', '42.2.1': 'Comparator Enable', '42.2.2': 'Comparator Output', '42.2.3': 'Comparator Output Polarity', '42.3': 'Comparator Output Synchronization', '42.4': 'Comparator Hysteresis', '42.5': 'Comparator Interrupt', '42.6': 'Comparator Positive Input Selection', '42.7': 'Comparator Negative Input Selection', '42.8': 'Comparator Response Time', '42.9': 'Analog Input Connection Considerations', '42.10': 'Operation in Sleep Mode', '42.11': 'ADC Auto-Trigger Source', '42.12': 'Register Definitions: Comparator Control', '42.12.1': 'CMxCON0', '42.12.2': 'CMxCON1', '42.12.3': 'CMxNCH', '42.12.4': 'CMxPCH', '42.12.5': 'CMOUT', '42.13': 'Register Summary - Comparator', '43': 'ZCD - Zero-Cross Detection Module', '43.1': 'External Resistor Selection', '43.2': 'ZCD Logic Output', '43.3': 'ZCD Logic Polarity', '43.4': 'ZCD Interrupts', '43.5': 'Correction for ZCPINV Offset', '43.5.1': 'Correction by AC Coupling', '43.5.2': 'Correction by Offset Current', '43.6': 'Handling VPEAK Variations', '43.7': 'Operation During Sleep', '43.8': 'Effects of a Reset', '43.9': 'Disabling the ZCD Module', '43.10': 'Register Definitions: ZCD Control', '43.10.1': 'ZCDCON', '43.11': 'Register Summary - ZCD', '44': 'Instruction Set Summary', '44.1': 'Standard Instruction Set', '44.1.1': 'Standard Instruction Set\u2028', '44.2': 'Extended Instruction Set', '44.2.1': 'Extended Instruction Syntax', '44.2.2': 'Extended Instruction Set', '44.2.3': 'Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode', '44.2.3.1': 'Extended Instruction Syntax with Standard PIC18 Commands', '44.2.4': 'Considerations when Enabling the Extended Instruction Set', '44.2.5': 'Special Considerations with Microchip MPLAB� IDE Tools', '45': 'ICSP� - In-Circuit Serial Programming�', '45.1': 'High-Voltage Programming Entry Mode', '45.2': 'Low-Voltage Programming Entry Mode', '45.3': 'Common Programming Interfaces', '46': 'Register Summary', '47': 'Electrical Specifications', '47.1': 'Absolute Maximum Ratings(�)', '47.2': 'Standard Operating Conditions', '47.3': 'DC Characteristics', '47.3.1': 'Supply Voltage', '47.3.2': 'Supply Current (IDD)(1)', '47.3.3': 'Power-Down Current (IPD)(1, 2,3)', '47.3.4': 'I/O Ports', '47.3.5': 'Memory Programming Specifications', '47.3.6': 'Thermal Characteristics', '47.4': 'AC Characteristics', '47.4.1': 'External Clock/Oscillator Timing Requirements', '47.4.2': 'Internal Oscillator Parameters(1)', '47.4.3': 'PLL Specifications', '47.4.4': 'I/O and CLKOUT Timing Specifications', '47.4.5': 'Reset, WDT, Oscillator Start-Up Timer, Power-Up Timer, Brown-Out Reset and Low-Power Brown-Out Reset Specifications', '47.4.6': 'High/Low-Voltage Detect Characteristics', '47.4.7': 'Analog-to-Digital Converter (ADC) Accuracy Specifications(1,2)', '47.4.8': 'Analog-to-Digital Converter (ADC) Conversion Timing Specifications', '47.4.9': 'Comparator Specifications', '47.4.10': '8-Bit DAC Specifications', '47.4.11': 'Fixed Voltage Reference (FVR) Specifications', '47.4.12': 'Zero-Cross Detect (ZCD) Specifications', '47.4.13': 'Timer0 and Timer1 External Clock Requirements', '47.4.14': 'Capture/Compare/PWM Requirements (CCP)', '47.4.15': 'SPI Mode Requirements', '47.4.16': 'I2C Bus Start/Stop Bits Requirements', '47.4.17': 'I2C Bus Data Requirements', '47.4.18': 'Configurable Logic Cell (CLC) Characteristics', '47.4.19': 'Temperature Indicator Requirements', '48': 'DC and AC Characteristics Graphs and Tables', '48.1': 'Analog-to-Digital Converter (12-bit) Graphs', '48.2': 'Brown-Out Reset Graphs', '48.3': 'Digital-to-Analog Converter Graphs', '48.4': 'Fixed Voltage Reference Graphs', '48.5': 'HFINTOSC Graphs', '48.6': 'HFINTOSC Wake From Sleep Graphs', '48.7': 'High/Low-Voltage Detect Graphs', '48.8': 'I/O Graphs', '48.9': 'IDD Graphs', '48.10': 'IPD Graphs', '48.11': 'LFINTOSC Graphs', '48.12': 'LFINTOSC Wake From Sleep Graphs', '48.13': 'Low-Power Brown-Out Reset Graphs', '48.14': 'MFINTOSC Graphs', '48.15': 'Power-On Reset Graphs', '48.16': 'Weak Pull-Up Graphs', '49': 'Packaging Information', '49.1': 'Package Details', '50': 'Appendix A: Revision History'
            }

    # -------------------------------------------------------------------------
    # 2. Configuración de URLs
    # -------------------------------------------------------------------------
    URL_Q10 = "https://ww1.microchip.com/downloads/aemDocuments/documents/MCU08/ProductDocuments/DataSheets/PIC18F27-47Q10-Micorcontroller-Data-Sheet-DS40002043.pdf"
    URL_Q43 = "https://ww1.microchip.com/downloads/aemDocuments/documents/MCU08/ProductDocuments/DataSheets/PIC18F27-47-57Q43-Microcontroller-Data-Sheet-XLP-DS40002147.pdf"

    # -------------------------------------------------------------------------
    # 3. Funciones Macro (Las que usas en el Markdown)
    # -------------------------------------------------------------------------

    @env.macro
    def q10(section_id, page):
        """
        Genera la referencia para el PIC18F47Q10.
        Uso: {{ q10('2.3', 18) }}
        """
        title = Q10_SECTIONS.get(str(section_id), "Sección desconocida")

        return (
            f"Microchip Technology Inc. (2020). *PIC18F27/47Q10 Microcontroller Data Sheet*. "
            f"Sección {section_id}, \"{title}\". "
            f"[Ver PDF (Pág. {page})]({URL_Q10}#page={page})."
        )

    @env.macro
    def q43(section_id, page):
        """
        Genera la referencia para el PIC18F57Q43.
        Uso: {{ q43('4.1', 25) }}
        """
        title = Q43_SECTIONS.get(str(section_id), "Sección desconocida")

        return (
            f"Microchip Technology Inc. (2021). *PIC18F27/47/57Q43 Microcontroller Data Sheet*. "
            f"Sección {section_id}, \"{title}\". "
            f"[Ver PDF (Pág. {page})]({URL_Q43}#page={page})."
        )
