X86_64 WW+RW+RW+WR+mfence+mfences+po+mfence
"MFencedWW Rfe MFencesRW Rfe PodRW Coe MFencedWR Fre"
Cycle=Rfe PodRW Coe MFencedWR Fre MFencedWW Rfe MFencesRW
Relax=
Safe=Rfe Fre Coe PodRW MFencesRW MFencedWW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,2:y=F,2:z=W,3:z=F,3:x=T
Com=Rf Rf Co Fr
Orig=MFencedWW Rfe MFencesRW Rfe PodRW Coe MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (y),%rax | movq (y),%rax | movq $2,(z)   ;
 mfence      | mfence        | movq $1,(z)   | mfence        ;
 movq $1,(y) | movq $2,(y)   |               | movq (x),%rax ;
exists (y=2 /\ z=2 /\ 1:rax=1 /\ 2:rax=2 /\ 3:rax=0)
