#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 10 11:10:25 2024
# Process ID: 31164
# Current directory: /home/it/Vivado_Projects/VS Debugging_Practice/K2
# Command line: vivado
# Log file: /home/it/Vivado_Projects/VS Debugging_Practice/K2/vivado.log
# Journal file: /home/it/Vivado_Projects/VS Debugging_Practice/K2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/it/Xilinx/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "K2_tb_behav -key {Behavioral:sim_1:Functional:K2_tb} -tclbatch {K2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source K2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'K2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2458] undeclared symbol coreclk, assumed default net type wire [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:97]
WARNING: [VRFC 10-3380] identifier 'J' is used before its declaration [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/K2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:63]
ERROR: [VRFC 10-3423] illegal output port connection to 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2458] undeclared symbol coreclk, assumed default net type wire [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:97]
WARNING: [VRFC 10-3380] identifier 'J' is used before its declaration [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/K2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.K2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot K2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2458] undeclared symbol coreclk, assumed default net type wire [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:97]
WARNING: [VRFC 10-3380] identifier 'J' is used before its declaration [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/K2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 4 for port 'D' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.K2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot K2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'K2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj K2_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2458] undeclared symbol coreclk, assumed default net type wire [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:97]
WARNING: [VRFC 10-3380] identifier 'J' is used before its declaration [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/counter_n_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/VS Debugging_Practice/K2/K2_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module K2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim'
xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2dea5b32e58c4cfd97a6f63a21a1ebb9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_tb_behav xil_defaultlib.K2_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'load_data' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'in1' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:60]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'in2' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 4 for port 'D' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:71]
WARNING: [VRFC 10-3091] actual bit length 36 differs from formal bit length 4 for port 'D' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:80]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'out' [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:16]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/it/Vivado_Projects/VS Debugging_Practice/K2/core.sv:80]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/it/Vivado_Projects/Debugging_Practice/Debugging_Practice.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n_bit
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.mux2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.K2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot K2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 10 11:18:03 2024...
