
**Programming Hierarchy for Digital Systems: From High-Level Concepts to Physical Layout**

**1. High-Level Language (HLL):**
   High-level languages (such as C and C++) are designed to be human-friendly and easy to read. They abstract away the complexities of hardware and provide a more intuitive way for programmers to convey instructions.

**2. Assembly Level Programming (ALP):**
   Assembly language is a low-level language closely tied to a computer's CPU architecture. Programs written in assembly use mnemonic codes representing machine instructions, allowing for direct interaction with hardware.

**3. Hardware Description Language (HDL):**
   HDLs (like Verilog, System Verilog, and VHDL) are specialized languages for designing digital hardware. Engineers use HDLs to model and simulate complex digital systems before physical implementation, aiding in chip design and FPGA configuration.

**4. Graphic Data System (GDS):**
   GDSII is a semiconductor industry format for detailing integrated circuit layouts. GDS files encompass geometric shapes, layers, masks, and other crucial aspects of a chip's physical structure. Tools like Klayout and Magic work with GDS files.

**The Role of System Software in Bridging the Gap:**

**Operating System (OS):**
   The OS handles input/output operations, memory allocation, and low-level system functions, ensuring smooth interaction between hardware and software.

**Compiler:**
   Compilers translate high-level language code into hardware-specific instructions, allowing software to communicate effectively with the underlying hardware.

**Assembler:**
   Assemblers convert the instructions produced by the compiler into binary code, which the computer can directly execute.

**HDL Translator:**
   HDLs are understood by hardware as binary patterns. HDL translators convert these patterns into a netlist, which outlines the connections within the digital circuit.

**GDS Generation:**
   GDS files represent the layout of a chip. Once the netlist is available, GDS files are generated to provide a detailed plan of the physical design.

In summary, this hierarchical progression from high-level languages to GDS files ensures that hardware comprehends the intentions of application software. System software, including the OS, compiler, assembler, and HDL translator, forms the crucial bridge that enables seamless communication between software and hardware, ultimately resulting in a well-designed and functional integrated circuit layout.


**Lab week 1**
snap of the code in C language

![WhatsApp Image 2023-08-21 at 08 34 05](https://github.com/yashas-adi/pes_asic_class/assets/142563983/6bea59db-89b5-4e98-8a77-244e910539ab)

snap of the output

![WhatsApp Image 2023-08-21 at 08 33 23](https://github.com/yashas-adi/pes_asic_class/assets/142563983/9774d316-c35c-4eba-8b43-141ab5156c56)

snap of the output when compiled using riscv

![WhatsApp Image 2023-08-21 at 09 55 39](https://github.com/yashas-adi/pes_asic_class/assets/142563983/c77d251e-99d3-4fb9-8564-45dad2e976cc)

snap to debug the ALP generated by the Compiler

![WhatsApp Image 2023-08-21 at 10 42 25](https://github.com/yashas-adi/pes_asic_class/assets/142563983/be23fe07-3ef0-4868-8e75-4c644483bfbe)

contents of the main when -O1 optimiser is used

![WhatsApp Image 2023-08-21 at 09 21 26](https://github.com/yashas-adi/pes_asic_class/assets/142563983/64e3eab6-e78e-4047-8a63-7e8cb4bd858a)

contents of the main when -Ofast optimiser is used 

![WhatsApp Image 2023-08-21 at 09 30 51](https://github.com/yashas-adi/pes_asic_class/assets/142563983/f0293267-4e8a-4b7a-a9a3-4fbbb602c0d1)

program to show the maximum and minimum integer type number in a 64 bit processor ( both signed and unsigned)

![WhatsApp Image 2023-08-21 at 11 18 29](https://github.com/yashas-adi/pes_asic_class/assets/142563983/42286d2e-ea60-49a8-9b63-89b1abc2e8dc)


**Lab 2**


**Base Integer Instructions in RISC-V ISA**

Base Integer Instructions encompass operations on both signed and unsigned integers. A total of 47 such instructions exist within the RISC-V ISA.

**Instruction Types Based on Encoding Format**

**1. R-Type (Register-Type):**
   R-Type instructions operate on registers and adhere to a fixed operand format. They include arithmetic and logic operations like ADD, SUB, AND, OR, XOR, as well as shift operations like SLL, SRL, SRA, and comparisons such as SLT, SLTU.

**2. I-Type (Immediate-Type):**
   I-Type instructions feature an immediate operand and a register operand. They cover instructions like ADDI, SLTI, SLTIU, XORI, ORI, ANDI, as well as load instructions (LB, LH, LW, LBU, LHU), and JALR.

**3. S-Type (Store-Type):**
   S-Type instructions are designed for storing values from registers into memory. Examples include SB, SH, and SW.

**4. B-Type (Branch-Type):**
   B-Type instructions facilitate conditional branching based on comparisons. Notable examples are BEQ, BNE, BLT, BGE, BLTU, and BGEU.

**5. U-Type (Upper Immediate-Type):**
   U-Type instructions feature a larger immediate field for encoding more extensive constants. They include LUI and AUIPC.

**6. J-Type (Jump-Type):**
   J-Type instructions serve for unconditional jumps and function calls, with JAL being a prime example.

**Key Fields in Instruction Format**

- **Opcode [7]:** This field in an instruction specifies the operation to be executed. It defines the instruction's type, like arithmetic, logic, memory access, or control flow.

- **rd (Destination Register) [5]:** It identifies the register where the operation's result will be stored.

- **rs1 (Source Register 1) [5]:** This field designates the first source register holding the value used in the operation.

- **rs2 (Source Register 2) [5]:** It points to the second source register in three-operand instructions.

- **func7 and func3 (Function Fields) [7] [3]:** These fields refine the opcode's operation, allowing for fine-grained differentiation within instruction categories.

- **imm (Immediate Value):** The immediate field embeds constants directly in the instruction, used for offsets, constants, and data values.

**Application Binary Interface (ABI)**

The ABI represents a standardized interface between software components and generated machine code. It enables OS and user-level programs to directly access the instructions generated by the compiler using the target ISA.



**Accessing Hardware Resources**

When accessing processor hardware resources, this is achieved through registers utilizing the ABI's standardized names for these registers. ABI names ensure compatibility, optimized code generation, and seamless communication between software elements.

**Simulate a C program using ABI function call (using registers)**

snap of the code and the outputs

![WhatsApp Image 2023-08-21 at 12 06 00](https://github.com/yashas-adi/pes_asic_class/assets/142563983/f43999f4-f22f-4610-8d58-b116300a544e)

![WhatsApp Image 2023-08-21 at 12 04 18](https://github.com/yashas-adi/pes_asic_class/assets/142563983/f15b1a56-e7d8-483e-a78a-eeb0e7cff152)


Day 3 
Labs using iverilog and gtkwave
![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/8c47c57b-f5af-4a13-809e-9c879894e4fe)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/10be11ad-1927-46a8-b588-57f9e499f124)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/406f23fa-c772-4aa8-97a1-d9eef0a03cdc)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/62b4fb7f-f03e-4494-b6b7-d64d59ee055b)

Labs using yosys and SKY130 PDK's

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/9bc1a34c-1ef8-4ac0-aca8-27bec398d8fe)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/d036795f-edd3-4e0a-b53d-1aa2fb9730cd)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/01612f40-3511-409c-ac83-23bb31306197)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/281078a9-a02d-45b9-8792-190e9071130e)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/1342d7dc-34c1-4d1b-8d52-b9f9e37ad11d)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/876b41f7-9fbb-4373-9a13-165359ba2c37)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/54990324-20ac-47cc-b7d5-821e31db8a2a)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/99a6a723-caeb-4e66-815e-e8e06a19a546)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/84acf4e5-0e62-447a-8daf-54cc5851b8ed)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/642b29cf-b226-49d2-bffd-124c56f54897)

Labs : hierarchical synthesis

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/e5184c70-3302-4de8-849e-cd3904194054)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/0ad68782-b1e4-4a46-961f-adc7567d1ad6)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/a371a21b-01d5-4a2b-a147-20e8a31c7f3d)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/037fc0c6-2dcb-4e53-ae90-b54a62017a55)

Labs : Flat synthesis 

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/e599c52d-965e-43e0-a681-16726d6c618e)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b730767b-36d0-47ad-a7b5-2203ecf4470b)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/2f2efdf4-ca29-4416-abeb-0bb57f4a4823)

Labs : Asynchronous Reset D Flip-Flop

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/a7ae380c-5af4-4b6e-adfa-33e61f216004)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/3b41b355-a1e4-4813-a7ae-67182fc4c5dc)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/e5e6eec6-3fe1-4649-8583-3c8c3e1cfe82)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/ade689ee-0430-4150-8020-55d7b21887d8)


Asynchronous Set D Flip-Flop

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/ff2c61a2-c399-48ef-be2f-6ea895bd2c29)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b3b986ba-1672-4130-8603-36c78177bca3)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/397e9865-58fb-401e-9764-7dd44165fa66)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/edc0095b-c027-4942-af4a-b60303662125)


Synchronous Reset D Flip-FLop 

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/c45942d0-abb3-41bb-b3a6-53dfd80e6aec)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/ee55b85c-8582-4861-863a-7704a659a34e)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/22b4f2f4-6874-436d-9010-e63fee15a3f6)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/3b1e4ade-6372-4196-a188-f346bb99eeed)



D Flip-Flop with Asynchronous Reset and Synchronous Reset

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/fd44247c-afef-43f2-b2a9-2d7469a40625)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/5569f428-aa7a-40e3-b6c4-73f7fce31514)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/e028557b-c277-4c50-ba22-00d717f8b601)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/8f03343d-4a22-4d1f-aed0-9a9a825f072e) 

Interesting Optimisations 

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/5bc11a8e-0548-4ac8-87d5-4cf8b72e25cd)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/5adc6fe5-beef-4327-983c-3d425de309f4)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/eecb880a-2adf-4468-bdc0-ca9c4132314a)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/a1d5a789-b328-4eaf-9002-9897a6947dea)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/7a6675ff-f797-4f9d-9b50-b81cd78d0078)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/7decb078-9d11-4a41-81fd-6991543f05b5)


Combinational Optimisation

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/4ea532fd-b51f-4ba6-babd-ce1973a996d6)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/1775aef6-5fa3-4d24-8089-1d852ca8bd1c)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/0acd12de-2832-4fa9-9208-3db5bde595a0)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/62ae9bed-8c13-4584-9c8f-113c90630c32)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/8420a4a6-7d56-4cb1-b4ff-8c4d994172e6)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/6f2c4351-0b91-446c-b974-cb26964bef52)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b5169b9d-eb02-4c53-8594-1e82b2c0d0c6)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/961eb521-deec-4469-86a0-e5d1683c10eb)

Sequential Logic Optimsation 

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/7678837f-9429-4f93-bfb8-e671466bdf3f)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b30d9114-fe51-4887-a40f-1fdfd82796df)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/2ccad1c9-2427-4a86-b9d2-60938a46c46f)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/ae64d95b-0e8d-47d3-8e45-ed8cab0ad401)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/dd022781-4f0e-42d9-a931-c01c6d74e73b)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/02ae6c1b-afab-44d9-b915-82818a031b92)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/9c509e2e-978b-454d-9f67-1f8bff201ddb)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/f02d7e93-c86c-450c-95be-a1def0e7c6ff)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/be566167-3c48-4805-9fb1-6dd1274f72fb)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/8ee3b163-5fb1-44aa-8f84-cfe5e24e85ca)

Sequential Optimisations for unused outputs

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/5ac0ebae-7335-4400-bf4b-c6c445b1be04)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/aa0a58ef-83f2-4b1f-a05e-6a7b665f712d)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/bf00efa5-e25e-4e4b-b611-564c6da644fc)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/da47b0eb-3ef9-46ca-a7dc-b5196b3860af)

Labs on GLS and Synthesis-Simulation Mismatch

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/90e600e4-efeb-4cbb-9156-7625d8c5db0e)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/575b301d-e893-4f53-adc2-b2b908569d6f)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/7a4bd5ed-79cc-44c5-9646-fa70dc017b3b)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/ce902804-7969-47c8-b17d-b6fec8bd7b66)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/f575bd74-c4aa-42f4-8ec0-41d8c6fa377d)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/72502cd9-1d1d-40d0-b533-7ff4d652702a)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/0b953ddc-fc63-41ff-88e2-7ce1b709514f)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/bbbfb851-8e3e-4c91-ade2-6d47b8bc1311)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/19649d56-fbfe-443b-8072-90b3331db98d)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b2bedebd-fbfb-4870-a4e0-013ca8d94141)

Labs on synth-sim mismatch for blocking statement

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/28df8707-5375-458c-94d7-85e7dacd98c5)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/be1c649a-6e6f-49b4-9a36-75b469dd657a)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/1d9a8d0b-a100-4119-9e52-833972405d11)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/b6592ea6-6b60-4c04-a47e-844bdeee9551)

![image](https://github.com/yashas-adi/pes_asic_class/assets/142563983/fd91342e-9b36-4c27-b7b6-43bb04568dc2)
