FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
%"PULSE_INVERTER"
"1","(1775,1875)","0","tubii_tk2_lib","I1";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_INV_OUT"
VHDL_MODE"OUT"0;
"PULSE_INV_IN"
VHDL_MODE"IN"0;
%"RIBBON_DELAY"
"1","(1425,2900)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_OUT_N \B"
VHDL_MODE"OUT"0;
"PULSE_OUT_P"
VHDL_MODE"OUT"0;
"PULSE_IN_N \B"
VHDL_MODE"IN"0;
"PULSE_IN_P"
VHDL_MODE"IN"0;
END.
