// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "gsensor")
  (DATE "04/20/2015 10:32:12")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1178:1178:1178) (1135:1135:1135))
        (IOPATH i o (2277:2277:2277) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\G_SENSOR_CS_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1536:1536:1536) (1588:1588:1588))
        (IOPATH i o (2119:2119:2119) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_red\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_green\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_blue\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_h_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_v_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1267:1267:1267) (1241:1241:1241))
        (PORT oe (1205:1205:1205) (1163:1163:1163))
        (IOPATH i o (2277:2277:2277) (2180:2180:2180))
        (IOPATH oe o (2262:2262:2262) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (459:459:459) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (133:133:133) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|cont\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (461:461:461) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (220:220:220) (290:290:290))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (PORT ena (1216:1216:1216) (1160:1160:1160))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (287:287:287))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|cont\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4467:4467:4467) (4223:4223:4223))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|oRST_xhdl1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1357:1357:1357))
        (PORT asdata (1122:1122:1122) (1137:1137:1137))
        (PORT clrn (4070:4070:4070) (3797:3797:3797))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (2266:2266:2266) (2266:2266:2266))
        (PORT inclk[0] (1683:1683:1683) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1680:1680:1680) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (331:331:331))
        (PORT datab (404:404:404) (451:451:451))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (327:327:327))
        (PORT datab (244:244:244) (314:314:314))
        (PORT datad (243:243:243) (305:305:305))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (452:452:452))
        (PORT datab (398:398:398) (452:452:452))
        (PORT datac (614:614:614) (640:640:640))
        (PORT datad (360:360:360) (400:400:400))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (628:628:628))
        (PORT datab (296:296:296) (391:391:391))
        (PORT datad (335:335:335) (346:346:346))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (384:384:384))
        (PORT datab (297:297:297) (393:393:393))
        (PORT datac (215:215:215) (283:283:283))
        (PORT datad (594:594:594) (595:595:595))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (313:313:313))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1546:1546:1546) (1509:1509:1509))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (353:353:353))
        (PORT datad (299:299:299) (310:310:310))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1546:1546:1546) (1509:1509:1509))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (356:356:356))
        (PORT datab (327:327:327) (346:346:346))
        (PORT datad (366:366:366) (404:404:404))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1546:1546:1546) (1509:1509:1509))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (701:701:701))
        (PORT datab (645:645:645) (698:698:698))
        (PORT datac (417:417:417) (468:468:468))
        (PORT datad (419:419:419) (466:466:466))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|high_byte\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (389:389:389))
        (PORT datac (590:590:590) (595:595:595))
        (PORT datad (337:337:337) (341:341:341))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\I2C_SDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (461:461:461) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2692:2692:2692) (2886:2886:2886))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1048:1048:1048))
        (PORT datad (295:295:295) (302:302:302))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1548:1548:1548) (1496:1496:1496))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (673:673:673))
        (PORT datac (1247:1247:1247) (1220:1220:1220))
        (PORT datad (586:586:586) (597:597:597))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT asdata (526:526:526) (589:589:589))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (264:264:264))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (220:220:220) (278:278:278))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT asdata (513:513:513) (578:578:578))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (379:379:379) (412:412:412))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (268:268:268))
        (PORT datab (1111:1111:1111) (1120:1120:1120))
        (PORT datad (289:289:289) (294:294:294))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (242:242:242) (312:312:312))
        (PORT datad (594:594:594) (599:599:599))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_back\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (264:264:264))
        (PORT datab (292:292:292) (385:385:385))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_back\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|high_byte\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (266:266:266))
        (PORT datab (261:261:261) (341:341:341))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|high_byte\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (381:381:381))
        (PORT datab (292:292:292) (385:385:385))
        (PORT datac (231:231:231) (308:308:308))
        (PORT datad (597:597:597) (599:599:599))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (292:292:292))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1353:1353:1353))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1842:1842:1842) (1826:1826:1826))
        (PORT sclr (1097:1097:1097) (1161:1161:1161))
        (PORT ena (1084:1084:1084) (1049:1049:1049))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_back\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1029:1029:1029) (1050:1050:1050))
        (PORT datad (1013:1013:1013) (1028:1028:1028))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (1034:1034:1034) (1038:1038:1038))
        (PORT datac (1245:1245:1245) (1191:1191:1191))
        (PORT datad (784:784:784) (788:788:788))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (951:951:951))
        (PORT datab (263:263:263) (343:343:343))
        (PORT datad (547:547:547) (530:530:530))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (582:582:582) (601:601:601))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1345:1345:1345))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1796:1796:1796))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1345:1345:1345))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1796:1796:1796))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1345:1345:1345))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1796:1796:1796) (1796:1796:1796))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1345:1345:1345))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT clrn (1796:1796:1796) (1796:1796:1796))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\G_SENSOR_INT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (459:459:459) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|spi_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (642:642:642))
        (PORT datad (2576:2576:2576) (2795:2795:2795))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1084:1084:1084))
        (PORT datab (1052:1052:1052) (1061:1061:1061))
        (PORT datac (1245:1245:1245) (1191:1191:1191))
        (PORT datad (783:783:783) (788:788:788))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|spi_go\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (977:977:977) (950:950:950))
        (PORT datad (336:336:336) (341:341:341))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|spi_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (383:383:383))
        (PORT datad (382:382:382) (417:417:417))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (455:455:455))
        (PORT datab (396:396:396) (448:448:448))
        (PORT datac (618:618:618) (644:644:644))
        (PORT datad (363:363:363) (403:403:403))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (515:515:515))
        (PORT datad (395:395:395) (438:438:438))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1546:1546:1546) (1509:1509:1509))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (458:458:458))
        (PORT datab (253:253:253) (331:331:331))
        (PORT datac (245:245:245) (319:319:319))
        (PORT datad (245:245:245) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (478:478:478))
        (PORT datac (578:578:578) (594:594:594))
        (PORT datad (298:298:298) (295:295:295))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1563:1563:1563) (1514:1514:1514))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|high_byte_d\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT asdata (700:700:700) (746:746:746))
        (PORT clrn (1546:1546:1546) (1509:1509:1509))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_back_d\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT asdata (541:541:541) (616:616:616))
        (PORT clrn (1628:1628:1628) (1591:1591:1591))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (625:625:625))
        (PORT datab (294:294:294) (389:389:389))
        (PORT datad (1072:1072:1072) (1079:1079:1079))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|direction\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (300:300:300))
        (PORT datad (321:321:321) (333:333:333))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|direction\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (458:458:458))
        (PORT datab (254:254:254) (333:333:333))
        (PORT datac (247:247:247) (321:321:321))
        (PORT datad (246:246:246) (313:313:313))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (335:335:335))
        (PORT datab (1065:1065:1065) (1036:1036:1036))
        (PORT datac (578:578:578) (592:592:592))
        (PORT datad (163:163:163) (185:185:185))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1563:1563:1563) (1514:1514:1514))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (704:704:704))
        (PORT datab (649:649:649) (701:701:701))
        (PORT datac (421:421:421) (471:471:471))
        (PORT datad (420:420:420) (469:469:469))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (392:392:392))
        (PORT datac (590:590:590) (595:595:595))
        (PORT datad (1073:1073:1073) (1080:1080:1080))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (710:710:710))
        (PORT datab (644:644:644) (707:707:707))
        (PORT datac (420:420:420) (474:474:474))
        (PORT datad (418:418:418) (471:471:471))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (484:484:484))
        (PORT datab (619:619:619) (648:648:648))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (311:311:311))
        (PORT datab (808:808:808) (823:823:823))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (710:710:710))
        (PORT datab (648:648:648) (704:704:704))
        (PORT datac (417:417:417) (473:473:473))
        (PORT datad (416:416:416) (465:465:465))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (461:461:461))
        (PORT datab (253:253:253) (329:329:329))
        (PORT datac (245:245:245) (317:317:317))
        (PORT datad (247:247:247) (318:318:318))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (341:341:341))
        (PORT datab (1067:1067:1067) (1038:1038:1038))
        (PORT datac (580:580:580) (594:594:594))
        (PORT datad (162:162:162) (184:184:184))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1563:1563:1563) (1514:1514:1514))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (711:711:711))
        (PORT datab (647:647:647) (708:708:708))
        (PORT datac (417:417:417) (475:475:475))
        (PORT datad (416:416:416) (463:463:463))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (425:425:425))
        (PORT datab (221:221:221) (288:288:288))
        (PORT datac (591:591:591) (620:620:620))
        (PORT datad (387:387:387) (441:441:441))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (457:457:457))
        (PORT datac (417:417:417) (476:476:476))
        (PORT datad (620:620:620) (669:669:669))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1548:1548:1548) (1496:1496:1496))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (292:292:292))
        (PORT datab (181:181:181) (212:212:212))
        (PORT datac (590:590:590) (620:620:620))
        (PORT datad (196:196:196) (252:252:252))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (555:555:555))
        (PORT datab (399:399:399) (449:449:449))
        (PORT datac (532:532:532) (541:541:541))
        (PORT datad (358:358:358) (397:397:397))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (708:708:708))
        (PORT datab (645:645:645) (701:701:701))
        (PORT datac (420:420:420) (474:474:474))
        (PORT datad (418:418:418) (471:471:471))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (484:484:484))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (594:594:594) (625:625:625))
        (PORT datad (215:215:215) (272:272:272))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (709:709:709))
        (PORT datab (649:649:649) (702:702:702))
        (PORT datac (421:421:421) (475:475:475))
        (PORT datad (417:417:417) (465:465:465))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (454:454:454))
        (PORT datac (420:420:420) (470:470:470))
        (PORT datad (621:621:621) (663:663:663))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1548:1548:1548) (1496:1496:1496))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (707:707:707))
        (PORT datab (645:645:645) (700:700:700))
        (PORT datac (420:420:420) (473:473:473))
        (PORT datad (418:418:418) (470:470:470))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1041:1041:1041) (1005:1005:1005))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (483:483:483))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (591:591:591) (620:620:620))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (292:292:292))
        (PORT datac (594:594:594) (625:625:625))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1071:1071:1071) (1097:1097:1097))
        (PORT datac (585:585:585) (590:590:590))
        (PORT datad (557:557:557) (560:560:560))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|temp_xhdl7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (465:465:465))
        (PORT datac (617:617:617) (643:643:643))
        (PORT datad (583:583:583) (595:595:595))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1678:1678:1678) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oSPI_CLK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1149:1149:1149) (1161:1161:1161))
        (PORT datad (396:396:396) (436:436:436))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (610:610:610) (612:612:612))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (316:316:316))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (466:466:466) (492:492:492))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (326:326:326))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (318:318:318))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT asdata (605:605:605) (607:607:607))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (326:326:326))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datad (223:223:223) (285:285:285))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (922:922:922))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|h_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (350:350:350))
        (PORT datab (820:820:820) (804:804:804))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (788:788:788) (767:767:767))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (251:251:251) (328:328:328))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (347:347:347))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (324:324:324))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (315:315:315))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (442:442:442))
        (PORT datab (251:251:251) (330:330:330))
        (PORT datad (228:228:228) (292:292:292))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (897:897:897))
        (PORT datab (808:808:808) (851:851:851))
        (PORT datac (843:843:843) (869:869:869))
        (PORT datad (771:771:771) (753:753:753))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (838:838:838) (874:874:874))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|h_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1091:1091:1091))
        (PORT datab (817:817:817) (797:797:797))
        (PORT datad (792:792:792) (779:779:779))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1095:1095:1095))
        (PORT datac (234:234:234) (314:314:314))
        (PORT datad (778:778:778) (766:766:766))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (653:653:653))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (404:404:404) (448:448:448))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (332:332:332))
        (PORT datab (823:823:823) (815:815:815))
        (PORT datac (1040:1040:1040) (1034:1034:1034))
        (PORT datad (293:293:293) (386:386:386))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1089:1089:1089))
        (PORT datac (232:232:232) (309:309:309))
        (PORT datad (778:778:778) (761:761:761))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (960:960:960))
        (PORT datab (822:822:822) (816:816:816))
        (PORT datac (1039:1039:1039) (1035:1035:1035))
        (PORT datad (294:294:294) (388:388:388))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (662:662:662))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (434:434:434))
        (PORT datab (1074:1074:1074) (1068:1068:1068))
        (PORT datac (296:296:296) (301:301:301))
        (PORT datad (785:785:785) (780:780:780))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (473:473:473))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (426:426:426))
        (PORT datab (311:311:311) (330:330:330))
        (PORT datac (1039:1039:1039) (1030:1030:1030))
        (PORT datad (796:796:796) (789:789:789))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (475:475:475))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (424:424:424))
        (PORT datab (346:346:346) (353:353:353))
        (PORT datac (1035:1035:1035) (1027:1027:1027))
        (PORT datad (802:802:802) (791:791:791))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (477:477:477))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (432:432:432))
        (PORT datab (312:312:312) (329:329:329))
        (PORT datac (1041:1041:1041) (1034:1034:1034))
        (PORT datad (797:797:797) (784:784:784))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (615:615:615))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[9\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (234:234:234))
        (PORT datab (349:349:349) (355:355:355))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (673:673:673) (721:721:721))
        (PORT datac (636:636:636) (681:681:681))
        (PORT datad (924:924:924) (977:977:977))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (873:873:873))
        (PORT datac (859:859:859) (875:875:875))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (756:756:756))
        (PORT datab (189:189:189) (224:224:224))
        (PORT datac (815:815:815) (856:856:856))
        (PORT datad (324:324:324) (326:326:326))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (871:871:871))
        (PORT datab (854:854:854) (892:892:892))
        (PORT datac (857:857:857) (878:878:878))
        (PORT datad (305:305:305) (309:309:309))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (430:430:430))
        (PORT datac (1043:1043:1043) (1038:1038:1038))
        (PORT datad (787:787:787) (773:773:773))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (444:444:444))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[10\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (526:526:526) (513:513:513))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (450:450:450))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (430:430:430))
        (PORT datab (1075:1075:1075) (1067:1067:1067))
        (PORT datac (299:299:299) (303:303:303))
        (PORT datad (787:787:787) (772:772:772))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (462:462:462))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (329:329:329))
        (PORT datab (830:830:830) (829:829:829))
        (PORT datac (1036:1036:1036) (1028:1028:1028))
        (PORT datad (285:285:285) (380:380:380))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (459:459:459))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (354:354:354))
        (PORT datab (828:828:828) (829:829:829))
        (PORT datac (1034:1034:1034) (1029:1029:1029))
        (PORT datad (290:290:290) (380:380:380))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (355:355:355))
        (PORT datab (812:812:812) (819:819:819))
        (PORT datac (1039:1039:1039) (1036:1036:1036))
        (PORT datad (297:297:297) (389:389:389))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (729:729:729) (732:732:732))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (710:710:710))
        (PORT datab (872:872:872) (885:885:885))
        (PORT datac (880:880:880) (910:910:910))
        (PORT datad (647:647:647) (686:686:686))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (421:421:421))
        (PORT datab (256:256:256) (324:324:324))
        (PORT datac (212:212:212) (278:278:278))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (885:885:885))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (750:750:750) (737:737:737))
        (PORT datad (833:833:833) (845:845:845))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (763:763:763))
        (PORT datab (860:860:860) (874:874:874))
        (PORT datac (1299:1299:1299) (1311:1311:1311))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (908:908:908))
        (PORT datac (827:827:827) (846:846:846))
        (PORT datad (821:821:821) (832:832:832))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (762:762:762))
        (PORT datab (661:661:661) (704:704:704))
        (PORT datac (816:816:816) (855:855:855))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (875:875:875))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1316:1316:1316))
        (PORT datab (913:913:913) (942:942:942))
        (PORT datac (843:843:843) (870:870:870))
        (PORT datad (771:771:771) (753:753:753))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (352:352:352) (361:361:361))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (311:311:311) (313:313:313))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (888:888:888))
        (PORT datac (751:751:751) (739:739:739))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (756:756:756))
        (PORT datab (673:673:673) (717:717:717))
        (PORT datac (774:774:774) (788:788:788))
        (PORT datad (923:923:923) (974:974:974))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (880:880:880))
        (PORT datab (184:184:184) (216:216:216))
        (PORT datac (632:632:632) (677:677:677))
        (PORT datad (168:168:168) (193:193:193))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (349:349:349))
        (PORT datab (817:817:817) (803:803:803))
        (PORT datac (1059:1059:1059) (1062:1062:1062))
        (PORT datad (696:696:696) (674:674:674))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_b_roc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (324:324:324))
        (PORT datab (862:862:862) (907:907:907))
        (PORT datad (221:221:221) (283:283:283))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (364:364:364))
        (PORT datab (317:317:317) (334:334:334))
        (PORT datac (840:840:840) (860:860:860))
        (PORT datad (309:309:309) (320:320:320))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_b_roc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1231:1231:1231) (1179:1179:1179))
        (PORT datac (174:174:174) (205:205:205))
        (PORT datad (697:697:697) (677:677:677))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|wr_en_b_roc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_b_roc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1317:1317:1317))
        (PORT d[1] (1290:1290:1290) (1317:1317:1317))
        (PORT d[2] (1290:1290:1290) (1317:1317:1317))
        (PORT d[3] (1290:1290:1290) (1317:1317:1317))
        (PORT d[4] (1557:1557:1557) (1575:1575:1575))
        (PORT d[5] (1557:1557:1557) (1575:1575:1575))
        (PORT d[6] (1557:1557:1557) (1575:1575:1575))
        (PORT d[7] (1557:1557:1557) (1575:1575:1575))
        (PORT d[8] (1290:1290:1290) (1317:1317:1317))
        (PORT d[9] (1290:1290:1290) (1317:1317:1317))
        (PORT d[10] (1290:1290:1290) (1317:1317:1317))
        (PORT d[11] (1290:1290:1290) (1317:1317:1317))
        (PORT d[12] (1557:1557:1557) (1575:1575:1575))
        (PORT d[13] (1557:1557:1557) (1575:1575:1575))
        (PORT d[14] (1557:1557:1557) (1575:1575:1575))
        (PORT d[15] (1557:1557:1557) (1575:1575:1575))
        (PORT d[16] (1290:1290:1290) (1317:1317:1317))
        (PORT d[17] (1557:1557:1557) (1575:1575:1575))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1574:1574:1574))
        (PORT d[1] (1473:1473:1473) (1490:1490:1490))
        (PORT d[2] (1473:1473:1473) (1490:1490:1490))
        (PORT d[3] (1473:1473:1473) (1490:1490:1490))
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1317:1317:1317))
        (PORT d[1] (1474:1474:1474) (1491:1491:1491))
        (PORT d[2] (1474:1474:1474) (1491:1491:1491))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1708:1708:1708))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1521:1521:1521))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1640:1640:1640))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1441:1441:1441))
        (PORT datab (917:917:917) (906:906:906))
        (PORT datac (572:572:572) (556:556:556))
        (PORT datad (1470:1470:1470) (1536:1536:1536))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1568:1568:1568))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (831:831:831) (805:805:805))
        (PORT datad (560:560:560) (546:546:546))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1318:1318:1318))
        (PORT d[1] (1291:1291:1291) (1318:1318:1318))
        (PORT d[2] (1291:1291:1291) (1318:1318:1318))
        (PORT d[3] (1291:1291:1291) (1318:1318:1318))
        (PORT d[4] (1536:1536:1536) (1555:1555:1555))
        (PORT d[5] (1536:1536:1536) (1555:1555:1555))
        (PORT d[6] (1536:1536:1536) (1555:1555:1555))
        (PORT d[7] (1536:1536:1536) (1555:1555:1555))
        (PORT d[8] (1291:1291:1291) (1318:1318:1318))
        (PORT d[9] (1291:1291:1291) (1318:1318:1318))
        (PORT d[10] (1291:1291:1291) (1318:1318:1318))
        (PORT d[11] (1291:1291:1291) (1318:1318:1318))
        (PORT d[12] (1536:1536:1536) (1555:1555:1555))
        (PORT d[13] (1536:1536:1536) (1555:1555:1555))
        (PORT d[14] (1536:1536:1536) (1555:1555:1555))
        (PORT d[15] (1536:1536:1536) (1555:1555:1555))
        (PORT d[16] (1291:1291:1291) (1318:1318:1318))
        (PORT d[17] (1536:1536:1536) (1555:1555:1555))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1554:1554:1554))
        (PORT d[1] (1714:1714:1714) (1713:1713:1713))
        (PORT d[2] (1714:1714:1714) (1713:1713:1713))
        (PORT d[3] (1714:1714:1714) (1713:1713:1713))
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1318:1318:1318))
        (PORT d[1] (1715:1715:1715) (1714:1714:1714))
        (PORT d[2] (1715:1715:1715) (1714:1714:1714))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1749:1749:1749))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1522:1522:1522))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1640:1640:1640))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1446:1446:1446))
        (PORT datab (543:543:543) (521:521:521))
        (PORT datac (597:597:597) (579:579:579))
        (PORT datad (1466:1466:1466) (1531:1531:1531))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (654:654:654) (635:635:635))
        (PORT datac (156:156:156) (185:185:185))
        (PORT datad (1463:1463:1463) (1531:1531:1531))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1564:1564:1564))
        (PORT datab (341:341:341) (352:352:352))
        (PORT datac (1383:1383:1383) (1415:1415:1415))
        (PORT datad (823:823:823) (805:805:805))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1496:1496:1496) (1574:1574:1574))
        (PORT datab (606:606:606) (606:606:606))
        (PORT datac (561:561:561) (544:544:544))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1574:1574:1574))
        (PORT datab (610:610:610) (596:596:596))
        (PORT datac (1379:1379:1379) (1412:1412:1412))
        (PORT datad (827:827:827) (797:797:797))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1568:1568:1568))
        (PORT datab (827:827:827) (812:812:812))
        (PORT datac (291:291:291) (298:298:298))
        (PORT datad (573:573:573) (558:558:558))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (1443:1443:1443) (1487:1487:1487))
        (PORT datac (1613:1613:1613) (1662:1662:1662))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (1446:1446:1446) (1490:1490:1490))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1071:1071:1071))
        (PORT d[1] (1038:1038:1038) (1071:1071:1071))
        (PORT d[2] (1038:1038:1038) (1071:1071:1071))
        (PORT d[3] (1038:1038:1038) (1071:1071:1071))
        (PORT d[4] (1034:1034:1034) (1059:1059:1059))
        (PORT d[5] (1034:1034:1034) (1059:1059:1059))
        (PORT d[6] (1034:1034:1034) (1059:1059:1059))
        (PORT d[7] (1034:1034:1034) (1059:1059:1059))
        (PORT d[8] (1038:1038:1038) (1071:1071:1071))
        (PORT d[9] (1038:1038:1038) (1071:1071:1071))
        (PORT d[10] (1038:1038:1038) (1071:1071:1071))
        (PORT d[11] (1038:1038:1038) (1071:1071:1071))
        (PORT d[12] (1034:1034:1034) (1059:1059:1059))
        (PORT d[13] (1034:1034:1034) (1059:1059:1059))
        (PORT d[14] (1034:1034:1034) (1059:1059:1059))
        (PORT d[15] (1034:1034:1034) (1059:1059:1059))
        (PORT d[16] (1038:1038:1038) (1071:1071:1071))
        (PORT d[17] (1034:1034:1034) (1059:1059:1059))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1058:1058:1058))
        (PORT d[1] (979:979:979) (1003:1003:1003))
        (PORT d[2] (979:979:979) (1003:1003:1003))
        (PORT d[3] (979:979:979) (1003:1003:1003))
        (PORT clk (1635:1635:1635) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1071:1071:1071))
        (PORT d[1] (980:980:980) (1004:1004:1004))
        (PORT d[2] (980:980:980) (1004:1004:1004))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1190:1190:1190))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1207:1207:1207))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1632:1632:1632))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (767:767:767))
        (PORT datab (1006:1006:1006) (962:962:962))
        (PORT datac (925:925:925) (989:989:989))
        (PORT datad (1184:1184:1184) (1251:1251:1251))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1042:1042:1042))
        (PORT datab (1213:1213:1213) (1284:1284:1284))
        (PORT datac (988:988:988) (940:940:940))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (532:532:532))
        (PORT datab (1209:1209:1209) (1284:1284:1284))
        (PORT datac (925:925:925) (990:990:990))
        (PORT datad (1154:1154:1154) (1148:1148:1148))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1414:1414:1414))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (515:515:515) (495:495:495))
        (PORT datad (592:592:592) (579:579:579))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (753:753:753))
        (PORT datab (762:762:762) (733:733:733))
        (PORT datac (925:925:925) (989:989:989))
        (PORT datad (1180:1180:1180) (1251:1251:1251))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (966:966:966))
        (PORT datab (1211:1211:1211) (1287:1287:1287))
        (PORT datac (950:950:950) (938:938:938))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (320:320:320) (327:327:327))
        (PORT datac (886:886:886) (931:931:931))
        (PORT datad (872:872:872) (915:915:915))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (623:623:623))
        (PORT datab (1208:1208:1208) (1283:1283:1283))
        (PORT datac (925:925:925) (990:990:990))
        (PORT datad (583:583:583) (570:570:570))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (505:505:505))
        (PORT datab (1212:1212:1212) (1284:1284:1284))
        (PORT datac (1417:1417:1417) (1349:1349:1349))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (887:887:887) (932:932:932))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1487:1487:1487))
        (PORT datab (1508:1508:1508) (1575:1575:1575))
        (PORT datac (810:810:810) (843:843:843))
        (PORT datad (1278:1278:1278) (1263:1263:1263))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1212:1212:1212))
        (PORT datab (1301:1301:1301) (1273:1273:1273))
        (PORT datac (1138:1138:1138) (1182:1182:1182))
        (PORT datad (1256:1256:1256) (1213:1213:1213))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1220:1220:1220))
        (PORT datab (1245:1245:1245) (1202:1202:1202))
        (PORT datac (1078:1078:1078) (1075:1075:1075))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (629:629:629))
        (PORT datab (1699:1699:1699) (1732:1732:1732))
        (PORT datac (559:559:559) (548:548:548))
        (PORT datad (1405:1405:1405) (1448:1448:1448))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1575:1575:1575))
        (PORT datab (616:616:616) (597:597:597))
        (PORT datac (322:322:322) (319:319:319))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (1444:1444:1444) (1487:1487:1487))
        (PORT datac (1671:1671:1671) (1703:1703:1703))
        (PORT datad (336:336:336) (337:337:337))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1757:1757:1757))
        (PORT datab (537:537:537) (527:527:527))
        (PORT datac (525:525:525) (506:506:506))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1442:1442:1442))
        (PORT datab (1637:1637:1637) (1685:1685:1685))
        (PORT datac (156:156:156) (188:188:188))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1056:1056:1056))
        (PORT d[1] (1027:1027:1027) (1056:1056:1056))
        (PORT d[2] (1027:1027:1027) (1056:1056:1056))
        (PORT d[3] (1027:1027:1027) (1056:1056:1056))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (982:982:982))
        (PORT d[1] (980:980:980) (1003:1003:1003))
        (PORT d[2] (980:980:980) (1003:1003:1003))
        (PORT d[3] (980:980:980) (1003:1003:1003))
        (PORT clk (1635:1635:1635) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1024:1024:1024) (1056:1056:1056))
        (PORT d[1] (981:981:981) (1004:1004:1004))
        (PORT d[2] (981:981:981) (1004:1004:1004))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1212:1212:1212))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1208:1208:1208))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1632:1632:1632))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1361:1361:1361))
        (PORT datab (660:660:660) (678:678:678))
        (PORT datac (1119:1119:1119) (1135:1135:1135))
        (PORT datad (595:595:595) (604:604:604))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1365:1365:1365))
        (PORT datab (609:609:609) (623:623:623))
        (PORT datac (579:579:579) (589:589:589))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (876:876:876))
        (PORT datab (1536:1536:1536) (1496:1496:1496))
        (PORT datac (1117:1117:1117) (1166:1166:1166))
        (PORT datad (549:549:549) (548:548:548))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1035:1035:1035))
        (PORT d[1] (1023:1023:1023) (1035:1035:1035))
        (PORT d[2] (1023:1023:1023) (1035:1035:1035))
        (PORT d[3] (1023:1023:1023) (1035:1035:1035))
        (PORT d[4] (998:998:998) (1018:1018:1018))
        (PORT d[5] (998:998:998) (1018:1018:1018))
        (PORT d[6] (998:998:998) (1018:1018:1018))
        (PORT d[7] (998:998:998) (1018:1018:1018))
        (PORT d[8] (1023:1023:1023) (1035:1035:1035))
        (PORT d[9] (1023:1023:1023) (1035:1035:1035))
        (PORT d[10] (1023:1023:1023) (1035:1035:1035))
        (PORT d[11] (1023:1023:1023) (1035:1035:1035))
        (PORT d[12] (998:998:998) (1018:1018:1018))
        (PORT d[13] (998:998:998) (1018:1018:1018))
        (PORT d[14] (998:998:998) (1018:1018:1018))
        (PORT d[15] (998:998:998) (1018:1018:1018))
        (PORT d[16] (1023:1023:1023) (1035:1035:1035))
        (PORT d[17] (998:998:998) (1018:1018:1018))
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1017:1017:1017))
        (PORT d[1] (980:980:980) (993:993:993))
        (PORT d[2] (980:980:980) (993:993:993))
        (PORT d[3] (980:980:980) (993:993:993))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1035:1035:1035))
        (PORT d[1] (981:981:981) (994:994:994))
        (PORT d[2] (981:981:981) (994:994:994))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1182:1182:1182))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1194:1194:1194))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1631:1631:1631))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1218:1218:1218))
        (PORT datab (1511:1511:1511) (1592:1592:1592))
        (PORT datac (597:597:597) (605:605:605))
        (PORT datad (858:858:858) (858:858:858))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1213:1213:1213))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (831:831:831) (827:827:827))
        (PORT datad (837:837:837) (826:826:826))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1202:1202:1202))
        (PORT datab (1509:1509:1509) (1588:1588:1588))
        (PORT datac (346:346:346) (347:347:347))
        (PORT datad (847:847:847) (842:842:842))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1205:1205:1205))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (597:597:597) (573:573:573))
        (PORT datad (834:834:834) (815:815:815))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1221:1221:1221))
        (PORT datab (600:600:600) (593:593:593))
        (PORT datac (1485:1485:1485) (1564:1564:1564))
        (PORT datad (315:315:315) (314:314:314))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1213:1213:1213))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (325:325:325) (323:323:323))
        (PORT datad (571:571:571) (547:547:547))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1168:1168:1168) (1212:1212:1212))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (890:890:890) (960:960:960))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1214:1214:1214))
        (PORT datab (1514:1514:1514) (1595:1595:1595))
        (PORT datac (591:591:591) (574:574:574))
        (PORT datad (335:335:335) (337:337:337))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (583:583:583))
        (PORT datab (553:553:553) (530:530:530))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1120:1120:1120) (1170:1170:1170))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (887:887:887) (954:954:954))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1408:1408:1408) (1456:1456:1456))
        (PORT datad (811:811:811) (812:812:812))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1512:1512:1512))
        (PORT d[1] (1517:1517:1517) (1512:1512:1512))
        (PORT d[2] (1517:1517:1517) (1512:1512:1512))
        (PORT d[3] (1517:1517:1517) (1512:1512:1512))
        (PORT d[4] (1535:1535:1535) (1538:1538:1538))
        (PORT d[5] (1535:1535:1535) (1538:1538:1538))
        (PORT d[6] (1535:1535:1535) (1538:1538:1538))
        (PORT d[7] (1535:1535:1535) (1538:1538:1538))
        (PORT d[8] (1517:1517:1517) (1512:1512:1512))
        (PORT d[9] (1517:1517:1517) (1512:1512:1512))
        (PORT d[10] (1517:1517:1517) (1512:1512:1512))
        (PORT d[11] (1517:1517:1517) (1512:1512:1512))
        (PORT d[12] (1535:1535:1535) (1538:1538:1538))
        (PORT d[13] (1535:1535:1535) (1538:1538:1538))
        (PORT d[14] (1535:1535:1535) (1538:1538:1538))
        (PORT d[15] (1535:1535:1535) (1538:1538:1538))
        (PORT d[16] (1517:1517:1517) (1512:1512:1512))
        (PORT d[17] (1535:1535:1535) (1538:1538:1538))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1537:1537:1537))
        (PORT d[1] (1706:1706:1706) (1693:1693:1693))
        (PORT d[2] (1706:1706:1706) (1693:1693:1693))
        (PORT d[3] (1706:1706:1706) (1693:1693:1693))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1516:1516:1516))
        (PORT d[1] (70:70:70) (79:79:79))
        (PORT d[2] (1521:1521:1521) (1516:1516:1516))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (1539:1539:1539) (1542:1542:1542))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (1539:1539:1539) (1542:1542:1542))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1521:1521:1521) (1516:1516:1516))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (1521:1521:1521) (1516:1516:1516))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (1539:1539:1539) (1542:1542:1542))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (70:70:70) (79:79:79))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1512:1512:1512))
        (PORT d[1] (1707:1707:1707) (1694:1694:1694))
        (PORT d[2] (1707:1707:1707) (1694:1694:1694))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1741:1741:1741))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1515:1515:1515))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2962:2962:2962) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1604:1604:1604) (1633:1633:1633))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (609:609:609))
        (PORT datab (588:588:588) (583:583:583))
        (PORT datac (1554:1554:1554) (1560:1560:1560))
        (PORT datad (1130:1130:1130) (1182:1182:1182))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1217:1217:1217))
        (PORT datab (656:656:656) (638:638:638))
        (PORT datac (573:573:573) (551:551:551))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1598:1598:1598))
        (PORT datab (1160:1160:1160) (1223:1223:1223))
        (PORT datac (346:346:346) (348:348:348))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (381:381:381))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (324:324:324) (322:322:322))
        (PORT datad (1128:1128:1128) (1181:1181:1181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1217:1217:1217))
        (PORT datab (339:339:339) (350:350:350))
        (PORT datac (1555:1555:1555) (1557:1557:1557))
        (PORT datad (317:317:317) (316:316:316))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (359:359:359))
        (PORT datab (1151:1151:1151) (1213:1213:1213))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (337:337:337) (338:338:338))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1205:1205:1205))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (1109:1109:1109) (1143:1143:1143))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1045:1045:1045) (1054:1054:1054))
        (PORT d[1] (1045:1045:1045) (1054:1054:1054))
        (PORT d[2] (1045:1045:1045) (1054:1054:1054))
        (PORT d[3] (1045:1045:1045) (1054:1054:1054))
        (PORT d[4] (1054:1054:1054) (1060:1060:1060))
        (PORT d[5] (1054:1054:1054) (1060:1060:1060))
        (PORT d[6] (1054:1054:1054) (1060:1060:1060))
        (PORT d[7] (1054:1054:1054) (1060:1060:1060))
        (PORT d[8] (1045:1045:1045) (1054:1054:1054))
        (PORT d[9] (1045:1045:1045) (1054:1054:1054))
        (PORT d[10] (1045:1045:1045) (1054:1054:1054))
        (PORT d[11] (1045:1045:1045) (1054:1054:1054))
        (PORT d[12] (1054:1054:1054) (1060:1060:1060))
        (PORT d[13] (1054:1054:1054) (1060:1060:1060))
        (PORT d[14] (1054:1054:1054) (1060:1060:1060))
        (PORT d[15] (1054:1054:1054) (1060:1060:1060))
        (PORT d[16] (1045:1045:1045) (1054:1054:1054))
        (PORT d[17] (1054:1054:1054) (1060:1060:1060))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1059:1059:1059))
        (PORT d[1] (926:926:926) (934:934:934))
        (PORT d[2] (926:926:926) (934:934:934))
        (PORT d[3] (926:926:926) (934:934:934))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (70:70:70) (79:79:79))
        (PORT d[1] (1049:1049:1049) (1058:1058:1058))
        (PORT d[2] (1049:1049:1049) (1058:1058:1058))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (1058:1058:1058) (1064:1064:1064))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (1058:1058:1058) (1064:1064:1064))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1049:1049:1049) (1058:1058:1058))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (70:70:70) (79:79:79))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (70:70:70) (79:79:79))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (70:70:70) (79:79:79))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1054:1054:1054))
        (PORT d[1] (927:927:927) (935:935:935))
        (PORT d[2] (927:927:927) (935:935:935))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1395:1395:1395))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1251:1251:1251))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1157:1157:1157))
        (PORT datab (817:817:817) (780:780:780))
        (PORT datac (1066:1066:1066) (1078:1078:1078))
        (PORT datad (824:824:824) (817:817:817))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (606:606:606))
        (PORT datab (1157:1157:1157) (1221:1221:1221))
        (PORT datac (585:585:585) (595:595:595))
        (PORT datad (562:562:562) (542:542:542))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (218:218:218))
        (PORT datab (1137:1137:1137) (1173:1173:1173))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1593:1593:1593))
        (PORT datab (1159:1159:1159) (1220:1220:1220))
        (PORT datac (818:818:818) (826:826:826))
        (PORT datad (581:581:581) (580:580:580))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (913:913:913))
        (PORT datab (1161:1161:1161) (1223:1223:1223))
        (PORT datac (833:833:833) (829:829:829))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (807:807:807))
        (PORT datab (912:912:912) (957:957:957))
        (PORT datac (852:852:852) (905:905:905))
        (PORT datad (776:776:776) (769:769:769))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (938:938:938))
        (PORT datab (773:773:773) (769:769:769))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (819:819:819) (805:805:805))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (908:908:908))
        (PORT datab (913:913:913) (957:957:957))
        (PORT datac (852:852:852) (905:905:905))
        (PORT datad (850:850:850) (846:846:846))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (864:864:864))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (853:853:853) (909:909:909))
        (PORT datad (849:849:849) (844:844:844))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1104:1104:1104))
        (PORT datab (1133:1133:1133) (1168:1168:1168))
        (PORT datac (1125:1125:1125) (1165:1165:1165))
        (PORT datad (1073:1073:1073) (1081:1081:1081))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1218:1218:1218))
        (PORT datab (648:648:648) (658:658:658))
        (PORT datac (1554:1554:1554) (1558:1558:1558))
        (PORT datad (853:853:853) (856:856:856))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (831:831:831))
        (PORT datab (181:181:181) (215:215:215))
        (PORT datac (757:757:757) (745:745:745))
        (PORT datad (1131:1131:1131) (1186:1186:1186))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1205:1205:1205))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1182:1182:1182))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1807:1807:1807) (1791:1791:1791))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1104:1104:1104))
        (PORT d[1] (1068:1068:1068) (1104:1104:1104))
        (PORT d[2] (1068:1068:1068) (1104:1104:1104))
        (PORT d[3] (1068:1068:1068) (1104:1104:1104))
        (PORT d[4] (1103:1103:1103) (1133:1133:1133))
        (PORT d[5] (1103:1103:1103) (1133:1133:1133))
        (PORT d[6] (1103:1103:1103) (1133:1133:1133))
        (PORT d[7] (1103:1103:1103) (1133:1133:1133))
        (PORT d[8] (1068:1068:1068) (1104:1104:1104))
        (PORT d[9] (1068:1068:1068) (1104:1104:1104))
        (PORT d[10] (1068:1068:1068) (1104:1104:1104))
        (PORT d[11] (1068:1068:1068) (1104:1104:1104))
        (PORT d[12] (1103:1103:1103) (1133:1133:1133))
        (PORT d[13] (1103:1103:1103) (1133:1133:1133))
        (PORT d[14] (1103:1103:1103) (1133:1133:1133))
        (PORT d[15] (1103:1103:1103) (1133:1133:1133))
        (PORT d[16] (1068:1068:1068) (1104:1104:1104))
        (PORT d[17] (1103:1103:1103) (1133:1133:1133))
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1132:1132:1132))
        (PORT d[1] (967:967:967) (990:990:990))
        (PORT d[2] (967:967:967) (990:990:990))
        (PORT d[3] (967:967:967) (990:990:990))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1108:1108:1108))
        (PORT d[1] (70:70:70) (79:79:79))
        (PORT d[2] (1072:1072:1072) (1108:1108:1108))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (1107:1107:1107) (1137:1137:1137))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (1107:1107:1107) (1137:1137:1137))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1072:1072:1072) (1108:1108:1108))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (1072:1072:1072) (1108:1108:1108))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (1107:1107:1107) (1137:1137:1137))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (1107:1107:1107) (1137:1137:1137))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1104:1104:1104))
        (PORT d[1] (968:968:968) (991:991:991))
        (PORT d[2] (968:968:968) (991:991:991))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1178:1178:1178))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1195:1195:1195))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1631:1631:1631))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (580:580:580))
        (PORT datab (952:952:952) (1030:1030:1030))
        (PORT datac (1156:1156:1156) (1210:1210:1210))
        (PORT datad (1066:1066:1066) (1033:1033:1033))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1030:1030:1030))
        (PORT datab (948:948:948) (1026:1026:1026))
        (PORT datac (852:852:852) (843:843:843))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1002:1002:1002))
        (PORT datab (867:867:867) (851:851:851))
        (PORT datac (1138:1138:1138) (1184:1184:1184))
        (PORT datad (588:588:588) (590:590:590))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (850:850:850))
        (PORT datab (1172:1172:1172) (1213:1213:1213))
        (PORT datac (575:575:575) (572:572:572))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (962:962:962))
        (PORT datab (1293:1293:1293) (1245:1245:1245))
        (PORT datac (1399:1399:1399) (1340:1340:1340))
        (PORT datad (1183:1183:1183) (1246:1246:1246))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1010:1010:1010))
        (PORT datab (1211:1211:1211) (1283:1283:1283))
        (PORT datac (1286:1286:1286) (1244:1244:1244))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (599:599:599))
        (PORT datab (982:982:982) (989:989:989))
        (PORT datac (1567:1567:1567) (1584:1584:1584))
        (PORT datad (1161:1161:1161) (1185:1185:1185))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1001:1001:1001))
        (PORT datab (1169:1169:1169) (1211:1211:1211))
        (PORT datac (574:574:574) (571:571:571))
        (PORT datad (768:768:768) (746:746:746))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (586:586:586))
        (PORT datab (954:954:954) (1034:1034:1034))
        (PORT datac (601:601:601) (591:591:591))
        (PORT datad (827:827:827) (800:800:800))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (1161:1161:1161) (1185:1185:1185))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (541:541:541))
        (PORT datab (955:955:955) (1035:1035:1035))
        (PORT datac (1159:1159:1159) (1209:1209:1209))
        (PORT datad (566:566:566) (551:551:551))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (1188:1188:1188) (1240:1240:1240))
        (PORT datac (566:566:566) (546:546:546))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1439:1439:1439))
        (PORT datab (1185:1185:1185) (1240:1240:1240))
        (PORT datac (922:922:922) (1004:1004:1004))
        (PORT datad (1421:1421:1421) (1350:1350:1350))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1473:1473:1473))
        (PORT datab (1575:1575:1575) (1559:1559:1559))
        (PORT datac (926:926:926) (1007:1007:1007))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1001:1001:1001))
        (PORT datab (1188:1188:1188) (1241:1241:1241))
        (PORT datac (927:927:927) (1008:1008:1008))
        (PORT datad (330:330:330) (318:318:318))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (615:615:615) (615:615:615))
        (PORT datac (1154:1154:1154) (1206:1206:1206))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (378:378:378))
        (PORT datab (1183:1183:1183) (1235:1235:1235))
        (PORT datac (912:912:912) (989:989:989))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1043:1043:1043))
        (PORT datab (340:340:340) (351:351:351))
        (PORT datac (923:923:923) (1005:1005:1005))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (363:363:363))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (1567:1567:1567) (1584:1584:1584))
        (PORT datad (1161:1161:1161) (1185:1185:1185))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (1566:1566:1566) (1587:1587:1587))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1296:1296:1296))
        (PORT datab (916:916:916) (938:938:938))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1038:1038:1038))
        (PORT d[1] (1019:1019:1019) (1038:1038:1038))
        (PORT d[2] (1019:1019:1019) (1038:1038:1038))
        (PORT d[3] (1019:1019:1019) (1038:1038:1038))
        (PORT d[4] (1019:1019:1019) (1038:1038:1038))
        (PORT d[5] (1019:1019:1019) (1038:1038:1038))
        (PORT d[6] (1019:1019:1019) (1038:1038:1038))
        (PORT d[7] (1019:1019:1019) (1038:1038:1038))
        (PORT d[8] (1019:1019:1019) (1038:1038:1038))
        (PORT d[9] (1019:1019:1019) (1038:1038:1038))
        (PORT d[10] (1019:1019:1019) (1038:1038:1038))
        (PORT d[11] (1019:1019:1019) (1038:1038:1038))
        (PORT d[12] (1019:1019:1019) (1038:1038:1038))
        (PORT d[13] (1019:1019:1019) (1038:1038:1038))
        (PORT d[14] (1019:1019:1019) (1038:1038:1038))
        (PORT d[15] (1019:1019:1019) (1038:1038:1038))
        (PORT d[16] (1019:1019:1019) (1038:1038:1038))
        (PORT d[17] (1019:1019:1019) (1038:1038:1038))
        (PORT clk (1634:1634:1634) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1037:1037:1037))
        (PORT d[1] (960:960:960) (987:987:987))
        (PORT d[2] (960:960:960) (987:987:987))
        (PORT d[3] (960:960:960) (987:987:987))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1038:1038:1038))
        (PORT d[1] (961:961:961) (988:988:988))
        (PORT d[2] (961:961:961) (988:988:988))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1633:1633:1633) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1206:1206:1206))
        (PORT clk (1633:1633:1633) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1157:1157:1157))
        (PORT clk (1633:1633:1633) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1662:1662:1662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (2985:2985:2985))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1663:1663:1663))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1599:1599:1599) (1628:1628:1628))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1207:1207:1207))
        (PORT datab (1123:1123:1123) (1166:1166:1166))
        (PORT datac (835:835:835) (812:812:812))
        (PORT datad (841:841:841) (828:828:828))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (870:870:870) (852:852:852))
        (PORT datac (1090:1090:1090) (1135:1135:1135))
        (PORT datad (846:846:846) (817:817:817))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (744:744:744) (755:755:755))
        (PORT d[1] (744:744:744) (755:755:755))
        (PORT d[2] (744:744:744) (755:755:755))
        (PORT d[3] (744:744:744) (755:755:755))
        (PORT d[4] (744:744:744) (755:755:755))
        (PORT d[5] (744:744:744) (755:755:755))
        (PORT d[6] (744:744:744) (755:755:755))
        (PORT d[7] (744:744:744) (755:755:755))
        (PORT d[8] (744:744:744) (755:755:755))
        (PORT d[9] (744:744:744) (755:755:755))
        (PORT d[10] (744:744:744) (755:755:755))
        (PORT d[11] (744:744:744) (755:755:755))
        (PORT d[12] (744:744:744) (755:755:755))
        (PORT d[13] (744:744:744) (755:755:755))
        (PORT d[14] (744:744:744) (755:755:755))
        (PORT d[15] (744:744:744) (755:755:755))
        (PORT d[16] (744:744:744) (755:755:755))
        (PORT d[17] (744:744:744) (755:755:755))
        (PORT clk (1638:1638:1638) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (754:754:754))
        (PORT d[1] (1172:1172:1172) (1178:1178:1178))
        (PORT d[2] (1172:1172:1172) (1178:1178:1178))
        (PORT d[3] (1172:1172:1172) (1178:1178:1178))
        (PORT clk (1635:1635:1635) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (755:755:755))
        (PORT d[1] (1173:1173:1173) (1179:1179:1179))
        (PORT d[2] (1173:1173:1173) (1179:1179:1179))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (907:907:907) (893:893:893))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (889:889:889))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1206:1206:1206))
        (PORT datab (894:894:894) (903:903:903))
        (PORT datac (1091:1091:1091) (1136:1136:1136))
        (PORT datad (868:868:868) (878:878:878))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (901:901:901))
        (PORT datab (1128:1128:1128) (1172:1172:1172))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (839:839:839) (831:831:831))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (845:845:845))
        (PORT datab (685:685:685) (725:725:725))
        (PORT datac (1041:1041:1041) (1040:1040:1040))
        (PORT datad (843:843:843) (881:881:881))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (789:789:789))
        (PORT datab (801:801:801) (772:772:772))
        (PORT datac (655:655:655) (725:725:725))
        (PORT datad (1387:1387:1387) (1421:1421:1421))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (618:618:618))
        (PORT datab (811:811:811) (778:778:778))
        (PORT datac (655:655:655) (725:725:725))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (752:752:752))
        (PORT datab (1421:1421:1421) (1456:1456:1456))
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (602:602:602) (603:603:603))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (617:617:617))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (652:652:652) (717:717:717))
        (PORT datad (785:785:785) (749:749:749))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (221:221:221))
        (PORT datab (689:689:689) (731:731:731))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1058:1058:1058))
        (PORT d[1] (1040:1040:1040) (1058:1058:1058))
        (PORT d[2] (1040:1040:1040) (1058:1058:1058))
        (PORT d[3] (1040:1040:1040) (1058:1058:1058))
        (PORT d[4] (1014:1014:1014) (1026:1026:1026))
        (PORT d[5] (1014:1014:1014) (1026:1026:1026))
        (PORT d[6] (1014:1014:1014) (1026:1026:1026))
        (PORT d[7] (1014:1014:1014) (1026:1026:1026))
        (PORT d[8] (1040:1040:1040) (1058:1058:1058))
        (PORT d[9] (1040:1040:1040) (1058:1058:1058))
        (PORT d[10] (1040:1040:1040) (1058:1058:1058))
        (PORT d[11] (1040:1040:1040) (1058:1058:1058))
        (PORT d[12] (1014:1014:1014) (1026:1026:1026))
        (PORT d[13] (1014:1014:1014) (1026:1026:1026))
        (PORT d[14] (1014:1014:1014) (1026:1026:1026))
        (PORT d[15] (1014:1014:1014) (1026:1026:1026))
        (PORT d[16] (1040:1040:1040) (1058:1058:1058))
        (PORT d[17] (1014:1014:1014) (1026:1026:1026))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1025:1025:1025))
        (PORT d[1] (2014:2014:2014) (2023:2023:2023))
        (PORT d[2] (2014:2014:2014) (2023:2023:2023))
        (PORT d[3] (2014:2014:2014) (2023:2023:2023))
        (PORT clk (1634:1634:1634) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1058:1058:1058))
        (PORT d[1] (2015:2015:2015) (2024:2024:2024))
        (PORT d[2] (2015:2015:2015) (2024:2024:2024))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1158:1158:1158))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1131:1131:1131))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1630:1630:1630))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (383:383:383))
        (PORT datab (689:689:689) (730:730:730))
        (PORT datac (649:649:649) (710:710:710))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (608:608:608))
        (PORT datab (1131:1131:1131) (1130:1130:1130))
        (PORT datac (650:650:650) (711:711:711))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (757:757:757))
        (PORT datab (688:688:688) (728:728:728))
        (PORT datac (575:575:575) (580:580:580))
        (PORT datad (334:334:334) (335:335:335))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (616:616:616))
        (PORT datab (882:882:882) (902:902:902))
        (PORT datac (652:652:652) (694:694:694))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (761:761:761))
        (PORT datab (339:339:339) (351:351:351))
        (PORT datac (654:654:654) (697:697:697))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (762:762:762))
        (PORT datab (624:624:624) (605:605:605))
        (PORT datac (565:565:565) (543:543:543))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (840:840:840))
        (PORT datab (263:263:263) (349:349:349))
        (PORT datac (1312:1312:1312) (1323:1323:1323))
        (PORT datad (831:831:831) (807:807:807))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (581:581:581))
        (PORT datab (586:586:586) (571:571:571))
        (PORT datac (652:652:652) (693:693:693))
        (PORT datad (526:526:526) (510:510:510))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (925:925:925))
        (PORT datab (1422:1422:1422) (1456:1456:1456))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1384:1384:1384) (1425:1425:1425))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1001:1001:1001))
        (PORT datab (880:880:880) (916:916:916))
        (PORT datac (966:966:966) (943:943:943))
        (PORT datad (1377:1377:1377) (1411:1411:1411))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1455:1455:1455))
        (PORT datab (1003:1003:1003) (974:974:974))
        (PORT datac (1012:1012:1012) (965:965:965))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1496:1496:1496))
        (PORT d[1] (1500:1500:1500) (1496:1496:1496))
        (PORT d[2] (1500:1500:1500) (1496:1496:1496))
        (PORT d[3] (1500:1500:1500) (1496:1496:1496))
        (PORT d[4] (1521:1521:1521) (1512:1512:1512))
        (PORT d[5] (1521:1521:1521) (1512:1512:1512))
        (PORT d[6] (1521:1521:1521) (1512:1512:1512))
        (PORT d[7] (1521:1521:1521) (1512:1512:1512))
        (PORT d[8] (1500:1500:1500) (1496:1496:1496))
        (PORT d[9] (1500:1500:1500) (1496:1496:1496))
        (PORT d[10] (1500:1500:1500) (1496:1496:1496))
        (PORT d[11] (1500:1500:1500) (1496:1496:1496))
        (PORT d[12] (1521:1521:1521) (1512:1512:1512))
        (PORT d[13] (1521:1521:1521) (1512:1512:1512))
        (PORT d[14] (1521:1521:1521) (1512:1512:1512))
        (PORT d[15] (1521:1521:1521) (1512:1512:1512))
        (PORT d[16] (1500:1500:1500) (1496:1496:1496))
        (PORT d[17] (1521:1521:1521) (1512:1512:1512))
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1511:1511:1511))
        (PORT d[1] (1467:1467:1467) (1469:1469:1469))
        (PORT d[2] (1467:1467:1467) (1469:1469:1469))
        (PORT d[3] (1467:1467:1467) (1469:1469:1469))
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2965:2965:2965) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1496:1496:1496))
        (PORT d[1] (1468:1468:1468) (1470:1470:1470))
        (PORT d[2] (1468:1468:1468) (1470:1470:1470))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1714:1714:1714))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1530:1530:1530))
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (2992:2992:2992))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1635:1635:1635))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1442:1442:1442))
        (PORT datab (883:883:883) (917:917:917))
        (PORT datac (784:784:784) (753:753:753))
        (PORT datad (606:606:606) (589:589:589))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1444:1444:1444))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (812:812:812) (782:782:782))
        (PORT datad (521:521:521) (494:494:494))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1452:1452:1452))
        (PORT datab (879:879:879) (917:917:917))
        (PORT datac (763:763:763) (733:733:733))
        (PORT datad (815:815:815) (791:791:791))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1460:1460:1460))
        (PORT datab (567:567:567) (539:539:539))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (499:499:499) (480:480:480))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1456:1456:1456))
        (PORT datab (879:879:879) (916:916:916))
        (PORT datac (602:602:602) (600:600:600))
        (PORT datad (791:791:791) (765:765:765))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1457:1457:1457))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (512:512:512) (494:494:494))
        (PORT datad (788:788:788) (765:765:765))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (933:933:933))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (1048:1048:1048) (1050:1050:1050))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (869:869:869) (901:901:901))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1242:1242:1242))
        (PORT datab (265:265:265) (351:351:351))
        (PORT datac (1118:1118:1118) (1133:1133:1133))
        (PORT datad (564:564:564) (548:548:548))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (629:629:629))
        (PORT datab (264:264:264) (350:350:350))
        (PORT datac (1309:1309:1309) (1279:1279:1279))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (597:597:597))
        (PORT datab (262:262:262) (348:348:348))
        (PORT datac (1119:1119:1119) (1136:1136:1136))
        (PORT datad (575:575:575) (562:562:562))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (599:599:599))
        (PORT datab (260:260:260) (345:345:345))
        (PORT datac (569:569:569) (552:552:552))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1360:1360:1360))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (882:882:882) (914:914:914))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (706:706:706))
        (PORT datab (1041:1041:1041) (1083:1083:1083))
        (PORT datac (500:500:500) (484:484:484))
        (PORT datad (522:522:522) (500:500:500))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1456:1456:1456))
        (PORT datab (858:858:858) (848:848:848))
        (PORT datac (536:536:536) (512:512:512))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1443:1443:1443))
        (PORT datab (1370:1370:1370) (1392:1392:1392))
        (PORT datac (1060:1060:1060) (1048:1048:1048))
        (PORT datad (621:621:621) (670:670:670))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1448:1448:1448))
        (PORT datab (1079:1079:1079) (1069:1069:1069))
        (PORT datac (1246:1246:1246) (1203:1203:1203))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (931:931:931))
        (PORT datab (1219:1219:1219) (1205:1205:1205))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (903:903:903))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (1421:1421:1421) (1381:1381:1381))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (999:999:999) (998:998:998))
        (PORT datad (631:631:631) (679:679:679))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (837:837:837))
        (PORT datab (664:664:664) (691:691:691))
        (PORT datac (775:775:775) (760:760:760))
        (PORT datad (835:835:835) (848:848:848))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (587:587:587))
        (PORT datab (1195:1195:1195) (1244:1244:1244))
        (PORT datac (567:567:567) (545:545:545))
        (PORT datad (1145:1145:1145) (1208:1208:1208))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1253:1253:1253))
        (PORT datab (792:792:792) (763:763:763))
        (PORT datac (603:603:603) (594:594:594))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1368:1368:1368))
        (PORT d[1] (1348:1348:1348) (1368:1368:1368))
        (PORT d[2] (1348:1348:1348) (1368:1368:1368))
        (PORT d[3] (1348:1348:1348) (1368:1368:1368))
        (PORT d[4] (1323:1323:1323) (1336:1336:1336))
        (PORT d[5] (1323:1323:1323) (1336:1336:1336))
        (PORT d[6] (1323:1323:1323) (1336:1336:1336))
        (PORT d[7] (1323:1323:1323) (1336:1336:1336))
        (PORT d[8] (1348:1348:1348) (1368:1368:1368))
        (PORT d[9] (1348:1348:1348) (1368:1368:1368))
        (PORT d[10] (1348:1348:1348) (1368:1368:1368))
        (PORT d[11] (1348:1348:1348) (1368:1368:1368))
        (PORT d[12] (1323:1323:1323) (1336:1336:1336))
        (PORT d[13] (1323:1323:1323) (1336:1336:1336))
        (PORT d[14] (1323:1323:1323) (1336:1336:1336))
        (PORT d[15] (1323:1323:1323) (1336:1336:1336))
        (PORT d[16] (1348:1348:1348) (1368:1368:1368))
        (PORT d[17] (1323:1323:1323) (1336:1336:1336))
        (PORT clk (1631:1631:1631) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1335:1335:1335))
        (PORT d[1] (1741:1741:1741) (1746:1746:1746))
        (PORT d[2] (1741:1741:1741) (1746:1746:1746))
        (PORT d[3] (1741:1741:1741) (1746:1746:1746))
        (PORT clk (1628:1628:1628) (1655:1655:1655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1368:1368:1368))
        (PORT d[1] (1742:1742:1742) (1747:1747:1747))
        (PORT d[2] (1742:1742:1742) (1747:1747:1747))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1630:1630:1630) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1450:1450:1450))
        (PORT clk (1630:1630:1630) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1386:1386:1386))
        (PORT clk (1630:1630:1630) (1657:1657:1657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2980:2980:2980))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1658:1658:1658))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1623:1623:1623))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1255:1255:1255))
        (PORT datab (1082:1082:1082) (1047:1047:1047))
        (PORT datac (1165:1165:1165) (1220:1220:1220))
        (PORT datad (571:571:571) (561:561:561))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1255:1255:1255))
        (PORT datab (617:617:617) (616:616:616))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (811:811:811) (803:803:803))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1256:1256:1256))
        (PORT datab (590:590:590) (575:575:575))
        (PORT datac (1167:1167:1167) (1219:1219:1219))
        (PORT datad (565:565:565) (551:551:551))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (783:783:783))
        (PORT datab (619:619:619) (599:599:599))
        (PORT datac (1162:1162:1162) (1213:1213:1213))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1488:1488:1488))
        (PORT datab (848:848:848) (832:832:832))
        (PORT datac (1117:1117:1117) (1162:1162:1162))
        (PORT datad (829:829:829) (824:824:824))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (352:352:352))
        (PORT datab (1198:1198:1198) (1247:1247:1247))
        (PORT datac (820:820:820) (812:812:812))
        (PORT datad (291:291:291) (298:298:298))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (1110:1110:1110) (1126:1126:1126))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (640:640:640) (694:694:694))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (321:321:321) (331:331:331))
        (PORT datad (910:910:910) (960:960:960))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1048:1048:1048))
        (PORT d[1] (1025:1025:1025) (1048:1048:1048))
        (PORT d[2] (1025:1025:1025) (1048:1048:1048))
        (PORT d[3] (1025:1025:1025) (1048:1048:1048))
        (PORT d[4] (1025:1025:1025) (1048:1048:1048))
        (PORT d[5] (1025:1025:1025) (1048:1048:1048))
        (PORT d[6] (1025:1025:1025) (1048:1048:1048))
        (PORT d[7] (1025:1025:1025) (1048:1048:1048))
        (PORT d[8] (1025:1025:1025) (1048:1048:1048))
        (PORT d[9] (1025:1025:1025) (1048:1048:1048))
        (PORT d[10] (1025:1025:1025) (1048:1048:1048))
        (PORT d[11] (1025:1025:1025) (1048:1048:1048))
        (PORT d[12] (1025:1025:1025) (1048:1048:1048))
        (PORT d[13] (1025:1025:1025) (1048:1048:1048))
        (PORT d[14] (1025:1025:1025) (1048:1048:1048))
        (PORT d[15] (1025:1025:1025) (1048:1048:1048))
        (PORT d[16] (1025:1025:1025) (1048:1048:1048))
        (PORT d[17] (1025:1025:1025) (1048:1048:1048))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1047:1047:1047))
        (PORT d[1] (2039:2039:2039) (2050:2050:2050))
        (PORT d[2] (2039:2039:2039) (2050:2050:2050))
        (PORT d[3] (2039:2039:2039) (2050:2050:2050))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1048:1048:1048))
        (PORT d[1] (2040:2040:2040) (2051:2051:2051))
        (PORT d[2] (2040:2040:2040) (2051:2051:2051))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1177:1177:1177))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1157:1157:1157))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1629:1629:1629))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1058:1058:1058))
        (PORT d[1] (1033:1033:1033) (1058:1058:1058))
        (PORT d[2] (1033:1033:1033) (1058:1058:1058))
        (PORT d[3] (1033:1033:1033) (1058:1058:1058))
        (PORT d[4] (1033:1033:1033) (1058:1058:1058))
        (PORT d[5] (1033:1033:1033) (1058:1058:1058))
        (PORT d[6] (1033:1033:1033) (1058:1058:1058))
        (PORT d[7] (1033:1033:1033) (1058:1058:1058))
        (PORT d[8] (1033:1033:1033) (1058:1058:1058))
        (PORT d[9] (1033:1033:1033) (1058:1058:1058))
        (PORT d[10] (1033:1033:1033) (1058:1058:1058))
        (PORT d[11] (1033:1033:1033) (1058:1058:1058))
        (PORT d[12] (1033:1033:1033) (1058:1058:1058))
        (PORT d[13] (1033:1033:1033) (1058:1058:1058))
        (PORT d[14] (1033:1033:1033) (1058:1058:1058))
        (PORT d[15] (1033:1033:1033) (1058:1058:1058))
        (PORT d[16] (1033:1033:1033) (1058:1058:1058))
        (PORT d[17] (1033:1033:1033) (1058:1058:1058))
        (PORT clk (1631:1631:1631) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1057:1057:1057))
        (PORT d[1] (2024:2024:2024) (2028:2028:2028))
        (PORT d[2] (2024:2024:2024) (2028:2028:2028))
        (PORT d[3] (2024:2024:2024) (2028:2028:2028))
        (PORT clk (1628:1628:1628) (1658:1658:1658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2954:2954:2954) (2983:2983:2983))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1058:1058:1058))
        (PORT d[1] (2025:2025:2025) (2029:2029:2029))
        (PORT d[2] (2025:2025:2025) (2029:2029:2029))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1630:1630:1630) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1185:1185:1185))
        (PORT clk (1630:1630:1630) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1196:1196:1196))
        (PORT clk (1630:1630:1630) (1660:1660:1660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (2983:2983:2983))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1661:1661:1661))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1596:1596:1596) (1626:1626:1626))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (763:763:763))
        (PORT datab (1184:1184:1184) (1218:1218:1218))
        (PORT datac (1090:1090:1090) (1134:1134:1134))
        (PORT datad (590:590:590) (580:580:580))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (636:636:636))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1154:1154:1154) (1192:1192:1192))
        (PORT datad (580:580:580) (570:570:570))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (592:592:592))
        (PORT datab (1128:1128:1128) (1173:1173:1173))
        (PORT datac (1159:1159:1159) (1192:1192:1192))
        (PORT datad (577:577:577) (567:567:567))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (385:385:385))
        (PORT datab (1183:1183:1183) (1223:1223:1223))
        (PORT datac (354:354:354) (350:350:350))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (614:614:614))
        (PORT datab (1187:1187:1187) (1220:1220:1220))
        (PORT datac (1097:1097:1097) (1140:1140:1140))
        (PORT datad (583:583:583) (573:573:573))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (529:529:529))
        (PORT datab (1184:1184:1184) (1217:1217:1217))
        (PORT datac (326:326:326) (329:329:329))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1206:1206:1206))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1139:1139:1139) (1173:1173:1173))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (961:961:961))
        (PORT datab (1189:1189:1189) (1222:1222:1222))
        (PORT datac (1098:1098:1098) (1144:1144:1144))
        (PORT datad (343:343:343) (339:339:339))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (1186:1186:1186) (1222:1222:1222))
        (PORT datac (351:351:351) (348:348:348))
        (PORT datad (324:324:324) (318:318:318))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1139:1139:1139) (1173:1173:1173))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1487:1487:1487))
        (PORT datab (778:778:778) (765:765:765))
        (PORT datac (1117:1117:1117) (1165:1165:1165))
        (PORT datad (609:609:609) (621:621:621))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1115:1115:1115))
        (PORT datab (918:918:918) (911:911:911))
        (PORT datac (1393:1393:1393) (1447:1447:1447))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1491:1491:1491))
        (PORT datab (803:803:803) (783:783:783))
        (PORT datac (1116:1116:1116) (1164:1164:1164))
        (PORT datad (978:978:978) (957:957:957))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (873:873:873) (872:872:872))
        (PORT datac (1393:1393:1393) (1448:1448:1448))
        (PORT datad (830:830:830) (827:827:827))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1488:1488:1488))
        (PORT datab (1145:1145:1145) (1191:1191:1191))
        (PORT datac (599:599:599) (602:602:602))
        (PORT datad (596:596:596) (598:598:598))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (873:873:873))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (1391:1391:1391) (1447:1447:1447))
        (PORT datad (835:835:835) (830:830:830))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1482:1482:1482))
        (PORT datab (616:616:616) (614:614:614))
        (PORT datac (1119:1119:1119) (1163:1163:1163))
        (PORT datad (587:587:587) (590:590:590))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1489:1489:1489))
        (PORT datab (869:869:869) (867:867:867))
        (PORT datac (573:573:573) (572:572:572))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (875:875:875))
        (PORT datab (309:309:309) (326:326:326))
        (PORT datac (1407:1407:1407) (1456:1456:1456))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1491:1491:1491))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1065:1065:1065))
        (PORT datab (1098:1098:1098) (1105:1105:1105))
        (PORT datac (511:511:511) (504:504:504))
        (PORT datad (866:866:866) (886:886:886))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1255:1255:1255))
        (PORT datab (781:781:781) (749:749:749))
        (PORT datac (1165:1165:1165) (1221:1221:1221))
        (PORT datad (575:575:575) (561:561:561))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (848:848:848))
        (PORT datab (1192:1192:1192) (1252:1252:1252))
        (PORT datac (831:831:831) (824:824:824))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (607:607:607))
        (PORT datab (1196:1196:1196) (1247:1247:1247))
        (PORT datac (762:762:762) (726:726:726))
        (PORT datad (1148:1148:1148) (1217:1217:1217))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (830:830:830))
        (PORT datab (860:860:860) (832:832:832))
        (PORT datac (1165:1165:1165) (1220:1220:1220))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1487:1487:1487))
        (PORT datab (879:879:879) (851:851:851))
        (PORT datac (1116:1116:1116) (1162:1162:1162))
        (PORT datad (809:809:809) (786:786:786))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1487:1487:1487))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (336:336:336) (337:337:337))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (739:739:739))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (539:539:539) (532:532:532))
        (PORT datad (908:908:908) (958:958:958))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (511:511:511))
        (PORT datab (857:857:857) (873:873:873))
        (PORT datac (1015:1015:1015) (1022:1022:1022))
        (PORT datad (503:503:503) (485:485:485))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1118:1118:1118))
        (PORT datab (1195:1195:1195) (1244:1244:1244))
        (PORT datac (841:841:841) (817:817:817))
        (PORT datad (824:824:824) (815:815:815))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (181:181:181) (212:212:212))
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (906:906:906) (955:955:955))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (541:541:541))
        (PORT datab (1098:1098:1098) (1104:1104:1104))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (723:723:723) (697:697:697))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (520:520:520))
        (PORT datab (859:859:859) (884:884:884))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (755:755:755))
        (PORT datab (657:657:657) (698:698:698))
        (PORT datac (820:820:820) (860:860:860))
        (PORT datad (827:827:827) (836:836:836))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (874:874:874))
        (PORT datad (826:826:826) (858:858:858))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (350:350:350))
        (PORT datab (854:854:854) (871:871:871))
        (PORT datac (857:857:857) (878:878:878))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (279:279:279))
        (PORT datad (233:233:233) (291:291:291))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (PORT datab (240:240:240) (310:310:310))
        (PORT datac (382:382:382) (423:423:423))
        (PORT datad (235:235:235) (293:293:293))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (613:613:613))
        (PORT datab (623:623:623) (676:676:676))
        (PORT datac (543:543:543) (555:555:555))
        (PORT datad (554:554:554) (562:562:562))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (302:302:302))
        (PORT datad (220:220:220) (260:260:260))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (957:957:957))
        (PORT datab (362:362:362) (375:375:375))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (671:671:671))
        (PORT datab (362:362:362) (378:378:378))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (881:881:881))
        (PORT datab (362:362:362) (378:378:378))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (684:684:684))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (212:212:212) (267:267:267))
        (PORT datad (216:216:216) (256:256:256))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (585:585:585))
        (PORT datac (571:571:571) (576:576:576))
        (PORT datad (557:557:557) (542:542:542))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1080:1080:1080))
        (PORT datac (770:770:770) (753:753:753))
        (PORT datad (857:857:857) (852:852:852))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (928:928:928))
        (PORT datab (200:200:200) (233:233:233))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (292:292:292))
        (PORT datac (222:222:222) (277:277:277))
        (PORT datad (225:225:225) (261:261:261))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (371:371:371))
        (PORT datab (817:817:817) (850:850:850))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (369:369:369))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (878:878:878) (892:892:892))
        (PORT datad (177:177:177) (207:207:207))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (273:273:273))
        (PORT datab (228:228:228) (299:299:299))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (586:586:586) (606:606:606))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (312:312:312))
        (PORT datac (219:219:219) (272:272:272))
        (PORT datad (222:222:222) (256:256:256))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (299:299:299))
        (PORT datac (201:201:201) (272:272:272))
        (PORT datad (215:215:215) (255:255:255))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (580:580:580))
        (PORT datab (625:625:625) (678:678:678))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (887:887:887))
        (PORT datab (310:310:310) (330:330:330))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (271:271:271))
        (PORT datab (378:378:378) (424:424:424))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (PORT datac (222:222:222) (277:277:277))
        (PORT datad (225:225:225) (261:261:261))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (357:357:357))
        (PORT datab (875:875:875) (915:915:915))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[8\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (270:270:270))
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (301:301:301))
        (PORT datac (200:200:200) (272:272:272))
        (PORT datad (219:219:219) (260:260:260))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (682:682:682))
        (PORT datab (309:309:309) (325:325:325))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (557:557:557))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (163:163:163) (197:197:197))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[9\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (269:269:269))
        (PORT datab (229:229:229) (303:303:303))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1066:1066:1066) (1020:1020:1020))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (297:297:297))
        (PORT datac (222:222:222) (280:280:280))
        (PORT datad (225:225:225) (260:260:260))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (495:495:495))
        (PORT datab (889:889:889) (897:897:897))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (808:808:808) (828:828:828))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (828:828:828))
        (PORT datac (798:798:798) (784:784:784))
        (PORT datad (797:797:797) (783:783:783))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (797:797:797))
        (PORT datab (202:202:202) (244:244:244))
        (PORT datac (876:876:876) (892:892:892))
        (PORT datad (852:852:852) (846:846:846))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (592:592:592))
        (PORT datab (623:623:623) (626:626:626))
        (PORT datac (983:983:983) (961:961:961))
        (PORT datad (540:540:540) (532:532:532))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (877:877:877))
        (PORT datab (851:851:851) (887:887:887))
        (PORT datac (859:859:859) (875:875:875))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (872:872:872))
        (PORT datab (1107:1107:1107) (1085:1085:1085))
        (PORT datac (849:849:849) (868:868:868))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (642:642:642))
        (PORT datac (1029:1029:1029) (1003:1003:1003))
        (PORT datad (580:580:580) (579:579:579))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (756:756:756))
        (PORT datab (659:659:659) (700:700:700))
        (PORT datac (815:815:815) (859:859:859))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (883:883:883))
        (PORT datab (860:860:860) (874:874:874))
        (PORT datac (343:343:343) (346:346:346))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (885:885:885))
        (PORT datab (672:672:672) (716:716:716))
        (PORT datac (631:631:631) (675:675:675))
        (PORT datad (658:658:658) (720:720:720))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (611:611:611))
        (PORT datac (367:367:367) (414:414:414))
        (PORT datad (618:618:618) (637:637:637))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (470:470:470))
        (PORT datab (408:408:408) (450:450:450))
        (PORT datac (592:592:592) (630:630:630))
        (PORT datad (588:588:588) (620:620:620))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (478:478:478))
        (PORT datac (402:402:402) (447:447:447))
        (PORT datad (390:390:390) (425:425:425))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (772:772:772))
        (PORT datab (432:432:432) (469:469:469))
        (PORT datac (402:402:402) (448:448:448))
        (PORT datad (380:380:380) (415:415:415))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (361:361:361))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1357:1357:1357))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_vga\|v_sync\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1115:1115:1115) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (400:400:400))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (371:371:371))
        (PORT datac (228:228:228) (306:306:306))
        (PORT datad (204:204:204) (266:266:266))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1111:1111:1111) (1130:1130:1130))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1166:1166:1166) (1186:1186:1186))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT asdata (525:525:525) (587:587:587))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (372:372:372))
        (PORT datad (357:357:357) (387:387:387))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1065:1065:1065) (1079:1079:1079))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (793:793:793) (795:795:795))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (505:505:505) (568:568:568))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT asdata (514:514:514) (580:580:580))
        (PORT ena (1123:1123:1123) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1110:1110:1110) (1114:1114:1114))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (829:829:829) (840:840:840))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (641:641:641) (685:685:685))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1347:1347:1347))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1123:1123:1123) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1091:1091:1091) (1105:1105:1105))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (800:800:800) (794:794:794))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (648:648:648) (684:684:684))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1107:1107:1107) (1128:1128:1128))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (646:646:646) (679:679:679))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (1166:1166:1166) (1186:1186:1186))
        (PORT ena (1380:1380:1380) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1352:1352:1352))
        (PORT asdata (646:646:646) (678:678:678))
        (PORT ena (1145:1145:1145) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (271:271:271) (367:367:367))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (410:410:410))
        (PORT datab (180:180:180) (212:212:212))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (412:412:412))
        (PORT datab (219:219:219) (287:287:287))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (415:415:415))
        (PORT datab (357:357:357) (397:397:397))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (415:415:415))
        (PORT datab (564:564:564) (605:605:605))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (416:416:416))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (418:418:418))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (418:418:418))
        (PORT datab (219:219:219) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (418:418:418))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (419:419:419))
        (PORT datad (325:325:325) (365:365:365))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (708:708:708))
        (PORT datab (669:669:669) (722:722:722))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (520:520:520))
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (520:520:520))
        (PORT datab (318:318:318) (333:333:333))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (550:550:550))
        (PORT datab (351:351:351) (354:354:354))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (721:721:721))
        (PORT datab (669:669:669) (722:722:722))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (557:557:557))
        (PORT datab (354:354:354) (356:356:356))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (602:602:602))
        (PORT datab (673:673:673) (723:723:723))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (519:519:519))
        (PORT datab (318:318:318) (330:330:330))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (602:602:602))
        (PORT datab (385:385:385) (450:450:450))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (531:531:531))
        (PORT datab (355:355:355) (357:357:357))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (586:586:586))
        (PORT datab (427:427:427) (478:478:478))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (332:332:332))
        (PORT datab (545:545:545) (531:531:531))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (441:441:441))
        (PORT datab (427:427:427) (479:479:479))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (527:527:527))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (439:439:439))
        (PORT datab (388:388:388) (430:430:430))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (516:516:516))
        (PORT datab (539:539:539) (540:540:540))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (555:555:555))
        (PORT datab (389:389:389) (429:429:429))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~18\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (524:524:524) (515:515:515))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (921:921:921))
        (PORT datab (1052:1052:1052) (1116:1116:1116))
        (PORT datac (784:784:784) (847:847:847))
        (PORT datad (987:987:987) (1013:1013:1013))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (927:927:927))
        (PORT datab (1040:1040:1040) (1101:1101:1101))
        (PORT datac (790:790:790) (851:851:851))
        (PORT datad (991:991:991) (1018:1018:1018))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[10\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (918:918:918))
        (PORT datab (1053:1053:1053) (1117:1117:1117))
        (PORT datac (784:784:784) (844:844:844))
        (PORT datad (986:986:986) (1010:1010:1010))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (924:924:924))
        (PORT datab (1040:1040:1040) (1106:1106:1106))
        (PORT datac (789:789:789) (849:849:849))
        (PORT datad (991:991:991) (1016:1016:1016))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (888:888:888))
        (PORT datab (638:638:638) (654:654:654))
        (PORT datac (614:614:614) (639:639:639))
        (PORT datad (613:613:613) (624:624:624))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (927:927:927))
        (PORT datab (1040:1040:1040) (1104:1104:1104))
        (PORT datac (789:789:789) (849:849:849))
        (PORT datad (991:991:991) (1016:1016:1016))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (920:920:920))
        (PORT datab (1052:1052:1052) (1114:1114:1114))
        (PORT datac (784:784:784) (846:846:846))
        (PORT datad (988:988:988) (1014:1014:1014))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[11\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (895:895:895))
        (PORT datab (639:639:639) (660:660:660))
        (PORT datac (613:613:613) (644:644:644))
        (PORT datad (612:612:612) (629:629:629))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (923:923:923))
        (PORT datab (1051:1051:1051) (1113:1113:1113))
        (PORT datac (785:785:785) (848:848:848))
        (PORT datad (988:988:988) (1013:1013:1013))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[10\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (893:893:893))
        (PORT datab (639:639:639) (657:657:657))
        (PORT datac (613:613:613) (644:644:644))
        (PORT datad (613:613:613) (629:629:629))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (897:897:897))
        (PORT datab (643:643:643) (661:661:661))
        (PORT datac (615:615:615) (644:644:644))
        (PORT datad (616:616:616) (631:631:631))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (919:919:919))
        (PORT datab (1052:1052:1052) (1116:1116:1116))
        (PORT datac (784:784:784) (845:845:845))
        (PORT datad (986:986:986) (1012:1012:1012))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1110:1110:1110))
        (PORT datac (786:786:786) (848:848:848))
        (PORT datad (989:989:989) (1015:1015:1015))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (897:897:897))
        (PORT datab (642:642:642) (655:655:655))
        (PORT datac (614:614:614) (639:639:639))
        (PORT datad (615:615:615) (625:625:625))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (785:785:785) (843:843:843))
        (PORT datad (1015:1015:1015) (1079:1079:1079))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (896:896:896))
        (PORT datab (637:637:637) (659:659:659))
        (PORT datac (613:613:613) (644:644:644))
        (PORT datad (612:612:612) (630:630:630))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (889:889:889))
        (PORT datab (638:638:638) (654:654:654))
        (PORT datac (614:614:614) (638:638:638))
        (PORT datad (613:613:613) (624:624:624))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (801:801:801))
        (PORT datab (747:747:747) (793:793:793))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (393:393:393))
        (PORT datab (584:584:584) (572:572:572))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (401:401:401))
        (PORT datab (757:757:757) (787:787:787))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (400:400:400))
        (PORT datab (352:352:352) (366:366:366))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (397:397:397))
        (PORT datab (726:726:726) (771:771:771))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (557:557:557))
        (PORT datab (585:585:585) (572:572:572))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (582:582:582))
        (PORT datab (376:376:376) (393:393:393))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (370:370:370))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (368:368:368))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (399:399:399))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (893:893:893))
        (PORT datab (491:491:491) (489:489:489))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (892:892:892))
        (PORT datab (311:311:311) (328:328:328))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (892:892:892))
        (PORT datab (344:344:344) (349:349:349))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (893:893:893))
        (PORT datab (311:311:311) (328:328:328))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (893:893:893))
        (PORT datab (344:344:344) (349:349:349))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (358:358:358))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (891:891:891))
        (PORT datab (342:342:342) (349:349:349))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (516:516:516))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (512:512:512))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (367:367:367))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (369:369:369))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (341:341:341))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (341:341:341))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (345:345:345))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (371:371:371))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (372:372:372))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (309:309:309))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (234:234:234))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (801:801:801) (779:779:779))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (790:790:790) (773:773:773))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (771:771:771) (755:755:755))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (779:779:779) (760:760:760))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (778:778:778) (758:758:758))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (804:804:804) (788:788:788))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (781:781:781) (761:761:761))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (605:605:605) (606:606:606))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (813:813:813) (791:791:791))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (806:806:806) (795:795:795))
        (PORT sload (1390:1390:1390) (1454:1454:1454))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1219:1219:1219))
        (PORT datab (683:683:683) (724:724:724))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (868:868:868))
        (PORT datab (1098:1098:1098) (1107:1107:1107))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (857:857:857))
        (PORT datab (906:906:906) (922:922:922))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1055:1055:1055))
        (PORT datab (946:946:946) (989:989:989))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1167:1167:1167))
        (PORT datab (801:801:801) (838:838:838))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (877:877:877))
        (PORT datab (859:859:859) (877:877:877))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1258:1258:1258))
        (PORT datab (661:661:661) (690:690:690))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1234:1234:1234))
        (PORT datab (809:809:809) (835:835:835))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (877:877:877))
        (PORT datab (799:799:799) (824:824:824))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (876:876:876))
        (PORT datab (660:660:660) (691:691:691))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1226:1226:1226))
        (PORT datab (643:643:643) (680:680:680))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (846:846:846) (869:869:869))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (665:665:665))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (687:687:687))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[8\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (673:673:673))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (654:654:654))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (215:215:215) (282:282:282))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT asdata (918:918:918) (952:952:952))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT asdata (1107:1107:1107) (1132:1132:1132))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1361:1361:1361))
        (PORT asdata (1459:1459:1459) (1467:1467:1467))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (889:889:889))
        (PORT datab (217:217:217) (285:285:285))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1031:1031:1031))
        (PORT datab (218:218:218) (286:286:286))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (700:700:700))
        (PORT datab (219:219:219) (286:286:286))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1034:1034:1034))
        (PORT datab (628:628:628) (664:664:664))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1110:1110:1110))
        (PORT datab (221:221:221) (288:288:288))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (1107:1107:1107) (1120:1120:1120))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (875:875:875))
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (PORT datab (647:647:647) (676:676:676))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1355:1355:1355))
        (PORT datab (220:220:220) (289:289:289))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (1156:1156:1156) (1171:1171:1171))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (685:685:685))
        (PORT datab (1307:1307:1307) (1315:1315:1315))
        (PORT datac (773:773:773) (752:752:752))
        (PORT datad (533:533:533) (536:536:536))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (308:308:308) (314:314:314))
        (PORT datad (324:324:324) (325:325:325))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (847:847:847))
        (PORT datab (601:601:601) (608:608:608))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (641:641:641))
        (PORT datac (1031:1031:1031) (1005:1005:1005))
        (PORT datad (575:575:575) (578:578:578))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1080:1080:1080) (1080:1080:1080))
        (PORT datac (877:877:877) (885:885:885))
        (PORT datad (858:858:858) (852:852:852))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (824:824:824))
        (PORT datab (830:830:830) (831:831:831))
        (PORT datac (798:798:798) (787:787:787))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (363:363:363))
        (PORT datab (596:596:596) (595:595:595))
        (PORT datac (605:605:605) (606:606:606))
        (PORT datad (333:333:333) (335:335:335))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (164:164:164) (187:187:187))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1000:1000:1000))
        (PORT datab (326:326:326) (338:338:338))
        (PORT datac (1016:1016:1016) (1047:1047:1047))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (557:557:557))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (296:296:296) (301:301:301))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (714:714:714))
        (PORT datab (660:660:660) (703:703:703))
        (PORT datac (817:817:817) (854:854:854))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (869:869:869))
        (PORT datab (854:854:854) (870:870:870))
        (PORT datac (856:856:856) (877:877:877))
        (PORT datad (825:825:825) (833:833:833))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (231:231:231))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (706:706:706) (688:688:688))
        (PORT datad (301:301:301) (303:303:303))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (305:305:305))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (622:622:622))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (625:625:625))
        (PORT datab (707:707:707) (796:796:796))
        (PORT datac (1258:1258:1258) (1318:1318:1318))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (316:316:316))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (317:317:317))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (325:325:325))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (329:329:329))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (341:341:341))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (611:611:611) (666:666:666))
        (PORT ena (721:721:721) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (324:324:324))
        (PORT datac (219:219:219) (289:289:289))
        (PORT datad (222:222:222) (283:283:283))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (337:337:337))
        (PORT datab (251:251:251) (329:329:329))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (213:213:213) (277:277:277))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_submarines\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (624:624:624))
        (PORT datab (705:705:705) (795:795:795))
        (PORT datac (1258:1258:1258) (1320:1320:1320))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|update_submarines\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1369:1369:1369))
        (PORT asdata (873:873:873) (881:881:881))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (217:217:217))
        (PORT datad (198:198:198) (226:226:226))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (442:442:442))
        (PORT datab (658:658:658) (679:679:679))
        (PORT datac (822:822:822) (871:871:871))
        (PORT datad (415:415:415) (466:466:466))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (302:302:302))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (218:218:218))
        (PORT datad (199:199:199) (226:226:226))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (306:306:306))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (304:304:304))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (218:218:218))
        (PORT datad (199:199:199) (230:230:230))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (PORT datab (226:226:226) (299:299:299))
        (PORT datac (200:200:200) (270:270:270))
        (PORT datad (204:204:204) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (302:302:302))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (297:297:297))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (199:199:199) (229:229:229))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1079:1079:1079) (1054:1054:1054))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (229:229:229) (300:300:300))
        (PORT datac (204:204:204) (276:276:276))
        (PORT datad (205:205:205) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (627:627:627))
        (PORT datab (576:576:576) (573:573:573))
        (PORT datad (841:841:841) (891:891:891))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_rockets\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (795:795:795))
        (PORT datac (1257:1257:1257) (1321:1321:1321))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_rockets\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (230:230:230))
        (PORT datab (573:573:573) (586:586:586))
        (PORT datad (621:621:621) (644:644:644))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|update_rockets\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (297:297:297))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datad (195:195:195) (225:225:225))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (299:299:299))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datad (201:201:201) (232:232:232))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (304:304:304))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (300:300:300))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (308:308:308))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (202:202:202) (232:232:232))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (303:303:303))
        (PORT datab (227:227:227) (300:300:300))
        (PORT datac (202:202:202) (273:273:273))
        (PORT datad (205:205:205) (268:268:268))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (215:215:215))
        (PORT datad (201:201:201) (232:232:232))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (877:877:877))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (310:310:310))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (200:200:200) (270:270:270))
        (PORT datad (206:206:206) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1183:1183:1183))
        (PORT datab (898:898:898) (926:926:926))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (446:446:446))
        (PORT datab (895:895:895) (896:896:896))
        (PORT datac (324:324:324) (325:325:325))
        (PORT datad (206:206:206) (266:266:266))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (865:865:865))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (165:165:165) (202:202:202))
        (PORT datad (362:362:362) (407:407:407))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|generate_subarine\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (444:444:444))
        (PORT datac (863:863:863) (866:866:866))
        (PORT datad (204:204:204) (264:264:264))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (900:900:900))
        (PORT datab (451:451:451) (504:504:504))
        (PORT datac (175:175:175) (217:217:217))
        (PORT datad (616:616:616) (645:645:645))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1147:1147:1147))
        (PORT datad (777:777:777) (784:784:784))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1139:1139:1139))
        (PORT datab (801:801:801) (815:815:815))
        (PORT datad (206:206:206) (268:268:268))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (304:304:304))
        (PORT datab (804:804:804) (816:816:816))
        (PORT datac (1016:1016:1016) (1116:1116:1116))
        (PORT datad (205:205:205) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (193:193:193))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (226:226:226))
        (PORT datab (228:228:228) (302:302:302))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (298:298:298))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (1011:1011:1011) (1107:1107:1107))
        (PORT datad (775:775:775) (784:784:784))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (685:685:685))
        (PORT datab (391:391:391) (451:451:451))
        (PORT datac (628:628:628) (675:675:675))
        (PORT datad (394:394:394) (443:443:443))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (775:775:775) (868:868:868))
        (PORT datad (796:796:796) (901:901:901))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[17\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (922:922:922))
        (PORT datab (792:792:792) (822:822:822))
        (PORT datad (1616:1616:1616) (1716:1716:1716))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1659:1659:1659) (1756:1756:1756))
        (PORT datac (800:800:800) (918:918:918))
        (PORT datad (1191:1191:1191) (1313:1313:1313))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (256:256:256))
        (PORT datad (837:837:837) (882:882:882))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (293:293:293))
        (PORT datab (220:220:220) (287:287:287))
        (PORT datac (796:796:796) (916:916:916))
        (PORT datad (1606:1606:1606) (1709:1709:1709))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[25\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (925:925:925))
        (PORT datab (792:792:792) (822:822:822))
        (PORT datad (1618:1618:1618) (1714:1714:1714))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1657:1657:1657) (1753:1753:1753))
        (PORT datac (799:799:799) (920:920:920))
        (PORT datad (1193:1193:1193) (1317:1317:1317))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[29\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (235:235:235))
        (PORT datad (837:837:837) (880:880:880))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (331:331:331) (369:369:369))
        (PORT datad (1607:1607:1607) (1704:1704:1704))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (775:775:775) (868:868:868))
        (PORT datad (796:796:796) (901:901:901))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (927:927:927))
        (PORT datab (822:822:822) (818:818:818))
        (PORT datad (1609:1609:1609) (1707:1707:1707))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[19\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (918:918:918))
        (PORT datab (824:824:824) (821:821:821))
        (PORT datad (1615:1615:1615) (1717:1717:1717))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1152:1152:1152) (1289:1289:1289))
        (PORT datad (1351:1351:1351) (1410:1410:1410))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[23\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (917:917:917))
        (PORT datab (626:626:626) (648:648:648))
        (PORT datad (1621:1621:1621) (1716:1716:1716))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datac (797:797:797) (919:919:919))
        (PORT datad (1613:1613:1613) (1709:1709:1709))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (919:919:919))
        (PORT datab (627:627:627) (648:648:648))
        (PORT datad (1619:1619:1619) (1719:1719:1719))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (333:333:333) (369:369:369))
        (PORT datad (1617:1617:1617) (1716:1716:1716))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (685:685:685))
        (PORT datab (391:391:391) (456:456:456))
        (PORT datac (632:632:632) (678:678:678))
        (PORT datad (395:395:395) (448:448:448))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[22\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (644:644:644))
        (PORT datab (1592:1592:1592) (1675:1675:1675))
        (PORT datad (1112:1112:1112) (1121:1121:1121))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[26\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (864:864:864))
        (PORT datab (1584:1584:1584) (1666:1666:1666))
        (PORT datad (1102:1102:1102) (1111:1111:1111))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[18\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (867:867:867))
        (PORT datab (1586:1586:1586) (1671:1671:1671))
        (PORT datad (1106:1106:1106) (1119:1119:1119))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1340:1340:1340))
        (PORT datab (391:391:391) (445:445:445))
        (PORT datac (331:331:331) (369:369:369))
        (PORT datad (1541:1541:1541) (1629:1629:1629))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[30\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (645:645:645))
        (PORT datab (1584:1584:1584) (1668:1668:1668))
        (PORT datad (1101:1101:1101) (1113:1113:1113))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1339:1339:1339))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[20\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (868:868:868))
        (PORT datad (1102:1102:1102) (1111:1111:1111))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (617:617:617))
        (PORT datad (1111:1111:1111) (1120:1120:1120))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[16\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1189:1189:1189))
        (PORT datab (1590:1590:1590) (1672:1672:1672))
        (PORT datad (1110:1110:1110) (1119:1119:1119))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[24\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1189:1189:1189))
        (PORT datab (1591:1591:1591) (1673:1673:1673))
        (PORT datad (1110:1110:1110) (1119:1119:1119))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1331:1331:1331))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (332:332:332) (369:369:369))
        (PORT datad (1551:1551:1551) (1637:1637:1637))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1334:1334:1334))
        (PORT datab (219:219:219) (288:288:288))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (579:579:579))
        (PORT datab (895:895:895) (1002:1002:1002))
        (PORT datac (534:534:534) (524:524:524))
        (PORT datad (1194:1194:1194) (1317:1317:1317))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (895:895:895) (1000:1000:1000))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (681:681:681))
        (PORT datab (385:385:385) (449:449:449))
        (PORT datac (631:631:631) (674:674:674))
        (PORT datad (389:389:389) (441:441:441))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (299:299:299))
        (PORT datab (591:591:591) (617:617:617))
        (PORT datad (680:680:680) (765:765:765))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (387:387:387))
        (PORT datab (734:734:734) (808:808:808))
        (PORT datad (568:568:568) (590:590:590))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (991:991:991))
        (PORT datab (819:819:819) (932:932:932))
        (PORT datac (364:364:364) (415:415:415))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (686:686:686))
        (PORT datab (391:391:391) (451:451:451))
        (PORT datac (628:628:628) (675:675:675))
        (PORT datad (395:395:395) (443:443:443))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (297:297:297))
        (PORT datab (775:775:775) (782:782:782))
        (PORT datad (689:689:689) (767:767:767))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (383:383:383))
        (PORT datab (773:773:773) (778:778:778))
        (PORT datad (694:694:694) (765:765:765))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (194:194:194) (259:259:259))
        (PORT datad (858:858:858) (954:954:954))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (387:387:387))
        (PORT datab (733:733:733) (808:808:808))
        (PORT datad (568:568:568) (590:590:590))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[0\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (293:293:293))
        (PORT datab (596:596:596) (624:624:624))
        (PORT datad (695:695:695) (772:772:772))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (995:995:995))
        (PORT datab (819:819:819) (935:935:935))
        (PORT datac (195:195:195) (262:262:262))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[1\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (297:297:297))
        (PORT datab (773:773:773) (779:779:779))
        (PORT datad (693:693:693) (773:773:773))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (387:387:387))
        (PORT datab (775:775:775) (782:782:782))
        (PORT datad (686:686:686) (773:773:773))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (995:995:995))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (333:333:333) (376:376:376))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[4\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (623:623:623))
        (PORT datad (794:794:794) (802:802:802))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[5\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (625:625:625))
        (PORT datab (790:790:790) (797:797:797))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (293:293:293))
        (PORT datab (891:891:891) (997:997:997))
        (PORT datac (194:194:194) (260:260:260))
        (PORT datad (797:797:797) (894:894:894))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (687:687:687))
        (PORT datab (1578:1578:1578) (1661:1661:1661))
        (PORT datad (794:794:794) (799:799:799))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[7\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (688:688:688))
        (PORT datab (789:789:789) (796:796:796))
        (PORT datad (1535:1535:1535) (1624:1624:1624))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (839:839:839) (935:935:935))
        (PORT datac (194:194:194) (259:259:259))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (896:896:896))
        (PORT datab (721:721:721) (797:797:797))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (341:341:341) (357:357:357))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[13\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (601:601:601))
        (PORT datab (791:791:791) (798:798:798))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (599:599:599))
        (PORT datad (792:792:792) (800:800:800))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (835:835:835) (935:935:935))
        (PORT datac (862:862:862) (972:972:972))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (687:687:687))
        (PORT datab (1578:1578:1578) (1661:1661:1661))
        (PORT datad (794:794:794) (799:799:799))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (692:692:692))
        (PORT datab (791:791:791) (798:798:798))
        (PORT datad (1535:1535:1535) (1623:1623:1623))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (836:836:836) (930:930:930))
        (PORT datac (194:194:194) (259:259:259))
        (PORT datad (198:198:198) (256:256:256))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (407:407:407))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (331:331:331) (344:344:344))
        (PORT datad (680:680:680) (762:762:762))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (397:397:397))
        (PORT datab (883:883:883) (928:928:928))
        (PORT datac (849:849:849) (910:910:910))
        (PORT datad (557:557:557) (549:549:549))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (848:848:848) (907:907:907))
        (PORT datad (846:846:846) (891:891:891))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (764:764:764))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1146:1146:1146))
        (PORT datab (803:803:803) (813:813:813))
        (PORT datac (762:762:762) (792:792:792))
        (PORT datad (363:363:363) (376:376:376))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1183:1183:1183) (1185:1185:1185))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1161:1161:1161) (1201:1201:1201))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1103:1103:1103))
        (PORT datab (887:887:887) (942:942:942))
        (PORT datac (861:861:861) (916:916:916))
        (PORT datad (612:612:612) (648:648:648))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (873:873:873))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1318:1318:1318) (1326:1326:1326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (942:942:942) (1028:1028:1028))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1183:1183:1183) (1185:1185:1185))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1184:1184:1184) (1299:1299:1299))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1299:1299:1299))
        (PORT datab (862:862:862) (921:921:921))
        (PORT datac (780:780:780) (884:884:884))
        (PORT datad (859:859:859) (901:901:901))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (834:834:834) (926:926:926))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1173:1173:1173) (1167:1167:1167))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (321:321:321))
        (PORT datac (835:835:835) (927:927:927))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (914:914:914))
        (PORT datab (247:247:247) (320:320:320))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (343:343:343) (356:356:356))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1386:1386:1386) (1369:1369:1369))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (627:627:627))
        (PORT datab (243:243:243) (315:315:315))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (911:911:911))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (859:859:859) (921:921:921))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (884:884:884) (938:938:938))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (683:683:683))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1103:1103:1103))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (861:861:861) (916:916:916))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (702:702:702))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (703:703:703))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (898:898:898) (939:939:939))
        (PORT datac (1206:1206:1206) (1271:1271:1271))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (912:912:912))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (340:340:340) (351:351:351))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (317:317:317))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (486:486:486))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (781:781:781) (858:858:858))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (920:920:920))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (873:873:873) (907:907:907))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (881:881:881))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (899:899:899) (936:936:936))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (899:899:899) (937:937:937))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1308:1308:1308))
        (PORT datab (811:811:811) (861:861:861))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (160:160:160) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1267:1267:1267))
        (PORT datab (649:649:649) (719:719:719))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (954:954:954))
        (PORT datab (777:777:777) (862:862:862))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (154:154:154) (184:184:184))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (861:861:861) (903:903:903))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (561:561:561))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (619:619:619) (670:670:670))
        (PORT datad (329:329:329) (337:337:337))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (845:845:845))
        (PORT datac (1133:1133:1133) (1180:1180:1180))
        (PORT datad (1280:1280:1280) (1388:1388:1388))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[38\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (268:268:268))
        (PORT datab (1172:1172:1172) (1238:1238:1238))
        (PORT datad (200:200:200) (232:232:232))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[36\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (260:260:260))
        (PORT datad (798:798:798) (830:830:830))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1448:1448:1448))
        (PORT datab (1317:1317:1317) (1422:1422:1422))
        (PORT datac (336:336:336) (374:374:374))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (845:845:845))
        (PORT datac (1136:1136:1136) (1182:1182:1182))
        (PORT datad (1282:1282:1282) (1391:1391:1391))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[39\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (269:269:269))
        (PORT datab (217:217:217) (262:262:262))
        (PORT datad (1129:1129:1129) (1197:1197:1197))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[37\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (263:263:263))
        (PORT datad (801:801:801) (833:833:833))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (1280:1280:1280) (1387:1387:1387))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[46\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (264:264:264))
        (PORT datab (1172:1172:1172) (1234:1234:1234))
        (PORT datad (198:198:198) (231:231:231))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[44\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (662:662:662))
        (PORT datad (317:317:317) (322:322:322))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (1374:1374:1374) (1431:1431:1431))
        (PORT datad (1280:1280:1280) (1391:1391:1391))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[47\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (273:273:273))
        (PORT datab (219:219:219) (266:266:266))
        (PORT datad (1130:1130:1130) (1200:1200:1200))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[45\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (663:663:663))
        (PORT datab (217:217:217) (263:263:263))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datac (195:195:195) (261:261:261))
        (PORT datad (1283:1283:1283) (1391:1391:1391))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[35\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (571:571:571))
        (PORT datab (961:961:961) (1060:1060:1060))
        (PORT datad (624:624:624) (661:661:661))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[33\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (572:572:572))
        (PORT datab (626:626:626) (653:653:653))
        (PORT datad (941:941:941) (1026:1026:1026))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[32\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (559:559:559))
        (PORT datab (626:626:626) (651:651:651))
        (PORT datad (942:942:942) (1028:1028:1028))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1468:1468:1468))
        (PORT datab (1495:1495:1495) (1587:1587:1587))
        (PORT datac (195:195:195) (261:261:261))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[34\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (704:704:704))
        (PORT datab (586:586:586) (578:578:578))
        (PORT datad (940:940:940) (1029:1029:1029))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1469:1469:1469))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[42\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (699:699:699))
        (PORT datab (589:589:589) (578:578:578))
        (PORT datad (943:943:943) (1029:1029:1029))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[40\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (559:559:559))
        (PORT datab (625:625:625) (649:649:649))
        (PORT datad (945:945:945) (1029:1029:1029))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[41\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (625:625:625) (653:653:653))
        (PORT datad (942:942:942) (1029:1029:1029))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1466:1466:1466))
        (PORT datab (1496:1496:1496) (1588:1588:1588))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[43\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (569:569:569))
        (PORT datab (976:976:976) (1068:1068:1068))
        (PORT datad (621:621:621) (655:655:655))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1467:1467:1467))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (199:199:199) (256:256:256))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1381:1381:1381))
        (PORT datab (962:962:962) (1056:1056:1056))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1152:1152:1152) (1287:1287:1287))
        (PORT datad (499:499:499) (490:490:490))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (851:851:851) (908:908:908))
        (PORT datad (721:721:721) (746:746:746))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (265:265:265))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (760:760:760) (790:790:790))
        (PORT datad (299:299:299) (297:297:297))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|ask_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (816:816:816))
        (PORT datad (754:754:754) (761:761:761))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|ask_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (997:997:997) (1071:1071:1071))
        (PORT ena (1285:1285:1285) (1254:1254:1254))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_part\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1178:1178:1178))
        (PORT datab (885:885:885) (903:903:903))
        (PORT datac (544:544:544) (570:570:570))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (273:273:273) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_part\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1369:1369:1369))
        (PORT asdata (467:467:467) (493:493:493))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (780:780:780))
        (PORT datab (891:891:891) (885:885:885))
        (PORT datac (855:855:855) (903:903:903))
        (PORT datad (648:648:648) (708:708:708))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (693:693:693))
        (PORT datab (200:200:200) (240:240:240))
        (PORT datac (762:762:762) (757:757:757))
        (PORT datad (414:414:414) (465:465:465))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (684:684:684))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (843:843:843) (894:894:894))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|wr_en_a_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_a_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_a_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (852:852:852))
        (PORT datab (1109:1109:1109) (1114:1114:1114))
        (PORT datac (1101:1101:1101) (1111:1111:1111))
        (PORT datad (1091:1091:1091) (1129:1129:1129))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (819:819:819) (817:817:817))
        (PORT datad (816:816:816) (807:807:807))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (789:789:789))
        (PORT datab (909:909:909) (921:921:921))
        (PORT datac (868:868:868) (872:872:872))
        (PORT datad (177:177:177) (207:207:207))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_b_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1002:1002:1002) (966:966:966))
        (PORT datac (770:770:770) (753:753:753))
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_b_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (561:561:561) (553:553:553))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_b_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (898:898:898) (884:884:884))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (757:757:757))
        (PORT datad (647:647:647) (694:694:694))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1148:1148:1148))
        (PORT datac (203:203:203) (240:240:240))
        (PORT datad (777:777:777) (784:784:784))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datad (820:820:820) (896:896:896))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_random\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|sign_g_y\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (847:847:847) (868:868:868))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|sign_g_y\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (819:819:819))
        (PORT datab (1307:1307:1307) (1344:1344:1344))
        (PORT datad (1277:1277:1277) (1301:1301:1301))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (447:447:447))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1369:1369:1369))
        (PORT asdata (1670:1670:1670) (1712:1712:1712))
        (PORT ena (1849:1849:1849) (1843:1843:1843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1437:1437:1437))
        (PORT datad (862:862:862) (895:895:895))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (890:890:890) (900:900:900))
        (PORT sclr (1308:1308:1308) (1337:1337:1337))
        (PORT sload (1302:1302:1302) (1255:1255:1255))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (625:625:625))
        (PORT datab (689:689:689) (747:747:747))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT asdata (1667:1667:1667) (1764:1764:1764))
        (PORT ena (782:782:782) (790:790:790))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1150:1150:1150))
        (PORT datab (1383:1383:1383) (1485:1485:1485))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1021:1021:1021) (978:978:978))
        (PORT sclr (1308:1308:1308) (1337:1337:1337))
        (PORT sload (1302:1302:1302) (1255:1255:1255))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (819:819:819))
        (PORT datab (689:689:689) (744:744:744))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT asdata (1384:1384:1384) (1409:1409:1409))
        (PORT ena (782:782:782) (790:790:790))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1150:1150:1150))
        (PORT datab (1101:1101:1101) (1131:1131:1131))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (785:785:785) (777:777:777))
        (PORT sclr (1308:1308:1308) (1337:1337:1337))
        (PORT sload (1302:1302:1302) (1255:1255:1255))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (428:428:428))
        (PORT datab (688:688:688) (745:745:745))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (782:782:782) (790:790:790))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1382:1382:1382))
        (PORT datab (1078:1078:1078) (1096:1096:1096))
        (PORT datac (857:857:857) (905:905:905))
        (PORT datad (845:845:845) (873:873:873))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (468:468:468) (494:494:494))
        (PORT sclr (1308:1308:1308) (1337:1337:1337))
        (PORT sload (1302:1302:1302) (1255:1255:1255))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (453:453:453))
        (PORT datad (649:649:649) (710:710:710))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1369:1369:1369))
        (PORT asdata (1674:1674:1674) (1698:1698:1698))
        (PORT ena (1849:1849:1849) (1843:1843:1843))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1393:1393:1393) (1420:1420:1420))
        (PORT datad (861:861:861) (891:891:891))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1109:1109:1109) (1103:1103:1103))
        (PORT sclr (1308:1308:1308) (1337:1337:1337))
        (PORT sload (1302:1302:1302) (1255:1255:1255))
        (PORT ena (1121:1121:1121) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (863:863:863))
        (PORT datab (1012:1012:1012) (990:990:990))
        (PORT datac (1014:1014:1014) (1000:1000:1000))
        (PORT datad (876:876:876) (861:861:861))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1326:1326:1326) (1347:1347:1347))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1326:1326:1326) (1347:1347:1347))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1326:1326:1326) (1347:1347:1347))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1326:1326:1326) (1347:1347:1347))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (312:312:312))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1326:1326:1326) (1347:1347:1347))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (337:337:337))
        (PORT datab (251:251:251) (328:328:328))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (210:210:210) (274:274:274))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (350:350:350))
        (PORT datad (593:593:593) (614:614:614))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (380:380:380))
        (PORT datab (1306:1306:1306) (1343:1343:1343))
        (PORT datad (1277:1277:1277) (1300:1300:1300))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1182:1182:1182))
        (PORT datab (882:882:882) (902:902:902))
        (PORT datac (542:542:542) (569:569:569))
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (835:835:835) (810:810:810))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (877:877:877))
        (PORT d[1] (860:860:860) (868:868:868))
        (PORT d[2] (906:906:906) (915:915:915))
        (PORT d[3] (821:821:821) (834:834:834))
        (PORT d[4] (1171:1171:1171) (1203:1203:1203))
        (PORT d[5] (904:904:904) (904:904:904))
        (PORT d[6] (961:961:961) (1011:1011:1011))
        (PORT d[7] (858:858:858) (868:868:868))
        (PORT d[8] (924:924:924) (930:930:930))
        (PORT d[9] (839:839:839) (829:829:829))
        (PORT d[10] (857:857:857) (848:848:848))
        (PORT d[11] (969:969:969) (996:996:996))
        (PORT d[12] (920:920:920) (955:955:955))
        (PORT d[13] (969:969:969) (1002:1002:1002))
        (PORT d[14] (931:931:931) (961:961:961))
        (PORT d[15] (950:950:950) (988:988:988))
        (PORT d[16] (978:978:978) (1016:1016:1016))
        (PORT d[17] (904:904:904) (939:939:939))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (700:700:700))
        (PORT d[1] (945:945:945) (966:966:966))
        (PORT d[2] (955:955:955) (996:996:996))
        (PORT d[3] (942:942:942) (987:987:987))
        (PORT d[4] (1213:1213:1213) (1249:1249:1249))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1091:1091:1091))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (935:935:935) (913:913:913))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1636:1636:1636))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1263:1263:1263))
        (PORT d[1] (1250:1250:1250) (1263:1263:1263))
        (PORT d[2] (1250:1250:1250) (1263:1263:1263))
        (PORT d[3] (1250:1250:1250) (1263:1263:1263))
        (PORT d[4] (1507:1507:1507) (1509:1509:1509))
        (PORT d[5] (1507:1507:1507) (1509:1509:1509))
        (PORT d[6] (1507:1507:1507) (1509:1509:1509))
        (PORT d[7] (1507:1507:1507) (1509:1509:1509))
        (PORT d[8] (1250:1250:1250) (1263:1263:1263))
        (PORT d[9] (1507:1507:1507) (1509:1509:1509))
        (PORT d[10] (1250:1250:1250) (1263:1263:1263))
        (PORT d[11] (1250:1250:1250) (1263:1263:1263))
        (PORT d[12] (1507:1507:1507) (1509:1509:1509))
        (PORT d[13] (1507:1507:1507) (1509:1509:1509))
        (PORT d[14] (1507:1507:1507) (1509:1509:1509))
        (PORT d[15] (1507:1507:1507) (1509:1509:1509))
        (PORT d[16] (1250:1250:1250) (1263:1263:1263))
        (PORT d[17] (1250:1250:1250) (1263:1263:1263))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (974:974:974))
        (PORT d[1] (682:682:682) (717:717:717))
        (PORT d[2] (935:935:935) (959:959:959))
        (PORT d[3] (920:920:920) (943:943:943))
        (PORT d[4] (927:927:927) (951:951:951))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (921:921:921))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (909:909:909))
        (PORT datad (847:847:847) (842:842:842))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (628:628:628))
        (PORT datab (645:645:645) (694:694:694))
        (PORT datad (560:560:560) (591:591:591))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1873:1873:1873) (1854:1854:1854))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1583:1583:1583))
        (PORT datad (633:633:633) (649:649:649))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (633:633:633))
        (PORT datab (1307:1307:1307) (1343:1343:1343))
        (PORT datad (1279:1279:1279) (1303:1303:1303))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1126:1126:1126) (1114:1114:1114))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (842:842:842) (834:834:834))
        (PORT datad (637:637:637) (653:653:653))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (177:177:177) (209:209:209))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1087:1087:1087) (1070:1070:1070))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (802:802:802) (791:791:791))
        (PORT datad (635:635:635) (651:651:651))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1393:1393:1393) (1376:1376:1376))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1100:1100:1100))
        (PORT datad (637:637:637) (654:654:654))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1633:1633:1633) (1607:1607:1607))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1349:1349:1349) (1327:1327:1327))
        (PORT datad (640:640:640) (654:654:654))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1195:1195:1195) (1210:1210:1210))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (933:933:933))
        (PORT datad (637:637:637) (652:652:652))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (923:923:923) (931:931:931))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (651:651:651))
        (PORT datad (635:635:635) (650:650:650))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1160:1160:1160) (1154:1154:1154))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (877:877:877))
        (PORT datad (640:640:640) (653:653:653))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (804:804:804))
        (PORT datab (768:768:768) (770:770:770))
        (PORT datac (615:615:615) (638:638:638))
        (PORT datad (585:585:585) (598:598:598))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (611:611:611))
        (PORT datab (639:639:639) (643:643:643))
        (PORT datac (584:584:584) (609:609:609))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (795:795:795))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (607:607:607))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (649:649:649) (660:660:660))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (641:641:641))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (635:635:635))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (765:765:765) (766:766:766))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (610:610:610) (634:634:634))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (803:803:803))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (816:816:816) (801:801:801))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (662:662:662))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (620:620:620) (628:628:628))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (378:378:378))
        (PORT datab (642:642:642) (646:646:646))
        (PORT datac (611:611:611) (626:626:626))
        (PORT datad (531:531:531) (522:522:522))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (800:800:800))
        (PORT datab (763:763:763) (764:764:764))
        (PORT datac (614:614:614) (634:634:634))
        (PORT datad (589:589:589) (604:604:604))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (606:606:606))
        (PORT datab (635:635:635) (639:639:639))
        (PORT datac (582:582:582) (605:605:605))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (772:772:772) (746:746:746))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (601:601:601))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (620:620:620) (608:608:608))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (764:764:764))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (596:596:596) (585:585:585))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (766:766:766))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (745:745:745))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (732:732:732))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (790:790:790))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (580:580:580))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (648:648:648))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (732:732:732))
        (PORT datab (643:643:643) (647:647:647))
        (PORT datac (611:611:611) (626:626:626))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (827:827:827))
        (PORT datab (832:832:832) (855:855:855))
        (PORT datac (813:813:813) (822:822:822))
        (PORT datad (250:250:250) (319:319:319))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (522:522:522))
        (PORT datab (602:602:602) (631:631:631))
        (PORT datad (781:781:781) (768:768:768))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (813:813:813) (823:823:823))
        (PORT datad (807:807:807) (822:822:822))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[26\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (923:923:923))
        (PORT datad (617:617:617) (642:642:642))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (696:696:696))
        (PORT datab (454:454:454) (502:502:502))
        (PORT datac (176:176:176) (218:218:218))
        (PORT datad (170:170:170) (197:197:197))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (197:197:197) (234:234:234))
        (PORT datac (809:809:809) (825:825:825))
        (PORT datad (563:563:563) (594:594:594))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (637:637:637) (635:635:635))
        (PORT sload (1213:1213:1213) (1205:1205:1205))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (696:696:696))
        (PORT datab (453:453:453) (501:501:501))
        (PORT datac (176:176:176) (217:217:217))
        (PORT datad (170:170:170) (197:197:197))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (758:758:758))
        (PORT datab (641:641:641) (654:654:654))
        (PORT datad (647:647:647) (693:693:693))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1135:1135:1135) (1148:1148:1148))
        (PORT sload (1197:1197:1197) (1313:1313:1313))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (909:909:909))
        (PORT d[1] (956:956:956) (989:989:989))
        (PORT d[2] (954:954:954) (985:985:985))
        (PORT d[3] (926:926:926) (958:958:958))
        (PORT d[4] (939:939:939) (973:973:973))
        (PORT d[5] (915:915:915) (931:931:931))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (883:883:883))
        (PORT d[1] (1213:1213:1213) (1282:1282:1282))
        (PORT d[2] (1109:1109:1109) (1115:1115:1115))
        (PORT d[3] (1403:1403:1403) (1426:1426:1426))
        (PORT d[4] (1188:1188:1188) (1243:1243:1243))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (864:864:864))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (870:870:870))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1636:1636:1636))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1184:1184:1184))
        (PORT d[1] (1186:1186:1186) (1184:1184:1184))
        (PORT d[2] (1186:1186:1186) (1184:1184:1184))
        (PORT d[3] (1186:1186:1186) (1184:1184:1184))
        (PORT d[4] (1209:1209:1209) (1206:1206:1206))
        (PORT d[5] (1209:1209:1209) (1206:1206:1206))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (915:915:915))
        (PORT d[1] (1130:1130:1130) (1175:1175:1175))
        (PORT d[2] (1178:1178:1178) (1224:1224:1224))
        (PORT d[3] (1172:1172:1172) (1199:1199:1199))
        (PORT d[4] (1188:1188:1188) (1239:1239:1239))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (900:900:900))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (909:909:909))
        (PORT datab (1626:1626:1626) (1690:1690:1690))
        (PORT datad (616:616:616) (626:626:626))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (732:732:732))
        (PORT datab (632:632:632) (652:652:652))
        (PORT datad (846:846:846) (844:844:844))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1150:1150:1150))
        (PORT datab (642:642:642) (646:646:646))
        (PORT datac (328:328:328) (343:343:343))
        (PORT datad (563:563:563) (552:552:552))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1387:1387:1387))
        (PORT datab (574:574:574) (581:581:581))
        (PORT datac (363:363:363) (402:402:402))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (355:355:355))
        (PORT datab (635:635:635) (643:643:643))
        (PORT datac (963:963:963) (940:940:940))
        (PORT datad (355:355:355) (363:363:363))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (776:776:776))
        (PORT datab (640:640:640) (647:647:647))
        (PORT datac (156:156:156) (188:188:188))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[9\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (333:333:333))
        (PORT datac (541:541:541) (567:567:567))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1752:1752:1752) (1789:1789:1789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT sload (1679:1679:1679) (1779:1779:1779))
        (PORT ena (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1095:1095:1095) (1075:1075:1075))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (810:810:810) (795:795:795))
        (PORT datad (635:635:635) (651:651:651))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (774:774:774))
        (PORT datab (639:639:639) (650:650:650))
        (PORT datac (541:541:541) (529:529:529))
        (PORT datad (360:360:360) (373:373:373))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1596:1596:1596) (1659:1659:1659))
        (PORT datad (831:831:831) (817:817:817))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (635:635:635) (643:643:643))
        (PORT datac (588:588:588) (599:599:599))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1752:1752:1752) (1789:1789:1789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1862:1862:1862))
        (PORT datab (225:225:225) (294:294:294))
        (PORT datac (1597:1597:1597) (1657:1657:1657))
        (PORT datad (832:832:832) (817:817:817))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (780:780:780) (770:770:770))
        (PORT datad (824:824:824) (872:872:872))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (871:871:871))
        (PORT datab (634:634:634) (645:645:645))
        (PORT datac (745:745:745) (724:724:724))
        (PORT datad (355:355:355) (367:367:367))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (629:629:629))
        (PORT datab (389:389:389) (410:410:410))
        (PORT datac (292:292:292) (294:294:294))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1752:1752:1752) (1789:1789:1789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1358:1358:1358))
        (PORT datab (702:702:702) (794:794:794))
        (PORT datac (816:816:816) (808:808:808))
        (PORT datad (587:587:587) (625:625:625))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1184:1184:1184) (1185:1185:1185))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (923:923:923) (925:925:925))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (645:645:645))
        (PORT datad (634:634:634) (648:648:648))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (575:575:575))
        (PORT datab (636:636:636) (650:650:650))
        (PORT datac (283:283:283) (296:296:296))
        (PORT datad (360:360:360) (373:373:373))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1598:1598:1598) (1657:1657:1657))
        (PORT datad (614:614:614) (622:622:622))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (637:637:637) (648:648:648))
        (PORT datac (604:604:604) (618:618:618))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1752:1752:1752) (1789:1789:1789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1861:1861:1861))
        (PORT datab (224:224:224) (292:292:292))
        (PORT datac (1597:1597:1597) (1657:1657:1657))
        (PORT datad (614:614:614) (620:620:620))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (962:962:962) (979:979:979))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (699:699:699))
        (PORT datad (636:636:636) (651:651:651))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (649:649:649))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (572:572:572) (582:582:582))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (641:641:641) (649:649:649))
        (PORT datac (530:530:530) (519:519:519))
        (PORT datad (563:563:563) (552:552:552))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (521:521:521))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (828:828:828) (831:831:831))
        (PORT datad (567:567:567) (591:591:591))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (730:730:730))
        (PORT datab (703:703:703) (791:791:791))
        (PORT datac (1563:1563:1563) (1549:1549:1549))
        (PORT datad (1285:1285:1285) (1322:1322:1322))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1184:1184:1184) (1185:1185:1185))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (907:907:907))
        (PORT datab (1625:1625:1625) (1691:1691:1691))
        (PORT datad (829:829:829) (817:817:817))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (954:954:954))
        (PORT datab (634:634:634) (644:644:644))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (357:357:357) (364:364:364))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (620:620:620))
        (PORT datab (309:309:309) (328:328:328))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (354:354:354) (368:368:368))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1752:1752:1752) (1789:1789:1789))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT sload (1679:1679:1679) (1779:1779:1779))
        (PORT ena (1691:1691:1691) (1676:1676:1676))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT asdata (1166:1166:1166) (1171:1171:1171))
        (PORT ena (1160:1160:1160) (1170:1170:1170))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (894:894:894))
        (PORT datad (638:638:638) (653:653:653))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1634:1634:1634))
        (PORT datac (1167:1167:1167) (1174:1174:1174))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (433:433:433))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (296:296:296) (301:301:301))
        (PORT datad (227:227:227) (262:262:262))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1000:1000:1000))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (557:557:557) (551:551:551))
        (PORT datad (228:228:228) (263:263:263))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1712:1712:1712) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (441:441:441))
        (PORT datab (702:702:702) (793:793:793))
        (PORT datac (855:855:855) (868:868:868))
        (PORT datad (1286:1286:1286) (1325:1325:1325))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1184:1184:1184) (1185:1185:1185))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[23\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1444:1444:1444))
        (PORT datab (1636:1636:1636) (1677:1677:1677))
        (PORT datad (1091:1091:1091) (1064:1064:1064))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (331:331:331))
        (PORT datab (793:793:793) (766:766:766))
        (PORT datac (358:358:358) (399:399:399))
        (PORT datad (224:224:224) (259:259:259))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (430:430:430))
        (PORT datab (1025:1025:1025) (983:983:983))
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1712:1712:1712) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (568:568:568))
        (PORT sload (1867:1867:1867) (1941:1941:1941))
        (PORT ena (1185:1185:1185) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[22\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1445:1445:1445))
        (PORT datab (1636:1636:1636) (1677:1677:1677))
        (PORT datad (877:877:877) (894:894:894))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (352:352:352))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (363:363:363) (404:404:404))
        (PORT datad (221:221:221) (256:256:256))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (576:576:576) (584:584:584))
        (PORT datac (775:775:775) (762:762:762))
        (PORT datad (228:228:228) (263:263:263))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1712:1712:1712) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (505:505:505) (567:567:567))
        (PORT sload (1867:1867:1867) (1941:1941:1941))
        (PORT ena (1185:1185:1185) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[21\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1450:1450:1450))
        (PORT datab (1637:1637:1637) (1682:1682:1682))
        (PORT datad (844:844:844) (845:845:845))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (352:352:352))
        (PORT datab (582:582:582) (575:575:575))
        (PORT datac (358:358:358) (400:400:400))
        (PORT datad (223:223:223) (259:259:259))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (592:592:592) (593:593:593))
        (PORT datac (362:362:362) (400:400:400))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1712:1712:1712) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (569:569:569))
        (PORT sload (1867:1867:1867) (1941:1941:1941))
        (PORT ena (1185:1185:1185) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[20\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1449:1449:1449))
        (PORT datab (1635:1635:1635) (1681:1681:1681))
        (PORT datad (849:849:849) (864:864:864))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (538:538:538))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (363:363:363) (402:402:402))
        (PORT datad (219:219:219) (255:255:255))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (567:567:567))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (556:556:556) (548:548:548))
        (PORT datad (220:220:220) (256:256:256))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1712:1712:1712) (1736:1736:1736))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT sload (1867:1867:1867) (1941:1941:1941))
        (PORT ena (1185:1185:1185) (1186:1186:1186))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (808:808:808))
        (PORT datab (910:910:910) (979:979:979))
        (PORT datac (841:841:841) (868:868:868))
        (PORT datad (816:816:816) (795:795:795))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1110:1110:1110) (1073:1073:1073))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1178:1178:1178))
        (PORT datab (911:911:911) (976:976:976))
        (PORT datad (786:786:786) (764:764:764))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (932:932:932) (914:914:914))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1085:1085:1085))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (794:794:794) (796:796:796))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1090:1090:1090))
        (PORT datab (812:812:812) (801:801:801))
        (PORT datac (524:524:524) (545:545:545))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1366:1366:1366) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (511:511:511))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (821:821:821) (800:800:800))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (856:856:856))
        (PORT datab (415:415:415) (432:432:432))
        (PORT datad (298:298:298) (299:299:299))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (828:828:828) (805:805:805))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (624:624:624))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (657:657:657))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (454:454:454))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (606:606:606) (619:619:619))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (807:807:807))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (518:518:518))
        (PORT datac (794:794:794) (790:790:790))
        (PORT datad (360:360:360) (392:392:392))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (240:240:240) (309:309:309))
        (PORT datac (513:513:513) (511:511:511))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (208:208:208) (248:248:248))
        (PORT datac (1011:1011:1011) (983:983:983))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (410:410:410))
        (PORT datab (208:208:208) (245:245:245))
        (PORT datac (522:522:522) (506:506:506))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (645:645:645))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (810:810:810))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (565:565:565) (596:596:596))
        (PORT datad (492:492:492) (482:482:482))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (569:569:569))
        (PORT datac (510:510:510) (511:511:511))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (353:353:353))
        (PORT datab (1087:1087:1087) (1066:1066:1066))
        (PORT datac (370:370:370) (369:369:369))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (483:483:483))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (447:447:447))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (635:635:635))
        (PORT datac (293:293:293) (302:302:302))
        (PORT datad (308:308:308) (317:317:317))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (628:628:628))
        (PORT datab (258:258:258) (328:328:328))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1086:1086:1086))
        (PORT datab (824:824:824) (818:818:818))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1086:1086:1086))
        (PORT datab (589:589:589) (604:604:604))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (747:747:747) (701:701:701))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1366:1366:1366) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (632:632:632))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (435:435:435))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (634:634:634))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (459:459:459))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (481:481:481))
        (PORT datab (601:601:601) (632:632:632))
        (PORT datac (494:494:494) (483:483:483))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (259:259:259) (330:330:330))
        (PORT datad (583:583:583) (589:589:589))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (645:645:645) (648:648:648))
        (PORT sload (1386:1386:1386) (1453:1453:1453))
        (PORT ena (1110:1110:1110) (1073:1073:1073))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (906:906:906))
        (PORT datad (847:847:847) (835:835:835))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (919:919:919) (918:918:918))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (862:862:862))
        (PORT datab (649:649:649) (652:652:652))
        (PORT datad (376:376:376) (398:398:398))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (860:860:860))
        (PORT datab (636:636:636) (639:639:639))
        (PORT datac (309:309:309) (314:314:314))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1124:1124:1124) (1115:1115:1115))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (332:332:332))
        (PORT datac (593:593:593) (630:630:630))
        (PORT datad (519:519:519) (508:508:508))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (635:635:635))
        (PORT datab (509:509:509) (495:495:495))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1068:1068:1068) (1041:1041:1041))
        (PORT sload (1700:1700:1700) (1702:1702:1702))
        (PORT ena (1080:1080:1080) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1176:1176:1176))
        (PORT datab (907:907:907) (973:973:973))
        (PORT datad (743:743:743) (696:696:696))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (623:623:623) (625:625:625))
        (PORT sload (1386:1386:1386) (1453:1453:1453))
        (PORT ena (1110:1110:1110) (1073:1073:1073))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1032:1032:1032))
        (PORT datab (396:396:396) (397:397:397))
        (PORT datad (1274:1274:1274) (1300:1300:1300))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (624:624:624) (627:627:627))
        (PORT sload (1197:1197:1197) (1313:1313:1313))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (538:538:538))
        (PORT datab (1308:1308:1308) (1344:1344:1344))
        (PORT datad (1276:1276:1276) (1302:1302:1302))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (624:624:624) (622:622:622))
        (PORT sload (1197:1197:1197) (1313:1313:1313))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (1623:1623:1623) (1626:1626:1626))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (856:856:856))
        (PORT datad (572:572:572) (563:563:563))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (858:858:858))
        (PORT datab (415:415:415) (429:429:429))
        (PORT datad (178:178:178) (199:199:199))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (582:582:582))
        (PORT datab (831:831:831) (823:823:823))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (317:317:317) (316:316:316))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1399:1399:1399) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (632:632:632))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (576:576:576) (593:593:593))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (588:588:588))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (578:578:578))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (444:444:444))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (610:610:610))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (455:455:455))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (356:356:356))
        (PORT datab (601:601:601) (636:636:636))
        (PORT datad (529:529:529) (513:513:513))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (258:258:258) (327:327:327))
        (PORT datad (587:587:587) (594:594:594))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1086:1086:1086))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (795:795:795) (791:791:791))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1089:1089:1089))
        (PORT datab (598:598:598) (575:575:575))
        (PORT datac (542:542:542) (556:556:556))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1366:1366:1366) (1348:1348:1348))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (517:517:517))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (607:607:607) (633:633:633))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (541:541:541) (542:542:542))
        (PORT datac (215:215:215) (283:283:283))
        (PORT datad (762:762:762) (751:751:751))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (473:473:473) (502:502:502))
        (PORT sload (1197:1197:1197) (1313:1313:1313))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1180:1180:1180))
        (PORT datab (908:908:908) (977:977:977))
        (PORT datad (559:559:559) (541:541:541))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (818:818:818) (797:797:797))
        (PORT sload (1386:1386:1386) (1453:1453:1453))
        (PORT ena (1110:1110:1110) (1073:1073:1073))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (518:518:518) (502:502:502))
        (PORT datad (807:807:807) (822:822:822))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (829:829:829) (806:806:806))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (243:243:243))
        (PORT datab (415:415:415) (429:429:429))
        (PORT datad (806:806:806) (820:820:820))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (822:822:822))
        (PORT datab (539:539:539) (524:524:524))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (296:296:296) (295:295:295))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1399:1399:1399) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (492:492:492))
        (PORT datab (621:621:621) (658:658:658))
        (PORT datac (523:523:523) (509:509:509))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (642:642:642))
        (PORT datab (247:247:247) (317:317:317))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (626:626:626) (632:632:632))
        (PORT sload (1700:1700:1700) (1702:1702:1702))
        (PORT ena (1080:1080:1080) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (522:522:522) (492:492:492))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1140:1140:1140))
        (PORT datad (520:520:520) (501:501:501))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1053:1053:1053))
        (PORT datab (833:833:833) (826:826:826))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (541:541:541))
        (PORT datab (398:398:398) (432:432:432))
        (PORT datac (1046:1046:1046) (1031:1031:1031))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1399:1399:1399) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (620:620:620) (654:654:654))
        (PORT datac (504:504:504) (494:494:494))
        (PORT datad (558:558:558) (567:567:567))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (641:641:641))
        (PORT datab (266:266:266) (341:341:341))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (474:474:474) (504:504:504))
        (PORT sload (1700:1700:1700) (1702:1702:1702))
        (PORT ena (1080:1080:1080) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (869:869:869) (841:841:841))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (366:366:366))
        (PORT datab (418:418:418) (434:434:434))
        (PORT datad (807:807:807) (815:815:815))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (387:387:387))
        (PORT datab (1329:1329:1329) (1322:1322:1322))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (1048:1048:1048) (1028:1028:1028))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (622:622:622))
        (PORT datab (638:638:638) (660:660:660))
        (PORT datac (564:564:564) (587:587:587))
        (PORT datad (578:578:578) (597:597:597))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (479:479:479))
        (PORT datab (587:587:587) (618:618:618))
        (PORT datac (388:388:388) (433:433:433))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (636:636:636))
        (PORT datab (264:264:264) (337:337:337))
        (PORT datac (220:220:220) (291:291:291))
        (PORT datad (221:221:221) (282:282:282))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (320:320:320) (330:330:330))
        (PORT datad (320:320:320) (324:324:324))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (624:624:624))
        (PORT datab (634:634:634) (654:654:654))
        (PORT datac (560:560:560) (581:581:581))
        (PORT datad (582:582:582) (603:603:603))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (460:460:460))
        (PORT datab (362:362:362) (361:361:361))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (390:390:390) (437:437:437))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (673:673:673))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (615:615:615))
        (PORT datab (536:536:536) (534:534:534))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (606:606:606) (634:634:634))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (618:618:618))
        (PORT datab (549:549:549) (542:542:542))
        (PORT datac (158:158:158) (189:189:189))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1550:1550:1550) (1516:1516:1516))
        (PORT sload (1197:1197:1197) (1313:1313:1313))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (1116:1116:1116) (1076:1076:1076))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (339:339:339))
        (PORT datab (419:419:419) (435:435:435))
        (PORT datad (806:806:806) (815:815:815))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (821:821:821))
        (PORT datab (1087:1087:1087) (1062:1062:1062))
        (PORT datac (1239:1239:1239) (1211:1211:1211))
        (PORT datad (305:305:305) (310:310:310))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1195:1195:1195) (1197:1197:1197))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (558:558:558) (579:579:579))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (640:640:640))
        (PORT datac (729:729:729) (706:706:706))
        (PORT datad (601:601:601) (621:621:621))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (906:906:906))
        (PORT datad (865:865:865) (855:855:855))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (634:634:634))
        (PORT datab (203:203:203) (237:237:237))
        (PORT datac (569:569:569) (571:571:571))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (917:917:917) (921:921:921))
        (PORT ena (1393:1393:1393) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1052:1052:1052))
        (PORT datab (747:747:747) (741:741:741))
        (PORT datac (613:613:613) (622:622:622))
        (PORT datad (361:361:361) (396:396:396))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1399:1399:1399) (1386:1386:1386))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (615:615:615))
        (PORT datab (554:554:554) (548:548:548))
        (PORT datac (509:509:509) (508:508:508))
        (PORT datad (607:607:607) (633:633:633))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (611:611:611))
        (PORT datab (622:622:622) (658:658:658))
        (PORT datac (508:508:508) (494:494:494))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (643:643:643))
        (PORT datab (250:250:250) (323:323:323))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (807:807:807) (787:787:787))
        (PORT sload (1700:1700:1700) (1702:1702:1702))
        (PORT ena (1080:1080:1080) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (1057:1057:1057))
        (PORT datad (329:329:329) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (954:954:954))
        (PORT datab (629:629:629) (629:629:629))
        (PORT datad (276:276:276) (319:319:319))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (942:942:942))
        (PORT datab (1085:1085:1085) (1089:1089:1089))
        (PORT datad (284:284:284) (330:330:330))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (953:953:953))
        (PORT datab (906:906:906) (926:926:926))
        (PORT datad (280:280:280) (324:324:324))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1362:1362:1362) (1337:1337:1337))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (417:417:417))
        (PORT datab (842:842:842) (838:838:838))
        (PORT datad (842:842:842) (843:843:843))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (950:950:950))
        (PORT datab (1153:1153:1153) (1151:1151:1151))
        (PORT datad (272:272:272) (321:321:321))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1362:1362:1362) (1337:1337:1337))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (864:864:864) (877:877:877))
        (PORT datab (879:879:879) (878:878:878))
        (PORT datad (360:360:360) (374:374:374))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1362:1362:1362) (1337:1337:1337))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (779:779:779))
        (PORT datab (874:874:874) (872:872:872))
        (PORT datad (361:361:361) (378:378:378))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1362:1362:1362) (1337:1337:1337))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (421:421:421))
        (PORT datab (805:805:805) (799:799:799))
        (PORT datad (836:836:836) (837:837:837))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (934:934:934))
        (PORT datab (631:631:631) (633:633:633))
        (PORT datad (281:281:281) (327:327:327))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (797:797:797) (786:786:786))
        (PORT datad (794:794:794) (781:781:781))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (788:788:788))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (877:877:877) (885:885:885))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (364:364:364))
        (PORT datab (597:597:597) (602:602:602))
        (PORT datad (789:789:789) (789:789:789))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1158:1158:1158))
        (PORT datab (321:321:321) (328:328:328))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1114:1114:1114))
        (PORT datab (362:362:362) (367:367:367))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (1353:1353:1353) (1350:1350:1350))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1113:1113:1113))
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1580:1580:1580))
        (PORT datab (200:200:200) (234:234:234))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1569:1569:1569))
        (PORT datab (502:502:502) (494:494:494))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1096:1096:1096))
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1295:1295:1295))
        (PORT datab (546:546:546) (536:536:536))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1376:1376:1376))
        (PORT datab (555:555:555) (539:539:539))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (522:522:522))
        (PORT datad (1057:1057:1057) (1071:1071:1071))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (937:937:937))
        (PORT datab (895:895:895) (906:906:906))
        (PORT datad (281:281:281) (328:328:328))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (230:230:230))
        (PORT datab (571:571:571) (584:584:584))
        (PORT datac (716:716:716) (703:703:703))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (254:254:254))
        (PORT datab (210:210:210) (247:247:247))
        (PORT datac (176:176:176) (207:207:207))
        (PORT datad (295:295:295) (294:294:294))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (368:368:368))
        (PORT datab (513:513:513) (505:505:505))
        (PORT datac (330:330:330) (336:336:336))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (796:796:796))
        (PORT datab (203:203:203) (243:243:243))
        (PORT datac (876:876:876) (890:890:890))
        (PORT datad (853:853:853) (851:851:851))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (951:951:951))
        (PORT datab (894:894:894) (890:890:890))
        (PORT datad (273:273:273) (322:322:322))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1831:1831:1831) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (867:867:867))
        (PORT datab (604:604:604) (619:619:619))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (948:948:948))
        (PORT datab (876:876:876) (863:863:863))
        (PORT datad (277:277:277) (322:322:322))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (945:945:945))
        (PORT datab (767:767:767) (755:755:755))
        (PORT datad (280:280:280) (328:328:328))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (816:816:816))
        (PORT datab (1082:1082:1082) (1101:1101:1101))
        (PORT datad (280:280:280) (327:327:327))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (934:934:934))
        (PORT datab (830:830:830) (813:813:813))
        (PORT datad (280:280:280) (326:326:326))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (938:938:938))
        (PORT datab (600:600:600) (615:615:615))
        (PORT datad (282:282:282) (329:329:329))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1831:1831:1831) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (803:803:803))
        (PORT datab (598:598:598) (603:603:603))
        (PORT datad (618:618:618) (616:616:616))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (838:838:838))
        (PORT datab (336:336:336) (354:354:354))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (576:576:576))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (556:556:556))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (584:584:584))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (914:914:914) (862:862:862))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1831:1831:1831) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (653:653:653))
        (PORT datab (600:600:600) (615:615:615))
        (PORT datad (618:618:618) (619:619:619))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1831:1831:1831) (1772:1772:1772))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (597:597:597))
        (PORT datab (602:602:602) (608:608:608))
        (PORT datad (615:615:615) (615:615:615))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1395:1395:1395) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (609:609:609))
        (PORT datab (1050:1050:1050) (1044:1044:1044))
        (PORT datad (281:281:281) (328:328:328))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datab (884:884:884) (915:915:915))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (887:887:887))
        (PORT datab (540:540:540) (525:525:525))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (367:367:367))
        (PORT datab (835:835:835) (873:873:873))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1819:1819:1819))
        (PORT datab (333:333:333) (350:350:350))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1257:1257:1257))
        (PORT datab (182:182:182) (213:213:213))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (848:848:848) (886:886:886))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (905:905:905))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (895:895:895) (923:923:923))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1383:1383:1383))
        (PORT datab (181:181:181) (214:214:214))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datad (842:842:842) (867:867:867))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (365:365:365))
        (PORT datab (836:836:836) (872:872:872))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (347:347:347))
        (PORT datab (890:890:890) (905:905:905))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1054:1054:1054))
        (PORT datab (838:838:838) (860:860:860))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (916:916:916))
        (PORT datab (199:199:199) (233:233:233))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (625:625:625))
        (PORT datab (1145:1145:1145) (1160:1160:1160))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (891:891:891))
        (PORT datab (590:590:590) (580:580:580))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (619:619:619))
        (PORT datab (850:850:850) (871:871:871))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (863:863:863))
        (PORT datab (620:620:620) (617:617:617))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (595:595:595))
        (PORT datab (1351:1351:1351) (1358:1358:1358))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1418:1418:1418))
        (PORT datad (539:539:539) (527:527:527))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (578:578:578))
        (PORT datab (819:819:819) (809:809:809))
        (PORT datac (562:562:562) (557:557:557))
        (PORT datad (753:753:753) (725:725:725))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (371:371:371))
        (PORT datab (368:368:368) (376:376:376))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (496:496:496))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (371:371:371))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (520:520:520))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (517:517:517))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (518:518:518))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1371:1371:1371))
        (PORT datab (516:516:516) (504:504:504))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1287:1287:1287))
        (PORT datab (567:567:567) (551:551:551))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (375:375:375))
        (PORT datab (1354:1354:1354) (1350:1350:1350))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1563:1563:1563))
        (PORT datab (370:370:370) (377:377:377))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1606:1606:1606))
        (PORT datab (182:182:182) (213:213:213))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (1279:1279:1279) (1286:1286:1286))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1264:1264:1264) (1257:1257:1257))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (1330:1330:1330) (1312:1312:1312))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1095:1095:1095))
        (PORT datab (181:181:181) (214:214:214))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1284:1284:1284))
        (PORT datad (291:291:291) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (364:364:364))
        (PORT datac (605:605:605) (603:603:603))
        (PORT datad (335:335:335) (332:332:332))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (814:814:814) (809:809:809))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (251:251:251))
        (PORT datab (1017:1017:1017) (978:978:978))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (314:314:314) (313:313:313))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|red_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1140:1140:1140) (1117:1117:1117))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|horizontal_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|vertical_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|video_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (298:298:298))
        (PORT datab (224:224:224) (294:294:294))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|video_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_red\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (703:703:703))
        (PORT datad (518:518:518) (543:543:543))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_red\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1342:1342:1342))
        (PORT d (1681:1681:1681) (1759:1759:1759))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1076:1076:1076))
        (PORT datac (876:876:876) (890:890:890))
        (PORT datad (854:854:854) (847:847:847))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (822:822:822))
        (PORT datab (831:831:831) (830:830:830))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (789:789:789) (767:767:767))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (596:596:596))
        (PORT datab (605:605:605) (596:596:596))
        (PORT datac (561:561:561) (568:568:568))
        (PORT datad (560:560:560) (570:570:570))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (613:613:613))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (798:798:798) (772:772:772))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (588:588:588) (604:604:604))
        (PORT datac (560:560:560) (562:562:562))
        (PORT datad (584:584:584) (582:582:582))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (583:583:583) (590:590:590))
        (PORT datab (624:624:624) (626:626:626))
        (PORT datac (163:163:163) (196:196:196))
        (PORT datad (165:165:165) (187:187:187))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (638:638:638))
        (PORT datab (599:599:599) (597:597:597))
        (PORT datac (1031:1031:1031) (1004:1004:1004))
        (PORT datad (580:580:580) (575:575:575))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datac (157:157:157) (188:188:188))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (846:846:846))
        (PORT datab (1061:1061:1061) (1035:1035:1035))
        (PORT datac (589:589:589) (601:601:601))
        (PORT datad (576:576:576) (573:573:573))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (648:648:648))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (166:166:166) (188:188:188))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (617:617:617))
        (PORT datab (599:599:599) (597:597:597))
        (PORT datac (561:561:561) (562:562:562))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|green_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (759:759:759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_green\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1239:1239:1239) (1245:1245:1245))
        (PORT datad (1014:1014:1014) (1036:1036:1036))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_green\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1340:1340:1340))
        (PORT d (2693:2693:2693) (2771:2771:2771))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (186:186:186) (213:213:213))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|blue_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1364:1364:1364))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (746:746:746) (759:759:759))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_blue\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (576:576:576))
        (PORT datad (581:581:581) (601:601:601))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_blue\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (2130:2130:2130) (2184:2184:2184))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1058:1058:1058))
        (PORT datab (905:905:905) (922:922:922))
        (PORT datac (656:656:656) (701:701:701))
        (PORT datad (1061:1061:1061) (1071:1071:1071))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (597:597:597))
        (PORT datab (272:272:272) (346:346:346))
        (PORT datac (851:851:851) (885:885:885))
        (PORT datad (230:230:230) (292:292:292))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (340:340:340))
        (PORT datab (255:255:255) (334:334:334))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (248:248:248) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_h_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (1745:1745:1745) (1869:1869:1869))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_v_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (1754:1754:1754) (1889:1889:1889))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
)
