$date
	Mon Oct 27 10:02:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module ex $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 3 $ t [2:0] $end
$var reg 3 % q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
b10 $
b1 !
b1 %
1"
0#
#20
0"
#25
b110 $
b11 !
b11 %
1"
#30
0"
#35
b10 $
b101 !
b101 %
1"
#40
0"
#45
b111 $
b111 !
b111 %
1"
#50
0"
#55
b1 $
b0 !
b0 %
1"
#60
0"
#65
b10 $
b1 !
b1 %
1"
#70
0"
#75
b110 $
b11 !
b11 %
1"
#80
0"
#85
b10 $
b101 !
b101 %
1"
#90
0"
#95
b111 $
b111 !
b111 %
1"
#100
0"
#105
b1 $
b0 !
b0 %
1"
#110
0"
#115
b10 $
b1 !
b1 %
1"
#120
0"
#125
b110 $
b11 !
b11 %
1"
#130
0"
#135
b10 $
b101 !
b101 %
1"
