
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117019                       # Number of seconds simulated
sim_ticks                                117019146318                       # Number of ticks simulated
final_tick                               686850439452                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126634                       # Simulator instruction rate (inst/s)
host_op_rate                                   164721                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6443540                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905504                       # Number of bytes of host memory used
host_seconds                                 18160.69                       # Real time elapsed on the host
sim_insts                                  2299758126                       # Number of instructions simulated
sim_ops                                    2991442370                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1144064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       279168                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1426816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       584960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            584960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8938                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2181                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11147                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4570                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4570                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9776725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2385661                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                12193013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15314                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4998840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4998840                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4998840                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9776725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2385661                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17191853                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               280621455                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21099586                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18737090                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829631                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11086791                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10800568                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340831                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52823                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227710416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119498121                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21099586                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12141399                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24158799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5586250                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2140412                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13938330                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823311                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257756805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233598006     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097201      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037356      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764479      0.68%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3572075      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4329611      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043201      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565560      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9749316      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257756805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075189                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.425834                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226183777                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3684715                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24120873                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25115                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3742324                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060492                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4831                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134534728                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1328                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3742324                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226448505                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1663095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1255571                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23868901                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       778407                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134436329                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       459298                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177473257                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607857083                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607857083                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30762058                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18449                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9229                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2491108                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23418684                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74476                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133934147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127178461                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79505                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20226177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42653537                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257756805                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176571                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203352763     78.89%     78.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22796966      8.84%     87.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11679132      4.53%     92.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6755306      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501985      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3758596      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1494841      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350381      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66835      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257756805                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         232956     47.90%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178424     36.69%     84.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74945     15.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99823785     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005949      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22217575     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121932      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127178461                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.453203                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             486325                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003824                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512679557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154179069                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124223031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127664786                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224747                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3892875                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113887                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3742324                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1151361                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61279                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133952597                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5903                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23418684                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142795                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9229                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          472                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1925785                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126060357                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21942405                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118104                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26064287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19480594                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121882                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.449219                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124258295                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124223031                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71056232                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163996854                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.442671                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433278                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21305917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834034                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    254014481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443476                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293355                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211793150     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997561      6.30%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12515337      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469926      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114128      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054356      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4534498      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008281      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1527244      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    254014481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1527244                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386442366                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271652665                       # The number of ROB writes
system.switch_cpus0.timesIdled                6022016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22864650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.806214                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.806214                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.356352                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.356352                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583743251                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162014826                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142319572                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               280621455                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25457291                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20638111                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2341520                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10375747                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9648257                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2763637                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110866                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    220604682                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             141933275                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25457291                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12411894                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             31244997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7134121                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4010558                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13628699                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2339597                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260622593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.668908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229377596     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2177528      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3954644      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3659899      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2325679      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1910650      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1095499      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1131740      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14989358      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260622593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090718                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.505782                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       218360973                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6274652                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31171244                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53581                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4762137                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4420177                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174215971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1246                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4762137                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218918687                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1414342                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3580877                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30632122                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1314422                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     174070603                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        215891                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       566851                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    246900122                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    810852555                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    810852555                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    203360017                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43540105                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40044                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20022                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4854761                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16417208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8506528                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        97712                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1889612                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172933586                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        163359892                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       137188                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26003245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54623173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260622593                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299638                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    190169502     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29820785     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16051644      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8127656      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9693091      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3134447      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2938737      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       518018      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168713      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260622593                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         491643     59.63%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169573     20.57%     80.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       163279     19.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    137373723     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2343543      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20022      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15143361      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8479243      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     163359892                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582136                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             824495                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005047                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    588304060                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    198977122                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    159833871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     164184387                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317058                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3160434                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108665                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4762137                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         957153                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135087                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172973630                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16417208                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8506528                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20022                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117518                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1251303                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1301390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2552693                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    161009192                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14611240                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2350700                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23090294                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22731433                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8479054                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.573759                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             159833907                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            159833871                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92227837                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        256892854                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.569571                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359013                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    118436751                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145830093                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27143938                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2371334                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    255860456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569959                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369599                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    194442960     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28274477     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14665286      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4713815      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6473631      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2173269      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1251551      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1110312      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2755155      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    255860456                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    118436751                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145830093                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21654637                       # Number of memory references committed
system.switch_cpus1.commit.loads             13256774                       # Number of loads committed
system.switch_cpus1.commit.membars              20022                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21049218                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        131381461                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      3007770                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2755155                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           426079332                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350710238                       # The number of ROB writes
system.switch_cpus1.timesIdled                3411231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19998862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          118436751                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145830093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    118436751                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.369378                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.369378                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422052                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422052                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       724181591                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      223668815                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      160789999                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40044                       # number of misc regfile writes
system.l20.replacements                          8952                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          309147                       # Total number of references to valid blocks.
system.l20.sampled_refs                         41720                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.410043                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         5913.506002                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.992654                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4579.985251                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.561880                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22257.954214                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.180466                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.139770                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000078                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.679259                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        42319                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  42319                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15242                       # number of Writeback hits
system.l20.Writeback_hits::total                15242                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        42319                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42319                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        42319                       # number of overall hits
system.l20.overall_hits::total                  42319                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8938                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8952                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8938                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8952                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8938                       # number of overall misses
system.l20.overall_misses::total                 8952                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2874016                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1840404706                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1843278722                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2874016                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1840404706                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1843278722                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2874016                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1840404706                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1843278722                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51257                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51271                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15242                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15242                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51257                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51271                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51257                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51271                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.174376                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174602                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.174376                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.174602                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.174376                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.174602                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 205286.857143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205907.888342                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205906.917113                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 205286.857143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205907.888342                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205906.917113                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 205286.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205907.888342                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205906.917113                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2494                       # number of writebacks
system.l20.writebacks::total                     2494                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8938                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8952                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8938                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8952                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8938                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8952                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2034283                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1304365969                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1306400252                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2034283                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1304365969                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1306400252                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2034283                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1304365969                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1306400252                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.174376                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174602                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.174376                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.174602                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.174376                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.174602                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 145305.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145934.881293                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145933.897676                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 145305.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145934.881293                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145933.897676                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 145305.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145934.881293                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145933.897676                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2195                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          519523                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34963                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.859223                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6269.660372                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.997777                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1092.897565                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            98.104683                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25293.339602                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.191335                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.033353                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002994                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.771891                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43956                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43956                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13207                       # number of Writeback hits
system.l21.Writeback_hits::total                13207                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43956                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43956                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43956                       # number of overall hits
system.l21.overall_hits::total                  43956                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2181                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2195                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2181                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2195                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2181                       # number of overall misses
system.l21.overall_misses::total                 2195                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2606716                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    469470015                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      472076731                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2606716                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    469470015                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       472076731                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2606716                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    469470015                       # number of overall miss cycles
system.l21.overall_miss_latency::total      472076731                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        46137                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              46151                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13207                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13207                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        46137                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               46151                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        46137                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              46151                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047272                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.047561                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047272                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.047561                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047272                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.047561                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       186194                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215254.477304                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215069.125740                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       186194                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215254.477304                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215069.125740                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       186194                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215254.477304                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215069.125740                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2076                       # number of writebacks
system.l21.writebacks::total                     2076                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2181                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2195                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2181                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2195                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2181                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2195                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    338397001                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    340162157                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    338397001                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    340162157                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1765156                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    338397001                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    340162157                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047272                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.047561                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047272                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.047561                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047272                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.047561                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155156.809262                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154971.369932                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155156.809262                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154971.369932                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 126082.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155156.809262                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154971.369932                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992647                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013970431                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874252.182994                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992647                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13938315                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13938315                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13938315                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13938315                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13938315                       # number of overall hits
system.cpu0.icache.overall_hits::total       13938315                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3274090                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3274090                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3274090                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3274090                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3274090                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3274090                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13938330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13938330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13938330                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13938330                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13938330                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13938330                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 218272.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 218272.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 218272.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 218272.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 218272.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 218272.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2990216                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2990216                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2990216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2990216                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2990216                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2990216                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213586.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 213586.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 213586.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 213586.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 213586.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 213586.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51257                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246954545                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51513                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4794.023742                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   206.884967                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    49.115033                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808144                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191856                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20045259                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20045259                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9232                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24055693                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24055693                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24055693                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24055693                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176319                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176319                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176319                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176319                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176319                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176319                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18767429421                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18767429421                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18767429421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18767429421                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18767429421                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18767429421                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20221578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20221578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24232012                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24232012                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24232012                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24232012                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008719                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008719                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007276                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007276                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007276                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007276                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106440.198850                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106440.198850                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106440.198850                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106440.198850                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106440.198850                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106440.198850                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15242                       # number of writebacks
system.cpu0.dcache.writebacks::total            15242                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       125062                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       125062                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       125062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       125062                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       125062                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       125062                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51257                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51257                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51257                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51257                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51257                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4671932183                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4671932183                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4671932183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4671932183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4671932183                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4671932183                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91147.202977                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91147.202977                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91147.202977                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91147.202977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91147.202977                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91147.202977                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997770                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094957701                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364919.440605                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13628684                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13628684                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13628684                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13628684                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13628684                       # number of overall hits
system.cpu1.icache.overall_hits::total       13628684                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3071137                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3071137                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3071137                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3071137                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3071137                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3071137                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13628699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13628699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13628699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13628699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13628699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13628699                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 204742.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 204742.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 204742.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 204742.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2722916                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2722916                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2722916                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2722916                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       194494                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       194494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       194494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       194494                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46137                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183498177                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46393                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3955.298795                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.695037                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.304963                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908965                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091035                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10978943                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10978943                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8359841                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8359841                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20022                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20022                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20022                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20022                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19338784                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19338784                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19338784                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19338784                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138832                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138832                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138832                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138832                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138832                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138832                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13017158493                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13017158493                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13017158493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13017158493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13017158493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13017158493                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11117775                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11117775                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8359841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8359841                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20022                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19477616                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19477616                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19477616                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19477616                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012487                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012487                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93761.946043                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93761.946043                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93761.946043                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93761.946043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93761.946043                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93761.946043                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13207                       # number of writebacks
system.cpu1.dcache.writebacks::total            13207                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92695                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92695                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        92695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92695                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        92695                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92695                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46137                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46137                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46137                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46137                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46137                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3353320236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3353320236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3353320236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3353320236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3353320236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3353320236                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 72681.800637                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72681.800637                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72681.800637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72681.800637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72681.800637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72681.800637                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
