Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May  4 17:38:16 2022
| Host         : DESKTOP-D4Q528Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   100 |
|    Minimum number of control sets                        |   100 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   342 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   100 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     1 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           60 |
| Yes          | No                    | No                     |             336 |          109 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             407 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                       Enable Signal                                                                                                       |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_en                                                                                                                                       | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_s_ready_dup                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                  |                                                                                                                                                    |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                       |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                        |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |         1.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift |                                                                                                                                                    |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg    |                                                                                                                                                    |                2 |              3 |         1.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                            |                                                                                                                                                    |                1 |              3 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                 |                                                                                                                                                    |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs[3]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i[31]_i_1_n_0                                                                                                                                    | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                     |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | Mul1/mem_A_n_0                                                                                                                                                                                                            |                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                           |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                 |                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                    |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                             | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                        | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                     | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                              |                                                                                                                                                    |                3 |              4 |         1.33 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                       | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0        | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                            | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d0                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/write_ready_sm                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                            |                                                                                                                                                    |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                  | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              5 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                     | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              5 |         1.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                4 |              6 |         1.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_accum_continue1                                                                               |                                                                                                                                                    |                3 |              6 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                             | zynq_module/design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                               |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                   | zynq_module/design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |         6.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/AWREADY_i_reg_1[0]                                                                                                                                       | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                4 |              7 |         1.75 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                            | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              8 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[7]_i_1_n_0                                                                                                                              | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                                              |                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                           |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                         | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                        |                                                                                                                                                    |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.load_mesg                                           |                                                                                                                                                    |                3 |              8 |         2.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                2 |              8 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                    |                1 |              8 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                               | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                            |                                                                                                                                                    |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                    | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              9 |         2.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                             | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                         | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |             10 |         2.50 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                      |                                                                                                                                                    |                3 |             11 |         3.67 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.load_mesg                                                                         |                                                                                                                                                    |                5 |             11 |         2.20 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                            |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                         |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                            |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                     |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                     |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                         |                                                                                                                                                    |                3 |             12 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                6 |             12 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                      |                6 |             12 |         2.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                5 |             12 |         2.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift                                                   |                                                                                                                                                    |                4 |             13 |         3.25 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                    |                5 |             13 |         2.60 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                7 |             15 |         2.14 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                 |                                                                                                                                                    |                7 |             17 |         2.43 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/axi_prot[2]_i_1_n_0                                                                                                                                      | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |                5 |             22 |         4.40 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                    |                                                                                                                                                    |                7 |             26 |         3.71 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                       |                                                                                                                                                    |                8 |             27 |         3.38 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                    |                7 |             27 |         3.86 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                    |                                                                                                                                                    |                9 |             27 |         3.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/SR[0]                                                                             |               15 |             28 |         1.87 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                  |                                                                                                                                                    |               11 |             32 |         2.91 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                    |                                                                                                                                                    |                8 |             32 |         4.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                                  |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                    |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                  |                                                                                                                                                    |                9 |             34 |         3.78 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |               10 |             39 |         3.90 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                        | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                9 |             40 |         4.44 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                    |                5 |             40 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           | zynq_module/design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |               25 |             42 |         1.68 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |               11 |             42 |         3.82 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                    |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                            |                                                                                                                                                    |                7 |             56 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 | zynq_module/design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                    |                8 |             64 |         8.00 |
|  zynq_module/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                           |                                                                                                                                                    |               51 |            113 |         2.22 |
+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


