verilog work "netgen/par/half_adder_timesim.v"
verilog work "half_adder_test.v"
