
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800100  00001be8  00001c7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001be8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  0080014c  0080014c  00001cc8  2**0
                  ALLOC
  3 .stab         00004668  00000000  00000000  00001cc8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001a85  00000000  00000000  00006330  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00007db5  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00007dc8  2**2
                  CONTENTS, READONLY
  7 .debug_info   00000780  00000000  00000000  00007e04  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000718  00000000  00000000  00008584  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001d  00000000  00000000  00008c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000027d  00000000  00000000  00008cb9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 da 00 	jmp	0x1b4	; 0x1b4 <__ctors_end>
       4:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
       8:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
       c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      10:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      14:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      18:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      1c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      20:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      24:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      28:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      2c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      30:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      34:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      38:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      3c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      40:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      44:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      48:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      4c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      50:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      54:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      58:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      5c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      60:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      64:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      68:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      6c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      70:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      74:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      78:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      7c:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      80:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      84:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      88:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__bad_interrupt>
      8c:	08 4a       	sbci	r16, 0xA8	; 168
      8e:	d7 3b       	cpi	r29, 0xB7	; 183
      90:	3b ce       	rjmp	.-906    	; 0xfffffd08 <__eeprom_end+0xff7efd08>
      92:	01 6e       	ori	r16, 0xE1	; 225
      94:	84 bc       	out	0x24, r8	; 36
      96:	bf fd       	.word	0xfdbf	; ????
      98:	c1 2f       	mov	r28, r17
      9a:	3d 6c       	ori	r19, 0xCD	; 205
      9c:	74 31       	cpi	r23, 0x14	; 20
      9e:	9a bd       	out	0x2a, r25	; 42
      a0:	56 83       	std	Z+6, r21	; 0x06
      a2:	3d da       	rcall	.-2950   	; 0xfffff51e <__eeprom_end+0xff7ef51e>
      a4:	3d 00       	.word	0x003d	; ????
      a6:	c7 7f       	andi	r28, 0xF7	; 247
      a8:	11 be       	out	0x31, r1	; 49
      aa:	d9 e4       	ldi	r29, 0x49	; 73
      ac:	bb 4c       	sbci	r27, 0xCB	; 203
      ae:	3e 91       	ld	r19, -X
      b0:	6b aa       	std	Y+51, r6	; 0x33
      b2:	aa be       	out	0x3a, r10	; 58
      b4:	00 00       	nop
      b6:	00 80       	ld	r0, Z
      b8:	3f 00       	.word	0x003f	; ????

000000ba <__trampolines_end>:
      ba:	00 40       	sbci	r16, 0x00	; 0
      bc:	7a 10       	cpse	r7, r10
      be:	f3 5a       	subi	r31, 0xA3	; 163
      c0:	00 a0       	ldd	r0, Z+32	; 0x20
      c2:	72 4e       	sbci	r23, 0xE2	; 226
      c4:	18 09       	sbc	r17, r8
      c6:	00 10       	cpse	r0, r0
      c8:	a5 d4       	rcall	.+2378   	; 0xa14 <USART1_Receive_String+0x36>
      ca:	e8 00       	.word	0x00e8	; ????
      cc:	00 e8       	ldi	r16, 0x80	; 128
      ce:	76 48       	sbci	r23, 0x86	; 134
      d0:	17 00       	.word	0x0017	; ????
      d2:	00 e4       	ldi	r16, 0x40	; 64
      d4:	0b 54       	subi	r16, 0x4B	; 75
      d6:	02 00       	.word	0x0002	; ????
      d8:	00 ca       	rjmp	.-3072   	; 0xfffff4da <__eeprom_end+0xff7ef4da>
      da:	9a 3b       	cpi	r25, 0xBA	; 186
      dc:	00 00       	nop
      de:	00 e1       	ldi	r16, 0x10	; 16
      e0:	f5 05       	cpc	r31, r5
      e2:	00 00       	nop
      e4:	80 96       	adiw	r24, 0x20	; 32
      e6:	98 00       	.word	0x0098	; ????
      e8:	00 00       	nop
      ea:	40 42       	sbci	r20, 0x20	; 32
      ec:	0f 00       	.word	0x000f	; ????
      ee:	00 00       	nop
      f0:	a0 86       	std	Z+8, r10	; 0x08
      f2:	01 00       	.word	0x0001	; ????
      f4:	00 00       	nop
      f6:	10 27       	eor	r17, r16
      f8:	00 00       	nop
      fa:	00 00       	nop
      fc:	e8 03       	fmulsu	r22, r16
      fe:	00 00       	nop
     100:	00 00       	nop
     102:	64 00       	.word	0x0064	; ????
     104:	00 00       	nop
     106:	00 00       	nop
     108:	0a 00       	.word	0x000a	; ????
     10a:	00 00       	nop
     10c:	00 00       	nop
     10e:	01 00       	.word	0x0001	; ????
     110:	00 00       	nop
     112:	00 00       	nop
     114:	2c 76       	andi	r18, 0x6C	; 108
     116:	d8 88       	ldd	r13, Y+16	; 0x10
     118:	dc 67       	ori	r29, 0x7C	; 124
     11a:	4f 08       	sbc	r4, r15
     11c:	23 df       	rcall	.-442    	; 0xffffff64 <__eeprom_end+0xff7eff64>
     11e:	c1 df       	rcall	.-126    	; 0xa2 <__SREG__+0x63>
     120:	ae 59       	subi	r26, 0x9E	; 158
     122:	e1 b1       	in	r30, 0x01	; 1
     124:	b7 96       	adiw	r30, 0x27	; 39
     126:	e5 e3       	ldi	r30, 0x35	; 53
     128:	e4 53       	subi	r30, 0x34	; 52
     12a:	c6 3a       	cpi	r28, 0xA6	; 166
     12c:	e6 51       	subi	r30, 0x16	; 22
     12e:	99 76       	andi	r25, 0x69	; 105
     130:	96 e8       	ldi	r25, 0x86	; 134
     132:	e6 c2       	rjmp	.+1484   	; 0x700 <read_adc+0x2c>
     134:	84 26       	eor	r8, r20
     136:	eb 89       	ldd	r30, Y+19	; 0x13
     138:	8c 9b       	sbis	0x11, 4	; 17
     13a:	62 ed       	ldi	r22, 0xD2	; 210
     13c:	40 7c       	andi	r20, 0xC0	; 192
     13e:	6f fc       	.word	0xfc6f	; ????
     140:	ef bc       	out	0x2f, r14	; 47
     142:	9c 9f       	mul	r25, r28
     144:	40 f2       	brcs	.-112    	; 0xd6 <__trampolines_end+0x1c>
     146:	ba a5       	ldd	r27, Y+42	; 0x2a
     148:	6f a5       	ldd	r22, Y+47	; 0x2f
     14a:	f4 90       	lpm	r15, Z
     14c:	05 5a       	subi	r16, 0xA5	; 165
     14e:	2a f7       	brpl	.-54     	; 0x11a <__trampolines_end+0x60>
     150:	5c 93       	st	X, r21
     152:	6b 6c       	ori	r22, 0xCB	; 203
     154:	f9 67       	ori	r31, 0x79	; 121
     156:	6d c1       	rjmp	.+730    	; 0x432 <i2c_start>
     158:	1b fc       	.word	0xfc1b	; ????
     15a:	e0 e4       	ldi	r30, 0x40	; 64
     15c:	0d 47       	sbci	r16, 0x7D	; 125
     15e:	fe f5       	brtc	.+126    	; 0x1de <__do_clear_bss+0x4>
     160:	20 e6       	ldi	r18, 0x60	; 96
     162:	b5 00       	.word	0x00b5	; ????
     164:	d0 ed       	ldi	r29, 0xD0	; 208
     166:	90 2e       	mov	r9, r16
     168:	03 00       	.word	0x0003	; ????
     16a:	94 35       	cpi	r25, 0x54	; 84
     16c:	77 05       	cpc	r23, r7
     16e:	00 80       	ld	r0, Z
     170:	84 1e       	adc	r8, r20
     172:	08 00       	.word	0x0008	; ????
     174:	00 20       	and	r0, r0
     176:	4e 0a       	sbc	r4, r30
     178:	00 00       	nop
     17a:	00 c8       	rjmp	.-4096   	; 0xfffff17c <__eeprom_end+0xff7ef17c>
     17c:	0c 33       	cpi	r16, 0x3C	; 60
     17e:	33 33       	cpi	r19, 0x33	; 51
     180:	33 0f       	add	r19, r19
     182:	98 6e       	ori	r25, 0xE8	; 232
     184:	12 83       	std	Z+2, r17	; 0x02
     186:	11 41       	sbci	r17, 0x11	; 17
     188:	ef 8d       	ldd	r30, Y+31	; 0x1f
     18a:	21 14       	cp	r2, r1
     18c:	89 3b       	cpi	r24, 0xB9	; 185
     18e:	e6 55       	subi	r30, 0x56	; 86
     190:	16 cf       	rjmp	.-468    	; 0xffffffbe <__eeprom_end+0xff7effbe>
     192:	fe e6       	ldi	r31, 0x6E	; 110
     194:	db 18       	sub	r13, r11
     196:	d1 84       	ldd	r13, Z+9	; 0x09
     198:	4b 38       	cpi	r20, 0x8B	; 139
     19a:	1b f7       	brvc	.-58     	; 0x162 <__trampolines_end+0xa8>
     19c:	7c 1d       	adc	r23, r12
     19e:	90 1d       	adc	r25, r0
     1a0:	a4 bb       	out	0x14, r26	; 20
     1a2:	e4 24       	eor	r14, r4
     1a4:	20 32       	cpi	r18, 0x20	; 32
     1a6:	84 72       	andi	r24, 0x24	; 36
     1a8:	5e 22       	and	r5, r30
     1aa:	81 00       	.word	0x0081	; ????
     1ac:	c9 f1       	breq	.+114    	; 0x220 <path1+0x2a>
     1ae:	24 ec       	ldi	r18, 0xC4	; 196
     1b0:	a1 e5       	ldi	r26, 0x51	; 81
     1b2:	3d 27       	eor	r19, r29

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d0 e1       	ldi	r29, 0x10	; 16
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61

000001c0 <__do_copy_data>:
     1c0:	11 e0       	ldi	r17, 0x01	; 1
     1c2:	a0 e0       	ldi	r26, 0x00	; 0
     1c4:	b1 e0       	ldi	r27, 0x01	; 1
     1c6:	e8 ee       	ldi	r30, 0xE8	; 232
     1c8:	fb e1       	ldi	r31, 0x1B	; 27
     1ca:	00 e0       	ldi	r16, 0x00	; 0
     1cc:	0b bf       	out	0x3b, r16	; 59
     1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <__do_copy_data+0x14>
     1d0:	07 90       	elpm	r0, Z+
     1d2:	0d 92       	st	X+, r0
     1d4:	ac 34       	cpi	r26, 0x4C	; 76
     1d6:	b1 07       	cpc	r27, r17
     1d8:	d9 f7       	brne	.-10     	; 0x1d0 <__do_copy_data+0x10>

000001da <__do_clear_bss>:
     1da:	21 e0       	ldi	r18, 0x01	; 1
     1dc:	ac e4       	ldi	r26, 0x4C	; 76
     1de:	b1 e0       	ldi	r27, 0x01	; 1
     1e0:	01 c0       	rjmp	.+2      	; 0x1e4 <.do_clear_bss_start>

000001e2 <.do_clear_bss_loop>:
     1e2:	1d 92       	st	X+, r1

000001e4 <.do_clear_bss_start>:
     1e4:	a0 35       	cpi	r26, 0x50	; 80
     1e6:	b2 07       	cpc	r27, r18
     1e8:	e1 f7       	brne	.-8      	; 0x1e2 <.do_clear_bss_loop>
     1ea:	0e 94 b1 07 	call	0xf62	; 0xf62 <main>
     1ee:	0c 94 f2 0d 	jmp	0x1be4	; 0x1be4 <_exit>

000001f2 <__bad_interrupt>:
     1f2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001f6 <path1>:
    }

    return 0;
}

void path1(){
     1f6:	ef 92       	push	r14
     1f8:	ff 92       	push	r15
     1fa:	0f 93       	push	r16
     1fc:	1f 93       	push	r17
    //Forward for 2 seconds (about 6 feet)
    // clear_display();
    // string2lcd((unsigned char *)"Forward");
    move(50 + (MOVE_SPEED/2),50 + (MOVE_SPEED/2),STABLE_Z);
     1fe:	e1 2c       	mov	r14, r1
     200:	f1 2c       	mov	r15, r1
     202:	08 e4       	ldi	r16, 0x48	; 72
     204:	12 e4       	ldi	r17, 0x42	; 66
     206:	20 e0       	ldi	r18, 0x00	; 0
     208:	30 e0       	ldi	r19, 0x00	; 0
     20a:	46 e9       	ldi	r20, 0x96	; 150
     20c:	52 e4       	ldi	r21, 0x42	; 66
     20e:	ca 01       	movw	r24, r20
     210:	b9 01       	movw	r22, r18
     212:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     216:	2f ef       	ldi	r18, 0xFF	; 255
     218:	87 ea       	ldi	r24, 0xA7	; 167
     21a:	91 e6       	ldi	r25, 0x61	; 97
     21c:	21 50       	subi	r18, 0x01	; 1
     21e:	80 40       	sbci	r24, 0x00	; 0
     220:	90 40       	sbci	r25, 0x00	; 0
     222:	e1 f7       	brne	.-8      	; 0x21c <path1+0x26>
     224:	00 c0       	rjmp	.+0      	; 0x226 <path1+0x30>
     226:	00 00       	nop
    _delay_ms(2000);
    //Down 3 seconds (aim for about 4 feet)
    // clear_display();
    // string2lcd((unsigned char *)"Down");
    move (50,50,0);
     228:	e1 2c       	mov	r14, r1
     22a:	f1 2c       	mov	r15, r1
     22c:	87 01       	movw	r16, r14
     22e:	20 e0       	ldi	r18, 0x00	; 0
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	48 e4       	ldi	r20, 0x48	; 72
     234:	52 e4       	ldi	r21, 0x42	; 66
     236:	ca 01       	movw	r24, r20
     238:	b9 01       	movw	r22, r18
     23a:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     23e:	2f ef       	ldi	r18, 0xFF	; 255
     240:	8b e7       	ldi	r24, 0x7B	; 123
     242:	92 e9       	ldi	r25, 0x92	; 146
     244:	21 50       	subi	r18, 0x01	; 1
     246:	80 40       	sbci	r24, 0x00	; 0
     248:	90 40       	sbci	r25, 0x00	; 0
     24a:	e1 f7       	brne	.-8      	; 0x244 <path1+0x4e>
     24c:	00 c0       	rjmp	.+0      	; 0x24e <path1+0x58>
     24e:	00 00       	nop
    _delay_ms(3000);
    //spin left 90 degrees
    // clear_display();
    // string2lcd((unsigned char *)"Turn Left");
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     250:	e1 2c       	mov	r14, r1
     252:	f1 2c       	mov	r15, r1
     254:	08 e4       	ldi	r16, 0x48	; 72
     256:	12 e4       	ldi	r17, 0x42	; 66
     258:	20 e0       	ldi	r18, 0x00	; 0
     25a:	30 e0       	ldi	r19, 0x00	; 0
     25c:	46 e9       	ldi	r20, 0x96	; 150
     25e:	52 e4       	ldi	r21, 0x42	; 66
     260:	60 e0       	ldi	r22, 0x00	; 0
     262:	70 e0       	ldi	r23, 0x00	; 0
     264:	88 ec       	ldi	r24, 0xC8	; 200
     266:	91 e4       	ldi	r25, 0x41	; 65
     268:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     26c:	2f ef       	ldi	r18, 0xFF	; 255
     26e:	87 ea       	ldi	r24, 0xA7	; 167
     270:	91 e6       	ldi	r25, 0x61	; 97
     272:	21 50       	subi	r18, 0x01	; 1
     274:	80 40       	sbci	r24, 0x00	; 0
     276:	90 40       	sbci	r25, 0x00	; 0
     278:	e1 f7       	brne	.-8      	; 0x272 <path1+0x7c>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <path1+0x86>
     27c:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    // clear_display();
    // string2lcd((unsigned char *)"Forward");
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     27e:	20 e0       	ldi	r18, 0x00	; 0
     280:	30 e0       	ldi	r19, 0x00	; 0
     282:	46 e9       	ldi	r20, 0x96	; 150
     284:	52 e4       	ldi	r21, 0x42	; 66
     286:	ca 01       	movw	r24, r20
     288:	b9 01       	movw	r22, r18
     28a:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     28e:	2f ef       	ldi	r18, 0xFF	; 255
     290:	87 ea       	ldi	r24, 0xA7	; 167
     292:	91 e6       	ldi	r25, 0x61	; 97
     294:	21 50       	subi	r18, 0x01	; 1
     296:	80 40       	sbci	r24, 0x00	; 0
     298:	90 40       	sbci	r25, 0x00	; 0
     29a:	e1 f7       	brne	.-8      	; 0x294 <path1+0x9e>
     29c:	00 c0       	rjmp	.+0      	; 0x29e <path1+0xa8>
     29e:	00 00       	nop
    _delay_ms(2000);
    //Spin left 90 degrees
    // clear_display();
    // string2lcd((unsigned char *)"Turn Left");
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     2a0:	20 e0       	ldi	r18, 0x00	; 0
     2a2:	30 e0       	ldi	r19, 0x00	; 0
     2a4:	46 e9       	ldi	r20, 0x96	; 150
     2a6:	52 e4       	ldi	r21, 0x42	; 66
     2a8:	60 e0       	ldi	r22, 0x00	; 0
     2aa:	70 e0       	ldi	r23, 0x00	; 0
     2ac:	88 ec       	ldi	r24, 0xC8	; 200
     2ae:	91 e4       	ldi	r25, 0x41	; 65
     2b0:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     2b4:	2f ef       	ldi	r18, 0xFF	; 255
     2b6:	87 ea       	ldi	r24, 0xA7	; 167
     2b8:	91 e6       	ldi	r25, 0x61	; 97
     2ba:	21 50       	subi	r18, 0x01	; 1
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	90 40       	sbci	r25, 0x00	; 0
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <path1+0xc4>
     2c2:	00 c0       	rjmp	.+0      	; 0x2c4 <path1+0xce>
     2c4:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    // clear_display();
    // string2lcd((unsigned char *)"Forward");
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     2c6:	20 e0       	ldi	r18, 0x00	; 0
     2c8:	30 e0       	ldi	r19, 0x00	; 0
     2ca:	46 e9       	ldi	r20, 0x96	; 150
     2cc:	52 e4       	ldi	r21, 0x42	; 66
     2ce:	ca 01       	movw	r24, r20
     2d0:	b9 01       	movw	r22, r18
     2d2:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     2d6:	2f ef       	ldi	r18, 0xFF	; 255
     2d8:	87 ea       	ldi	r24, 0xA7	; 167
     2da:	91 e6       	ldi	r25, 0x61	; 97
     2dc:	21 50       	subi	r18, 0x01	; 1
     2de:	80 40       	sbci	r24, 0x00	; 0
     2e0:	90 40       	sbci	r25, 0x00	; 0
     2e2:	e1 f7       	brne	.-8      	; 0x2dc <path1+0xe6>
     2e4:	00 c0       	rjmp	.+0      	; 0x2e6 <path1+0xf0>
     2e6:	00 00       	nop
    _delay_ms(2000);
    //Up 3 seconds (resurface)
    // clear_display();
    // string2lcd((unsigned char *)"Up");
    move(50,50,100);
     2e8:	e1 2c       	mov	r14, r1
     2ea:	f1 2c       	mov	r15, r1
     2ec:	08 ec       	ldi	r16, 0xC8	; 200
     2ee:	12 e4       	ldi	r17, 0x42	; 66
     2f0:	20 e0       	ldi	r18, 0x00	; 0
     2f2:	30 e0       	ldi	r19, 0x00	; 0
     2f4:	48 e4       	ldi	r20, 0x48	; 72
     2f6:	52 e4       	ldi	r21, 0x42	; 66
     2f8:	ca 01       	movw	r24, r20
     2fa:	b9 01       	movw	r22, r18
     2fc:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
    //Spin left 90 degrees
    //turn(-90);
    //Forward for 2 seconds (about 6 feet)
    // clear_display();
    // string2lcd((unsigned char *)"Forward");
    move(50 + MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     300:	e1 2c       	mov	r14, r1
     302:	f1 2c       	mov	r15, r1
     304:	08 e4       	ldi	r16, 0x48	; 72
     306:	12 e4       	ldi	r17, 0x42	; 66
     308:	20 e0       	ldi	r18, 0x00	; 0
     30a:	30 e0       	ldi	r19, 0x00	; 0
     30c:	46 e9       	ldi	r20, 0x96	; 150
     30e:	52 e4       	ldi	r21, 0x42	; 66
     310:	ca 01       	movw	r24, r20
     312:	b9 01       	movw	r22, r18
     314:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
    //Spin left 90 degrees
    // clear_display();
    // string2lcd((unsigned char *)"Turn Left");
    move(50 - MOVE_SPEED/2, 50 + MOVE_SPEED/2, STABLE_Z);
     318:	20 e0       	ldi	r18, 0x00	; 0
     31a:	30 e0       	ldi	r19, 0x00	; 0
     31c:	46 e9       	ldi	r20, 0x96	; 150
     31e:	52 e4       	ldi	r21, 0x42	; 66
     320:	60 e0       	ldi	r22, 0x00	; 0
     322:	70 e0       	ldi	r23, 0x00	; 0
     324:	88 ec       	ldi	r24, 0xC8	; 200
     326:	91 e4       	ldi	r25, 0x41	; 65
     328:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
     32c:	2f ef       	ldi	r18, 0xFF	; 255
     32e:	87 ea       	ldi	r24, 0xA7	; 167
     330:	91 e6       	ldi	r25, 0x61	; 97
     332:	21 50       	subi	r18, 0x01	; 1
     334:	80 40       	sbci	r24, 0x00	; 0
     336:	90 40       	sbci	r25, 0x00	; 0
     338:	e1 f7       	brne	.-8      	; 0x332 <path1+0x13c>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <path1+0x146>
     33c:	00 00       	nop
    _delay_ms(2000);
    //turn(-90);
    //Complete (back in some position as start)
}
     33e:	1f 91       	pop	r17
     340:	0f 91       	pop	r16
     342:	ff 90       	pop	r15
     344:	ef 90       	pop	r14
     346:	08 95       	ret

00000348 <path2>:
     348:	08 95       	ret

0000034a <path3>:
void path2(){
    //Implement if necessary
}
void path3(){
     34a:	08 95       	ret

0000034c <turn>:
    //Implement if necessary
}

void turn(int degrees){
     34c:	cf 92       	push	r12
     34e:	df 92       	push	r13
     350:	ef 92       	push	r14
     352:	ff 92       	push	r15
     354:	0f 93       	push	r16
     356:	1f 93       	push	r17
     358:	cf 93       	push	r28
     35a:	df 93       	push	r29
     35c:	ec 01       	movw	r28, r24
    int *x = 0;
    int *y = 0;
    int *z = 0;
    float headingDegrees = getHeading(x,y,z);
     35e:	40 e0       	ldi	r20, 0x00	; 0
     360:	50 e0       	ldi	r21, 0x00	; 0
     362:	60 e0       	ldi	r22, 0x00	; 0
     364:	70 e0       	ldi	r23, 0x00	; 0
     366:	80 e0       	ldi	r24, 0x00	; 0
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	0e 94 cf 06 	call	0xd9e	; 0xd9e <getHeading>
     36e:	6b 01       	movw	r12, r22
     370:	7c 01       	movw	r14, r24
    //Get the new heading to aim for
    int new_heading = (int)(headingDegrees + degrees)%360;
     372:	be 01       	movw	r22, r28
     374:	0d 2e       	mov	r0, r29
     376:	00 0c       	add	r0, r0
     378:	88 0b       	sbc	r24, r24
     37a:	99 0b       	sbc	r25, r25
     37c:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__floatsisf>
     380:	a7 01       	movw	r20, r14
     382:	96 01       	movw	r18, r12
     384:	0e 94 66 08 	call	0x10cc	; 0x10cc <__addsf3>
     388:	0e 94 bb 09 	call	0x1376	; 0x1376 <__fixsfsi>
     38c:	cb 01       	movw	r24, r22
     38e:	68 e6       	ldi	r22, 0x68	; 104
     390:	71 e0       	ldi	r23, 0x01	; 1
     392:	0e 94 48 0b 	call	0x1690	; 0x1690 <__divmodhi4>
     396:	8c 01       	movw	r16, r24
    if (degrees < 0){
     398:	d7 fd       	sbrc	r29, 7
     39a:	29 c0       	rjmp	.+82     	; 0x3ee <turn+0xa2>
        while ((int)headingDegrees != new_heading){
            move(-TURN_SPEED,TURN_SPEED,50);
            getHeading(x,y,z);
        }
    }
    else if (degrees > 0){
     39c:	cd 2b       	or	r28, r29
     39e:	f1 f0       	breq	.+60     	; 0x3dc <turn+0x90>
        //Spin right until new heading
        while ((int)headingDegrees != (int)new_heading){
     3a0:	c7 01       	movw	r24, r14
     3a2:	b6 01       	movw	r22, r12
     3a4:	0e 94 bb 09 	call	0x1376	; 0x1376 <__fixsfsi>
     3a8:	06 17       	cp	r16, r22
     3aa:	17 07       	cpc	r17, r23
     3ac:	b9 f0       	breq	.+46     	; 0x3dc <turn+0x90>
            move(TURN_SPEED,-TURN_SPEED,50);
     3ae:	e1 2c       	mov	r14, r1
     3b0:	f1 2c       	mov	r15, r1
     3b2:	08 e4       	ldi	r16, 0x48	; 72
     3b4:	12 e4       	ldi	r17, 0x42	; 66
     3b6:	20 e0       	ldi	r18, 0x00	; 0
     3b8:	30 e0       	ldi	r19, 0x00	; 0
     3ba:	40 e7       	ldi	r20, 0x70	; 112
     3bc:	51 ec       	ldi	r21, 0xC1	; 193
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	80 e7       	ldi	r24, 0x70	; 112
     3c4:	91 e4       	ldi	r25, 0x41	; 65
     3c6:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
            getHeading(x,y,z);
     3ca:	40 e0       	ldi	r20, 0x00	; 0
     3cc:	50 e0       	ldi	r21, 0x00	; 0
     3ce:	60 e0       	ldi	r22, 0x00	; 0
     3d0:	70 e0       	ldi	r23, 0x00	; 0
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
     3d6:	0e 94 cf 06 	call	0xd9e	; 0xd9e <getHeading>
     3da:	e9 cf       	rjmp	.-46     	; 0x3ae <turn+0x62>
        }
    }
}
     3dc:	df 91       	pop	r29
     3de:	cf 91       	pop	r28
     3e0:	1f 91       	pop	r17
     3e2:	0f 91       	pop	r16
     3e4:	ff 90       	pop	r15
     3e6:	ef 90       	pop	r14
     3e8:	df 90       	pop	r13
     3ea:	cf 90       	pop	r12
     3ec:	08 95       	ret
    float headingDegrees = getHeading(x,y,z);
    //Get the new heading to aim for
    int new_heading = (int)(headingDegrees + degrees)%360;
    if (degrees < 0){
        //Spin left until new heading
        while ((int)headingDegrees != new_heading){
     3ee:	c7 01       	movw	r24, r14
     3f0:	b6 01       	movw	r22, r12
     3f2:	0e 94 bb 09 	call	0x1376	; 0x1376 <__fixsfsi>
     3f6:	06 17       	cp	r16, r22
     3f8:	17 07       	cpc	r17, r23
     3fa:	81 f3       	breq	.-32     	; 0x3dc <turn+0x90>
            move(-TURN_SPEED,TURN_SPEED,50);
     3fc:	e1 2c       	mov	r14, r1
     3fe:	f1 2c       	mov	r15, r1
     400:	08 e4       	ldi	r16, 0x48	; 72
     402:	12 e4       	ldi	r17, 0x42	; 66
     404:	20 e0       	ldi	r18, 0x00	; 0
     406:	30 e0       	ldi	r19, 0x00	; 0
     408:	40 e7       	ldi	r20, 0x70	; 112
     40a:	51 e4       	ldi	r21, 0x41	; 65
     40c:	60 e0       	ldi	r22, 0x00	; 0
     40e:	70 e0       	ldi	r23, 0x00	; 0
     410:	80 e7       	ldi	r24, 0x70	; 112
     412:	91 ec       	ldi	r25, 0xC1	; 193
     414:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
            getHeading(x,y,z);
     418:	40 e0       	ldi	r20, 0x00	; 0
     41a:	50 e0       	ldi	r21, 0x00	; 0
     41c:	60 e0       	ldi	r22, 0x00	; 0
     41e:	70 e0       	ldi	r23, 0x00	; 0
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	90 e0       	ldi	r25, 0x00	; 0
     424:	0e 94 cf 06 	call	0xd9e	; 0xd9e <getHeading>
     428:	e9 cf       	rjmp	.-46     	; 0x3fc <turn+0xb0>

0000042a <i2c_init>:
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16 ) / 2)

void i2c_init(void)
{
	TWBR = (uint8_t)TWBR_val;
     42a:	88 e4       	ldi	r24, 0x48	; 72
     42c:	80 93 70 00 	sts	0x0070, r24
     430:	08 95       	ret

00000432 <i2c_start>:
}

uint8_t i2c_start(uint8_t address)
{
	// reset TWI control register
	TWCR = 0;
     432:	10 92 74 00 	sts	0x0074, r1
	// transmit START condition 
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
     436:	94 ea       	ldi	r25, 0xA4	; 164
     438:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     43c:	90 91 74 00 	lds	r25, 0x0074
     440:	97 ff       	sbrs	r25, 7
     442:	fc cf       	rjmp	.-8      	; 0x43c <i2c_start+0xa>
	
	// check if the start condition was successfully transmitted
	if((TWSR & 0xF8) != TW_START){ return 1; }
     444:	90 91 71 00 	lds	r25, 0x0071
     448:	98 7f       	andi	r25, 0xF8	; 248
     44a:	98 30       	cpi	r25, 0x08	; 8
     44c:	11 f0       	breq	.+4      	; 0x452 <i2c_start+0x20>
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	08 95       	ret
	
	// load slave address into data register
	TWDR = address;
     452:	80 93 73 00 	sts	0x0073, r24
	// start transmission of address
	TWCR = (1<<TWINT) | (1<<TWEN);
     456:	84 e8       	ldi	r24, 0x84	; 132
     458:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     45c:	80 91 74 00 	lds	r24, 0x0074
     460:	87 ff       	sbrs	r24, 7
     462:	fc cf       	rjmp	.-8      	; 0x45c <i2c_start+0x2a>
	
	// check if the device has acknowledged the READ / WRITE mode
	uint8_t twst = TW_STATUS & 0xF8;
     464:	80 91 71 00 	lds	r24, 0x0071
     468:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) return 1;
     46a:	88 31       	cpi	r24, 0x18	; 24
     46c:	11 f0       	breq	.+4      	; 0x472 <i2c_start+0x40>
     46e:	80 34       	cpi	r24, 0x40	; 64
     470:	71 f7       	brne	.-36     	; 0x44e <i2c_start+0x1c>
	
	return 0;
     472:	80 e0       	ldi	r24, 0x00	; 0
}
     474:	08 95       	ret

00000476 <i2c_write>:

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     476:	80 93 73 00 	sts	0x0073, r24
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     47a:	84 e8       	ldi	r24, 0x84	; 132
     47c:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     480:	80 91 74 00 	lds	r24, 0x0074
     484:	87 ff       	sbrs	r24, 7
     486:	fc cf       	rjmp	.-8      	; 0x480 <i2c_write+0xa>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     488:	90 91 71 00 	lds	r25, 0x0071
     48c:	98 7f       	andi	r25, 0xF8	; 248
     48e:	81 e0       	ldi	r24, 0x01	; 1
     490:	98 32       	cpi	r25, 0x28	; 40
     492:	09 f0       	breq	.+2      	; 0x496 <i2c_write+0x20>
	
	return 0;
}
     494:	08 95       	ret
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     496:	80 e0       	ldi	r24, 0x00	; 0
	
	return 0;
}
     498:	08 95       	ret

0000049a <i2c_read_ack>:

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     49a:	84 ec       	ldi	r24, 0xC4	; 196
     49c:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     4a0:	80 91 74 00 	lds	r24, 0x0074
     4a4:	87 ff       	sbrs	r24, 7
     4a6:	fc cf       	rjmp	.-8      	; 0x4a0 <i2c_read_ack+0x6>
	// return received data from TWDR
	return TWDR;
     4a8:	80 91 73 00 	lds	r24, 0x0073
}
     4ac:	08 95       	ret

000004ae <i2c_read_nack>:

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     4ae:	84 e8       	ldi	r24, 0x84	; 132
     4b0:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     4b4:	80 91 74 00 	lds	r24, 0x0074
     4b8:	87 ff       	sbrs	r24, 7
     4ba:	fc cf       	rjmp	.-8      	; 0x4b4 <i2c_read_nack+0x6>
	// return received data from TWDR
	return TWDR;
     4bc:	80 91 73 00 	lds	r24, 0x0073
}
     4c0:	08 95       	ret

000004c2 <i2c_transmit>:

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
     4c2:	0f 93       	push	r16
     4c4:	1f 93       	push	r17
     4c6:	cf 93       	push	r28
     4c8:	df 93       	push	r29
     4ca:	8b 01       	movw	r16, r22
     4cc:	ea 01       	movw	r28, r20
	if (i2c_start(address | I2C_WRITE)) return 1;
     4ce:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
     4d2:	81 11       	cpse	r24, r1
     4d4:	1f c0       	rjmp	.+62     	; 0x514 <i2c_transmit+0x52>
	
	for (uint16_t i = 0; i < length; i++)
     4d6:	20 97       	sbiw	r28, 0x00	; 0
     4d8:	a9 f0       	breq	.+42     	; 0x504 <i2c_transmit+0x42>
     4da:	f8 01       	movw	r30, r16
     4dc:	c0 0f       	add	r28, r16
     4de:	d1 1f       	adc	r29, r17
uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     4e0:	24 e8       	ldi	r18, 0x84	; 132
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
	{
		if (i2c_write(data[i])) return 1;
     4e2:	91 91       	ld	r25, Z+
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     4e4:	90 93 73 00 	sts	0x0073, r25
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     4e8:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     4ec:	90 91 74 00 	lds	r25, 0x0074
     4f0:	97 ff       	sbrs	r25, 7
     4f2:	fc cf       	rjmp	.-8      	; 0x4ec <i2c_transmit+0x2a>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     4f4:	90 91 71 00 	lds	r25, 0x0071
     4f8:	98 7f       	andi	r25, 0xF8	; 248
     4fa:	98 32       	cpi	r25, 0x28	; 40
     4fc:	59 f4       	brne	.+22     	; 0x514 <i2c_transmit+0x52>

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
	
	for (uint16_t i = 0; i < length; i++)
     4fe:	ec 17       	cp	r30, r28
     500:	fd 07       	cpc	r31, r29
     502:	79 f7       	brne	.-34     	; 0x4e2 <i2c_transmit+0x20>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     504:	94 e9       	ldi	r25, 0x94	; 148
     506:	90 93 74 00 	sts	0x0074, r25
	}
	
	i2c_stop();
	
	return 0;
}
     50a:	df 91       	pop	r29
     50c:	cf 91       	pop	r28
     50e:	1f 91       	pop	r17
     510:	0f 91       	pop	r16
     512:	08 95       	ret
	return TWDR;
}

uint8_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_WRITE)) return 1;
     514:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	i2c_stop();
	
	return 0;
}
     516:	df 91       	pop	r29
     518:	cf 91       	pop	r28
     51a:	1f 91       	pop	r17
     51c:	0f 91       	pop	r16
     51e:	08 95       	ret

00000520 <i2c_receive>:

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
     520:	0f 93       	push	r16
     522:	1f 93       	push	r17
     524:	cf 93       	push	r28
     526:	df 93       	push	r29
     528:	8b 01       	movw	r16, r22
     52a:	ea 01       	movw	r28, r20
	if (i2c_start(address | I2C_READ)) return 1;
     52c:	81 60       	ori	r24, 0x01	; 1
     52e:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
     532:	81 11       	cpse	r24, r1
     534:	25 c0       	rjmp	.+74     	; 0x580 <i2c_receive+0x60>
	
	for (uint16_t i = 0; i < (length-1); i++)
     536:	de 01       	movw	r26, r28
     538:	11 97       	sbiw	r26, 0x01	; 1
     53a:	41 f1       	breq	.+80     	; 0x58c <i2c_receive+0x6c>
     53c:	f8 01       	movw	r30, r16
     53e:	a0 0f       	add	r26, r16
     540:	b1 1f       	adc	r27, r17

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     542:	24 ec       	ldi	r18, 0xC4	; 196
     544:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     548:	90 91 74 00 	lds	r25, 0x0074
     54c:	97 ff       	sbrs	r25, 7
     54e:	fc cf       	rjmp	.-8      	; 0x548 <i2c_receive+0x28>
	// return received data from TWDR
	return TWDR;
     550:	90 91 73 00 	lds	r25, 0x0073
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
     554:	91 93       	st	Z+, r25

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
	
	for (uint16_t i = 0; i < (length-1); i++)
     556:	ae 17       	cp	r26, r30
     558:	bf 07       	cpc	r27, r31
     55a:	a1 f7       	brne	.-24     	; 0x544 <i2c_receive+0x24>

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     55c:	94 e8       	ldi	r25, 0x84	; 132
     55e:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     562:	90 91 74 00 	lds	r25, 0x0074
     566:	97 ff       	sbrs	r25, 7
     568:	fc cf       	rjmp	.-8      	; 0x562 <i2c_receive+0x42>
	// return received data from TWDR
	return TWDR;
     56a:	90 91 73 00 	lds	r25, 0x0073
	
	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     56e:	9c 93       	st	X, r25
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     570:	94 e9       	ldi	r25, 0x94	; 148
     572:	90 93 74 00 	sts	0x0074, r25
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
}
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	1f 91       	pop	r17
     57c:	0f 91       	pop	r16
     57e:	08 95       	ret
	return 0;
}

uint8_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length)
{
	if (i2c_start(address | I2C_READ)) return 1;
     580:	81 e0       	ldi	r24, 0x01	; 1
	data[(length-1)] = i2c_read_nack();
	
	i2c_stop();
	
	return 0;
}
     582:	df 91       	pop	r29
     584:	cf 91       	pop	r28
     586:	1f 91       	pop	r17
     588:	0f 91       	pop	r16
     58a:	08 95       	ret
     58c:	d8 01       	movw	r26, r16
     58e:	e6 cf       	rjmp	.-52     	; 0x55c <i2c_receive+0x3c>

00000590 <i2c_writeReg>:

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     590:	ff 92       	push	r15
     592:	0f 93       	push	r16
     594:	1f 93       	push	r17
     596:	cf 93       	push	r28
     598:	df 93       	push	r29
     59a:	16 2f       	mov	r17, r22
     59c:	f4 2e       	mov	r15, r20
     59e:	05 2f       	mov	r16, r21
     5a0:	e9 01       	movw	r28, r18
	if (i2c_start(devaddr | 0x00)) return 1;
     5a2:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
     5a6:	81 11       	cpse	r24, r1
     5a8:	2c c0       	rjmp	.+88     	; 0x602 <i2c_writeReg+0x72>
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     5aa:	10 93 73 00 	sts	0x0073, r17
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     5ae:	94 e8       	ldi	r25, 0x84	; 132
     5b0:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     5b4:	90 91 74 00 	lds	r25, 0x0074
     5b8:	97 ff       	sbrs	r25, 7
     5ba:	fc cf       	rjmp	.-8      	; 0x5b4 <i2c_writeReg+0x24>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     5bc:	90 91 71 00 	lds	r25, 0x0071
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     5c0:	20 97       	sbiw	r28, 0x00	; 0
     5c2:	b1 f0       	breq	.+44     	; 0x5f0 <i2c_writeReg+0x60>
     5c4:	ef 2d       	mov	r30, r15
     5c6:	f0 2f       	mov	r31, r16
     5c8:	ce 0f       	add	r28, r30
     5ca:	df 1f       	adc	r29, r31
uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     5cc:	44 e8       	ldi	r20, 0x84	; 132

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
	{
		if (i2c_write(data[i])) return 1;
     5ce:	91 91       	ld	r25, Z+
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     5d0:	90 93 73 00 	sts	0x0073, r25
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     5d4:	40 93 74 00 	sts	0x0074, r20
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     5d8:	90 91 74 00 	lds	r25, 0x0074
     5dc:	97 ff       	sbrs	r25, 7
     5de:	fc cf       	rjmp	.-8      	; 0x5d8 <i2c_writeReg+0x48>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     5e0:	90 91 71 00 	lds	r25, 0x0071
     5e4:	98 7f       	andi	r25, 0xF8	; 248
     5e6:	98 32       	cpi	r25, 0x28	; 40
     5e8:	61 f4       	brne	.+24     	; 0x602 <i2c_writeReg+0x72>
{
	if (i2c_start(devaddr | 0x00)) return 1;

	i2c_write(regaddr);

	for (uint16_t i = 0; i < length; i++)
     5ea:	ec 17       	cp	r30, r28
     5ec:	fd 07       	cpc	r31, r29
     5ee:	79 f7       	brne	.-34     	; 0x5ce <i2c_writeReg+0x3e>
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     5f0:	94 e9       	ldi	r25, 0x94	; 148
     5f2:	90 93 74 00 	sts	0x0074, r25
	}

	i2c_stop();

	return 0;
}
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	1f 91       	pop	r17
     5fc:	0f 91       	pop	r16
     5fe:	ff 90       	pop	r15
     600:	08 95       	ret
	return 0;
}

uint8_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
	if (i2c_start(devaddr | 0x00)) return 1;
     602:	81 e0       	ldi	r24, 0x01	; 1
	}

	i2c_stop();

	return 0;
}
     604:	df 91       	pop	r29
     606:	cf 91       	pop	r28
     608:	1f 91       	pop	r17
     60a:	0f 91       	pop	r16
     60c:	ff 90       	pop	r15
     60e:	08 95       	ret

00000610 <i2c_readReg>:

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
     610:	ef 92       	push	r14
     612:	ff 92       	push	r15
     614:	0f 93       	push	r16
     616:	1f 93       	push	r17
     618:	cf 93       	push	r28
     61a:	df 93       	push	r29
     61c:	18 2f       	mov	r17, r24
     61e:	06 2f       	mov	r16, r22
     620:	7a 01       	movw	r14, r20
     622:	e9 01       	movw	r28, r18
	if (i2c_start(devaddr)) return 1;
     624:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
     628:	81 11       	cpse	r24, r1
     62a:	38 c0       	rjmp	.+112    	; 0x69c <i2c_readReg+0x8c>
}

uint8_t i2c_write(uint8_t data)
{
	// load data into data register
	TWDR = data;
     62c:	00 93 73 00 	sts	0x0073, r16
	// start transmission of data
	TWCR = (1<<TWINT) | (1<<TWEN);
     630:	84 e8       	ldi	r24, 0x84	; 132
     632:	80 93 74 00 	sts	0x0074, r24
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     636:	80 91 74 00 	lds	r24, 0x0074
     63a:	87 ff       	sbrs	r24, 7
     63c:	fc cf       	rjmp	.-8      	; 0x636 <i2c_readReg+0x26>
	
	if( (TWSR & 0xF8) != TW_MT_DATA_ACK ){ return 1; }
     63e:	80 91 71 00 	lds	r24, 0x0071
{
	if (i2c_start(devaddr)) return 1;

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;
     642:	81 2f       	mov	r24, r17
     644:	81 60       	ori	r24, 0x01	; 1
     646:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
     64a:	81 11       	cpse	r24, r1
     64c:	27 c0       	rjmp	.+78     	; 0x69c <i2c_readReg+0x8c>

	for (uint16_t i = 0; i < (length-1); i++)
     64e:	de 01       	movw	r26, r28
     650:	11 97       	sbiw	r26, 0x01	; 1
     652:	61 f1       	breq	.+88     	; 0x6ac <i2c_readReg+0x9c>
     654:	f7 01       	movw	r30, r14
     656:	ae 0d       	add	r26, r14
     658:	bf 1d       	adc	r27, r15

uint8_t i2c_read_ack(void)
{
	
	// start TWI module and acknowledge data after reception
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); 
     65a:	24 ec       	ldi	r18, 0xC4	; 196
     65c:	20 93 74 00 	sts	0x0074, r18
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     660:	90 91 74 00 	lds	r25, 0x0074
     664:	97 ff       	sbrs	r25, 7
     666:	fc cf       	rjmp	.-8      	; 0x660 <i2c_readReg+0x50>
	// return received data from TWDR
	return TWDR;
     668:	90 91 73 00 	lds	r25, 0x0073

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
     66c:	91 93       	st	Z+, r25

	i2c_write(regaddr);

	if (i2c_start(devaddr | 0x01)) return 1;

	for (uint16_t i = 0; i < (length-1); i++)
     66e:	ea 17       	cp	r30, r26
     670:	fb 07       	cpc	r31, r27
     672:	a1 f7       	brne	.-24     	; 0x65c <i2c_readReg+0x4c>

uint8_t i2c_read_nack(void)
{
	
	// start receiving without acknowledging reception
	TWCR = (1<<TWINT) | (1<<TWEN);
     674:	94 e8       	ldi	r25, 0x84	; 132
     676:	90 93 74 00 	sts	0x0074, r25
	// wait for end of transmission
	while( !(TWCR & (1<<TWINT)) );
     67a:	90 91 74 00 	lds	r25, 0x0074
     67e:	97 ff       	sbrs	r25, 7
     680:	fc cf       	rjmp	.-8      	; 0x67a <i2c_readReg+0x6a>
	// return received data from TWDR
	return TWDR;
     682:	90 91 73 00 	lds	r25, 0x0073

	for (uint16_t i = 0; i < (length-1); i++)
	{
		data[i] = i2c_read_ack();
	}
	data[(length-1)] = i2c_read_nack();
     686:	9c 93       	st	X, r25
}

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     688:	94 e9       	ldi	r25, 0x94	; 148
     68a:	90 93 74 00 	sts	0x0074, r25
	data[(length-1)] = i2c_read_nack();

	i2c_stop();

	return 0;
}
     68e:	df 91       	pop	r29
     690:	cf 91       	pop	r28
     692:	1f 91       	pop	r17
     694:	0f 91       	pop	r16
     696:	ff 90       	pop	r15
     698:	ef 90       	pop	r14
     69a:	08 95       	ret
	return 0;
}

uint8_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length)
{
	if (i2c_start(devaddr)) return 1;
     69c:	81 e0       	ldi	r24, 0x01	; 1
	data[(length-1)] = i2c_read_nack();

	i2c_stop();

	return 0;
}
     69e:	df 91       	pop	r29
     6a0:	cf 91       	pop	r28
     6a2:	1f 91       	pop	r17
     6a4:	0f 91       	pop	r16
     6a6:	ff 90       	pop	r15
     6a8:	ef 90       	pop	r14
     6aa:	08 95       	ret
     6ac:	d7 01       	movw	r26, r14
     6ae:	e2 cf       	rjmp	.-60     	; 0x674 <i2c_readReg+0x64>

000006b0 <i2c_stop>:

void i2c_stop(void)
{
	// transmit STOP condition
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     6b0:	84 e9       	ldi	r24, 0x94	; 148
     6b2:	80 93 74 00 	sts	0x0074, r24
     6b6:	08 95       	ret

000006b8 <enable_adc>:
#include "./adc.h"


void enable_adc(){
	DDRF = 0x00;
     6b8:	10 92 61 00 	sts	0x0061, r1
	PORTF = 0x00;
     6bc:	10 92 62 00 	sts	0x0062, r1
	//internally wire REFSn bits in the ADMUX register to connect VREF 
		//to internal 2.56v reference --> 0.0025 v/step
	//ADMUX = (1 << REFS0) | (1 << REFS1); //2.56v
	ADMUX = (1 << REFS0); //AVCC
     6c0:	80 e4       	ldi	r24, 0x40	; 64
     6c2:	87 b9       	out	0x07, r24	; 7
	//Single ended input, gain is not allowed
	
	//Default Right Adjusted

	//Set ADEN in ADSCRA to enable ADC
	ADCSRA = (1 << ADEN);
     6c4:	80 e8       	ldi	r24, 0x80	; 128
     6c6:	86 b9       	out	0x06, r24	; 6
	//Set the ADC Clock frequency prescaler to 128 --> 125kHz
	ADCSRA |= (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
     6c8:	86 b1       	in	r24, 0x06	; 6
     6ca:	87 60       	ori	r24, 0x07	; 7
     6cc:	86 b9       	out	0x06, r24	; 6
	//Set free running mode
	//ADCSRA |= (1 << ADFR);
	//Enable the ADC Interrupt Flag
	ADCSRA |= (1 << ADIE);
     6ce:	33 9a       	sbi	0x06, 3	; 6
	//Start first conversion by setting ADSC in ADCSRA
	ADCSRA |= (1 << ADSC);
     6d0:	36 9a       	sbi	0x06, 6	; 6
     6d2:	08 95       	ret

000006d4 <read_adc>:

}
int read_adc(int pin){
     6d4:	fc 01       	movw	r30, r24
	int data;
	if (pin > 7){
     6d6:	08 97       	sbiw	r24, 0x08	; 8
     6d8:	fc f4       	brge	.+62     	; 0x718 <read_adc+0x44>
     6da:	40 e0       	ldi	r20, 0x00	; 0
     6dc:	50 e0       	ldi	r21, 0x00	; 0
		return -1;
	}
	int i;
	//clear all the mux bits
	for (i = 0; i < 5; ++i){
		ADMUX &= ~(1 << i);
     6de:	61 e0       	ldi	r22, 0x01	; 1
     6e0:	70 e0       	ldi	r23, 0x00	; 0
     6e2:	97 b1       	in	r25, 0x07	; 7
     6e4:	9b 01       	movw	r18, r22
     6e6:	04 2e       	mov	r0, r20
     6e8:	01 c0       	rjmp	.+2      	; 0x6ec <read_adc+0x18>
     6ea:	22 0f       	add	r18, r18
     6ec:	0a 94       	dec	r0
     6ee:	ea f7       	brpl	.-6      	; 0x6ea <read_adc+0x16>
     6f0:	20 95       	com	r18
     6f2:	29 23       	and	r18, r25
     6f4:	27 b9       	out	0x07, r18	; 7
	if (pin > 7){
		return -1;
	}
	int i;
	//clear all the mux bits
	for (i = 0; i < 5; ++i){
     6f6:	4f 5f       	subi	r20, 0xFF	; 255
     6f8:	5f 4f       	sbci	r21, 0xFF	; 255
     6fa:	45 30       	cpi	r20, 0x05	; 5
     6fc:	51 05       	cpc	r21, r1
     6fe:	89 f7       	brne	.-30     	; 0x6e2 <read_adc+0xe>
		ADMUX &= ~(1 << i);
	}
	//set the new mux bit
	ADMUX |= pin;
     700:	97 b1       	in	r25, 0x07	; 7
     702:	89 2f       	mov	r24, r25
     704:	8e 2b       	or	r24, r30
     706:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1 << ADSC);
     708:	36 9a       	sbi	0x06, 6	; 6
	//Wait until ADC registers complete the conversion
	while (!(ADCSRA & (1 << ADIF)));
     70a:	34 9b       	sbis	0x06, 4	; 6
     70c:	fe cf       	rjmp	.-4      	; 0x70a <read_adc+0x36>
	data = ADCL;
     70e:	84 b1       	in	r24, 0x04	; 4
	data |= (ADCH << 8);
     710:	25 b1       	in	r18, 0x05	; 5
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	92 2b       	or	r25, r18
     716:	08 95       	ret

}
int read_adc(int pin){
	int data;
	if (pin > 7){
		return -1;
     718:	8f ef       	ldi	r24, 0xFF	; 255
     71a:	9f ef       	ldi	r25, 0xFF	; 255
	//Wait until ADC registers complete the conversion
	while (!(ADCSRA & (1 << ADIF)));
	data = ADCL;
	data |= (ADCH << 8);
	return data;
}
     71c:	08 95       	ret

0000071e <get_voltage>:
double get_voltage(int adc){
	if (adc < 0 || adc > 7){
     71e:	88 30       	cpi	r24, 0x08	; 8
     720:	91 05       	cpc	r25, r1
     722:	20 f0       	brcs	.+8      	; 0x72c <get_voltage+0xe>
		return 0;
     724:	60 e0       	ldi	r22, 0x00	; 0
     726:	70 e0       	ldi	r23, 0x00	; 0
     728:	cb 01       	movw	r24, r22
	}
	return (double)VREF/(1024.0) * (double)read_adc(adc);
}
     72a:	08 95       	ret
}
double get_voltage(int adc){
	if (adc < 0 || adc > 7){
		return 0;
	}
	return (double)VREF/(1024.0) * (double)read_adc(adc);
     72c:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <read_adc>
     730:	bc 01       	movw	r22, r24
     732:	99 0f       	add	r25, r25
     734:	88 0b       	sbc	r24, r24
     736:	99 0b       	sbc	r25, r25
     738:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__floatsisf>
     73c:	20 e0       	ldi	r18, 0x00	; 0
     73e:	30 e0       	ldi	r19, 0x00	; 0
     740:	40 ea       	ldi	r20, 0xA0	; 160
     742:	5b e3       	ldi	r21, 0x3B	; 59
     744:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     748:	08 95       	ret

0000074a <strobe_lcd>:
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     74a:	e2 e6       	ldi	r30, 0x62	; 98
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	80 81       	ld	r24, Z
     750:	88 60       	ori	r24, 0x08	; 8
     752:	80 83       	st	Z, r24
    PORTF &= ~0x08;
     754:	80 81       	ld	r24, Z
     756:	87 7f       	andi	r24, 0xF7	; 247
     758:	80 83       	st	Z, r24
     75a:	08 95       	ret

0000075c <clear_display>:
}

void clear_display(void){
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     75c:	77 9b       	sbis	0x0e, 7	; 14
     75e:	fe cf       	rjmp	.-4      	; 0x75c <clear_display>
    SPDR = 0x00;    //command, not data
     760:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     762:	77 9b       	sbis	0x0e, 7	; 14
     764:	fe cf       	rjmp	.-4      	; 0x762 <clear_display+0x6>
    SPDR = 0x01;    //clear display command
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     76a:	77 9b       	sbis	0x0e, 7	; 14
     76c:	fe cf       	rjmp	.-4      	; 0x76a <clear_display+0xe>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     76e:	80 91 62 00 	lds	r24, 0x0062
     772:	88 60       	ori	r24, 0x08	; 8
     774:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     778:	80 91 62 00 	lds	r24, 0x0062
     77c:	87 7f       	andi	r24, 0xF7	; 247
     77e:	80 93 62 00 	sts	0x0062, r24
     782:	8f e9       	ldi	r24, 0x9F	; 159
     784:	98 e2       	ldi	r25, 0x28	; 40
     786:	01 97       	sbiw	r24, 0x01	; 1
     788:	f1 f7       	brne	.-4      	; 0x786 <clear_display+0x2a>
     78a:	00 c0       	rjmp	.+0      	; 0x78c <clear_display+0x30>
     78c:	00 00       	nop
     78e:	08 95       	ret

00000790 <home_line2>:
    strobe_lcd();   //strobe the LCD enable pin
    _delay_ms(2.6);   //obligatory waiting for slow LCD
}

void home_line2(void){
    SPDR = 0x00;    //command, not data
     790:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     792:	77 9b       	sbis	0x0e, 7	; 14
     794:	fe cf       	rjmp	.-4      	; 0x792 <home_line2+0x2>
    SPDR = 0xC0;   // cursor go home on line 2
     796:	80 ec       	ldi	r24, 0xC0	; 192
     798:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     79a:	77 9b       	sbis	0x0e, 7	; 14
     79c:	fe cf       	rjmp	.-4      	; 0x79a <home_line2+0xa>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     79e:	80 91 62 00 	lds	r24, 0x0062
     7a2:	88 60       	ori	r24, 0x08	; 8
     7a4:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     7a8:	80 91 62 00 	lds	r24, 0x0062
     7ac:	87 7f       	andi	r24, 0xF7	; 247
     7ae:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7b2:	85 ec       	ldi	r24, 0xC5	; 197
     7b4:	8a 95       	dec	r24
     7b6:	f1 f7       	brne	.-4      	; 0x7b4 <home_line2+0x24>
     7b8:	00 00       	nop
     7ba:	08 95       	ret

000007bc <char2lcd>:

//sends a char to the LCD
void char2lcd(unsigned char a_char){
    //sends a char to the LCD
    //usage: char2lcd('H');  // send an H to the LCD
    SPDR = 0x01;   //set SR for data xfer with LSB=1
     7bc:	91 e0       	ldi	r25, 0x01	; 1
     7be:	9f b9       	out	0x0f, r25	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7c0:	77 9b       	sbis	0x0e, 7	; 14
     7c2:	fe cf       	rjmp	.-4      	; 0x7c0 <char2lcd+0x4>
    SPDR = a_char; //send the char to the SPI port
     7c4:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7c6:	77 9b       	sbis	0x0e, 7	; 14
     7c8:	fe cf       	rjmp	.-4      	; 0x7c6 <char2lcd+0xa>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     7ca:	80 91 62 00 	lds	r24, 0x0062
     7ce:	88 60       	ori	r24, 0x08	; 8
     7d0:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     7d4:	80 91 62 00 	lds	r24, 0x0062
     7d8:	87 7f       	andi	r24, 0xF7	; 247
     7da:	80 93 62 00 	sts	0x0062, r24
     7de:	85 ec       	ldi	r24, 0xC5	; 197
     7e0:	8a 95       	dec	r24
     7e2:	f1 f7       	brne	.-4      	; 0x7e0 <char2lcd+0x24>
     7e4:	00 00       	nop
     7e6:	08 95       	ret

000007e8 <string2lcd>:
    strobe_lcd();  //toggle the enable bit
    _delay_us(37);
}

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	fc 01       	movw	r30, r24
     7ee:	dc 01       	movw	r26, r24
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
     7f0:	40 e0       	ldi	r20, 0x00	; 0
     7f2:	50 e0       	ldi	r21, 0x00	; 0
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x01; //set SR for data
     7f4:	61 e0       	ldi	r22, 0x01	; 1

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7f6:	77 9b       	sbis	0x0e, 7	; 14
     7f8:	fe cf       	rjmp	.-4      	; 0x7f6 <string2lcd+0xe>
        SPDR = 0x01; //set SR for data
     7fa:	6f b9       	out	0x0f, r22	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     7fc:	77 9b       	sbis	0x0e, 7	; 14
     7fe:	fe cf       	rjmp	.-4      	; 0x7fc <string2lcd+0x14>
        SPDR = lcd_str[count]; 
     800:	8d 91       	ld	r24, X+
     802:	8f b9       	out	0x0f, r24	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     804:	77 9b       	sbis	0x0e, 7	; 14
     806:	fe cf       	rjmp	.-4      	; 0x804 <string2lcd+0x1c>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     808:	90 91 62 00 	lds	r25, 0x0062
     80c:	98 60       	ori	r25, 0x08	; 8
     80e:	90 93 62 00 	sts	0x0062, r25
    PORTF &= ~0x08;
     812:	90 91 62 00 	lds	r25, 0x0062
     816:	97 7f       	andi	r25, 0xF7	; 247
     818:	90 93 62 00 	sts	0x0062, r25
     81c:	85 ec       	ldi	r24, 0xC5	; 197
     81e:	8a 95       	dec	r24
     820:	f1 f7       	brne	.-4      	; 0x81e <string2lcd+0x36>
     822:	00 00       	nop
}

//sends a string in FLASH to LCD
void string2lcd(unsigned char *lcd_str){
    int count;
    for (count=0; count<=(strlen((char*)lcd_str)-1); count++){
     824:	4f 5f       	subi	r20, 0xFF	; 255
     826:	5f 4f       	sbci	r21, 0xFF	; 255
     828:	ef 01       	movw	r28, r30
     82a:	09 90       	ld	r0, Y+
     82c:	00 20       	and	r0, r0
     82e:	e9 f7       	brne	.-6      	; 0x82a <string2lcd+0x42>
     830:	9e 01       	movw	r18, r28
     832:	2e 1b       	sub	r18, r30
     834:	3f 0b       	sbc	r19, r31
     836:	22 50       	subi	r18, 0x02	; 2
     838:	31 09       	sbc	r19, r1
     83a:	24 17       	cp	r18, r20
     83c:	35 07       	cpc	r19, r21
     83e:	d8 f6       	brcc	.-74     	; 0x7f6 <string2lcd+0xe>
        SPDR = lcd_str[count]; 
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);  // Max delay for this function is 48us
    }
}   
     840:	df 91       	pop	r29
     842:	cf 91       	pop	r28
     844:	08 95       	ret

00000846 <spi_init>:

/* Run this code before attempting to write to the LCD.*/
void spi_init(void){
    DDRF |= 0x08;  //port F bit 3 is enable for LCD
     846:	e1 e6       	ldi	r30, 0x61	; 97
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	80 81       	ld	r24, Z
     84c:	88 60       	ori	r24, 0x08	; 8
     84e:	80 83       	st	Z, r24
    PORTB |= 0x00; //port B initalization for SPI
     850:	88 b3       	in	r24, 0x18	; 24
     852:	88 bb       	out	0x18, r24	; 24
    DDRB |= 0x07;  //Turn on SS, MOSI, SCLK 
     854:	87 b3       	in	r24, 0x17	; 23
     856:	87 60       	ori	r24, 0x07	; 7
     858:	87 bb       	out	0x17, r24	; 23
    //Master mode, Clock=clk/2, Cycle half phase, Low polarity, MSB first  
    SPCR = 0x50;
     85a:	80 e5       	ldi	r24, 0x50	; 80
     85c:	8d b9       	out	0x0d, r24	; 13
    SPSR = 0x01;
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	8e b9       	out	0x0e, r24	; 14
     862:	08 95       	ret

00000864 <lcd_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     864:	8f e5       	ldi	r24, 0x5F	; 95
     866:	9a ee       	ldi	r25, 0xEA	; 234
     868:	01 97       	sbiw	r24, 0x01	; 1
     86a:	f1 f7       	brne	.-4      	; 0x868 <lcd_init+0x4>
     86c:	00 c0       	rjmp	.+0      	; 0x86e <lcd_init+0xa>
     86e:	00 00       	nop
     870:	23 e0       	ldi	r18, 0x03	; 3
     872:	30 e0       	ldi	r19, 0x00	; 0
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        SPDR = 0x30;
     874:	90 e3       	ldi	r25, 0x30	; 48
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
        SPDR = 0x00;
     876:	1f b8       	out	0x0f, r1	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     878:	77 9b       	sbis	0x0e, 7	; 14
     87a:	fe cf       	rjmp	.-4      	; 0x878 <lcd_init+0x14>
        SPDR = 0x30;
     87c:	9f b9       	out	0x0f, r25	; 15
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     87e:	77 9b       	sbis	0x0e, 7	; 14
     880:	fe cf       	rjmp	.-4      	; 0x87e <lcd_init+0x1a>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     882:	80 91 62 00 	lds	r24, 0x0062
     886:	88 60       	ori	r24, 0x08	; 8
     888:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     88c:	80 91 62 00 	lds	r24, 0x0062
     890:	87 7f       	andi	r24, 0xF7	; 247
     892:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     896:	85 ec       	ldi	r24, 0xC5	; 197
     898:	8a 95       	dec	r24
     89a:	f1 f7       	brne	.-4      	; 0x898 <lcd_init+0x34>
     89c:	00 00       	nop
     89e:	21 50       	subi	r18, 0x01	; 1
     8a0:	31 09       	sbc	r19, r1
//initialize the LCD to receive data
void lcd_init(void){
    int i;
    //initalize the LCD to receive data
    _delay_ms(15);   
    for(i=0; i<=2; i++){ //do funky initalize sequence 3 times
     8a2:	49 f7       	brne	.-46     	; 0x876 <lcd_init+0x12>
        while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
        strobe_lcd();
        _delay_us(37);
    }

    SPDR = 0x00;
     8a4:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8a6:	77 9b       	sbis	0x0e, 7	; 14
     8a8:	fe cf       	rjmp	.-4      	; 0x8a6 <lcd_init+0x42>
    SPDR = 0x38;
     8aa:	88 e3       	ldi	r24, 0x38	; 56
     8ac:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8ae:	77 9b       	sbis	0x0e, 7	; 14
     8b0:	fe cf       	rjmp	.-4      	; 0x8ae <lcd_init+0x4a>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     8b2:	80 91 62 00 	lds	r24, 0x0062
     8b6:	88 60       	ori	r24, 0x08	; 8
     8b8:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     8bc:	80 91 62 00 	lds	r24, 0x0062
     8c0:	87 7f       	andi	r24, 0xF7	; 247
     8c2:	80 93 62 00 	sts	0x0062, r24
     8c6:	95 ec       	ldi	r25, 0xC5	; 197
     8c8:	9a 95       	dec	r25
     8ca:	f1 f7       	brne	.-4      	; 0x8c8 <lcd_init+0x64>
     8cc:	00 00       	nop
    SPDR = 0x38;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     8ce:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8d0:	77 9b       	sbis	0x0e, 7	; 14
     8d2:	fe cf       	rjmp	.-4      	; 0x8d0 <lcd_init+0x6c>
    SPDR = 0x08;
     8d4:	88 e0       	ldi	r24, 0x08	; 8
     8d6:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8d8:	77 9b       	sbis	0x0e, 7	; 14
     8da:	fe cf       	rjmp	.-4      	; 0x8d8 <lcd_init+0x74>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     8dc:	80 91 62 00 	lds	r24, 0x0062
     8e0:	88 60       	ori	r24, 0x08	; 8
     8e2:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     8e6:	80 91 62 00 	lds	r24, 0x0062
     8ea:	87 7f       	andi	r24, 0xF7	; 247
     8ec:	80 93 62 00 	sts	0x0062, r24
     8f0:	85 ec       	ldi	r24, 0xC5	; 197
     8f2:	8a 95       	dec	r24
     8f4:	f1 f7       	brne	.-4      	; 0x8f2 <lcd_init+0x8e>
     8f6:	00 00       	nop
    SPDR = 0x08;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     8f8:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     8fa:	77 9b       	sbis	0x0e, 7	; 14
     8fc:	fe cf       	rjmp	.-4      	; 0x8fa <lcd_init+0x96>
    SPDR = 0x01;
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     902:	77 9b       	sbis	0x0e, 7	; 14
     904:	fe cf       	rjmp	.-4      	; 0x902 <lcd_init+0x9e>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     906:	80 91 62 00 	lds	r24, 0x0062
     90a:	88 60       	ori	r24, 0x08	; 8
     90c:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     910:	80 91 62 00 	lds	r24, 0x0062
     914:	87 7f       	andi	r24, 0xF7	; 247
     916:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     91a:	8f ef       	ldi	r24, 0xFF	; 255
     91c:	98 e1       	ldi	r25, 0x18	; 24
     91e:	01 97       	sbiw	r24, 0x01	; 1
     920:	f1 f7       	brne	.-4      	; 0x91e <lcd_init+0xba>
     922:	00 c0       	rjmp	.+0      	; 0x924 <lcd_init+0xc0>
     924:	00 00       	nop
    SPDR = 0x01;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_ms(1.6);

    SPDR = 0x00;
     926:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     928:	77 9b       	sbis	0x0e, 7	; 14
     92a:	fe cf       	rjmp	.-4      	; 0x928 <lcd_init+0xc4>
    SPDR = 0x06;
     92c:	86 e0       	ldi	r24, 0x06	; 6
     92e:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     930:	77 9b       	sbis	0x0e, 7	; 14
     932:	fe cf       	rjmp	.-4      	; 0x930 <lcd_init+0xcc>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     934:	80 91 62 00 	lds	r24, 0x0062
     938:	88 60       	ori	r24, 0x08	; 8
     93a:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     93e:	80 91 62 00 	lds	r24, 0x0062
     942:	87 7f       	andi	r24, 0xF7	; 247
     944:	80 93 62 00 	sts	0x0062, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     948:	95 ec       	ldi	r25, 0xC5	; 197
     94a:	9a 95       	dec	r25
     94c:	f1 f7       	brne	.-4      	; 0x94a <lcd_init+0xe6>
     94e:	00 00       	nop
    SPDR = 0x06;
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
    strobe_lcd();
    _delay_us(37);

    SPDR = 0x00;
     950:	1f b8       	out	0x0f, r1	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     952:	77 9b       	sbis	0x0e, 7	; 14
     954:	fe cf       	rjmp	.-4      	; 0x952 <lcd_init+0xee>
    SPDR = 0x0E;
     956:	8e e0       	ldi	r24, 0x0E	; 14
     958:	8f b9       	out	0x0f, r24	; 15
    while (!(SPSR & 0x80)) {}   // Wait for SPI transfer to complete
     95a:	77 9b       	sbis	0x0e, 7	; 14
     95c:	fe cf       	rjmp	.-4      	; 0x95a <lcd_init+0xf6>
#include "lcd.h"

//twiddles bit 3, PORTF creating the enable signal for the LCD
void strobe_lcd(void){
    PORTF |= 0x08;
     95e:	80 91 62 00 	lds	r24, 0x0062
     962:	88 60       	ori	r24, 0x08	; 8
     964:	80 93 62 00 	sts	0x0062, r24
    PORTF &= ~0x08;
     968:	80 91 62 00 	lds	r24, 0x0062
     96c:	87 7f       	andi	r24, 0xF7	; 247
     96e:	80 93 62 00 	sts	0x0062, r24
     972:	85 ec       	ldi	r24, 0xC5	; 197
     974:	8a 95       	dec	r24
     976:	f1 f7       	brne	.-4      	; 0x974 <lcd_init+0x110>
     978:	00 00       	nop
     97a:	08 95       	ret

0000097c <USART1_Init>:
#include "uart.h"


void USART1_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR1H = (unsigned char)(ubrr>>8);
     97c:	90 93 98 00 	sts	0x0098, r25
    UBRR1L = (unsigned char)ubrr;
     980:	80 93 99 00 	sts	0x0099, r24
    /* Enable receiver and transmitter */ 
    UCSR1B = (1<<RXEN1)|(1<<TXEN1);
     984:	88 e1       	ldi	r24, 0x18	; 24
     986:	80 93 9a 00 	sts	0x009A, r24
    /* Set frame format: 8data, 2stop bit */ 
    UCSR1C = (3<<UCSZ10);
     98a:	86 e0       	ldi	r24, 0x06	; 6
     98c:	80 93 9d 00 	sts	0x009D, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     990:	2f ef       	ldi	r18, 0xFF	; 255
     992:	81 ee       	ldi	r24, 0xE1	; 225
     994:	94 e0       	ldi	r25, 0x04	; 4
     996:	21 50       	subi	r18, 0x01	; 1
     998:	80 40       	sbci	r24, 0x00	; 0
     99a:	90 40       	sbci	r25, 0x00	; 0
     99c:	e1 f7       	brne	.-8      	; 0x996 <USART1_Init+0x1a>
     99e:	00 c0       	rjmp	.+0      	; 0x9a0 <USART1_Init+0x24>
     9a0:	00 00       	nop
     9a2:	08 95       	ret

000009a4 <USART1_Transmit>:
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     9a4:	90 91 9b 00 	lds	r25, 0x009B
     9a8:	95 ff       	sbrs	r25, 5
     9aa:	fc cf       	rjmp	.-8      	; 0x9a4 <USART1_Transmit>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     9ac:	80 93 9c 00 	sts	0x009C, r24
     9b0:	08 95       	ret

000009b2 <USART1_send_string>:
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     9b2:	fc 01       	movw	r30, r24
     9b4:	20 81       	ld	r18, Z
     9b6:	22 23       	and	r18, r18
     9b8:	51 f0       	breq	.+20     	; 0x9ce <USART1_send_string+0x1c>
     9ba:	31 96       	adiw	r30, 0x01	; 1
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     9bc:	90 91 9b 00 	lds	r25, 0x009B
     9c0:	95 ff       	sbrs	r25, 5
     9c2:	fc cf       	rjmp	.-8      	; 0x9bc <USART1_send_string+0xa>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     9c4:	20 93 9c 00 	sts	0x009C, r18
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     9c8:	21 91       	ld	r18, Z+
     9ca:	21 11       	cpse	r18, r1
     9cc:	f7 cf       	rjmp	.-18     	; 0x9bc <USART1_send_string+0xa>
     9ce:	08 95       	ret

000009d0 <USART1_Receive>:
    
    // return 255;
    /**********
    * This is the original
    ***********/
    while (!(UCSR1A & (1<<RXC1)));
     9d0:	80 91 9b 00 	lds	r24, 0x009B
     9d4:	87 ff       	sbrs	r24, 7
     9d6:	fc cf       	rjmp	.-8      	; 0x9d0 <USART1_Receive>
    return UDR1;
     9d8:	80 91 9c 00 	lds	r24, 0x009C
}
     9dc:	08 95       	ret

000009de <USART1_Receive_String>:

void USART1_Receive_String(unsigned char *str){
     9de:	dc 01       	movw	r26, r24
     9e0:	fc 01       	movw	r30, r24
     9e2:	9c 01       	movw	r18, r24
     9e4:	2b 5f       	subi	r18, 0xFB	; 251
     9e6:	3f 4f       	sbci	r19, 0xFF	; 255
    
    // return 255;
    /**********
    * This is the original
    ***********/
    while (!(UCSR1A & (1<<RXC1)));
     9e8:	90 91 9b 00 	lds	r25, 0x009B
     9ec:	97 ff       	sbrs	r25, 7
     9ee:	fc cf       	rjmp	.-8      	; 0x9e8 <USART1_Receive_String+0xa>
    return UDR1;
     9f0:	90 91 9c 00 	lds	r25, 0x009C

void USART1_Receive_String(unsigned char *str){
    int i = 0;
    char c;

    while ((c = USART1_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
     9f4:	9e 37       	cpi	r25, 0x7E	; 126
     9f6:	29 f0       	breq	.+10     	; 0xa02 <USART1_Receive_String+0x24>
        
        if (c == 255 || i > MAX_STRING_SIZE - 1){
     9f8:	e2 17       	cp	r30, r18
     9fa:	f3 07       	cpc	r31, r19
     9fc:	19 f0       	breq	.+6      	; 0xa04 <USART1_Receive_String+0x26>
            str[2] = 75;
            str[3] = END_STRING;
            str[4] = '\0';
            break;
        }
        str[i] = c;
     9fe:	91 93       	st	Z+, r25
     a00:	f3 cf       	rjmp	.-26     	; 0x9e8 <USART1_Receive_String+0xa>
     a02:	08 95       	ret
    char c;

    while ((c = USART1_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
        
        if (c == 255 || i > MAX_STRING_SIZE - 1){
            str[0] = 50;
     a04:	82 e3       	ldi	r24, 0x32	; 50
     a06:	8c 93       	st	X, r24
            str[1] = 25;
     a08:	89 e1       	ldi	r24, 0x19	; 25
     a0a:	11 96       	adiw	r26, 0x01	; 1
     a0c:	8c 93       	st	X, r24
     a0e:	11 97       	sbiw	r26, 0x01	; 1
            str[2] = 75;
     a10:	8b e4       	ldi	r24, 0x4B	; 75
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8c 93       	st	X, r24
     a16:	12 97       	sbiw	r26, 0x02	; 2
            str[3] = END_STRING;
     a18:	8e e7       	ldi	r24, 0x7E	; 126
     a1a:	13 96       	adiw	r26, 0x03	; 3
     a1c:	8c 93       	st	X, r24
     a1e:	13 97       	sbiw	r26, 0x03	; 3
            str[4] = '\0';
     a20:	14 96       	adiw	r26, 0x04	; 4
     a22:	1c 92       	st	X, r1
            break;
     a24:	08 95       	ret

00000a26 <USART1_flush>:
        str[i] = c;
        ++i;
    }
}

void USART1_flush(){
     a26:	ee e3       	ldi	r30, 0x3E	; 62
     a28:	f1 e0       	ldi	r31, 0x01	; 1
     a2a:	96 e4       	ldi	r25, 0x46	; 70
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     a2c:	80 91 9b 00 	lds	r24, 0x009B
     a30:	85 ff       	sbrs	r24, 5
     a32:	fc cf       	rjmp	.-8      	; 0xa2c <USART1_flush+0x6>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     a34:	90 93 9c 00 	sts	0x009C, r25
}

void USART1_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     a38:	91 91       	ld	r25, Z+
     a3a:	91 11       	cpse	r25, r1
     a3c:	f7 cf       	rjmp	.-18     	; 0xa2c <USART1_flush+0x6>
}

void USART1_flush(){
    unsigned char dummy;
    USART1_send_string((unsigned char *)"Flushing UART1");
    while (UCSR1A & (1 << RXC1)){
     a3e:	80 91 9b 00 	lds	r24, 0x009B
     a42:	87 ff       	sbrs	r24, 7
     a44:	0c c0       	rjmp	.+24     	; 0xa5e <USART1_flush+0x38>
        dummy = UDR1;
     a46:	90 91 9c 00 	lds	r25, 0x009C
    UCSR1C = (3<<UCSZ10);
    _delay_ms(100);
}
void USART1_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR1A & (1<<UDRE1)) );
     a4a:	80 91 9b 00 	lds	r24, 0x009B
     a4e:	85 ff       	sbrs	r24, 5
     a50:	fc cf       	rjmp	.-8      	; 0xa4a <USART1_flush+0x24>
    /* Put data into buffer, sends the data */ 
    UDR1 = data;
     a52:	90 93 9c 00 	sts	0x009C, r25
}

void USART1_flush(){
    unsigned char dummy;
    USART1_send_string((unsigned char *)"Flushing UART1");
    while (UCSR1A & (1 << RXC1)){
     a56:	80 91 9b 00 	lds	r24, 0x009B
     a5a:	87 fd       	sbrc	r24, 7
     a5c:	f4 cf       	rjmp	.-24     	; 0xa46 <USART1_flush+0x20>
     a5e:	08 95       	ret

00000a60 <USART0_Init>:
}


void USART0_Init( unsigned int ubrr ) {
    /* Set baud rate */
    UBRR0H = (unsigned char)(ubrr>>8);
     a60:	90 93 90 00 	sts	0x0090, r25
    UBRR0L = (unsigned char)ubrr;
     a64:	89 b9       	out	0x09, r24	; 9
    /* Enable receiver and transmitter */ 
    UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     a66:	88 e1       	ldi	r24, 0x18	; 24
     a68:	8a b9       	out	0x0a, r24	; 10
    /* Set frame format: 8data, 2stop bit */ 
    UCSR0C = (1 << USBS0) | (3<<UCSZ00);
     a6a:	8e e0       	ldi	r24, 0x0E	; 14
     a6c:	80 93 95 00 	sts	0x0095, r24
     a70:	2f ef       	ldi	r18, 0xFF	; 255
     a72:	81 ee       	ldi	r24, 0xE1	; 225
     a74:	94 e0       	ldi	r25, 0x04	; 4
     a76:	21 50       	subi	r18, 0x01	; 1
     a78:	80 40       	sbci	r24, 0x00	; 0
     a7a:	90 40       	sbci	r25, 0x00	; 0
     a7c:	e1 f7       	brne	.-8      	; 0xa76 <USART0_Init+0x16>
     a7e:	00 c0       	rjmp	.+0      	; 0xa80 <USART0_Init+0x20>
     a80:	00 00       	nop
     a82:	08 95       	ret

00000a84 <USART0_Transmit>:
    _delay_ms(100);
}
void USART0_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR0A & (1<<UDRE0)) );
     a84:	5d 9b       	sbis	0x0b, 5	; 11
     a86:	fe cf       	rjmp	.-4      	; 0xa84 <USART0_Transmit>
    /* Put data into buffer, sends the data */ 
    UDR0 = data;
     a88:	8c b9       	out	0x0c, r24	; 12
     a8a:	08 95       	ret

00000a8c <USART0_send_string>:
}

void USART0_send_string(unsigned char *data){
     a8c:	fc 01       	movw	r30, r24
    int i = 0;
    while (data[i] != '\0'){
     a8e:	90 81       	ld	r25, Z
     a90:	99 23       	and	r25, r25
     a92:	39 f0       	breq	.+14     	; 0xaa2 <USART0_send_string+0x16>
     a94:	31 96       	adiw	r30, 0x01	; 1
    UCSR0C = (1 << USBS0) | (3<<UCSZ00);
    _delay_ms(100);
}
void USART0_Transmit(unsigned char data ) {
    /* Wait for empty transmit buffer */ 
    while ( !( UCSR0A & (1<<UDRE0)) );
     a96:	5d 9b       	sbis	0x0b, 5	; 11
     a98:	fe cf       	rjmp	.-4      	; 0xa96 <USART0_send_string+0xa>
    /* Put data into buffer, sends the data */ 
    UDR0 = data;
     a9a:	9c b9       	out	0x0c, r25	; 12
}

void USART0_send_string(unsigned char *data){
    int i = 0;
    while (data[i] != '\0'){
     a9c:	91 91       	ld	r25, Z+
     a9e:	91 11       	cpse	r25, r1
     aa0:	fa cf       	rjmp	.-12     	; 0xa96 <USART0_send_string+0xa>
     aa2:	08 95       	ret

00000aa4 <USART0_Receive>:
        USART0_Transmit(data[i]);
        ++i;
    }
}

unsigned char USART0_Receive(void){
     aa4:	80 e8       	ldi	r24, 0x80	; 128
     aa6:	9d e8       	ldi	r25, 0x8D	; 141
     aa8:	ab e5       	ldi	r26, 0x5B	; 91
     aaa:	b0 e0       	ldi	r27, 0x00	; 0
     aac:	04 c0       	rjmp	.+8      	; 0xab6 <USART0_Receive+0x12>
     aae:	01 97       	sbiw	r24, 0x01	; 1
     ab0:	a1 09       	sbc	r26, r1
     ab2:	b1 09       	sbc	r27, r1
    do {
        if((UCSR0A & (1<<RXC0))){
            /* Get and return received data from buffer */ 
            return UDR0;
        }
    } while (--timeout);
     ab4:	21 f0       	breq	.+8      	; 0xabe <USART0_Receive+0x1a>

unsigned char USART0_Receive(void){
    unsigned long timeout = 6000000;    //This happens to be about 3 seconds
    /* Wait for data to be received or for timeout*/ 
    do {
        if((UCSR0A & (1<<RXC0))){
     ab6:	5f 9b       	sbis	0x0b, 7	; 11
     ab8:	fa cf       	rjmp	.-12     	; 0xaae <USART0_Receive+0xa>
            /* Get and return received data from buffer */ 
            return UDR0;
     aba:	8c b1       	in	r24, 0x0c	; 12
     abc:	08 95       	ret
        }
    } while (--timeout);
    return 255;
     abe:	8f ef       	ldi	r24, 0xFF	; 255
    /********
    * This is the original
    ************/
    //while (!(UCSR0A & (1<<RXC0)));
    //return UDR0;
}
     ac0:	08 95       	ret

00000ac2 <USART0_Receive_String>:

void USART0_Receive_String(unsigned char *str){
     ac2:	dc 01       	movw	r26, r24
     ac4:	fc 01       	movw	r30, r24
     ac6:	9c 01       	movw	r18, r24
     ac8:	2b 5f       	subi	r18, 0xFB	; 251
     aca:	3f 4f       	sbci	r19, 0xFF	; 255
     acc:	40 e8       	ldi	r20, 0x80	; 128
     ace:	5d e8       	ldi	r21, 0x8D	; 141
     ad0:	6b e5       	ldi	r22, 0x5B	; 91
     ad2:	70 e0       	ldi	r23, 0x00	; 0
     ad4:	05 c0       	rjmp	.+10     	; 0xae0 <USART0_Receive_String+0x1e>
     ad6:	41 50       	subi	r20, 0x01	; 1
     ad8:	51 09       	sbc	r21, r1
     ada:	61 09       	sbc	r22, r1
     adc:	71 09       	sbc	r23, r1
    do {
        if((UCSR0A & (1<<RXC0))){
            /* Get and return received data from buffer */ 
            return UDR0;
        }
    } while (--timeout);
     ade:	61 f0       	breq	.+24     	; 0xaf8 <USART0_Receive_String+0x36>

unsigned char USART0_Receive(void){
    unsigned long timeout = 6000000;    //This happens to be about 3 seconds
    /* Wait for data to be received or for timeout*/ 
    do {
        if((UCSR0A & (1<<RXC0))){
     ae0:	5f 9b       	sbis	0x0b, 7	; 11
     ae2:	f9 cf       	rjmp	.-14     	; 0xad6 <USART0_Receive_String+0x14>
            /* Get and return received data from buffer */ 
            return UDR0;
     ae4:	9c b1       	in	r25, 0x0c	; 12

void USART0_Receive_String(unsigned char *str){
    int i = 0;
    unsigned char c;

    while ((c = (unsigned char)USART0_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
     ae6:	9e 37       	cpi	r25, 0x7E	; 126
     ae8:	b1 f0       	breq	.+44     	; 0xb16 <USART0_Receive_String+0x54>
        if (c == 255 || i > MAX_STRING_SIZE - 1){
     aea:	9f 3f       	cpi	r25, 0xFF	; 255
     aec:	29 f0       	breq	.+10     	; 0xaf8 <USART0_Receive_String+0x36>
     aee:	e2 17       	cp	r30, r18
     af0:	f3 07       	cpc	r31, r19
     af2:	11 f0       	breq	.+4      	; 0xaf8 <USART0_Receive_String+0x36>
            str[2] = 50;
            str[3] = END_STRING;
            str[4] = '\0';
            return;
        }
        str[i] = c;
     af4:	91 93       	st	Z+, r25
     af6:	ea cf       	rjmp	.-44     	; 0xacc <USART0_Receive_String+0xa>
    int i = 0;
    unsigned char c;

    while ((c = (unsigned char)USART0_Receive()) != END_STRING){ //END_STRING == ~ or 0x7E
        if (c == 255 || i > MAX_STRING_SIZE - 1){
            str[0] = 50;
     af8:	82 e3       	ldi	r24, 0x32	; 50
     afa:	8c 93       	st	X, r24
            str[1] = 50;
     afc:	11 96       	adiw	r26, 0x01	; 1
     afe:	8c 93       	st	X, r24
     b00:	11 97       	sbiw	r26, 0x01	; 1
            str[2] = 50;
     b02:	12 96       	adiw	r26, 0x02	; 2
     b04:	8c 93       	st	X, r24
     b06:	12 97       	sbiw	r26, 0x02	; 2
            str[3] = END_STRING;
     b08:	8e e7       	ldi	r24, 0x7E	; 126
     b0a:	13 96       	adiw	r26, 0x03	; 3
     b0c:	8c 93       	st	X, r24
     b0e:	13 97       	sbiw	r26, 0x03	; 3
            str[4] = '\0';
     b10:	14 96       	adiw	r26, 0x04	; 4
     b12:	1c 92       	st	X, r1
            return;
     b14:	08 95       	ret
     b16:	08 95       	ret

00000b18 <USART0_flush>:
    }
}

void USART0_flush(){
    unsigned char dummy;
    while (UCSR0A & (1 << RXC0)){
     b18:	5f 9b       	sbis	0x0b, 7	; 11
     b1a:	03 c0       	rjmp	.+6      	; 0xb22 <USART0_flush+0xa>
        dummy = UDR0;
     b1c:	8c b1       	in	r24, 0x0c	; 12
    }
}

void USART0_flush(){
    unsigned char dummy;
    while (UCSR0A & (1 << RXC0)){
     b1e:	5f 99       	sbic	0x0b, 7	; 11
     b20:	fd cf       	rjmp	.-6      	; 0xb1c <USART0_flush+0x4>
     b22:	08 95       	ret

00000b24 <init_esc>:
void init_motors(){
    init_esc();
    set_16bitPWM1();
}

void init_esc(){
     b24:	83 e0       	ldi	r24, 0x03	; 3
     b26:	90 e0       	ldi	r25, 0x00	; 0
    int i;
    for (i = 0; i < 3; ++i){
        PORTB |= (1 << 4);
     b28:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b2a:	ef e6       	ldi	r30, 0x6F	; 111
     b2c:	f7 e1       	ldi	r31, 0x17	; 23
     b2e:	31 97       	sbiw	r30, 0x01	; 1
     b30:	f1 f7       	brne	.-4      	; 0xb2e <init_esc+0xa>
     b32:	00 c0       	rjmp	.+0      	; 0xb34 <init_esc+0x10>
     b34:	00 00       	nop
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
     b36:	c4 98       	cbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b38:	ff ef       	ldi	r31, 0xFF	; 255
     b3a:	23 ed       	ldi	r18, 0xD3	; 211
     b3c:	30 e3       	ldi	r19, 0x30	; 48
     b3e:	f1 50       	subi	r31, 0x01	; 1
     b40:	20 40       	sbci	r18, 0x00	; 0
     b42:	30 40       	sbci	r19, 0x00	; 0
     b44:	e1 f7       	brne	.-8      	; 0xb3e <init_esc+0x1a>
     b46:	00 c0       	rjmp	.+0      	; 0xb48 <init_esc+0x24>
     b48:	00 00       	nop
     b4a:	01 97       	sbiw	r24, 0x01	; 1
    set_16bitPWM1();
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
     b4c:	69 f7       	brne	.-38     	; 0xb28 <init_esc+0x4>
        PORTB |= (1 << 4);
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
        _delay_ms(1000);
    }
}
     b4e:	08 95       	ret

00000b50 <set_16bitPWM1>:

void set_16bitPWM1(){
    //16-bit fast pwm non-inverting on PB5
    TCCR1A |= (1 << COM1A1); //inverting
     b50:	8f b5       	in	r24, 0x2f	; 47
     b52:	80 68       	ori	r24, 0x80	; 128
     b54:	8f bd       	out	0x2f, r24	; 47

    //16-bit fast pwm non-inverting on PB6
    TCCR1A |= (1 << COM1B1); //non-inverting
     b56:	8f b5       	in	r24, 0x2f	; 47
     b58:	80 62       	ori	r24, 0x20	; 32
     b5a:	8f bd       	out	0x2f, r24	; 47

    //16-bit fast pwm non-inverting on PB7
    TCCR1A |= (1 << COM1C1); //non-inverting
     b5c:	8f b5       	in	r24, 0x2f	; 47
     b5e:	88 60       	ori	r24, 0x08	; 8
     b60:	8f bd       	out	0x2f, r24	; 47

    //Fast PWM w/ TOP ICR1
    TCCR1A |= (1 << WGM11); 
     b62:	8f b5       	in	r24, 0x2f	; 47
     b64:	82 60       	ori	r24, 0x02	; 2
     b66:	8f bd       	out	0x2f, r24	; 47
    TCCR1B |= (1 << WGM13) | (1 << WGM12);
     b68:	8e b5       	in	r24, 0x2e	; 46
     b6a:	88 61       	ori	r24, 0x18	; 24
     b6c:	8e bd       	out	0x2e, r24	; 46
    switch (PRESCALER){
        case 1:
            TCCR1B |= (1 << CS10); //244.140625 Hz
            break;
        case 8:
            TCCR1B |= (1 << CS11); //30.517578 Hz
     b6e:	8e b5       	in	r24, 0x2e	; 46
     b70:	82 60       	ori	r24, 0x02	; 2
     b72:	8e bd       	out	0x2e, r24	; 46
}

void TIM16_WriteTCNT1( unsigned int i ) {
    unsigned char sreg;
    /* Save global interrupt flag */ 
    sreg = SREG;
     b74:	8f b7       	in	r24, 0x3f	; 63
    /* Disable interrupts */ 
    cli();
     b76:	f8 94       	cli
    /* Set TCNTn to i */
    TCNT1 = i;
     b78:	21 e0       	ldi	r18, 0x01	; 1
     b7a:	30 e0       	ldi	r19, 0x00	; 0
     b7c:	3d bd       	out	0x2d, r19	; 45
     b7e:	2c bd       	out	0x2c, r18	; 44
    sei();
     b80:	78 94       	sei
    /* Restore global interrupt flag */ 
    SREG = sreg;
     b82:	8f bf       	out	0x3f, r24	; 63
            break;
    }
    

    TIM16_WriteTCNT1(1);
    ICR1 = (unsigned int) 65535;
     b84:	8f ef       	ldi	r24, 0xFF	; 255
     b86:	9f ef       	ldi	r25, 0xFF	; 255
     b88:	97 bd       	out	0x27, r25	; 39
     b8a:	86 bd       	out	0x26, r24	; 38
     b8c:	2f ef       	ldi	r18, 0xFF	; 255
     b8e:	81 ee       	ldi	r24, 0xE1	; 225
     b90:	94 e0       	ldi	r25, 0x04	; 4
     b92:	21 50       	subi	r18, 0x01	; 1
     b94:	80 40       	sbci	r24, 0x00	; 0
     b96:	90 40       	sbci	r25, 0x00	; 0
     b98:	e1 f7       	brne	.-8      	; 0xb92 <set_16bitPWM1+0x42>
     b9a:	00 c0       	rjmp	.+0      	; 0xb9c <set_16bitPWM1+0x4c>
     b9c:	00 00       	nop
     b9e:	08 95       	ret

00000ba0 <init_motors>:
#include "motors.h"

void init_motors(){
     ba0:	83 e0       	ldi	r24, 0x03	; 3
     ba2:	90 e0       	ldi	r25, 0x00	; 0
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
        PORTB |= (1 << 4);
     ba4:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ba6:	ef e6       	ldi	r30, 0x6F	; 111
     ba8:	f7 e1       	ldi	r31, 0x17	; 23
     baa:	31 97       	sbiw	r30, 0x01	; 1
     bac:	f1 f7       	brne	.-4      	; 0xbaa <init_motors+0xa>
     bae:	00 c0       	rjmp	.+0      	; 0xbb0 <init_motors+0x10>
     bb0:	00 00       	nop
        _delay_us(STOP);
        PORTB &= ~(1 << 4);
     bb2:	c4 98       	cbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bb4:	ff ef       	ldi	r31, 0xFF	; 255
     bb6:	23 ed       	ldi	r18, 0xD3	; 211
     bb8:	30 e3       	ldi	r19, 0x30	; 48
     bba:	f1 50       	subi	r31, 0x01	; 1
     bbc:	20 40       	sbci	r18, 0x00	; 0
     bbe:	30 40       	sbci	r19, 0x00	; 0
     bc0:	e1 f7       	brne	.-8      	; 0xbba <init_motors+0x1a>
     bc2:	00 c0       	rjmp	.+0      	; 0xbc4 <init_motors+0x24>
     bc4:	00 00       	nop
     bc6:	01 97       	sbiw	r24, 0x01	; 1
    set_16bitPWM1();
}

void init_esc(){
    int i;
    for (i = 0; i < 3; ++i){
     bc8:	69 f7       	brne	.-38     	; 0xba4 <init_motors+0x4>
#include "motors.h"

void init_motors(){
    init_esc();
    set_16bitPWM1();
     bca:	0c 94 a8 05 	jmp	0xb50	; 0xb50 <set_16bitPWM1>

00000bce <TIM16_WriteTCNT1>:
    TIM16_WriteTCNT1(1);
    ICR1 = (unsigned int) 65535;
    _delay_ms(100);
}

void TIM16_WriteTCNT1( unsigned int i ) {
     bce:	9c 01       	movw	r18, r24
    unsigned char sreg;
    /* Save global interrupt flag */ 
    sreg = SREG;
     bd0:	9f b7       	in	r25, 0x3f	; 63
    /* Disable interrupts */ 
    cli();
     bd2:	f8 94       	cli
    /* Set TCNTn to i */
    TCNT1 = i;
     bd4:	3d bd       	out	0x2d, r19	; 45
     bd6:	2c bd       	out	0x2c, r18	; 44
    sei();
     bd8:	78 94       	sei
    /* Restore global interrupt flag */ 
    SREG = sreg;
     bda:	9f bf       	out	0x3f, r25	; 63
     bdc:	08 95       	ret

00000bde <move>:
    OCR1B = Right motor PB6
    maybe OCR1C = Z motor? PB7

    NOTE: Does not activate AfroESC with Simonk firmware given less than 6
*/
void move(float left, float right, float z){
     bde:	4f 92       	push	r4
     be0:	5f 92       	push	r5
     be2:	6f 92       	push	r6
     be4:	7f 92       	push	r7
     be6:	8f 92       	push	r8
     be8:	9f 92       	push	r9
     bea:	af 92       	push	r10
     bec:	bf 92       	push	r11
     bee:	cf 92       	push	r12
     bf0:	df 92       	push	r13
     bf2:	ef 92       	push	r14
     bf4:	ff 92       	push	r15
     bf6:	0f 93       	push	r16
     bf8:	1f 93       	push	r17
     bfa:	cf 93       	push	r28
     bfc:	df 93       	push	r29
     bfe:	2b 01       	movw	r4, r22
     c00:	3c 01       	movw	r6, r24
     c02:	49 01       	movw	r8, r18
     c04:	5a 01       	movw	r10, r20
     c06:	67 01       	movw	r12, r14
     c08:	78 01       	movw	r14, r16
    
    if (left < (MIN_INPUT + SATURATE_DIFFERENCE)){
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 ef       	ldi	r20, 0xF0	; 240
     c10:	51 e4       	ldi	r21, 0x41	; 65
     c12:	0e 94 44 09 	call	0x1288	; 0x1288 <__cmpsf2>
     c16:	87 fd       	sbrc	r24, 7
     c18:	64 c0       	rjmp	.+200    	; 0xce2 <move+0x104>
        left = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (left > (MAX_INPUT - SATURATE_DIFFERENCE)){
     c1a:	20 e0       	ldi	r18, 0x00	; 0
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	4c e8       	ldi	r20, 0x8C	; 140
     c20:	52 e4       	ldi	r21, 0x42	; 66
     c22:	c3 01       	movw	r24, r6
     c24:	b2 01       	movw	r22, r4
     c26:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__gesf2>
     c2a:	18 16       	cp	r1, r24
     c2c:	0c f0       	brlt	.+2      	; 0xc30 <move+0x52>
     c2e:	67 c0       	rjmp	.+206    	; 0xcfe <move+0x120>
     c30:	08 ef       	ldi	r16, 0xF8	; 248
     c32:	1c e0       	ldi	r17, 0x0C	; 12
        left = MAX_INPUT - SATURATE_DIFFERENCE;
    }
    if (right < (MIN_INPUT + SATURATE_DIFFERENCE)){
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	40 ef       	ldi	r20, 0xF0	; 240
     c3a:	51 e4       	ldi	r21, 0x41	; 65
     c3c:	c5 01       	movw	r24, r10
     c3e:	b4 01       	movw	r22, r8
     c40:	0e 94 44 09 	call	0x1288	; 0x1288 <__cmpsf2>
     c44:	87 fd       	sbrc	r24, 7
     c46:	58 c0       	rjmp	.+176    	; 0xcf8 <move+0x11a>
        right = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (right > (MAX_INPUT - SATURATE_DIFFERENCE)){
     c48:	20 e0       	ldi	r18, 0x00	; 0
     c4a:	30 e0       	ldi	r19, 0x00	; 0
     c4c:	4c e8       	ldi	r20, 0x8C	; 140
     c4e:	52 e4       	ldi	r21, 0x42	; 66
     c50:	c5 01       	movw	r24, r10
     c52:	b4 01       	movw	r22, r8
     c54:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__gesf2>
     c58:	18 16       	cp	r1, r24
     c5a:	0c f0       	brlt	.+2      	; 0xc5e <move+0x80>
     c5c:	6d c0       	rjmp	.+218    	; 0xd38 <move+0x15a>
     c5e:	c8 ef       	ldi	r28, 0xF8	; 248
     c60:	dc e0       	ldi	r29, 0x0C	; 12
        right = MAX_INPUT - SATURATE_DIFFERENCE;
    }
    if (z < (MIN_INPUT + SATURATE_DIFFERENCE)){
     c62:	20 e0       	ldi	r18, 0x00	; 0
     c64:	30 e0       	ldi	r19, 0x00	; 0
     c66:	40 ef       	ldi	r20, 0xF0	; 240
     c68:	51 e4       	ldi	r21, 0x41	; 65
     c6a:	c7 01       	movw	r24, r14
     c6c:	b6 01       	movw	r22, r12
     c6e:	0e 94 44 09 	call	0x1288	; 0x1288 <__cmpsf2>
     c72:	87 fd       	sbrc	r24, 7
     c74:	39 c0       	rjmp	.+114    	; 0xce8 <move+0x10a>
        z = MIN_INPUT + SATURATE_DIFFERENCE;
    }
    if (z > (MAX_INPUT - SATURATE_DIFFERENCE)){
     c76:	20 e0       	ldi	r18, 0x00	; 0
     c78:	30 e0       	ldi	r19, 0x00	; 0
     c7a:	4c e8       	ldi	r20, 0x8C	; 140
     c7c:	52 e4       	ldi	r21, 0x42	; 66
     c7e:	c7 01       	movw	r24, r14
     c80:	b6 01       	movw	r22, r12
     c82:	0e 94 ca 0a 	call	0x1594	; 0x1594 <__gesf2>
     c86:	18 16       	cp	r1, r24
     c88:	0c f0       	brlt	.+2      	; 0xc8c <move+0xae>
     c8a:	4b c0       	rjmp	.+150    	; 0xd22 <move+0x144>
     c8c:	83 e3       	ldi	r24, 0x33	; 51
     c8e:	c8 2e       	mov	r12, r24
     c90:	dc 2c       	mov	r13, r12
     c92:	ec 2c       	mov	r14, r12
     c94:	8f e3       	ldi	r24, 0x3F	; 63
     c96:	f8 2e       	mov	r15, r24

    unsigned int left_speed, right_speed, z_speed;
    left_speed = (unsigned int)((left - MIN_INPUT)/((double)STEP) + MIN_SPEED);
    right_speed = (unsigned int)((right - MIN_INPUT)/((double)STEP) + MIN_SPEED);
    //This needs to be redone to account for a different speed controller
    z_speed = (unsigned int)(ICR1 * (z/((double)MAX_INPUT))); 
     c98:	66 b5       	in	r22, 0x26	; 38
     c9a:	77 b5       	in	r23, 0x27	; 39
     c9c:	80 e0       	ldi	r24, 0x00	; 0
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__floatunsisf>
     ca4:	a7 01       	movw	r20, r14
     ca6:	96 01       	movw	r18, r12
     ca8:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     cac:	0e 94 c2 09 	call	0x1384	; 0x1384 <__fixunssfsi>
    OCR1A = left_speed;
     cb0:	1b bd       	out	0x2b, r17	; 43
     cb2:	0a bd       	out	0x2a, r16	; 42
    OCR1B = right_speed;
     cb4:	d9 bd       	out	0x29, r29	; 41
     cb6:	c8 bd       	out	0x28, r28	; 40
    OCR1C = z_speed;
     cb8:	70 93 79 00 	sts	0x0079, r23
     cbc:	60 93 78 00 	sts	0x0078, r22

}
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	1f 91       	pop	r17
     cc6:	0f 91       	pop	r16
     cc8:	ff 90       	pop	r15
     cca:	ef 90       	pop	r14
     ccc:	df 90       	pop	r13
     cce:	cf 90       	pop	r12
     cd0:	bf 90       	pop	r11
     cd2:	af 90       	pop	r10
     cd4:	9f 90       	pop	r9
     cd6:	8f 90       	pop	r8
     cd8:	7f 90       	pop	r7
     cda:	6f 90       	pop	r6
     cdc:	5f 90       	pop	r5
     cde:	4f 90       	pop	r4
     ce0:	08 95       	ret
     ce2:	08 e7       	ldi	r16, 0x78	; 120
     ce4:	1a e0       	ldi	r17, 0x0A	; 10
     ce6:	a6 cf       	rjmp	.-180    	; 0xc34 <move+0x56>
     ce8:	9a e9       	ldi	r25, 0x9A	; 154
     cea:	c9 2e       	mov	r12, r25
     cec:	99 e9       	ldi	r25, 0x99	; 153
     cee:	d9 2e       	mov	r13, r25
     cf0:	ed 2c       	mov	r14, r13
     cf2:	9e e3       	ldi	r25, 0x3E	; 62
     cf4:	f9 2e       	mov	r15, r25
     cf6:	d0 cf       	rjmp	.-96     	; 0xc98 <move+0xba>
     cf8:	c8 e7       	ldi	r28, 0x78	; 120
     cfa:	da e0       	ldi	r29, 0x0A	; 10
     cfc:	b2 cf       	rjmp	.-156    	; 0xc62 <move+0x84>
     cfe:	20 e0       	ldi	r18, 0x00	; 0
     d00:	30 e0       	ldi	r19, 0x00	; 0
     d02:	40 e8       	ldi	r20, 0x80	; 128
     d04:	51 e4       	ldi	r21, 0x41	; 65
     d06:	c3 01       	movw	r24, r6
     d08:	b2 01       	movw	r22, r4
     d0a:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     d0e:	20 e0       	ldi	r18, 0x00	; 0
     d10:	30 e8       	ldi	r19, 0x80	; 128
     d12:	49 e0       	ldi	r20, 0x09	; 9
     d14:	55 e4       	ldi	r21, 0x45	; 69
     d16:	0e 94 66 08 	call	0x10cc	; 0x10cc <__addsf3>
     d1a:	0e 94 c2 09 	call	0x1384	; 0x1384 <__fixunssfsi>
     d1e:	8b 01       	movw	r16, r22
     d20:	89 cf       	rjmp	.-238    	; 0xc34 <move+0x56>
     d22:	20 e0       	ldi	r18, 0x00	; 0
     d24:	30 e0       	ldi	r19, 0x00	; 0
     d26:	48 ec       	ldi	r20, 0xC8	; 200
     d28:	52 e4       	ldi	r21, 0x42	; 66
     d2a:	c7 01       	movw	r24, r14
     d2c:	b6 01       	movw	r22, r12
     d2e:	0e 94 49 09 	call	0x1292	; 0x1292 <__divsf3>
     d32:	6b 01       	movw	r12, r22
     d34:	7c 01       	movw	r14, r24
     d36:	b0 cf       	rjmp	.-160    	; 0xc98 <move+0xba>
     d38:	20 e0       	ldi	r18, 0x00	; 0
     d3a:	30 e0       	ldi	r19, 0x00	; 0
     d3c:	40 e8       	ldi	r20, 0x80	; 128
     d3e:	51 e4       	ldi	r21, 0x41	; 65
     d40:	c5 01       	movw	r24, r10
     d42:	b4 01       	movw	r22, r8
     d44:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     d48:	20 e0       	ldi	r18, 0x00	; 0
     d4a:	30 e8       	ldi	r19, 0x80	; 128
     d4c:	49 e0       	ldi	r20, 0x09	; 9
     d4e:	55 e4       	ldi	r21, 0x45	; 69
     d50:	0e 94 66 08 	call	0x10cc	; 0x10cc <__addsf3>
     d54:	0e 94 c2 09 	call	0x1384	; 0x1384 <__fixunssfsi>
     d58:	eb 01       	movw	r28, r22
     d5a:	83 cf       	rjmp	.-250    	; 0xc62 <move+0x84>

00000d5c <init_HMC5883L>:
#include "magnometer.h"

void init_HMC5883L(void){

    i2c_start(HMC5883L_WRITE);
     d5c:	8c e3       	ldi	r24, 0x3C	; 60
     d5e:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
    i2c_write(0x00); // set pointer to CRA
     d62:	80 e0       	ldi	r24, 0x00	; 0
     d64:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_write(0x70); // write 0x70 to CRA
     d68:	80 e7       	ldi	r24, 0x70	; 112
     d6a:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_stop();
     d6e:	0e 94 58 03 	call	0x6b0	; 0x6b0 <i2c_stop>

    i2c_start(HMC5883L_WRITE);
     d72:	8c e3       	ldi	r24, 0x3C	; 60
     d74:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
    i2c_write(0x01); // set pointer to CRB
     d78:	81 e0       	ldi	r24, 0x01	; 1
     d7a:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_write(0xA0);
     d7e:	80 ea       	ldi	r24, 0xA0	; 160
     d80:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_stop();
     d84:	0e 94 58 03 	call	0x6b0	; 0x6b0 <i2c_stop>

    i2c_start(HMC5883L_WRITE);
     d88:	8c e3       	ldi	r24, 0x3C	; 60
     d8a:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
    i2c_write(0x02); // set pointer to measurement mode
     d8e:	82 e0       	ldi	r24, 0x02	; 2
     d90:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_write(0x00); // continous measurement
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_stop();
     d9a:	0c 94 58 03 	jmp	0x6b0	; 0x6b0 <i2c_stop>

00000d9e <getHeading>:
}
float getHeading(int16_t *x, int16_t *y, int16_t *z){
     d9e:	cf 92       	push	r12
     da0:	df 92       	push	r13
     da2:	ef 92       	push	r14
     da4:	ff 92       	push	r15
     da6:	0f 93       	push	r16
     da8:	1f 93       	push	r17
     daa:	cf 93       	push	r28
     dac:	df 93       	push	r29
     dae:	8c 01       	movw	r16, r24
     db0:	eb 01       	movw	r28, r22
     db2:	7a 01       	movw	r14, r20

    float headingDegrees;
    
    i2c_start(HMC5883L_WRITE);
     db4:	8c e3       	ldi	r24, 0x3C	; 60
     db6:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>
    i2c_write(0x03); // set pointer to X axis MSB
     dba:	83 e0       	ldi	r24, 0x03	; 3
     dbc:	0e 94 3b 02 	call	0x476	; 0x476 <i2c_write>
    i2c_stop();
     dc0:	0e 94 58 03 	call	0x6b0	; 0x6b0 <i2c_stop>

    i2c_start(HMC5883L_READ);
     dc4:	8d e3       	ldi	r24, 0x3D	; 61
     dc6:	0e 94 19 02 	call	0x432	; 0x432 <i2c_start>

    *x = ((uint8_t)i2c_read_ack())<<8;
     dca:	0e 94 4d 02 	call	0x49a	; 0x49a <i2c_read_ack>
     dce:	f8 01       	movw	r30, r16
     dd0:	10 82       	st	Z, r1
     dd2:	81 83       	std	Z+1, r24	; 0x01
    *x |= i2c_read_ack();
     dd4:	0e 94 4d 02 	call	0x49a	; 0x49a <i2c_read_ack>
     dd8:	f8 01       	movw	r30, r16
     dda:	20 81       	ld	r18, Z
     ddc:	31 81       	ldd	r19, Z+1	; 0x01
     dde:	28 2b       	or	r18, r24
     de0:	31 83       	std	Z+1, r19	; 0x01
     de2:	20 83       	st	Z, r18

    *z = ((uint8_t)i2c_read_ack())<<8;
     de4:	0e 94 4d 02 	call	0x49a	; 0x49a <i2c_read_ack>
     de8:	f7 01       	movw	r30, r14
     dea:	10 82       	st	Z, r1
     dec:	81 83       	std	Z+1, r24	; 0x01
    *z |= i2c_read_ack();
     dee:	0e 94 4d 02 	call	0x49a	; 0x49a <i2c_read_ack>
     df2:	f7 01       	movw	r30, r14
     df4:	20 81       	ld	r18, Z
     df6:	31 81       	ldd	r19, Z+1	; 0x01
     df8:	28 2b       	or	r18, r24
     dfa:	31 83       	std	Z+1, r19	; 0x01
     dfc:	20 83       	st	Z, r18

    *y = ((uint8_t)i2c_read_ack())<<8;
     dfe:	0e 94 4d 02 	call	0x49a	; 0x49a <i2c_read_ack>
     e02:	18 82       	st	Y, r1
     e04:	89 83       	std	Y+1, r24	; 0x01
    *y |= i2c_read_nack();
     e06:	0e 94 57 02 	call	0x4ae	; 0x4ae <i2c_read_nack>
     e0a:	28 81       	ld	r18, Y
     e0c:	39 81       	ldd	r19, Y+1	; 0x01
     e0e:	28 2b       	or	r18, r24
     e10:	39 83       	std	Y+1, r19	; 0x01
     e12:	28 83       	st	Y, r18

    i2c_stop();
     e14:	0e 94 58 03 	call	0x6b0	; 0x6b0 <i2c_stop>

    headingDegrees = atan2((double)*y,(double)*x) * 180 / 3.141592654 + 180;
     e18:	f8 01       	movw	r30, r16
     e1a:	60 81       	ld	r22, Z
     e1c:	71 81       	ldd	r23, Z+1	; 0x01
     e1e:	07 2e       	mov	r0, r23
     e20:	00 0c       	add	r0, r0
     e22:	88 0b       	sbc	r24, r24
     e24:	99 0b       	sbc	r25, r25
     e26:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__floatsisf>
     e2a:	6b 01       	movw	r12, r22
     e2c:	7c 01       	movw	r14, r24
     e2e:	68 81       	ld	r22, Y
     e30:	79 81       	ldd	r23, Y+1	; 0x01
     e32:	07 2e       	mov	r0, r23
     e34:	00 0c       	add	r0, r0
     e36:	88 0b       	sbc	r24, r24
     e38:	99 0b       	sbc	r25, r25
     e3a:	0e 94 f3 09 	call	0x13e6	; 0x13e6 <__floatsisf>
     e3e:	a7 01       	movw	r20, r14
     e40:	96 01       	movw	r18, r12
     e42:	0e 94 e5 08 	call	0x11ca	; 0x11ca <atan2>
     e46:	20 e0       	ldi	r18, 0x00	; 0
     e48:	30 e0       	ldi	r19, 0x00	; 0
     e4a:	44 e3       	ldi	r20, 0x34	; 52
     e4c:	53 e4       	ldi	r21, 0x43	; 67
     e4e:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     e52:	2b ed       	ldi	r18, 0xDB	; 219
     e54:	3f e0       	ldi	r19, 0x0F	; 15
     e56:	49 e4       	ldi	r20, 0x49	; 73
     e58:	50 e4       	ldi	r21, 0x40	; 64
     e5a:	0e 94 49 09 	call	0x1292	; 0x1292 <__divsf3>
     e5e:	20 e0       	ldi	r18, 0x00	; 0
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	44 e3       	ldi	r20, 0x34	; 52
     e64:	53 e4       	ldi	r21, 0x43	; 67
     e66:	0e 94 66 08 	call	0x10cc	; 0x10cc <__addsf3>

    return headingDegrees;
}
     e6a:	df 91       	pop	r29
     e6c:	cf 91       	pop	r28
     e6e:	1f 91       	pop	r17
     e70:	0f 91       	pop	r16
     e72:	ff 90       	pop	r15
     e74:	ef 90       	pop	r14
     e76:	df 90       	pop	r13
     e78:	cf 90       	pop	r12
     e7a:	08 95       	ret

00000e7c <get_distance>:
     e7c:	60 e0       	ldi	r22, 0x00	; 0
     e7e:	70 e0       	ldi	r23, 0x00	; 0
     e80:	cb 01       	movw	r24, r22
     e82:	08 95       	ret

00000e84 <print_distance>:
    return 0;
}

double print_distance(unsigned int pin){
    return 0;
}
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	70 e0       	ldi	r23, 0x00	; 0
     e88:	cb 01       	movw	r24, r22
     e8a:	08 95       	ret

00000e8c <enable_laser_sensor>:
void enable_laser_sensor(){
    //disable analog comparator interrupt, clear ACSR:ACIE
    ACSR &= ~(1 << ACIE);
     e8c:	43 98       	cbi	0x08, 3	; 8

    //enable analog comparator multiplexer, set SFIOR:ACME
    SFIOR |= (1 << ACME);
     e8e:	80 b5       	in	r24, 0x20	; 32
     e90:	88 60       	ori	r24, 0x08	; 8
     e92:	80 bd       	out	0x20, r24	; 32

    //set AIN1 to laser sensor pin
    ADMUX &= 0b11111000; //clear the admux input pin bits
     e94:	87 b1       	in	r24, 0x07	; 7
     e96:	88 7f       	andi	r24, 0xF8	; 248
     e98:	87 b9       	out	0x07, r24	; 7
    ADMUX |= LASER_SENSOR;  //set the new bits
     e9a:	38 9a       	sbi	0x07, 0	; 7
    
    //enable analog comparator, clear ACSR:ACD
    ACSR &= ~(1 << ACD);
     e9c:	47 98       	cbi	0x08, 7	; 8
    
    //set comparator interrupt on rising output edge, set ACSR:ACIS1, set ACSR:ACIS0
    ACSR |= (1 << ACIS1) | (1 << ACIS0);
     e9e:	88 b1       	in	r24, 0x08	; 8
     ea0:	83 60       	ori	r24, 0x03	; 3
     ea2:	88 b9       	out	0x08, r24	; 8
    
    //enable analog comparator interrupt, set ACSR:ACIE
    ACSR |= (1 << ACIE);
     ea4:	43 9a       	sbi	0x08, 3	; 8
     ea6:	08 95       	ret

00000ea8 <disable_laser_sensor>:
    
    //Be sure to handle the interrupt until ACSR:ACO goes low
}
void disable_laser_sensor(){
    //disable analog comparator interrupt, clear ACSR:ACIE
    ACSR &= ~(1 << ACIE);
     ea8:	43 98       	cbi	0x08, 3	; 8

    //disable analog comparator, set ACSR:ACD
    ACSR |= (1 << ACD);
     eaa:	47 9a       	sbi	0x08, 7	; 8

    //disable analog comparator multiplexor, clear SFIOR:ACME
    SFIOR &= ~(1 << ACME);
     eac:	80 b5       	in	r24, 0x20	; 32
     eae:	87 7f       	andi	r24, 0xF7	; 247
     eb0:	80 bd       	out	0x20, r24	; 32
     eb2:	08 95       	ret

00000eb4 <laser_off>:
}

void laser_off(){
    PORTB |= (1 << LASER);
     eb4:	c0 9a       	sbi	0x18, 0	; 24
     eb6:	08 95       	ret

00000eb8 <laser_on>:
}
void laser_on(){
    PORTB &= ~(1 << LASER);
     eb8:	c0 98       	cbi	0x18, 0	; 24
     eba:	08 95       	ret

00000ebc <calibrate_pressure_sensor>:
#define	PRESSURESENSOR_C

#include "pressuresensor.h"

void calibrate_pressure_sensor(){
	PSENSOR_MIN = get_voltage(PSENSOR_PIN);;
     ebc:	80 e0       	ldi	r24, 0x00	; 0
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	0e 94 8f 03 	call	0x71e	; 0x71e <get_voltage>
     ec4:	60 93 4c 01 	sts	0x014C, r22
     ec8:	70 93 4d 01 	sts	0x014D, r23
     ecc:	80 93 4e 01 	sts	0x014E, r24
     ed0:	90 93 4f 01 	sts	0x014F, r25
     ed4:	08 95       	ret

00000ed6 <get_depth_mpa>:
}

double get_depth_mpa(){
     ed6:	8f 92       	push	r8
     ed8:	9f 92       	push	r9
     eda:	af 92       	push	r10
     edc:	bf 92       	push	r11
     ede:	cf 92       	push	r12
     ee0:	df 92       	push	r13
     ee2:	ef 92       	push	r14
     ee4:	ff 92       	push	r15
	return 1.2 * (get_voltage(PSENSOR_PIN) - PSENSOR_MIN)/(4.5-PSENSOR_MIN);
     ee6:	80 e0       	ldi	r24, 0x00	; 0
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	0e 94 8f 03 	call	0x71e	; 0x71e <get_voltage>
     eee:	20 91 4c 01 	lds	r18, 0x014C
     ef2:	30 91 4d 01 	lds	r19, 0x014D
     ef6:	40 91 4e 01 	lds	r20, 0x014E
     efa:	50 91 4f 01 	lds	r21, 0x014F
     efe:	80 90 4c 01 	lds	r8, 0x014C
     f02:	90 90 4d 01 	lds	r9, 0x014D
     f06:	a0 90 4e 01 	lds	r10, 0x014E
     f0a:	b0 90 4f 01 	lds	r11, 0x014F
     f0e:	0e 94 65 08 	call	0x10ca	; 0x10ca <__subsf3>
     f12:	2a e9       	ldi	r18, 0x9A	; 154
     f14:	39 e9       	ldi	r19, 0x99	; 153
     f16:	49 e9       	ldi	r20, 0x99	; 153
     f18:	5f e3       	ldi	r21, 0x3F	; 63
     f1a:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     f1e:	6b 01       	movw	r12, r22
     f20:	7c 01       	movw	r14, r24
     f22:	a5 01       	movw	r20, r10
     f24:	94 01       	movw	r18, r8
     f26:	60 e0       	ldi	r22, 0x00	; 0
     f28:	70 e0       	ldi	r23, 0x00	; 0
     f2a:	80 e9       	ldi	r24, 0x90	; 144
     f2c:	90 e4       	ldi	r25, 0x40	; 64
     f2e:	0e 94 65 08 	call	0x10ca	; 0x10ca <__subsf3>
     f32:	9b 01       	movw	r18, r22
     f34:	ac 01       	movw	r20, r24
     f36:	c7 01       	movw	r24, r14
     f38:	b6 01       	movw	r22, r12
     f3a:	0e 94 49 09 	call	0x1292	; 0x1292 <__divsf3>
}
     f3e:	ff 90       	pop	r15
     f40:	ef 90       	pop	r14
     f42:	df 90       	pop	r13
     f44:	cf 90       	pop	r12
     f46:	bf 90       	pop	r11
     f48:	af 90       	pop	r10
     f4a:	9f 90       	pop	r9
     f4c:	8f 90       	pop	r8
     f4e:	08 95       	ret

00000f50 <get_depth_feet>:
     f50:	0e 94 6b 07 	call	0xed6	; 0xed6 <get_depth_mpa>
     f54:	29 ef       	ldi	r18, 0xF9	; 249
     f56:	37 e4       	ldi	r19, 0x47	; 71
     f58:	47 ea       	ldi	r20, 0xA7	; 167
     f5a:	53 e4       	ldi	r21, 0x43	; 67
     f5c:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__mulsf3>
     f60:	08 95       	ret

00000f62 <main>:
void turn(int degrees);
void forward();
void reverse();


int main(){
     f62:	cf 93       	push	r28
     f64:	df 93       	push	r29
     f66:	cd b7       	in	r28, 0x3d	; 61
     f68:	de b7       	in	r29, 0x3e	; 62
     f6a:	2f 97       	sbiw	r28, 0x0f	; 15
     f6c:	0f b6       	in	r0, 0x3f	; 63
     f6e:	f8 94       	cli
     f70:	de bf       	out	0x3e, r29	; 62
     f72:	0f be       	out	0x3f, r0	; 63
     f74:	cd bf       	out	0x3d, r28	; 61
    DDRB = 0xFF;
     f76:	8f ef       	ldi	r24, 0xFF	; 255
     f78:	87 bb       	out	0x17, r24	; 23
    PORTB = 0;
     f7a:	18 ba       	out	0x18, r1	; 24
    USART0_Init(MYUBRR);
     f7c:	87 e6       	ldi	r24, 0x67	; 103
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	0e 94 30 05 	call	0xa60	; 0xa60 <USART0_Init>
    USART0_send_string((unsigned char *)"USART0 (RS232) Initialized\r");
     f84:	80 e0       	ldi	r24, 0x00	; 0
     f86:	91 e0       	ldi	r25, 0x01	; 1
     f88:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>

    enable_adc();
     f8c:	0e 94 5c 03 	call	0x6b8	; 0x6b8 <enable_adc>
    calibrate_pressure_sensor();
     f90:	0e 94 5e 07 	call	0xebc	; 0xebc <calibrate_pressure_sensor>
    //init_HMC5883L();
    init_motors();
     f94:	0e 94 d0 05 	call	0xba0	; 0xba0 <init_motors>
    char buffer[10];

    unsigned char data[MAX_STRING_SIZE];
    int i;
    for (i = 0; i < MAX_STRING_SIZE; ++i){
        data[i] = '\0';
     f98:	1b 86       	std	Y+11, r1	; 0x0b
     f9a:	1c 86       	std	Y+12, r1	; 0x0c
     f9c:	1d 86       	std	Y+13, r1	; 0x0d
     f9e:	1f 86       	std	Y+15, r1	; 0x0f
    }
    data[MAX_STRING_SIZE - 2] = '~';
     fa0:	8e e7       	ldi	r24, 0x7E	; 126
     fa2:	8e 87       	std	Y+14, r24	; 0x0e

    move(50,50,50);
     fa4:	e1 2c       	mov	r14, r1
     fa6:	f1 2c       	mov	r15, r1
     fa8:	08 e4       	ldi	r16, 0x48	; 72
     faa:	12 e4       	ldi	r17, 0x42	; 66
     fac:	a8 01       	movw	r20, r16
     fae:	97 01       	movw	r18, r14
     fb0:	c8 01       	movw	r24, r16
     fb2:	b7 01       	movw	r22, r14
     fb4:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
        else if (strcmp((char *)data,"fff~") == 0){ //0x66 0x66 0x66 0x7e or 102 102 102 126
            calibrate_pressure_sensor();
            USART0_send_string(data);
        }
        else if (strcmp((char *)data,"222~") == 0){
            data[0] = 's';
     fb8:	23 e7       	ldi	r18, 0x73	; 115
     fba:	32 2e       	mov	r3, r18
            data[1] = 't';
     fbc:	34 e7       	ldi	r19, 0x74	; 116
     fbe:	c3 2e       	mov	r12, r19
            data[2] = 'o';
     fc0:	4f e6       	ldi	r20, 0x6F	; 111
     fc2:	d4 2e       	mov	r13, r20
    }
    data[MAX_STRING_SIZE - 2] = '~';

    move(50,50,50);
    while (1){
        USART0_send_string((unsigned char*)"Depth: ");
     fc4:	8c e1       	ldi	r24, 0x1C	; 28
     fc6:	91 e0       	ldi	r25, 0x01	; 1
     fc8:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_send_string((unsigned char *)dtostrf(get_depth_feet(),3,7,buffer));
     fcc:	0e 94 a8 07 	call	0xf50	; 0xf50 <get_depth_feet>
     fd0:	8e 01       	movw	r16, r28
     fd2:	0f 5f       	subi	r16, 0xFF	; 255
     fd4:	1f 4f       	sbci	r17, 0xFF	; 255
     fd6:	27 e0       	ldi	r18, 0x07	; 7
     fd8:	43 e0       	ldi	r20, 0x03	; 3
     fda:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <dtostrf>
     fde:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_send_string((unsigned char*)"\r");
     fe2:	8a e1       	ldi	r24, 0x1A	; 26
     fe4:	91 e0       	ldi	r25, 0x01	; 1
     fe6:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_send_string((unsigned char*)"Voltage: ");
     fea:	84 e2       	ldi	r24, 0x24	; 36
     fec:	91 e0       	ldi	r25, 0x01	; 1
     fee:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_send_string((unsigned char *)dtostrf(get_voltage(PSENSOR_PIN),3,7,buffer));
     ff2:	80 e0       	ldi	r24, 0x00	; 0
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	0e 94 8f 03 	call	0x71e	; 0x71e <get_voltage>
     ffa:	27 e0       	ldi	r18, 0x07	; 7
     ffc:	43 e0       	ldi	r20, 0x03	; 3
     ffe:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <dtostrf>
    1002:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_send_string((unsigned char*)"\r");
    1006:	8a e1       	ldi	r24, 0x1A	; 26
    1008:	91 e0       	ldi	r25, 0x01	; 1
    100a:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
        USART0_Receive_String(data);
    100e:	ce 01       	movw	r24, r28
    1010:	0b 96       	adiw	r24, 0x0b	; 11
    1012:	0e 94 61 05 	call	0xac2	; 0xac2 <USART0_Receive_String>
        // USART0_send_string(data);

        if (strcmp((char *)data,"eee~") == 0){
    1016:	6e e2       	ldi	r22, 0x2E	; 46
    1018:	71 e0       	ldi	r23, 0x01	; 1
    101a:	ce 01       	movw	r24, r28
    101c:	0b 96       	adiw	r24, 0x0b	; 11
    101e:	0e 94 90 0b 	call	0x1720	; 0x1720 <strcmp>
    1022:	89 2b       	or	r24, r25
    1024:	19 f1       	breq	.+70     	; 0x106c <main+0x10a>
            USART0_send_string((unsigned char *)"eee~");
            path1();
        }
        else if (strcmp((char *)data,"fff~") == 0){ //0x66 0x66 0x66 0x7e or 102 102 102 126
    1026:	63 e3       	ldi	r22, 0x33	; 51
    1028:	71 e0       	ldi	r23, 0x01	; 1
    102a:	ce 01       	movw	r24, r28
    102c:	0b 96       	adiw	r24, 0x0b	; 11
    102e:	0e 94 90 0b 	call	0x1720	; 0x1720 <strcmp>
    1032:	89 2b       	or	r24, r25
    1034:	09 f4       	brne	.+2      	; 0x1038 <main+0xd6>
    1036:	42 c0       	rjmp	.+132    	; 0x10bc <main+0x15a>
            calibrate_pressure_sensor();
            USART0_send_string(data);
        }
        else if (strcmp((char *)data,"222~") == 0){
    1038:	68 e3       	ldi	r22, 0x38	; 56
    103a:	71 e0       	ldi	r23, 0x01	; 1
    103c:	ce 01       	movw	r24, r28
    103e:	0b 96       	adiw	r24, 0x0b	; 11
    1040:	0e 94 90 0b 	call	0x1720	; 0x1720 <strcmp>
    1044:	89 2b       	or	r24, r25
    1046:	c9 f4       	brne	.+50     	; 0x107a <main+0x118>
            data[0] = 's';
    1048:	3b 86       	std	Y+11, r3	; 0x0b
            data[1] = 't';
    104a:	cc 86       	std	Y+12, r12	; 0x0c
            data[2] = 'o';
    104c:	dd 86       	std	Y+13, r13	; 0x0d
            move(50,50,50);
    104e:	e1 2c       	mov	r14, r1
    1050:	f1 2c       	mov	r15, r1
    1052:	08 e4       	ldi	r16, 0x48	; 72
    1054:	12 e4       	ldi	r17, 0x42	; 66
    1056:	a8 01       	movw	r20, r16
    1058:	97 01       	movw	r18, r14
    105a:	c8 01       	movw	r24, r16
    105c:	b7 01       	movw	r22, r14
    105e:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
            USART0_send_string(data);
    1062:	ce 01       	movw	r24, r28
    1064:	0b 96       	adiw	r24, 0x0b	; 11
    1066:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
    106a:	ac cf       	rjmp	.-168    	; 0xfc4 <main+0x62>
        USART0_send_string((unsigned char*)"\r");
        USART0_Receive_String(data);
        // USART0_send_string(data);

        if (strcmp((char *)data,"eee~") == 0){
            USART0_send_string((unsigned char *)"eee~");
    106c:	8e e2       	ldi	r24, 0x2E	; 46
    106e:	91 e0       	ldi	r25, 0x01	; 1
    1070:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
            path1();
    1074:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <path1>
    1078:	a5 cf       	rjmp	.-182    	; 0xfc4 <main+0x62>
            move(50,50,50);
            USART0_send_string(data);
        }
        else{
            // USART0_send_string((unsigned char *)"Moving: ");
            USART0_send_string(data);
    107a:	ce 01       	movw	r24, r28
    107c:	0b 96       	adiw	r24, 0x0b	; 11
    107e:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
            move((float)data[0],(float)data[1],(float)data[2]);
    1082:	6d 85       	ldd	r22, Y+13	; 0x0d
    1084:	70 e0       	ldi	r23, 0x00	; 0
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__floatunsisf>
    108e:	4b 01       	movw	r8, r22
    1090:	5c 01       	movw	r10, r24
    1092:	6c 85       	ldd	r22, Y+12	; 0x0c
    1094:	70 e0       	ldi	r23, 0x00	; 0
    1096:	80 e0       	ldi	r24, 0x00	; 0
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__floatunsisf>
    109e:	2b 01       	movw	r4, r22
    10a0:	3c 01       	movw	r6, r24
    10a2:	6b 85       	ldd	r22, Y+11	; 0x0b
    10a4:	70 e0       	ldi	r23, 0x00	; 0
    10a6:	80 e0       	ldi	r24, 0x00	; 0
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <__floatunsisf>
    10ae:	85 01       	movw	r16, r10
    10b0:	74 01       	movw	r14, r8
    10b2:	a3 01       	movw	r20, r6
    10b4:	92 01       	movw	r18, r4
    10b6:	0e 94 ef 05 	call	0xbde	; 0xbde <move>
    10ba:	84 cf       	rjmp	.-248    	; 0xfc4 <main+0x62>
        if (strcmp((char *)data,"eee~") == 0){
            USART0_send_string((unsigned char *)"eee~");
            path1();
        }
        else if (strcmp((char *)data,"fff~") == 0){ //0x66 0x66 0x66 0x7e or 102 102 102 126
            calibrate_pressure_sensor();
    10bc:	0e 94 5e 07 	call	0xebc	; 0xebc <calibrate_pressure_sensor>
            USART0_send_string(data);
    10c0:	ce 01       	movw	r24, r28
    10c2:	0b 96       	adiw	r24, 0x0b	; 11
    10c4:	0e 94 46 05 	call	0xa8c	; 0xa8c <USART0_send_string>
    10c8:	7d cf       	rjmp	.-262    	; 0xfc4 <main+0x62>

000010ca <__subsf3>:
    10ca:	50 58       	subi	r21, 0x80	; 128

000010cc <__addsf3>:
    10cc:	bb 27       	eor	r27, r27
    10ce:	aa 27       	eor	r26, r26
    10d0:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__addsf3x>
    10d4:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__fp_round>
    10d8:	0e 94 82 0a 	call	0x1504	; 0x1504 <__fp_pscA>
    10dc:	38 f0       	brcs	.+14     	; 0x10ec <__addsf3+0x20>
    10de:	0e 94 89 0a 	call	0x1512	; 0x1512 <__fp_pscB>
    10e2:	20 f0       	brcs	.+8      	; 0x10ec <__addsf3+0x20>
    10e4:	39 f4       	brne	.+14     	; 0x10f4 <__addsf3+0x28>
    10e6:	9f 3f       	cpi	r25, 0xFF	; 255
    10e8:	19 f4       	brne	.+6      	; 0x10f0 <__addsf3+0x24>
    10ea:	26 f4       	brtc	.+8      	; 0x10f4 <__addsf3+0x28>
    10ec:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <__fp_nan>
    10f0:	0e f4       	brtc	.+2      	; 0x10f4 <__addsf3+0x28>
    10f2:	e0 95       	com	r30
    10f4:	e7 fb       	bst	r30, 7
    10f6:	0c 94 52 0a 	jmp	0x14a4	; 0x14a4 <__fp_inf>

000010fa <__addsf3x>:
    10fa:	e9 2f       	mov	r30, r25
    10fc:	0e 94 a1 0a 	call	0x1542	; 0x1542 <__fp_split3>
    1100:	58 f3       	brcs	.-42     	; 0x10d8 <__addsf3+0xc>
    1102:	ba 17       	cp	r27, r26
    1104:	62 07       	cpc	r22, r18
    1106:	73 07       	cpc	r23, r19
    1108:	84 07       	cpc	r24, r20
    110a:	95 07       	cpc	r25, r21
    110c:	20 f0       	brcs	.+8      	; 0x1116 <__stack+0x17>
    110e:	79 f4       	brne	.+30     	; 0x112e <__stack+0x2f>
    1110:	a6 f5       	brtc	.+104    	; 0x117a <__stack+0x7b>
    1112:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_zero>
    1116:	0e f4       	brtc	.+2      	; 0x111a <__stack+0x1b>
    1118:	e0 95       	com	r30
    111a:	0b 2e       	mov	r0, r27
    111c:	ba 2f       	mov	r27, r26
    111e:	a0 2d       	mov	r26, r0
    1120:	0b 01       	movw	r0, r22
    1122:	b9 01       	movw	r22, r18
    1124:	90 01       	movw	r18, r0
    1126:	0c 01       	movw	r0, r24
    1128:	ca 01       	movw	r24, r20
    112a:	a0 01       	movw	r20, r0
    112c:	11 24       	eor	r1, r1
    112e:	ff 27       	eor	r31, r31
    1130:	59 1b       	sub	r21, r25
    1132:	99 f0       	breq	.+38     	; 0x115a <__stack+0x5b>
    1134:	59 3f       	cpi	r21, 0xF9	; 249
    1136:	50 f4       	brcc	.+20     	; 0x114c <__stack+0x4d>
    1138:	50 3e       	cpi	r21, 0xE0	; 224
    113a:	68 f1       	brcs	.+90     	; 0x1196 <__stack+0x97>
    113c:	1a 16       	cp	r1, r26
    113e:	f0 40       	sbci	r31, 0x00	; 0
    1140:	a2 2f       	mov	r26, r18
    1142:	23 2f       	mov	r18, r19
    1144:	34 2f       	mov	r19, r20
    1146:	44 27       	eor	r20, r20
    1148:	58 5f       	subi	r21, 0xF8	; 248
    114a:	f3 cf       	rjmp	.-26     	; 0x1132 <__stack+0x33>
    114c:	46 95       	lsr	r20
    114e:	37 95       	ror	r19
    1150:	27 95       	ror	r18
    1152:	a7 95       	ror	r26
    1154:	f0 40       	sbci	r31, 0x00	; 0
    1156:	53 95       	inc	r21
    1158:	c9 f7       	brne	.-14     	; 0x114c <__stack+0x4d>
    115a:	7e f4       	brtc	.+30     	; 0x117a <__stack+0x7b>
    115c:	1f 16       	cp	r1, r31
    115e:	ba 0b       	sbc	r27, r26
    1160:	62 0b       	sbc	r22, r18
    1162:	73 0b       	sbc	r23, r19
    1164:	84 0b       	sbc	r24, r20
    1166:	ba f0       	brmi	.+46     	; 0x1196 <__stack+0x97>
    1168:	91 50       	subi	r25, 0x01	; 1
    116a:	a1 f0       	breq	.+40     	; 0x1194 <__stack+0x95>
    116c:	ff 0f       	add	r31, r31
    116e:	bb 1f       	adc	r27, r27
    1170:	66 1f       	adc	r22, r22
    1172:	77 1f       	adc	r23, r23
    1174:	88 1f       	adc	r24, r24
    1176:	c2 f7       	brpl	.-16     	; 0x1168 <__stack+0x69>
    1178:	0e c0       	rjmp	.+28     	; 0x1196 <__stack+0x97>
    117a:	ba 0f       	add	r27, r26
    117c:	62 1f       	adc	r22, r18
    117e:	73 1f       	adc	r23, r19
    1180:	84 1f       	adc	r24, r20
    1182:	48 f4       	brcc	.+18     	; 0x1196 <__stack+0x97>
    1184:	87 95       	ror	r24
    1186:	77 95       	ror	r23
    1188:	67 95       	ror	r22
    118a:	b7 95       	ror	r27
    118c:	f7 95       	ror	r31
    118e:	9e 3f       	cpi	r25, 0xFE	; 254
    1190:	08 f0       	brcs	.+2      	; 0x1194 <__stack+0x95>
    1192:	b0 cf       	rjmp	.-160    	; 0x10f4 <__addsf3+0x28>
    1194:	93 95       	inc	r25
    1196:	88 0f       	add	r24, r24
    1198:	08 f0       	brcs	.+2      	; 0x119c <__stack+0x9d>
    119a:	99 27       	eor	r25, r25
    119c:	ee 0f       	add	r30, r30
    119e:	97 95       	ror	r25
    11a0:	87 95       	ror	r24
    11a2:	08 95       	ret
    11a4:	0e 94 82 0a 	call	0x1504	; 0x1504 <__fp_pscA>
    11a8:	60 f0       	brcs	.+24     	; 0x11c2 <__stack+0xc3>
    11aa:	80 e8       	ldi	r24, 0x80	; 128
    11ac:	91 e0       	ldi	r25, 0x01	; 1
    11ae:	09 f4       	brne	.+2      	; 0x11b2 <__stack+0xb3>
    11b0:	9e ef       	ldi	r25, 0xFE	; 254
    11b2:	0e 94 89 0a 	call	0x1512	; 0x1512 <__fp_pscB>
    11b6:	28 f0       	brcs	.+10     	; 0x11c2 <__stack+0xc3>
    11b8:	40 e8       	ldi	r20, 0x80	; 128
    11ba:	51 e0       	ldi	r21, 0x01	; 1
    11bc:	71 f4       	brne	.+28     	; 0x11da <atan2+0x10>
    11be:	5e ef       	ldi	r21, 0xFE	; 254
    11c0:	0c c0       	rjmp	.+24     	; 0x11da <atan2+0x10>
    11c2:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <__fp_nan>
    11c6:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_zero>

000011ca <atan2>:
    11ca:	e9 2f       	mov	r30, r25
    11cc:	e0 78       	andi	r30, 0x80	; 128
    11ce:	0e 94 a1 0a 	call	0x1542	; 0x1542 <__fp_split3>
    11d2:	40 f3       	brcs	.-48     	; 0x11a4 <__stack+0xa5>
    11d4:	09 2e       	mov	r0, r25
    11d6:	05 2a       	or	r0, r21
    11d8:	b1 f3       	breq	.-20     	; 0x11c6 <__stack+0xc7>
    11da:	26 17       	cp	r18, r22
    11dc:	37 07       	cpc	r19, r23
    11de:	48 07       	cpc	r20, r24
    11e0:	59 07       	cpc	r21, r25
    11e2:	38 f0       	brcs	.+14     	; 0x11f2 <atan2+0x28>
    11e4:	0e 2e       	mov	r0, r30
    11e6:	07 f8       	bld	r0, 7
    11e8:	e0 25       	eor	r30, r0
    11ea:	69 f0       	breq	.+26     	; 0x1206 <atan2+0x3c>
    11ec:	e0 25       	eor	r30, r0
    11ee:	e0 64       	ori	r30, 0x40	; 64
    11f0:	0a c0       	rjmp	.+20     	; 0x1206 <atan2+0x3c>
    11f2:	ef 63       	ori	r30, 0x3F	; 63
    11f4:	07 f8       	bld	r0, 7
    11f6:	00 94       	com	r0
    11f8:	07 fa       	bst	r0, 7
    11fa:	db 01       	movw	r26, r22
    11fc:	b9 01       	movw	r22, r18
    11fe:	9d 01       	movw	r18, r26
    1200:	dc 01       	movw	r26, r24
    1202:	ca 01       	movw	r24, r20
    1204:	ad 01       	movw	r20, r26
    1206:	ef 93       	push	r30
    1208:	0e 94 60 09 	call	0x12c0	; 0x12c0 <__divsf3_pse>
    120c:	0e 94 90 0a 	call	0x1520	; 0x1520 <__fp_round>
    1210:	0e 94 15 09 	call	0x122a	; 0x122a <atan>
    1214:	5f 91       	pop	r21
    1216:	55 23       	and	r21, r21
    1218:	39 f0       	breq	.+14     	; 0x1228 <atan2+0x5e>
    121a:	2b ed       	ldi	r18, 0xDB	; 219
    121c:	3f e0       	ldi	r19, 0x0F	; 15
    121e:	49 e4       	ldi	r20, 0x49	; 73
    1220:	50 fd       	sbrc	r21, 0
    1222:	49 ec       	ldi	r20, 0xC9	; 201
    1224:	0c 94 66 08 	jmp	0x10cc	; 0x10cc <__addsf3>
    1228:	08 95       	ret

0000122a <atan>:
    122a:	df 93       	push	r29
    122c:	dd 27       	eor	r29, r29
    122e:	b9 2f       	mov	r27, r25
    1230:	bf 77       	andi	r27, 0x7F	; 127
    1232:	40 e8       	ldi	r20, 0x80	; 128
    1234:	5f e3       	ldi	r21, 0x3F	; 63
    1236:	16 16       	cp	r1, r22
    1238:	17 06       	cpc	r1, r23
    123a:	48 07       	cpc	r20, r24
    123c:	5b 07       	cpc	r21, r27
    123e:	18 f4       	brcc	.+6      	; 0x1246 <atan+0x1c>
    1240:	d9 2f       	mov	r29, r25
    1242:	0e 94 cf 0a 	call	0x159e	; 0x159e <inverse>
    1246:	9f 93       	push	r25
    1248:	8f 93       	push	r24
    124a:	7f 93       	push	r23
    124c:	6f 93       	push	r22
    124e:	0e 94 44 0b 	call	0x1688	; 0x1688 <square>
    1252:	ec e8       	ldi	r30, 0x8C	; 140
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	0e 94 5b 0a 	call	0x14b6	; 0x14b6 <__fp_powser>
    125a:	0e 94 90 0a 	call	0x1520	; 0x1520 <__fp_round>
    125e:	2f 91       	pop	r18
    1260:	3f 91       	pop	r19
    1262:	4f 91       	pop	r20
    1264:	5f 91       	pop	r21
    1266:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__mulsf3x>
    126a:	dd 23       	and	r29, r29
    126c:	51 f0       	breq	.+20     	; 0x1282 <atan+0x58>
    126e:	90 58       	subi	r25, 0x80	; 128
    1270:	a2 ea       	ldi	r26, 0xA2	; 162
    1272:	2a ed       	ldi	r18, 0xDA	; 218
    1274:	3f e0       	ldi	r19, 0x0F	; 15
    1276:	49 ec       	ldi	r20, 0xC9	; 201
    1278:	5f e3       	ldi	r21, 0x3F	; 63
    127a:	d0 78       	andi	r29, 0x80	; 128
    127c:	5d 27       	eor	r21, r29
    127e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__addsf3x>
    1282:	df 91       	pop	r29
    1284:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__fp_round>

00001288 <__cmpsf2>:
    1288:	0e 94 2e 0a 	call	0x145c	; 0x145c <__fp_cmp>
    128c:	08 f4       	brcc	.+2      	; 0x1290 <__cmpsf2+0x8>
    128e:	81 e0       	ldi	r24, 0x01	; 1
    1290:	08 95       	ret

00001292 <__divsf3>:
    1292:	0e 94 5d 09 	call	0x12ba	; 0x12ba <__divsf3x>
    1296:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__fp_round>
    129a:	0e 94 89 0a 	call	0x1512	; 0x1512 <__fp_pscB>
    129e:	58 f0       	brcs	.+22     	; 0x12b6 <__divsf3+0x24>
    12a0:	0e 94 82 0a 	call	0x1504	; 0x1504 <__fp_pscA>
    12a4:	40 f0       	brcs	.+16     	; 0x12b6 <__divsf3+0x24>
    12a6:	29 f4       	brne	.+10     	; 0x12b2 <__divsf3+0x20>
    12a8:	5f 3f       	cpi	r21, 0xFF	; 255
    12aa:	29 f0       	breq	.+10     	; 0x12b6 <__divsf3+0x24>
    12ac:	0c 94 52 0a 	jmp	0x14a4	; 0x14a4 <__fp_inf>
    12b0:	51 11       	cpse	r21, r1
    12b2:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__fp_szero>
    12b6:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <__fp_nan>

000012ba <__divsf3x>:
    12ba:	0e 94 a1 0a 	call	0x1542	; 0x1542 <__fp_split3>
    12be:	68 f3       	brcs	.-38     	; 0x129a <__divsf3+0x8>

000012c0 <__divsf3_pse>:
    12c0:	99 23       	and	r25, r25
    12c2:	b1 f3       	breq	.-20     	; 0x12b0 <__divsf3+0x1e>
    12c4:	55 23       	and	r21, r21
    12c6:	91 f3       	breq	.-28     	; 0x12ac <__divsf3+0x1a>
    12c8:	95 1b       	sub	r25, r21
    12ca:	55 0b       	sbc	r21, r21
    12cc:	bb 27       	eor	r27, r27
    12ce:	aa 27       	eor	r26, r26
    12d0:	62 17       	cp	r22, r18
    12d2:	73 07       	cpc	r23, r19
    12d4:	84 07       	cpc	r24, r20
    12d6:	38 f0       	brcs	.+14     	; 0x12e6 <__divsf3_pse+0x26>
    12d8:	9f 5f       	subi	r25, 0xFF	; 255
    12da:	5f 4f       	sbci	r21, 0xFF	; 255
    12dc:	22 0f       	add	r18, r18
    12de:	33 1f       	adc	r19, r19
    12e0:	44 1f       	adc	r20, r20
    12e2:	aa 1f       	adc	r26, r26
    12e4:	a9 f3       	breq	.-22     	; 0x12d0 <__divsf3_pse+0x10>
    12e6:	35 d0       	rcall	.+106    	; 0x1352 <__divsf3_pse+0x92>
    12e8:	0e 2e       	mov	r0, r30
    12ea:	3a f0       	brmi	.+14     	; 0x12fa <__divsf3_pse+0x3a>
    12ec:	e0 e8       	ldi	r30, 0x80	; 128
    12ee:	32 d0       	rcall	.+100    	; 0x1354 <__divsf3_pse+0x94>
    12f0:	91 50       	subi	r25, 0x01	; 1
    12f2:	50 40       	sbci	r21, 0x00	; 0
    12f4:	e6 95       	lsr	r30
    12f6:	00 1c       	adc	r0, r0
    12f8:	ca f7       	brpl	.-14     	; 0x12ec <__divsf3_pse+0x2c>
    12fa:	2b d0       	rcall	.+86     	; 0x1352 <__divsf3_pse+0x92>
    12fc:	fe 2f       	mov	r31, r30
    12fe:	29 d0       	rcall	.+82     	; 0x1352 <__divsf3_pse+0x92>
    1300:	66 0f       	add	r22, r22
    1302:	77 1f       	adc	r23, r23
    1304:	88 1f       	adc	r24, r24
    1306:	bb 1f       	adc	r27, r27
    1308:	26 17       	cp	r18, r22
    130a:	37 07       	cpc	r19, r23
    130c:	48 07       	cpc	r20, r24
    130e:	ab 07       	cpc	r26, r27
    1310:	b0 e8       	ldi	r27, 0x80	; 128
    1312:	09 f0       	breq	.+2      	; 0x1316 <__divsf3_pse+0x56>
    1314:	bb 0b       	sbc	r27, r27
    1316:	80 2d       	mov	r24, r0
    1318:	bf 01       	movw	r22, r30
    131a:	ff 27       	eor	r31, r31
    131c:	93 58       	subi	r25, 0x83	; 131
    131e:	5f 4f       	sbci	r21, 0xFF	; 255
    1320:	3a f0       	brmi	.+14     	; 0x1330 <__divsf3_pse+0x70>
    1322:	9e 3f       	cpi	r25, 0xFE	; 254
    1324:	51 05       	cpc	r21, r1
    1326:	78 f0       	brcs	.+30     	; 0x1346 <__divsf3_pse+0x86>
    1328:	0c 94 52 0a 	jmp	0x14a4	; 0x14a4 <__fp_inf>
    132c:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__fp_szero>
    1330:	5f 3f       	cpi	r21, 0xFF	; 255
    1332:	e4 f3       	brlt	.-8      	; 0x132c <__divsf3_pse+0x6c>
    1334:	98 3e       	cpi	r25, 0xE8	; 232
    1336:	d4 f3       	brlt	.-12     	; 0x132c <__divsf3_pse+0x6c>
    1338:	86 95       	lsr	r24
    133a:	77 95       	ror	r23
    133c:	67 95       	ror	r22
    133e:	b7 95       	ror	r27
    1340:	f7 95       	ror	r31
    1342:	9f 5f       	subi	r25, 0xFF	; 255
    1344:	c9 f7       	brne	.-14     	; 0x1338 <__divsf3_pse+0x78>
    1346:	88 0f       	add	r24, r24
    1348:	91 1d       	adc	r25, r1
    134a:	96 95       	lsr	r25
    134c:	87 95       	ror	r24
    134e:	97 f9       	bld	r25, 7
    1350:	08 95       	ret
    1352:	e1 e0       	ldi	r30, 0x01	; 1
    1354:	66 0f       	add	r22, r22
    1356:	77 1f       	adc	r23, r23
    1358:	88 1f       	adc	r24, r24
    135a:	bb 1f       	adc	r27, r27
    135c:	62 17       	cp	r22, r18
    135e:	73 07       	cpc	r23, r19
    1360:	84 07       	cpc	r24, r20
    1362:	ba 07       	cpc	r27, r26
    1364:	20 f0       	brcs	.+8      	; 0x136e <__divsf3_pse+0xae>
    1366:	62 1b       	sub	r22, r18
    1368:	73 0b       	sbc	r23, r19
    136a:	84 0b       	sbc	r24, r20
    136c:	ba 0b       	sbc	r27, r26
    136e:	ee 1f       	adc	r30, r30
    1370:	88 f7       	brcc	.-30     	; 0x1354 <__divsf3_pse+0x94>
    1372:	e0 95       	com	r30
    1374:	08 95       	ret

00001376 <__fixsfsi>:
    1376:	0e 94 c2 09 	call	0x1384	; 0x1384 <__fixunssfsi>
    137a:	68 94       	set
    137c:	b1 11       	cpse	r27, r1
    137e:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__fp_szero>
    1382:	08 95       	ret

00001384 <__fixunssfsi>:
    1384:	0e 94 a9 0a 	call	0x1552	; 0x1552 <__fp_splitA>
    1388:	88 f0       	brcs	.+34     	; 0x13ac <__fixunssfsi+0x28>
    138a:	9f 57       	subi	r25, 0x7F	; 127
    138c:	98 f0       	brcs	.+38     	; 0x13b4 <__fixunssfsi+0x30>
    138e:	b9 2f       	mov	r27, r25
    1390:	99 27       	eor	r25, r25
    1392:	b7 51       	subi	r27, 0x17	; 23
    1394:	b0 f0       	brcs	.+44     	; 0x13c2 <__fixunssfsi+0x3e>
    1396:	e1 f0       	breq	.+56     	; 0x13d0 <__fixunssfsi+0x4c>
    1398:	66 0f       	add	r22, r22
    139a:	77 1f       	adc	r23, r23
    139c:	88 1f       	adc	r24, r24
    139e:	99 1f       	adc	r25, r25
    13a0:	1a f0       	brmi	.+6      	; 0x13a8 <__fixunssfsi+0x24>
    13a2:	ba 95       	dec	r27
    13a4:	c9 f7       	brne	.-14     	; 0x1398 <__fixunssfsi+0x14>
    13a6:	14 c0       	rjmp	.+40     	; 0x13d0 <__fixunssfsi+0x4c>
    13a8:	b1 30       	cpi	r27, 0x01	; 1
    13aa:	91 f0       	breq	.+36     	; 0x13d0 <__fixunssfsi+0x4c>
    13ac:	0e 94 c3 0a 	call	0x1586	; 0x1586 <__fp_zero>
    13b0:	b1 e0       	ldi	r27, 0x01	; 1
    13b2:	08 95       	ret
    13b4:	0c 94 c3 0a 	jmp	0x1586	; 0x1586 <__fp_zero>
    13b8:	67 2f       	mov	r22, r23
    13ba:	78 2f       	mov	r23, r24
    13bc:	88 27       	eor	r24, r24
    13be:	b8 5f       	subi	r27, 0xF8	; 248
    13c0:	39 f0       	breq	.+14     	; 0x13d0 <__fixunssfsi+0x4c>
    13c2:	b9 3f       	cpi	r27, 0xF9	; 249
    13c4:	cc f3       	brlt	.-14     	; 0x13b8 <__fixunssfsi+0x34>
    13c6:	86 95       	lsr	r24
    13c8:	77 95       	ror	r23
    13ca:	67 95       	ror	r22
    13cc:	b3 95       	inc	r27
    13ce:	d9 f7       	brne	.-10     	; 0x13c6 <__fixunssfsi+0x42>
    13d0:	3e f4       	brtc	.+14     	; 0x13e0 <__fixunssfsi+0x5c>
    13d2:	90 95       	com	r25
    13d4:	80 95       	com	r24
    13d6:	70 95       	com	r23
    13d8:	61 95       	neg	r22
    13da:	7f 4f       	sbci	r23, 0xFF	; 255
    13dc:	8f 4f       	sbci	r24, 0xFF	; 255
    13de:	9f 4f       	sbci	r25, 0xFF	; 255
    13e0:	08 95       	ret

000013e2 <__floatunsisf>:
    13e2:	e8 94       	clt
    13e4:	09 c0       	rjmp	.+18     	; 0x13f8 <__floatsisf+0x12>

000013e6 <__floatsisf>:
    13e6:	97 fb       	bst	r25, 7
    13e8:	3e f4       	brtc	.+14     	; 0x13f8 <__floatsisf+0x12>
    13ea:	90 95       	com	r25
    13ec:	80 95       	com	r24
    13ee:	70 95       	com	r23
    13f0:	61 95       	neg	r22
    13f2:	7f 4f       	sbci	r23, 0xFF	; 255
    13f4:	8f 4f       	sbci	r24, 0xFF	; 255
    13f6:	9f 4f       	sbci	r25, 0xFF	; 255
    13f8:	99 23       	and	r25, r25
    13fa:	a9 f0       	breq	.+42     	; 0x1426 <__floatsisf+0x40>
    13fc:	f9 2f       	mov	r31, r25
    13fe:	96 e9       	ldi	r25, 0x96	; 150
    1400:	bb 27       	eor	r27, r27
    1402:	93 95       	inc	r25
    1404:	f6 95       	lsr	r31
    1406:	87 95       	ror	r24
    1408:	77 95       	ror	r23
    140a:	67 95       	ror	r22
    140c:	b7 95       	ror	r27
    140e:	f1 11       	cpse	r31, r1
    1410:	f8 cf       	rjmp	.-16     	; 0x1402 <__floatsisf+0x1c>
    1412:	fa f4       	brpl	.+62     	; 0x1452 <__floatsisf+0x6c>
    1414:	bb 0f       	add	r27, r27
    1416:	11 f4       	brne	.+4      	; 0x141c <__floatsisf+0x36>
    1418:	60 ff       	sbrs	r22, 0
    141a:	1b c0       	rjmp	.+54     	; 0x1452 <__floatsisf+0x6c>
    141c:	6f 5f       	subi	r22, 0xFF	; 255
    141e:	7f 4f       	sbci	r23, 0xFF	; 255
    1420:	8f 4f       	sbci	r24, 0xFF	; 255
    1422:	9f 4f       	sbci	r25, 0xFF	; 255
    1424:	16 c0       	rjmp	.+44     	; 0x1452 <__floatsisf+0x6c>
    1426:	88 23       	and	r24, r24
    1428:	11 f0       	breq	.+4      	; 0x142e <__floatsisf+0x48>
    142a:	96 e9       	ldi	r25, 0x96	; 150
    142c:	11 c0       	rjmp	.+34     	; 0x1450 <__floatsisf+0x6a>
    142e:	77 23       	and	r23, r23
    1430:	21 f0       	breq	.+8      	; 0x143a <__floatsisf+0x54>
    1432:	9e e8       	ldi	r25, 0x8E	; 142
    1434:	87 2f       	mov	r24, r23
    1436:	76 2f       	mov	r23, r22
    1438:	05 c0       	rjmp	.+10     	; 0x1444 <__floatsisf+0x5e>
    143a:	66 23       	and	r22, r22
    143c:	71 f0       	breq	.+28     	; 0x145a <__floatsisf+0x74>
    143e:	96 e8       	ldi	r25, 0x86	; 134
    1440:	86 2f       	mov	r24, r22
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	60 e0       	ldi	r22, 0x00	; 0
    1446:	2a f0       	brmi	.+10     	; 0x1452 <__floatsisf+0x6c>
    1448:	9a 95       	dec	r25
    144a:	66 0f       	add	r22, r22
    144c:	77 1f       	adc	r23, r23
    144e:	88 1f       	adc	r24, r24
    1450:	da f7       	brpl	.-10     	; 0x1448 <__floatsisf+0x62>
    1452:	88 0f       	add	r24, r24
    1454:	96 95       	lsr	r25
    1456:	87 95       	ror	r24
    1458:	97 f9       	bld	r25, 7
    145a:	08 95       	ret

0000145c <__fp_cmp>:
    145c:	99 0f       	add	r25, r25
    145e:	00 08       	sbc	r0, r0
    1460:	55 0f       	add	r21, r21
    1462:	aa 0b       	sbc	r26, r26
    1464:	e0 e8       	ldi	r30, 0x80	; 128
    1466:	fe ef       	ldi	r31, 0xFE	; 254
    1468:	16 16       	cp	r1, r22
    146a:	17 06       	cpc	r1, r23
    146c:	e8 07       	cpc	r30, r24
    146e:	f9 07       	cpc	r31, r25
    1470:	c0 f0       	brcs	.+48     	; 0x14a2 <__fp_cmp+0x46>
    1472:	12 16       	cp	r1, r18
    1474:	13 06       	cpc	r1, r19
    1476:	e4 07       	cpc	r30, r20
    1478:	f5 07       	cpc	r31, r21
    147a:	98 f0       	brcs	.+38     	; 0x14a2 <__fp_cmp+0x46>
    147c:	62 1b       	sub	r22, r18
    147e:	73 0b       	sbc	r23, r19
    1480:	84 0b       	sbc	r24, r20
    1482:	95 0b       	sbc	r25, r21
    1484:	39 f4       	brne	.+14     	; 0x1494 <__fp_cmp+0x38>
    1486:	0a 26       	eor	r0, r26
    1488:	61 f0       	breq	.+24     	; 0x14a2 <__fp_cmp+0x46>
    148a:	23 2b       	or	r18, r19
    148c:	24 2b       	or	r18, r20
    148e:	25 2b       	or	r18, r21
    1490:	21 f4       	brne	.+8      	; 0x149a <__fp_cmp+0x3e>
    1492:	08 95       	ret
    1494:	0a 26       	eor	r0, r26
    1496:	09 f4       	brne	.+2      	; 0x149a <__fp_cmp+0x3e>
    1498:	a1 40       	sbci	r26, 0x01	; 1
    149a:	a6 95       	lsr	r26
    149c:	8f ef       	ldi	r24, 0xFF	; 255
    149e:	81 1d       	adc	r24, r1
    14a0:	81 1d       	adc	r24, r1
    14a2:	08 95       	ret

000014a4 <__fp_inf>:
    14a4:	97 f9       	bld	r25, 7
    14a6:	9f 67       	ori	r25, 0x7F	; 127
    14a8:	80 e8       	ldi	r24, 0x80	; 128
    14aa:	70 e0       	ldi	r23, 0x00	; 0
    14ac:	60 e0       	ldi	r22, 0x00	; 0
    14ae:	08 95       	ret

000014b0 <__fp_nan>:
    14b0:	9f ef       	ldi	r25, 0xFF	; 255
    14b2:	80 ec       	ldi	r24, 0xC0	; 192
    14b4:	08 95       	ret

000014b6 <__fp_powser>:
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	1f 93       	push	r17
    14bc:	0f 93       	push	r16
    14be:	ff 92       	push	r15
    14c0:	ef 92       	push	r14
    14c2:	df 92       	push	r13
    14c4:	7b 01       	movw	r14, r22
    14c6:	8c 01       	movw	r16, r24
    14c8:	68 94       	set
    14ca:	06 c0       	rjmp	.+12     	; 0x14d8 <__fp_powser+0x22>
    14cc:	da 2e       	mov	r13, r26
    14ce:	ef 01       	movw	r28, r30
    14d0:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__mulsf3x>
    14d4:	fe 01       	movw	r30, r28
    14d6:	e8 94       	clt
    14d8:	a5 91       	lpm	r26, Z+
    14da:	25 91       	lpm	r18, Z+
    14dc:	35 91       	lpm	r19, Z+
    14de:	45 91       	lpm	r20, Z+
    14e0:	55 91       	lpm	r21, Z+
    14e2:	a6 f3       	brts	.-24     	; 0x14cc <__fp_powser+0x16>
    14e4:	ef 01       	movw	r28, r30
    14e6:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__addsf3x>
    14ea:	fe 01       	movw	r30, r28
    14ec:	97 01       	movw	r18, r14
    14ee:	a8 01       	movw	r20, r16
    14f0:	da 94       	dec	r13
    14f2:	69 f7       	brne	.-38     	; 0x14ce <__fp_powser+0x18>
    14f4:	df 90       	pop	r13
    14f6:	ef 90       	pop	r14
    14f8:	ff 90       	pop	r15
    14fa:	0f 91       	pop	r16
    14fc:	1f 91       	pop	r17
    14fe:	cf 91       	pop	r28
    1500:	df 91       	pop	r29
    1502:	08 95       	ret

00001504 <__fp_pscA>:
    1504:	00 24       	eor	r0, r0
    1506:	0a 94       	dec	r0
    1508:	16 16       	cp	r1, r22
    150a:	17 06       	cpc	r1, r23
    150c:	18 06       	cpc	r1, r24
    150e:	09 06       	cpc	r0, r25
    1510:	08 95       	ret

00001512 <__fp_pscB>:
    1512:	00 24       	eor	r0, r0
    1514:	0a 94       	dec	r0
    1516:	12 16       	cp	r1, r18
    1518:	13 06       	cpc	r1, r19
    151a:	14 06       	cpc	r1, r20
    151c:	05 06       	cpc	r0, r21
    151e:	08 95       	ret

00001520 <__fp_round>:
    1520:	09 2e       	mov	r0, r25
    1522:	03 94       	inc	r0
    1524:	00 0c       	add	r0, r0
    1526:	11 f4       	brne	.+4      	; 0x152c <__fp_round+0xc>
    1528:	88 23       	and	r24, r24
    152a:	52 f0       	brmi	.+20     	; 0x1540 <__fp_round+0x20>
    152c:	bb 0f       	add	r27, r27
    152e:	40 f4       	brcc	.+16     	; 0x1540 <__fp_round+0x20>
    1530:	bf 2b       	or	r27, r31
    1532:	11 f4       	brne	.+4      	; 0x1538 <__fp_round+0x18>
    1534:	60 ff       	sbrs	r22, 0
    1536:	04 c0       	rjmp	.+8      	; 0x1540 <__fp_round+0x20>
    1538:	6f 5f       	subi	r22, 0xFF	; 255
    153a:	7f 4f       	sbci	r23, 0xFF	; 255
    153c:	8f 4f       	sbci	r24, 0xFF	; 255
    153e:	9f 4f       	sbci	r25, 0xFF	; 255
    1540:	08 95       	ret

00001542 <__fp_split3>:
    1542:	57 fd       	sbrc	r21, 7
    1544:	90 58       	subi	r25, 0x80	; 128
    1546:	44 0f       	add	r20, r20
    1548:	55 1f       	adc	r21, r21
    154a:	59 f0       	breq	.+22     	; 0x1562 <__fp_splitA+0x10>
    154c:	5f 3f       	cpi	r21, 0xFF	; 255
    154e:	71 f0       	breq	.+28     	; 0x156c <__fp_splitA+0x1a>
    1550:	47 95       	ror	r20

00001552 <__fp_splitA>:
    1552:	88 0f       	add	r24, r24
    1554:	97 fb       	bst	r25, 7
    1556:	99 1f       	adc	r25, r25
    1558:	61 f0       	breq	.+24     	; 0x1572 <__fp_splitA+0x20>
    155a:	9f 3f       	cpi	r25, 0xFF	; 255
    155c:	79 f0       	breq	.+30     	; 0x157c <__fp_splitA+0x2a>
    155e:	87 95       	ror	r24
    1560:	08 95       	ret
    1562:	12 16       	cp	r1, r18
    1564:	13 06       	cpc	r1, r19
    1566:	14 06       	cpc	r1, r20
    1568:	55 1f       	adc	r21, r21
    156a:	f2 cf       	rjmp	.-28     	; 0x1550 <__fp_split3+0xe>
    156c:	46 95       	lsr	r20
    156e:	f1 df       	rcall	.-30     	; 0x1552 <__fp_splitA>
    1570:	08 c0       	rjmp	.+16     	; 0x1582 <__fp_splitA+0x30>
    1572:	16 16       	cp	r1, r22
    1574:	17 06       	cpc	r1, r23
    1576:	18 06       	cpc	r1, r24
    1578:	99 1f       	adc	r25, r25
    157a:	f1 cf       	rjmp	.-30     	; 0x155e <__fp_splitA+0xc>
    157c:	86 95       	lsr	r24
    157e:	71 05       	cpc	r23, r1
    1580:	61 05       	cpc	r22, r1
    1582:	08 94       	sec
    1584:	08 95       	ret

00001586 <__fp_zero>:
    1586:	e8 94       	clt

00001588 <__fp_szero>:
    1588:	bb 27       	eor	r27, r27
    158a:	66 27       	eor	r22, r22
    158c:	77 27       	eor	r23, r23
    158e:	cb 01       	movw	r24, r22
    1590:	97 f9       	bld	r25, 7
    1592:	08 95       	ret

00001594 <__gesf2>:
    1594:	0e 94 2e 0a 	call	0x145c	; 0x145c <__fp_cmp>
    1598:	08 f4       	brcc	.+2      	; 0x159c <__gesf2+0x8>
    159a:	8f ef       	ldi	r24, 0xFF	; 255
    159c:	08 95       	ret

0000159e <inverse>:
    159e:	9b 01       	movw	r18, r22
    15a0:	ac 01       	movw	r20, r24
    15a2:	60 e0       	ldi	r22, 0x00	; 0
    15a4:	70 e0       	ldi	r23, 0x00	; 0
    15a6:	80 e8       	ldi	r24, 0x80	; 128
    15a8:	9f e3       	ldi	r25, 0x3F	; 63
    15aa:	0c 94 49 09 	jmp	0x1292	; 0x1292 <__divsf3>

000015ae <__mulsf3>:
    15ae:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <__mulsf3x>
    15b2:	0c 94 90 0a 	jmp	0x1520	; 0x1520 <__fp_round>
    15b6:	0e 94 82 0a 	call	0x1504	; 0x1504 <__fp_pscA>
    15ba:	38 f0       	brcs	.+14     	; 0x15ca <__mulsf3+0x1c>
    15bc:	0e 94 89 0a 	call	0x1512	; 0x1512 <__fp_pscB>
    15c0:	20 f0       	brcs	.+8      	; 0x15ca <__mulsf3+0x1c>
    15c2:	95 23       	and	r25, r21
    15c4:	11 f0       	breq	.+4      	; 0x15ca <__mulsf3+0x1c>
    15c6:	0c 94 52 0a 	jmp	0x14a4	; 0x14a4 <__fp_inf>
    15ca:	0c 94 58 0a 	jmp	0x14b0	; 0x14b0 <__fp_nan>
    15ce:	11 24       	eor	r1, r1
    15d0:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__fp_szero>

000015d4 <__mulsf3x>:
    15d4:	0e 94 a1 0a 	call	0x1542	; 0x1542 <__fp_split3>
    15d8:	70 f3       	brcs	.-36     	; 0x15b6 <__mulsf3+0x8>

000015da <__mulsf3_pse>:
    15da:	95 9f       	mul	r25, r21
    15dc:	c1 f3       	breq	.-16     	; 0x15ce <__mulsf3+0x20>
    15de:	95 0f       	add	r25, r21
    15e0:	50 e0       	ldi	r21, 0x00	; 0
    15e2:	55 1f       	adc	r21, r21
    15e4:	62 9f       	mul	r22, r18
    15e6:	f0 01       	movw	r30, r0
    15e8:	72 9f       	mul	r23, r18
    15ea:	bb 27       	eor	r27, r27
    15ec:	f0 0d       	add	r31, r0
    15ee:	b1 1d       	adc	r27, r1
    15f0:	63 9f       	mul	r22, r19
    15f2:	aa 27       	eor	r26, r26
    15f4:	f0 0d       	add	r31, r0
    15f6:	b1 1d       	adc	r27, r1
    15f8:	aa 1f       	adc	r26, r26
    15fa:	64 9f       	mul	r22, r20
    15fc:	66 27       	eor	r22, r22
    15fe:	b0 0d       	add	r27, r0
    1600:	a1 1d       	adc	r26, r1
    1602:	66 1f       	adc	r22, r22
    1604:	82 9f       	mul	r24, r18
    1606:	22 27       	eor	r18, r18
    1608:	b0 0d       	add	r27, r0
    160a:	a1 1d       	adc	r26, r1
    160c:	62 1f       	adc	r22, r18
    160e:	73 9f       	mul	r23, r19
    1610:	b0 0d       	add	r27, r0
    1612:	a1 1d       	adc	r26, r1
    1614:	62 1f       	adc	r22, r18
    1616:	83 9f       	mul	r24, r19
    1618:	a0 0d       	add	r26, r0
    161a:	61 1d       	adc	r22, r1
    161c:	22 1f       	adc	r18, r18
    161e:	74 9f       	mul	r23, r20
    1620:	33 27       	eor	r19, r19
    1622:	a0 0d       	add	r26, r0
    1624:	61 1d       	adc	r22, r1
    1626:	23 1f       	adc	r18, r19
    1628:	84 9f       	mul	r24, r20
    162a:	60 0d       	add	r22, r0
    162c:	21 1d       	adc	r18, r1
    162e:	82 2f       	mov	r24, r18
    1630:	76 2f       	mov	r23, r22
    1632:	6a 2f       	mov	r22, r26
    1634:	11 24       	eor	r1, r1
    1636:	9f 57       	subi	r25, 0x7F	; 127
    1638:	50 40       	sbci	r21, 0x00	; 0
    163a:	9a f0       	brmi	.+38     	; 0x1662 <__mulsf3_pse+0x88>
    163c:	f1 f0       	breq	.+60     	; 0x167a <__mulsf3_pse+0xa0>
    163e:	88 23       	and	r24, r24
    1640:	4a f0       	brmi	.+18     	; 0x1654 <__mulsf3_pse+0x7a>
    1642:	ee 0f       	add	r30, r30
    1644:	ff 1f       	adc	r31, r31
    1646:	bb 1f       	adc	r27, r27
    1648:	66 1f       	adc	r22, r22
    164a:	77 1f       	adc	r23, r23
    164c:	88 1f       	adc	r24, r24
    164e:	91 50       	subi	r25, 0x01	; 1
    1650:	50 40       	sbci	r21, 0x00	; 0
    1652:	a9 f7       	brne	.-22     	; 0x163e <__mulsf3_pse+0x64>
    1654:	9e 3f       	cpi	r25, 0xFE	; 254
    1656:	51 05       	cpc	r21, r1
    1658:	80 f0       	brcs	.+32     	; 0x167a <__mulsf3_pse+0xa0>
    165a:	0c 94 52 0a 	jmp	0x14a4	; 0x14a4 <__fp_inf>
    165e:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__fp_szero>
    1662:	5f 3f       	cpi	r21, 0xFF	; 255
    1664:	e4 f3       	brlt	.-8      	; 0x165e <__mulsf3_pse+0x84>
    1666:	98 3e       	cpi	r25, 0xE8	; 232
    1668:	d4 f3       	brlt	.-12     	; 0x165e <__mulsf3_pse+0x84>
    166a:	86 95       	lsr	r24
    166c:	77 95       	ror	r23
    166e:	67 95       	ror	r22
    1670:	b7 95       	ror	r27
    1672:	f7 95       	ror	r31
    1674:	e7 95       	ror	r30
    1676:	9f 5f       	subi	r25, 0xFF	; 255
    1678:	c1 f7       	brne	.-16     	; 0x166a <__mulsf3_pse+0x90>
    167a:	fe 2b       	or	r31, r30
    167c:	88 0f       	add	r24, r24
    167e:	91 1d       	adc	r25, r1
    1680:	96 95       	lsr	r25
    1682:	87 95       	ror	r24
    1684:	97 f9       	bld	r25, 7
    1686:	08 95       	ret

00001688 <square>:
    1688:	9b 01       	movw	r18, r22
    168a:	ac 01       	movw	r20, r24
    168c:	0c 94 d7 0a 	jmp	0x15ae	; 0x15ae <__mulsf3>

00001690 <__divmodhi4>:
    1690:	97 fb       	bst	r25, 7
    1692:	07 2e       	mov	r0, r23
    1694:	16 f4       	brtc	.+4      	; 0x169a <__divmodhi4+0xa>
    1696:	00 94       	com	r0
    1698:	07 d0       	rcall	.+14     	; 0x16a8 <__divmodhi4_neg1>
    169a:	77 fd       	sbrc	r23, 7
    169c:	09 d0       	rcall	.+18     	; 0x16b0 <__divmodhi4_neg2>
    169e:	0e 94 5c 0b 	call	0x16b8	; 0x16b8 <__udivmodhi4>
    16a2:	07 fc       	sbrc	r0, 7
    16a4:	05 d0       	rcall	.+10     	; 0x16b0 <__divmodhi4_neg2>
    16a6:	3e f4       	brtc	.+14     	; 0x16b6 <__divmodhi4_exit>

000016a8 <__divmodhi4_neg1>:
    16a8:	90 95       	com	r25
    16aa:	81 95       	neg	r24
    16ac:	9f 4f       	sbci	r25, 0xFF	; 255
    16ae:	08 95       	ret

000016b0 <__divmodhi4_neg2>:
    16b0:	70 95       	com	r23
    16b2:	61 95       	neg	r22
    16b4:	7f 4f       	sbci	r23, 0xFF	; 255

000016b6 <__divmodhi4_exit>:
    16b6:	08 95       	ret

000016b8 <__udivmodhi4>:
    16b8:	aa 1b       	sub	r26, r26
    16ba:	bb 1b       	sub	r27, r27
    16bc:	51 e1       	ldi	r21, 0x11	; 17
    16be:	07 c0       	rjmp	.+14     	; 0x16ce <__udivmodhi4_ep>

000016c0 <__udivmodhi4_loop>:
    16c0:	aa 1f       	adc	r26, r26
    16c2:	bb 1f       	adc	r27, r27
    16c4:	a6 17       	cp	r26, r22
    16c6:	b7 07       	cpc	r27, r23
    16c8:	10 f0       	brcs	.+4      	; 0x16ce <__udivmodhi4_ep>
    16ca:	a6 1b       	sub	r26, r22
    16cc:	b7 0b       	sbc	r27, r23

000016ce <__udivmodhi4_ep>:
    16ce:	88 1f       	adc	r24, r24
    16d0:	99 1f       	adc	r25, r25
    16d2:	5a 95       	dec	r21
    16d4:	a9 f7       	brne	.-22     	; 0x16c0 <__udivmodhi4_loop>
    16d6:	80 95       	com	r24
    16d8:	90 95       	com	r25
    16da:	bc 01       	movw	r22, r24
    16dc:	cd 01       	movw	r24, r26
    16de:	08 95       	ret

000016e0 <dtostrf>:
    16e0:	ef 92       	push	r14
    16e2:	0f 93       	push	r16
    16e4:	1f 93       	push	r17
    16e6:	cf 93       	push	r28
    16e8:	df 93       	push	r29
    16ea:	e8 01       	movw	r28, r16
    16ec:	47 fd       	sbrc	r20, 7
    16ee:	16 c0       	rjmp	.+44     	; 0x171c <dtostrf+0x3c>
    16f0:	34 e0       	ldi	r19, 0x04	; 4
    16f2:	04 2e       	mov	r0, r20
    16f4:	00 0c       	add	r0, r0
    16f6:	55 0b       	sbc	r21, r21
    16f8:	57 ff       	sbrs	r21, 7
    16fa:	03 c0       	rjmp	.+6      	; 0x1702 <dtostrf+0x22>
    16fc:	51 95       	neg	r21
    16fe:	41 95       	neg	r20
    1700:	51 09       	sbc	r21, r1
    1702:	e3 2e       	mov	r14, r19
    1704:	02 2f       	mov	r16, r18
    1706:	24 2f       	mov	r18, r20
    1708:	ae 01       	movw	r20, r28
    170a:	0e 94 99 0b 	call	0x1732	; 0x1732 <dtoa_prf>
    170e:	ce 01       	movw	r24, r28
    1710:	df 91       	pop	r29
    1712:	cf 91       	pop	r28
    1714:	1f 91       	pop	r17
    1716:	0f 91       	pop	r16
    1718:	ef 90       	pop	r14
    171a:	08 95       	ret
    171c:	34 e1       	ldi	r19, 0x14	; 20
    171e:	e9 cf       	rjmp	.-46     	; 0x16f2 <dtostrf+0x12>

00001720 <strcmp>:
    1720:	fb 01       	movw	r30, r22
    1722:	dc 01       	movw	r26, r24
    1724:	8d 91       	ld	r24, X+
    1726:	01 90       	ld	r0, Z+
    1728:	80 19       	sub	r24, r0
    172a:	01 10       	cpse	r0, r1
    172c:	d9 f3       	breq	.-10     	; 0x1724 <strcmp+0x4>
    172e:	99 0b       	sbc	r25, r25
    1730:	08 95       	ret

00001732 <dtoa_prf>:
    1732:	8f 92       	push	r8
    1734:	9f 92       	push	r9
    1736:	af 92       	push	r10
    1738:	bf 92       	push	r11
    173a:	cf 92       	push	r12
    173c:	df 92       	push	r13
    173e:	ef 92       	push	r14
    1740:	ff 92       	push	r15
    1742:	0f 93       	push	r16
    1744:	1f 93       	push	r17
    1746:	cf 93       	push	r28
    1748:	df 93       	push	r29
    174a:	cd b7       	in	r28, 0x3d	; 61
    174c:	de b7       	in	r29, 0x3e	; 62
    174e:	29 97       	sbiw	r28, 0x09	; 9
    1750:	0f b6       	in	r0, 0x3f	; 63
    1752:	f8 94       	cli
    1754:	de bf       	out	0x3e, r29	; 62
    1756:	0f be       	out	0x3f, r0	; 63
    1758:	cd bf       	out	0x3d, r28	; 61
    175a:	6a 01       	movw	r12, r20
    175c:	f2 2e       	mov	r15, r18
    175e:	b0 2e       	mov	r11, r16
    1760:	2b e3       	ldi	r18, 0x3B	; 59
    1762:	20 17       	cp	r18, r16
    1764:	08 f4       	brcc	.+2      	; 0x1768 <dtoa_prf+0x36>
    1766:	5f c0       	rjmp	.+190    	; 0x1826 <dtoa_prf+0xf4>
    1768:	11 e0       	ldi	r17, 0x01	; 1
    176a:	10 0f       	add	r17, r16
    176c:	01 2f       	mov	r16, r17
    176e:	27 e0       	ldi	r18, 0x07	; 7
    1770:	ae 01       	movw	r20, r28
    1772:	4f 5f       	subi	r20, 0xFF	; 255
    1774:	5f 4f       	sbci	r21, 0xFF	; 255
    1776:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <__ftoa_engine>
    177a:	bc 01       	movw	r22, r24
    177c:	39 81       	ldd	r19, Y+1	; 0x01
    177e:	83 2f       	mov	r24, r19
    1780:	89 70       	andi	r24, 0x09	; 9
    1782:	81 30       	cpi	r24, 0x01	; 1
    1784:	09 f4       	brne	.+2      	; 0x1788 <dtoa_prf+0x56>
    1786:	51 c0       	rjmp	.+162    	; 0x182a <dtoa_prf+0xf8>
    1788:	e1 fc       	sbrc	r14, 1
    178a:	51 c0       	rjmp	.+162    	; 0x182e <dtoa_prf+0xfc>
    178c:	9e 2d       	mov	r25, r14
    178e:	91 70       	andi	r25, 0x01	; 1
    1790:	e0 fc       	sbrc	r14, 0
    1792:	90 e2       	ldi	r25, 0x20	; 32
    1794:	ae 2d       	mov	r26, r14
    1796:	a0 71       	andi	r26, 0x10	; 16
    1798:	83 2f       	mov	r24, r19
    179a:	88 70       	andi	r24, 0x08	; 8
    179c:	33 ff       	sbrs	r19, 3
    179e:	5a c0       	rjmp	.+180    	; 0x1854 <dtoa_prf+0x122>
    17a0:	91 11       	cpse	r25, r1
    17a2:	47 c0       	rjmp	.+142    	; 0x1832 <dtoa_prf+0x100>
    17a4:	83 e0       	ldi	r24, 0x03	; 3
    17a6:	8f 15       	cp	r24, r15
    17a8:	08 f0       	brcs	.+2      	; 0x17ac <dtoa_prf+0x7a>
    17aa:	45 c0       	rjmp	.+138    	; 0x1836 <dtoa_prf+0x104>
    17ac:	f8 1a       	sub	r15, r24
    17ae:	a1 11       	cpse	r26, r1
    17b0:	08 c0       	rjmp	.+16     	; 0x17c2 <dtoa_prf+0x90>
    17b2:	f6 01       	movw	r30, r12
    17b4:	8f 2d       	mov	r24, r15
    17b6:	20 e2       	ldi	r18, 0x20	; 32
    17b8:	81 11       	cpse	r24, r1
    17ba:	3f c0       	rjmp	.+126    	; 0x183a <dtoa_prf+0x108>
    17bc:	cf 0c       	add	r12, r15
    17be:	d1 1c       	adc	r13, r1
    17c0:	f1 2c       	mov	r15, r1
    17c2:	99 23       	and	r25, r25
    17c4:	29 f0       	breq	.+10     	; 0x17d0 <dtoa_prf+0x9e>
    17c6:	d6 01       	movw	r26, r12
    17c8:	9c 93       	st	X, r25
    17ca:	f6 01       	movw	r30, r12
    17cc:	31 96       	adiw	r30, 0x01	; 1
    17ce:	6f 01       	movw	r12, r30
    17d0:	c6 01       	movw	r24, r12
    17d2:	03 96       	adiw	r24, 0x03	; 3
    17d4:	e2 fe       	sbrs	r14, 2
    17d6:	34 c0       	rjmp	.+104    	; 0x1840 <dtoa_prf+0x10e>
    17d8:	2e e4       	ldi	r18, 0x4E	; 78
    17da:	d6 01       	movw	r26, r12
    17dc:	2c 93       	st	X, r18
    17de:	31 e4       	ldi	r19, 0x41	; 65
    17e0:	11 96       	adiw	r26, 0x01	; 1
    17e2:	3c 93       	st	X, r19
    17e4:	11 97       	sbiw	r26, 0x01	; 1
    17e6:	12 96       	adiw	r26, 0x02	; 2
    17e8:	2c 93       	st	X, r18
    17ea:	fc 01       	movw	r30, r24
    17ec:	2f 2d       	mov	r18, r15
    17ee:	30 e2       	ldi	r19, 0x20	; 32
    17f0:	21 11       	cpse	r18, r1
    17f2:	2d c0       	rjmp	.+90     	; 0x184e <dtoa_prf+0x11c>
    17f4:	8f 0d       	add	r24, r15
    17f6:	91 1d       	adc	r25, r1
    17f8:	dc 01       	movw	r26, r24
    17fa:	1c 92       	st	X, r1
    17fc:	8e ef       	ldi	r24, 0xFE	; 254
    17fe:	9f ef       	ldi	r25, 0xFF	; 255
    1800:	29 96       	adiw	r28, 0x09	; 9
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	f8 94       	cli
    1806:	de bf       	out	0x3e, r29	; 62
    1808:	0f be       	out	0x3f, r0	; 63
    180a:	cd bf       	out	0x3d, r28	; 61
    180c:	df 91       	pop	r29
    180e:	cf 91       	pop	r28
    1810:	1f 91       	pop	r17
    1812:	0f 91       	pop	r16
    1814:	ff 90       	pop	r15
    1816:	ef 90       	pop	r14
    1818:	df 90       	pop	r13
    181a:	cf 90       	pop	r12
    181c:	bf 90       	pop	r11
    181e:	af 90       	pop	r10
    1820:	9f 90       	pop	r9
    1822:	8f 90       	pop	r8
    1824:	08 95       	ret
    1826:	1c e3       	ldi	r17, 0x3C	; 60
    1828:	a1 cf       	rjmp	.-190    	; 0x176c <dtoa_prf+0x3a>
    182a:	9d e2       	ldi	r25, 0x2D	; 45
    182c:	b3 cf       	rjmp	.-154    	; 0x1794 <dtoa_prf+0x62>
    182e:	9b e2       	ldi	r25, 0x2B	; 43
    1830:	b1 cf       	rjmp	.-158    	; 0x1794 <dtoa_prf+0x62>
    1832:	84 e0       	ldi	r24, 0x04	; 4
    1834:	b8 cf       	rjmp	.-144    	; 0x17a6 <dtoa_prf+0x74>
    1836:	f1 2c       	mov	r15, r1
    1838:	ba cf       	rjmp	.-140    	; 0x17ae <dtoa_prf+0x7c>
    183a:	21 93       	st	Z+, r18
    183c:	81 50       	subi	r24, 0x01	; 1
    183e:	bc cf       	rjmp	.-136    	; 0x17b8 <dtoa_prf+0x86>
    1840:	2e e6       	ldi	r18, 0x6E	; 110
    1842:	f6 01       	movw	r30, r12
    1844:	20 83       	st	Z, r18
    1846:	31 e6       	ldi	r19, 0x61	; 97
    1848:	31 83       	std	Z+1, r19	; 0x01
    184a:	22 83       	std	Z+2, r18	; 0x02
    184c:	ce cf       	rjmp	.-100    	; 0x17ea <dtoa_prf+0xb8>
    184e:	31 93       	st	Z+, r19
    1850:	21 50       	subi	r18, 0x01	; 1
    1852:	ce cf       	rjmp	.-100    	; 0x17f0 <dtoa_prf+0xbe>
    1854:	23 2f       	mov	r18, r19
    1856:	24 70       	andi	r18, 0x04	; 4
    1858:	32 ff       	sbrs	r19, 2
    185a:	41 c0       	rjmp	.+130    	; 0x18de <dtoa_prf+0x1ac>
    185c:	91 11       	cpse	r25, r1
    185e:	2f c0       	rjmp	.+94     	; 0x18be <dtoa_prf+0x18c>
    1860:	23 e0       	ldi	r18, 0x03	; 3
    1862:	2f 15       	cp	r18, r15
    1864:	10 f4       	brcc	.+4      	; 0x186a <dtoa_prf+0x138>
    1866:	8f 2d       	mov	r24, r15
    1868:	82 1b       	sub	r24, r18
    186a:	a1 11       	cpse	r26, r1
    186c:	08 c0       	rjmp	.+16     	; 0x187e <dtoa_prf+0x14c>
    186e:	f6 01       	movw	r30, r12
    1870:	28 2f       	mov	r18, r24
    1872:	30 e2       	ldi	r19, 0x20	; 32
    1874:	21 11       	cpse	r18, r1
    1876:	25 c0       	rjmp	.+74     	; 0x18c2 <dtoa_prf+0x190>
    1878:	c8 0e       	add	r12, r24
    187a:	d1 1c       	adc	r13, r1
    187c:	80 e0       	ldi	r24, 0x00	; 0
    187e:	99 23       	and	r25, r25
    1880:	31 f0       	breq	.+12     	; 0x188e <dtoa_prf+0x15c>
    1882:	f6 01       	movw	r30, r12
    1884:	90 83       	st	Z, r25
    1886:	96 01       	movw	r18, r12
    1888:	2f 5f       	subi	r18, 0xFF	; 255
    188a:	3f 4f       	sbci	r19, 0xFF	; 255
    188c:	69 01       	movw	r12, r18
    188e:	96 01       	movw	r18, r12
    1890:	2d 5f       	subi	r18, 0xFD	; 253
    1892:	3f 4f       	sbci	r19, 0xFF	; 255
    1894:	e2 fe       	sbrs	r14, 2
    1896:	18 c0       	rjmp	.+48     	; 0x18c8 <dtoa_prf+0x196>
    1898:	99 e4       	ldi	r25, 0x49	; 73
    189a:	d6 01       	movw	r26, r12
    189c:	9c 93       	st	X, r25
    189e:	9e e4       	ldi	r25, 0x4E	; 78
    18a0:	11 96       	adiw	r26, 0x01	; 1
    18a2:	9c 93       	st	X, r25
    18a4:	11 97       	sbiw	r26, 0x01	; 1
    18a6:	96 e4       	ldi	r25, 0x46	; 70
    18a8:	12 96       	adiw	r26, 0x02	; 2
    18aa:	9c 93       	st	X, r25
    18ac:	f9 01       	movw	r30, r18
    18ae:	98 2f       	mov	r25, r24
    18b0:	40 e2       	ldi	r20, 0x20	; 32
    18b2:	91 11       	cpse	r25, r1
    18b4:	11 c0       	rjmp	.+34     	; 0x18d8 <dtoa_prf+0x1a6>
    18b6:	28 0f       	add	r18, r24
    18b8:	31 1d       	adc	r19, r1
    18ba:	d9 01       	movw	r26, r18
    18bc:	9e cf       	rjmp	.-196    	; 0x17fa <dtoa_prf+0xc8>
    18be:	24 e0       	ldi	r18, 0x04	; 4
    18c0:	d0 cf       	rjmp	.-96     	; 0x1862 <dtoa_prf+0x130>
    18c2:	31 93       	st	Z+, r19
    18c4:	21 50       	subi	r18, 0x01	; 1
    18c6:	d6 cf       	rjmp	.-84     	; 0x1874 <dtoa_prf+0x142>
    18c8:	99 e6       	ldi	r25, 0x69	; 105
    18ca:	f6 01       	movw	r30, r12
    18cc:	90 83       	st	Z, r25
    18ce:	9e e6       	ldi	r25, 0x6E	; 110
    18d0:	91 83       	std	Z+1, r25	; 0x01
    18d2:	96 e6       	ldi	r25, 0x66	; 102
    18d4:	92 83       	std	Z+2, r25	; 0x02
    18d6:	ea cf       	rjmp	.-44     	; 0x18ac <dtoa_prf+0x17a>
    18d8:	41 93       	st	Z+, r20
    18da:	91 50       	subi	r25, 0x01	; 1
    18dc:	ea cf       	rjmp	.-44     	; 0x18b2 <dtoa_prf+0x180>
    18de:	41 e0       	ldi	r20, 0x01	; 1
    18e0:	50 e0       	ldi	r21, 0x00	; 0
    18e2:	91 11       	cpse	r25, r1
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <dtoa_prf+0x1b8>
    18e6:	40 e0       	ldi	r20, 0x00	; 0
    18e8:	50 e0       	ldi	r21, 0x00	; 0
    18ea:	16 16       	cp	r1, r22
    18ec:	17 06       	cpc	r1, r23
    18ee:	0c f0       	brlt	.+2      	; 0x18f2 <dtoa_prf+0x1c0>
    18f0:	75 c0       	rjmp	.+234    	; 0x19dc <dtoa_prf+0x2aa>
    18f2:	fb 01       	movw	r30, r22
    18f4:	31 96       	adiw	r30, 0x01	; 1
    18f6:	e4 0f       	add	r30, r20
    18f8:	f5 1f       	adc	r31, r21
    18fa:	bb 20       	and	r11, r11
    18fc:	09 f4       	brne	.+2      	; 0x1900 <dtoa_prf+0x1ce>
    18fe:	71 c0       	rjmp	.+226    	; 0x19e2 <dtoa_prf+0x2b0>
    1900:	4b 2d       	mov	r20, r11
    1902:	50 e0       	ldi	r21, 0x00	; 0
    1904:	4f 5f       	subi	r20, 0xFF	; 255
    1906:	5f 4f       	sbci	r21, 0xFF	; 255
    1908:	4e 0f       	add	r20, r30
    190a:	5f 1f       	adc	r21, r31
    190c:	ef 2d       	mov	r30, r15
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	4e 17       	cp	r20, r30
    1912:	5f 07       	cpc	r21, r31
    1914:	14 f4       	brge	.+4      	; 0x191a <dtoa_prf+0x1e8>
    1916:	2f 2d       	mov	r18, r15
    1918:	24 1b       	sub	r18, r20
    191a:	8e 2d       	mov	r24, r14
    191c:	88 71       	andi	r24, 0x18	; 24
    191e:	41 f4       	brne	.+16     	; 0x1930 <dtoa_prf+0x1fe>
    1920:	f6 01       	movw	r30, r12
    1922:	82 2f       	mov	r24, r18
    1924:	40 e2       	ldi	r20, 0x20	; 32
    1926:	81 11       	cpse	r24, r1
    1928:	5f c0       	rjmp	.+190    	; 0x19e8 <dtoa_prf+0x2b6>
    192a:	c2 0e       	add	r12, r18
    192c:	d1 1c       	adc	r13, r1
    192e:	20 e0       	ldi	r18, 0x00	; 0
    1930:	99 23       	and	r25, r25
    1932:	29 f0       	breq	.+10     	; 0x193e <dtoa_prf+0x20c>
    1934:	f6 01       	movw	r30, r12
    1936:	90 83       	st	Z, r25
    1938:	c6 01       	movw	r24, r12
    193a:	01 96       	adiw	r24, 0x01	; 1
    193c:	6c 01       	movw	r12, r24
    193e:	a1 11       	cpse	r26, r1
    1940:	08 c0       	rjmp	.+16     	; 0x1952 <dtoa_prf+0x220>
    1942:	f6 01       	movw	r30, r12
    1944:	82 2f       	mov	r24, r18
    1946:	90 e3       	ldi	r25, 0x30	; 48
    1948:	81 11       	cpse	r24, r1
    194a:	51 c0       	rjmp	.+162    	; 0x19ee <dtoa_prf+0x2bc>
    194c:	c2 0e       	add	r12, r18
    194e:	d1 1c       	adc	r13, r1
    1950:	20 e0       	ldi	r18, 0x00	; 0
    1952:	01 2f       	mov	r16, r17
    1954:	06 0f       	add	r16, r22
    1956:	9a 81       	ldd	r25, Y+2	; 0x02
    1958:	a3 2f       	mov	r26, r19
    195a:	a0 71       	andi	r26, 0x10	; 16
    195c:	aa 2e       	mov	r10, r26
    195e:	34 ff       	sbrs	r19, 4
    1960:	03 c0       	rjmp	.+6      	; 0x1968 <dtoa_prf+0x236>
    1962:	91 33       	cpi	r25, 0x31	; 49
    1964:	09 f4       	brne	.+2      	; 0x1968 <dtoa_prf+0x236>
    1966:	01 50       	subi	r16, 0x01	; 1
    1968:	10 16       	cp	r1, r16
    196a:	0c f0       	brlt	.+2      	; 0x196e <dtoa_prf+0x23c>
    196c:	43 c0       	rjmp	.+134    	; 0x19f4 <dtoa_prf+0x2c2>
    196e:	09 30       	cpi	r16, 0x09	; 9
    1970:	08 f0       	brcs	.+2      	; 0x1974 <dtoa_prf+0x242>
    1972:	08 e0       	ldi	r16, 0x08	; 8
    1974:	ab 01       	movw	r20, r22
    1976:	77 ff       	sbrs	r23, 7
    1978:	02 c0       	rjmp	.+4      	; 0x197e <dtoa_prf+0x24c>
    197a:	40 e0       	ldi	r20, 0x00	; 0
    197c:	50 e0       	ldi	r21, 0x00	; 0
    197e:	fb 01       	movw	r30, r22
    1980:	31 96       	adiw	r30, 0x01	; 1
    1982:	e4 1b       	sub	r30, r20
    1984:	f5 0b       	sbc	r31, r21
    1986:	a1 e0       	ldi	r26, 0x01	; 1
    1988:	b0 e0       	ldi	r27, 0x00	; 0
    198a:	ac 0f       	add	r26, r28
    198c:	bd 1f       	adc	r27, r29
    198e:	ea 0f       	add	r30, r26
    1990:	fb 1f       	adc	r31, r27
    1992:	3e e2       	ldi	r19, 0x2E	; 46
    1994:	4b 01       	movw	r8, r22
    1996:	80 1a       	sub	r8, r16
    1998:	91 08       	sbc	r9, r1
    199a:	0b 2d       	mov	r16, r11
    199c:	10 e0       	ldi	r17, 0x00	; 0
    199e:	11 95       	neg	r17
    19a0:	01 95       	neg	r16
    19a2:	11 09       	sbc	r17, r1
    19a4:	4f 3f       	cpi	r20, 0xFF	; 255
    19a6:	bf ef       	ldi	r27, 0xFF	; 255
    19a8:	5b 07       	cpc	r21, r27
    19aa:	21 f4       	brne	.+8      	; 0x19b4 <dtoa_prf+0x282>
    19ac:	d6 01       	movw	r26, r12
    19ae:	3c 93       	st	X, r19
    19b0:	11 96       	adiw	r26, 0x01	; 1
    19b2:	6d 01       	movw	r12, r26
    19b4:	64 17       	cp	r22, r20
    19b6:	75 07       	cpc	r23, r21
    19b8:	fc f0       	brlt	.+62     	; 0x19f8 <dtoa_prf+0x2c6>
    19ba:	84 16       	cp	r8, r20
    19bc:	95 06       	cpc	r9, r21
    19be:	e4 f4       	brge	.+56     	; 0x19f8 <dtoa_prf+0x2c6>
    19c0:	80 81       	ld	r24, Z
    19c2:	41 50       	subi	r20, 0x01	; 1
    19c4:	51 09       	sbc	r21, r1
    19c6:	31 96       	adiw	r30, 0x01	; 1
    19c8:	d6 01       	movw	r26, r12
    19ca:	11 96       	adiw	r26, 0x01	; 1
    19cc:	7d 01       	movw	r14, r26
    19ce:	40 17       	cp	r20, r16
    19d0:	51 07       	cpc	r21, r17
    19d2:	a4 f0       	brlt	.+40     	; 0x19fc <dtoa_prf+0x2ca>
    19d4:	d6 01       	movw	r26, r12
    19d6:	8c 93       	st	X, r24
    19d8:	67 01       	movw	r12, r14
    19da:	e4 cf       	rjmp	.-56     	; 0x19a4 <dtoa_prf+0x272>
    19dc:	e1 e0       	ldi	r30, 0x01	; 1
    19de:	f0 e0       	ldi	r31, 0x00	; 0
    19e0:	8a cf       	rjmp	.-236    	; 0x18f6 <dtoa_prf+0x1c4>
    19e2:	40 e0       	ldi	r20, 0x00	; 0
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	90 cf       	rjmp	.-224    	; 0x1908 <dtoa_prf+0x1d6>
    19e8:	41 93       	st	Z+, r20
    19ea:	81 50       	subi	r24, 0x01	; 1
    19ec:	9c cf       	rjmp	.-200    	; 0x1926 <dtoa_prf+0x1f4>
    19ee:	91 93       	st	Z+, r25
    19f0:	81 50       	subi	r24, 0x01	; 1
    19f2:	aa cf       	rjmp	.-172    	; 0x1948 <dtoa_prf+0x216>
    19f4:	01 e0       	ldi	r16, 0x01	; 1
    19f6:	be cf       	rjmp	.-132    	; 0x1974 <dtoa_prf+0x242>
    19f8:	80 e3       	ldi	r24, 0x30	; 48
    19fa:	e3 cf       	rjmp	.-58     	; 0x19c2 <dtoa_prf+0x290>
    19fc:	64 17       	cp	r22, r20
    19fe:	75 07       	cpc	r23, r21
    1a00:	31 f4       	brne	.+12     	; 0x1a0e <dtoa_prf+0x2dc>
    1a02:	96 33       	cpi	r25, 0x36	; 54
    1a04:	90 f4       	brcc	.+36     	; 0x1a2a <dtoa_prf+0x2f8>
    1a06:	95 33       	cpi	r25, 0x35	; 53
    1a08:	11 f4       	brne	.+4      	; 0x1a0e <dtoa_prf+0x2dc>
    1a0a:	aa 20       	and	r10, r10
    1a0c:	71 f0       	breq	.+28     	; 0x1a2a <dtoa_prf+0x2f8>
    1a0e:	f6 01       	movw	r30, r12
    1a10:	80 83       	st	Z, r24
    1a12:	f7 01       	movw	r30, r14
    1a14:	82 2f       	mov	r24, r18
    1a16:	90 e2       	ldi	r25, 0x20	; 32
    1a18:	81 11       	cpse	r24, r1
    1a1a:	09 c0       	rjmp	.+18     	; 0x1a2e <dtoa_prf+0x2fc>
    1a1c:	f7 01       	movw	r30, r14
    1a1e:	e2 0f       	add	r30, r18
    1a20:	f1 1d       	adc	r31, r1
    1a22:	10 82       	st	Z, r1
    1a24:	80 e0       	ldi	r24, 0x00	; 0
    1a26:	90 e0       	ldi	r25, 0x00	; 0
    1a28:	eb ce       	rjmp	.-554    	; 0x1800 <dtoa_prf+0xce>
    1a2a:	81 e3       	ldi	r24, 0x31	; 49
    1a2c:	f0 cf       	rjmp	.-32     	; 0x1a0e <dtoa_prf+0x2dc>
    1a2e:	91 93       	st	Z+, r25
    1a30:	81 50       	subi	r24, 0x01	; 1
    1a32:	f2 cf       	rjmp	.-28     	; 0x1a18 <dtoa_prf+0x2e6>

00001a34 <__ftoa_engine>:
    1a34:	28 30       	cpi	r18, 0x08	; 8
    1a36:	08 f0       	brcs	.+2      	; 0x1a3a <__ftoa_engine+0x6>
    1a38:	27 e0       	ldi	r18, 0x07	; 7
    1a3a:	33 27       	eor	r19, r19
    1a3c:	da 01       	movw	r26, r20
    1a3e:	99 0f       	add	r25, r25
    1a40:	31 1d       	adc	r19, r1
    1a42:	87 fd       	sbrc	r24, 7
    1a44:	91 60       	ori	r25, 0x01	; 1
    1a46:	00 96       	adiw	r24, 0x00	; 0
    1a48:	61 05       	cpc	r22, r1
    1a4a:	71 05       	cpc	r23, r1
    1a4c:	39 f4       	brne	.+14     	; 0x1a5c <__ftoa_engine+0x28>
    1a4e:	32 60       	ori	r19, 0x02	; 2
    1a50:	2e 5f       	subi	r18, 0xFE	; 254
    1a52:	3d 93       	st	X+, r19
    1a54:	30 e3       	ldi	r19, 0x30	; 48
    1a56:	2a 95       	dec	r18
    1a58:	e1 f7       	brne	.-8      	; 0x1a52 <__ftoa_engine+0x1e>
    1a5a:	08 95       	ret
    1a5c:	9f 3f       	cpi	r25, 0xFF	; 255
    1a5e:	30 f0       	brcs	.+12     	; 0x1a6c <__ftoa_engine+0x38>
    1a60:	80 38       	cpi	r24, 0x80	; 128
    1a62:	71 05       	cpc	r23, r1
    1a64:	61 05       	cpc	r22, r1
    1a66:	09 f0       	breq	.+2      	; 0x1a6a <__ftoa_engine+0x36>
    1a68:	3c 5f       	subi	r19, 0xFC	; 252
    1a6a:	3c 5f       	subi	r19, 0xFC	; 252
    1a6c:	3d 93       	st	X+, r19
    1a6e:	91 30       	cpi	r25, 0x01	; 1
    1a70:	08 f0       	brcs	.+2      	; 0x1a74 <__ftoa_engine+0x40>
    1a72:	80 68       	ori	r24, 0x80	; 128
    1a74:	91 1d       	adc	r25, r1
    1a76:	df 93       	push	r29
    1a78:	cf 93       	push	r28
    1a7a:	1f 93       	push	r17
    1a7c:	0f 93       	push	r16
    1a7e:	ff 92       	push	r15
    1a80:	ef 92       	push	r14
    1a82:	19 2f       	mov	r17, r25
    1a84:	98 7f       	andi	r25, 0xF8	; 248
    1a86:	96 95       	lsr	r25
    1a88:	e9 2f       	mov	r30, r25
    1a8a:	96 95       	lsr	r25
    1a8c:	96 95       	lsr	r25
    1a8e:	e9 0f       	add	r30, r25
    1a90:	ff 27       	eor	r31, r31
    1a92:	ec 5e       	subi	r30, 0xEC	; 236
    1a94:	fe 4f       	sbci	r31, 0xFE	; 254
    1a96:	99 27       	eor	r25, r25
    1a98:	33 27       	eor	r19, r19
    1a9a:	ee 24       	eor	r14, r14
    1a9c:	ff 24       	eor	r15, r15
    1a9e:	a7 01       	movw	r20, r14
    1aa0:	e7 01       	movw	r28, r14
    1aa2:	05 90       	lpm	r0, Z+
    1aa4:	08 94       	sec
    1aa6:	07 94       	ror	r0
    1aa8:	28 f4       	brcc	.+10     	; 0x1ab4 <__ftoa_engine+0x80>
    1aaa:	36 0f       	add	r19, r22
    1aac:	e7 1e       	adc	r14, r23
    1aae:	f8 1e       	adc	r15, r24
    1ab0:	49 1f       	adc	r20, r25
    1ab2:	51 1d       	adc	r21, r1
    1ab4:	66 0f       	add	r22, r22
    1ab6:	77 1f       	adc	r23, r23
    1ab8:	88 1f       	adc	r24, r24
    1aba:	99 1f       	adc	r25, r25
    1abc:	06 94       	lsr	r0
    1abe:	a1 f7       	brne	.-24     	; 0x1aa8 <__ftoa_engine+0x74>
    1ac0:	05 90       	lpm	r0, Z+
    1ac2:	07 94       	ror	r0
    1ac4:	28 f4       	brcc	.+10     	; 0x1ad0 <__ftoa_engine+0x9c>
    1ac6:	e7 0e       	add	r14, r23
    1ac8:	f8 1e       	adc	r15, r24
    1aca:	49 1f       	adc	r20, r25
    1acc:	56 1f       	adc	r21, r22
    1ace:	c1 1d       	adc	r28, r1
    1ad0:	77 0f       	add	r23, r23
    1ad2:	88 1f       	adc	r24, r24
    1ad4:	99 1f       	adc	r25, r25
    1ad6:	66 1f       	adc	r22, r22
    1ad8:	06 94       	lsr	r0
    1ada:	a1 f7       	brne	.-24     	; 0x1ac4 <__ftoa_engine+0x90>
    1adc:	05 90       	lpm	r0, Z+
    1ade:	07 94       	ror	r0
    1ae0:	28 f4       	brcc	.+10     	; 0x1aec <__ftoa_engine+0xb8>
    1ae2:	f8 0e       	add	r15, r24
    1ae4:	49 1f       	adc	r20, r25
    1ae6:	56 1f       	adc	r21, r22
    1ae8:	c7 1f       	adc	r28, r23
    1aea:	d1 1d       	adc	r29, r1
    1aec:	88 0f       	add	r24, r24
    1aee:	99 1f       	adc	r25, r25
    1af0:	66 1f       	adc	r22, r22
    1af2:	77 1f       	adc	r23, r23
    1af4:	06 94       	lsr	r0
    1af6:	a1 f7       	brne	.-24     	; 0x1ae0 <__ftoa_engine+0xac>
    1af8:	05 90       	lpm	r0, Z+
    1afa:	07 94       	ror	r0
    1afc:	20 f4       	brcc	.+8      	; 0x1b06 <__ftoa_engine+0xd2>
    1afe:	49 0f       	add	r20, r25
    1b00:	56 1f       	adc	r21, r22
    1b02:	c7 1f       	adc	r28, r23
    1b04:	d8 1f       	adc	r29, r24
    1b06:	99 0f       	add	r25, r25
    1b08:	66 1f       	adc	r22, r22
    1b0a:	77 1f       	adc	r23, r23
    1b0c:	88 1f       	adc	r24, r24
    1b0e:	06 94       	lsr	r0
    1b10:	a9 f7       	brne	.-22     	; 0x1afc <__ftoa_engine+0xc8>
    1b12:	84 91       	lpm	r24, Z
    1b14:	10 95       	com	r17
    1b16:	17 70       	andi	r17, 0x07	; 7
    1b18:	41 f0       	breq	.+16     	; 0x1b2a <__ftoa_engine+0xf6>
    1b1a:	d6 95       	lsr	r29
    1b1c:	c7 95       	ror	r28
    1b1e:	57 95       	ror	r21
    1b20:	47 95       	ror	r20
    1b22:	f7 94       	ror	r15
    1b24:	e7 94       	ror	r14
    1b26:	1a 95       	dec	r17
    1b28:	c1 f7       	brne	.-16     	; 0x1b1a <__ftoa_engine+0xe6>
    1b2a:	ea eb       	ldi	r30, 0xBA	; 186
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	68 94       	set
    1b30:	15 90       	lpm	r1, Z+
    1b32:	15 91       	lpm	r17, Z+
    1b34:	35 91       	lpm	r19, Z+
    1b36:	65 91       	lpm	r22, Z+
    1b38:	95 91       	lpm	r25, Z+
    1b3a:	05 90       	lpm	r0, Z+
    1b3c:	7f e2       	ldi	r23, 0x2F	; 47
    1b3e:	73 95       	inc	r23
    1b40:	e1 18       	sub	r14, r1
    1b42:	f1 0a       	sbc	r15, r17
    1b44:	43 0b       	sbc	r20, r19
    1b46:	56 0b       	sbc	r21, r22
    1b48:	c9 0b       	sbc	r28, r25
    1b4a:	d0 09       	sbc	r29, r0
    1b4c:	c0 f7       	brcc	.-16     	; 0x1b3e <__ftoa_engine+0x10a>
    1b4e:	e1 0c       	add	r14, r1
    1b50:	f1 1e       	adc	r15, r17
    1b52:	43 1f       	adc	r20, r19
    1b54:	56 1f       	adc	r21, r22
    1b56:	c9 1f       	adc	r28, r25
    1b58:	d0 1d       	adc	r29, r0
    1b5a:	7e f4       	brtc	.+30     	; 0x1b7a <__ftoa_engine+0x146>
    1b5c:	70 33       	cpi	r23, 0x30	; 48
    1b5e:	11 f4       	brne	.+4      	; 0x1b64 <__ftoa_engine+0x130>
    1b60:	8a 95       	dec	r24
    1b62:	e6 cf       	rjmp	.-52     	; 0x1b30 <__ftoa_engine+0xfc>
    1b64:	e8 94       	clt
    1b66:	01 50       	subi	r16, 0x01	; 1
    1b68:	30 f0       	brcs	.+12     	; 0x1b76 <__ftoa_engine+0x142>
    1b6a:	08 0f       	add	r16, r24
    1b6c:	0a f4       	brpl	.+2      	; 0x1b70 <__ftoa_engine+0x13c>
    1b6e:	00 27       	eor	r16, r16
    1b70:	02 17       	cp	r16, r18
    1b72:	08 f4       	brcc	.+2      	; 0x1b76 <__ftoa_engine+0x142>
    1b74:	20 2f       	mov	r18, r16
    1b76:	23 95       	inc	r18
    1b78:	02 2f       	mov	r16, r18
    1b7a:	7a 33       	cpi	r23, 0x3A	; 58
    1b7c:	28 f0       	brcs	.+10     	; 0x1b88 <__ftoa_engine+0x154>
    1b7e:	79 e3       	ldi	r23, 0x39	; 57
    1b80:	7d 93       	st	X+, r23
    1b82:	2a 95       	dec	r18
    1b84:	e9 f7       	brne	.-6      	; 0x1b80 <__ftoa_engine+0x14c>
    1b86:	10 c0       	rjmp	.+32     	; 0x1ba8 <__ftoa_engine+0x174>
    1b88:	7d 93       	st	X+, r23
    1b8a:	2a 95       	dec	r18
    1b8c:	89 f6       	brne	.-94     	; 0x1b30 <__ftoa_engine+0xfc>
    1b8e:	06 94       	lsr	r0
    1b90:	97 95       	ror	r25
    1b92:	67 95       	ror	r22
    1b94:	37 95       	ror	r19
    1b96:	17 95       	ror	r17
    1b98:	17 94       	ror	r1
    1b9a:	e1 18       	sub	r14, r1
    1b9c:	f1 0a       	sbc	r15, r17
    1b9e:	43 0b       	sbc	r20, r19
    1ba0:	56 0b       	sbc	r21, r22
    1ba2:	c9 0b       	sbc	r28, r25
    1ba4:	d0 09       	sbc	r29, r0
    1ba6:	98 f0       	brcs	.+38     	; 0x1bce <__ftoa_engine+0x19a>
    1ba8:	23 95       	inc	r18
    1baa:	7e 91       	ld	r23, -X
    1bac:	73 95       	inc	r23
    1bae:	7a 33       	cpi	r23, 0x3A	; 58
    1bb0:	08 f0       	brcs	.+2      	; 0x1bb4 <__ftoa_engine+0x180>
    1bb2:	70 e3       	ldi	r23, 0x30	; 48
    1bb4:	7c 93       	st	X, r23
    1bb6:	20 13       	cpse	r18, r16
    1bb8:	b8 f7       	brcc	.-18     	; 0x1ba8 <__ftoa_engine+0x174>
    1bba:	7e 91       	ld	r23, -X
    1bbc:	70 61       	ori	r23, 0x10	; 16
    1bbe:	7d 93       	st	X+, r23
    1bc0:	30 f0       	brcs	.+12     	; 0x1bce <__ftoa_engine+0x19a>
    1bc2:	83 95       	inc	r24
    1bc4:	71 e3       	ldi	r23, 0x31	; 49
    1bc6:	7d 93       	st	X+, r23
    1bc8:	70 e3       	ldi	r23, 0x30	; 48
    1bca:	2a 95       	dec	r18
    1bcc:	e1 f7       	brne	.-8      	; 0x1bc6 <__ftoa_engine+0x192>
    1bce:	11 24       	eor	r1, r1
    1bd0:	ef 90       	pop	r14
    1bd2:	ff 90       	pop	r15
    1bd4:	0f 91       	pop	r16
    1bd6:	1f 91       	pop	r17
    1bd8:	cf 91       	pop	r28
    1bda:	df 91       	pop	r29
    1bdc:	99 27       	eor	r25, r25
    1bde:	87 fd       	sbrc	r24, 7
    1be0:	90 95       	com	r25
    1be2:	08 95       	ret

00001be4 <_exit>:
    1be4:	f8 94       	cli

00001be6 <__stop_program>:
    1be6:	ff cf       	rjmp	.-2      	; 0x1be6 <__stop_program>
