#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 11 11:53:28 2022
# Process ID: 12792
# Current directory: C:/ece4743/lab8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent184 C:\ece4743\lab8\empty_template.xpr
# Log file: C:/ece4743/lab8/vivado.log
# Journal file: C:/ece4743/lab8\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab8/empty_template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 1654.410 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'DOUTB' on this module [C:/ece4743/lab8/fifo.v:48]
ERROR: [VRFC 10-3180] cannot find port 'CLKB' on this module [C:/ece4743/lab8/fifo.v:47]
ERROR: [VRFC 10-3180] cannot find port 'WEB' on this module [C:/ece4743/lab8/fifo.v:46]
ERROR: [VRFC 10-3180] cannot find port 'ENB' on this module [C:/ece4743/lab8/fifo.v:45]
ERROR: [VRFC 10-3180] cannot find port 'DINB' on this module [C:/ece4743/lab8/fifo.v:44]
ERROR: [VRFC 10-3180] cannot find port 'ADDRB' on this module [C:/ece4743/lab8/fifo.v:43]
ERROR: [VRFC 10-3180] cannot find port 'DOUTA' on this module [C:/ece4743/lab8/fifo.v:41]
ERROR: [VRFC 10-3180] cannot find port 'CLKA' on this module [C:/ece4743/lab8/fifo.v:40]
ERROR: [VRFC 10-3180] cannot find port 'ENA' on this module [C:/ece4743/lab8/fifo.v:39]
ERROR: [VRFC 10-3180] cannot find port 'DINA' on this module [C:/ece4743/lab8/fifo.v:38]
ERROR: [VRFC 10-3180] cannot find port 'ADDRA' on this module [C:/ece4743/lab8/fifo.v:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Nov 11 12:07:43 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addra' [C:/ece4743/lab8/fifo.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addrb' [C:/ece4743/lab8/fifo.v:43]
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [C:/ece4743/lab8/fifo.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2 Pass: empty: 0
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) FAIL: dout: 00(00000067)
         10(              700000): FAIL: full: 1 (00000000)
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 00(000000ab)
         11(              760000): FAIL: full: 1 (00000000)
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 00(00000034)
         12(              820000): FAIL: full: 1 (00000000)
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 00(00000098)
         13(              880000): FAIL: full: 1 (00000000)
         13 Pass: empty: 0
         14(              940000) FAIL: dout: 00(00000090)
         14(              940000): FAIL: full: 1 (00000000)
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15(             1000000): FAIL: full: 1 (00000000)
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 100 ns
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
run 10 us
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20 Pass: empty: 0
         21 Pass: full: 0
         21 Pass: empty: 0
         22 Pass: full: 0
         22 Pass: empty: 0
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 00(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 00(000000ad)
         30(             1900000): FAIL: full: 1 (00000000)
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 00(000000ff)
         31(             1960000): FAIL: full: 1 (00000000)
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 00(00000069)
         32(             2020000): FAIL: full: 1 (00000000)
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 00(00000015)
         33(             2080000): FAIL: full: 1 (00000000)
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 00(00000090)
         34(             2140000): FAIL: full: 1 (00000000)
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35(             2200000): FAIL: full: 1 (00000000)
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36(             2260000): FAIL: full: 1 (00000000)
         36(             2260000): FAIL: empty: 0 (00000001)
         37(             2320000) FAIL: dout: 00(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41 Pass: empty: 0
blk_mem_gen_v8_4_5 collision detected at time: 2590000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A ra`d address: 3, B write address: 3
         42(             2620000) FAIL: dout: 33(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2650000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A ra`d address: 3, B write address: 3
         43(             2680000) FAIL: dout: bb(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
blk_mem_gen_v8_4_5 collision detected at time: 2710000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A ra`d address: 2, B write address: 2
         44(             2740000) FAIL: dout: aa(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2770000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A ra`d address: 4, B write address: 4
         45(             2800000) FAIL: dout: cc(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: XX(000000cc)
         46(             2860000): FAIL: full: 1 (00000000)
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          54 vectors failed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp to C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:19:32 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:20:03 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addra' [C:/ece4743/lab8/fifo.v:37]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'ena' [C:/ece4743/lab8/fifo.v:41]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'wea' [C:/ece4743/lab8/fifo.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addrb' [C:/ece4743/lab8/fifo.v:44]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'enb' [C:/ece4743/lab8/fifo.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2 Pass: empty: 0
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) FAIL: dout: 00(00000067)
         10(              700000): FAIL: full: 1 (00000000)
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 00(000000ab)
         11(              760000): FAIL: full: 1 (00000000)
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 00(00000034)
         12(              820000): FAIL: full: 1 (00000000)
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 00(00000098)
         13(              880000): FAIL: full: 1 (00000000)
         13 Pass: empty: 0
         14(              940000) FAIL: dout: 00(00000090)
         14(              940000): FAIL: full: 1 (00000000)
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15(             1000000): FAIL: full: 1 (00000000)
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20 Pass: empty: 0
         21 Pass: full: 0
         21 Pass: empty: 0
         22 Pass: full: 0
         22 Pass: empty: 0
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 00(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 00(000000ad)
         30(             1900000): FAIL: full: 1 (00000000)
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 00(000000ff)
         31(             1960000): FAIL: full: 1 (00000000)
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 00(00000069)
         32(             2020000): FAIL: full: 1 (00000000)
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 00(00000015)
         33(             2080000): FAIL: full: 1 (00000000)
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 00(00000090)
         34(             2140000): FAIL: full: 1 (00000000)
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35(             2200000): FAIL: full: 1 (00000000)
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36(             2260000): FAIL: full: 1 (00000000)
         36(             2260000): FAIL: empty: 0 (00000001)
         37(             2320000) FAIL: dout: 00(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41 Pass: empty: 0
         42(             2620000) FAIL: dout: 00(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2650000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 3, B ra`d address: 3
         43(             2680000) FAIL: dout: bb(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) Pass: dout: bb
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2770000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 4, B ra`d address: 4
         45(             2800000) FAIL: dout: cc(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) Pass: dout: cc
         46(             2860000): FAIL: full: 1 (00000000)
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          52 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:26:11 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addra' [C:/ece4743/lab8/fifo.v:40]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'ena' [C:/ece4743/lab8/fifo.v:44]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'wea' [C:/ece4743/lab8/fifo.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'addrb' [C:/ece4743/lab8/fifo.v:47]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'enb' [C:/ece4743/lab8/fifo.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2 Pass: empty: 0
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) FAIL: dout: 00(00000067)
         10(              700000): FAIL: full: 1 (00000000)
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 00(000000ab)
         11(              760000): FAIL: full: 1 (00000000)
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 00(00000034)
         12(              820000): FAIL: full: 1 (00000000)
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 00(00000098)
         13(              880000): FAIL: full: 1 (00000000)
         13 Pass: empty: 0
         14(              940000) FAIL: dout: 00(00000090)
         14(              940000): FAIL: full: 1 (00000000)
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15(             1000000): FAIL: full: 1 (00000000)
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20 Pass: empty: 0
         21 Pass: full: 0
         21 Pass: empty: 0
         22 Pass: full: 0
         22 Pass: empty: 0
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 00(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 00(000000ad)
         30(             1900000): FAIL: full: 1 (00000000)
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 00(000000ff)
         31(             1960000): FAIL: full: 1 (00000000)
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 00(00000069)
         32(             2020000): FAIL: full: 1 (00000000)
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 00(00000015)
         33(             2080000): FAIL: full: 1 (00000000)
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 00(00000090)
         34(             2140000): FAIL: full: 1 (00000000)
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35(             2200000): FAIL: full: 1 (00000000)
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36(             2260000): FAIL: full: 1 (00000000)
         36(             2260000): FAIL: empty: 0 (00000001)
         37(             2320000) FAIL: dout: 00(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41 Pass: empty: 0
         42(             2620000) FAIL: dout: 00(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2650000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 3, B ra`d address: 3
         43(             2680000) FAIL: dout: bb(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) Pass: dout: bb
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2770000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 4, B ra`d address: 4
         45(             2800000) FAIL: dout: cc(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) Pass: dout: cc
         46(             2860000): FAIL: full: 1 (00000000)
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          52 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:39:14 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:44:54 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dina' [C:/ece4743/lab8/fifo.v:44]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dinb' [C:/ece4743/lab8/fifo.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2 Pass: empty: 0
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) FAIL: dout: 00(00000067)
         10(              700000): FAIL: full: 1 (00000000)
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 00(000000ab)
         11(              760000): FAIL: full: 1 (00000000)
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 00(00000034)
         12(              820000): FAIL: full: 1 (00000000)
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 00(00000098)
         13(              880000): FAIL: full: 1 (00000000)
         13 Pass: empty: 0
         14(              940000) FAIL: dout: 00(00000090)
         14(              940000): FAIL: full: 1 (00000000)
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15(             1000000): FAIL: full: 1 (00000000)
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20 Pass: empty: 0
         21 Pass: full: 0
         21 Pass: empty: 0
         22 Pass: full: 0
         22 Pass: empty: 0
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 00(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 00(000000ad)
         30(             1900000): FAIL: full: 1 (00000000)
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 00(000000ff)
         31(             1960000): FAIL: full: 1 (00000000)
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 00(00000069)
         32(             2020000): FAIL: full: 1 (00000000)
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 00(00000015)
         33(             2080000): FAIL: full: 1 (00000000)
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 00(00000090)
         34(             2140000): FAIL: full: 1 (00000000)
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35(             2200000): FAIL: full: 1 (00000000)
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36(             2260000): FAIL: full: 1 (00000000)
         36(             2260000): FAIL: empty: 0 (00000001)
         37(             2320000) FAIL: dout: 00(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41 Pass: empty: 0
         42(             2620000) FAIL: dout: 00(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2650000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 1, B write address: 1
         43(             2680000) FAIL: dout: 00(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: 00(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2770000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 1, B write address: 1
         45(             2800000) FAIL: dout: 00(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: 00(000000cc)
         46(             2860000): FAIL: full: 1 (00000000)
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          54 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 12:54:07 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dina' [C:/ece4743/lab8/fifo.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dinb' [C:/ece4743/lab8/fifo.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1(              160000): FAIL: full: x (00000000)
          1(              160000): FAIL: empty: x (00000001)
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3(              280000): FAIL: full: x (00000000)
          3(              280000): FAIL: empty: x (00000000)
          4 Pass: full: 0
          4 Pass: empty: 0
          5(              400000): FAIL: full: x (00000000)
          5(              400000): FAIL: empty: x (00000000)
          6 Pass: full: 0
          6 Pass: empty: 0
          7(              520000): FAIL: full: x (00000000)
          7(              520000): FAIL: empty: x (00000000)
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: xx(0000007f)
          9(              640000): FAIL: full: x (00000000)
          9(              640000): FAIL: empty: x (00000000)
         10(              700000) FAIL: dout: xx(00000067)
         10(              700000): FAIL: full: 1 (00000000)
         10 Pass: empty: 0
         11(              760000) FAIL: dout: xx(000000ab)
         11(              760000): FAIL: full: x (00000000)
         11(              760000): FAIL: empty: x (00000000)
         12(              820000) FAIL: dout: xx(00000034)
         12(              820000): FAIL: full: 1 (00000000)
         12 Pass: empty: 0
         13(              880000) FAIL: dout: xx(00000098)
         13(              880000): FAIL: full: x (00000000)
         13(              880000): FAIL: empty: x (00000000)
         14(              940000) FAIL: dout: xx(00000090)
         14(              940000): FAIL: full: 1 (00000000)
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: xx(000000cd)
         15(             1000000): FAIL: full: x (00000000)
         15(             1000000): FAIL: empty: x (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16(             1060000): FAIL: full: 1 (00000000)
         16 Pass: empty: 0
         17(             1120000) FAIL: dout: xx(00000089)
         17(             1120000): FAIL: full: x (00000000)
         17(             1120000): FAIL: empty: x (00000001)
         18(             1180000) FAIL: dout: xx(00000089)
         18(             1180000): FAIL: full: 1 (00000000)
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: xx(00000089)
         19(             1240000): FAIL: full: x (00000000)
         19(             1240000): FAIL: empty: x (00000001)
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21(             1360000): FAIL: full: x (00000000)
         21(             1360000): FAIL: empty: x (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23(             1480000): FAIL: full: x (00000000)
         23(             1480000): FAIL: empty: x (00000000)
         24 Pass: full: 0
         24 Pass: empty: 0
         25(             1600000): FAIL: full: x (00000000)
         25(             1600000): FAIL: empty: x (00000000)
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: x (00000001)
         27(             1720000): FAIL: empty: x (00000000)
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: xx(00000034)
         29(             1840000): FAIL: full: x (00000000)
         29(             1840000): FAIL: empty: x (00000000)
         30(             1900000) FAIL: dout: xx(000000ad)
         30(             1900000): FAIL: full: 1 (00000000)
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: xx(000000ff)
         31(             1960000): FAIL: full: x (00000000)
         31(             1960000): FAIL: empty: x (00000000)
         32(             2020000) FAIL: dout: xx(00000069)
         32(             2020000): FAIL: full: 1 (00000000)
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: xx(00000015)
         33(             2080000): FAIL: full: x (00000000)
         33(             2080000): FAIL: empty: x (00000000)
         34(             2140000) FAIL: dout: xx(00000090)
         34(             2140000): FAIL: full: 1 (00000000)
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: xx(000000bf)
         35(             2200000): FAIL: full: x (00000000)
         35(             2200000): FAIL: empty: x (00000001)
         36(             2260000) FAIL: dout: xx(000000bf)
         36(             2260000): FAIL: full: 1 (00000000)
         36(             2260000): FAIL: empty: 0 (00000001)
         37(             2320000) FAIL: dout: xx(000000bf)
         37(             2320000): FAIL: full: x (00000000)
         37(             2320000): FAIL: empty: x (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: x (00000000)
         39(             2440000): FAIL: empty: x (00000000)
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: 00(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: 00(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
blk_mem_gen_v8_4_5 collision detected at time: 2710000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 1, B write address: 1
         44(             2740000) FAIL: dout: 00(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2770000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 1, B write address: 1
         45(             2800000) FAIL: dout: 00(000000aa)
         45 Pass: full: 0
         45(             2800000): FAIL: empty: 1 (00000000)
         46(             2860000) FAIL: dout: 00(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          86 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:01:11 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3(              280000): FAIL: empty: 1 (00000000)
          4 Pass: full: 0
          4(              340000): FAIL: empty: 1 (00000000)
          5 Pass: full: 0
          5(              400000): FAIL: empty: 1 (00000000)
          6 Pass: full: 0
          6(              460000): FAIL: empty: 1 (00000000)
          7 Pass: full: 0
          7(              520000): FAIL: empty: 1 (00000000)
          8(              580000): FAIL: full: 0 (00000001)
          8(              580000): FAIL: empty: 1 (00000000)
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9(              640000): FAIL: empty: 1 (00000000)
         10(              700000) FAIL: dout: 00(00000067)
         10 Pass: full: 0
         10(              700000): FAIL: empty: 1 (00000000)
         11(              760000) FAIL: dout: 00(000000ab)
         11 Pass: full: 0
         11(              760000): FAIL: empty: 1 (00000000)
         12(              820000) FAIL: dout: 00(00000034)
         12 Pass: full: 0
         12(              820000): FAIL: empty: 1 (00000000)
         13(              880000) FAIL: dout: 00(00000098)
         13 Pass: full: 0
         13(              880000): FAIL: empty: 1 (00000000)
         14(              940000) FAIL: dout: 00(00000090)
         14 Pass: full: 0
         14(              940000): FAIL: empty: 1 (00000000)
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15 Pass: empty: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 10 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20(             1300000): FAIL: empty: 1 (00000000)
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23(             1480000): FAIL: empty: 1 (00000000)
         24 Pass: full: 0
         24(             1540000): FAIL: empty: 1 (00000000)
         25 Pass: full: 0
         25(             1600000): FAIL: empty: 1 (00000000)
         26(             1660000): FAIL: full: 0 (00000001)
         26(             1660000): FAIL: empty: 1 (00000000)
         27(             1720000): FAIL: full: 0 (00000001)
         27(             1720000): FAIL: empty: 1 (00000000)
         28(             1780000): FAIL: full: 0 (00000001)
         28(             1780000): FAIL: empty: 1 (00000000)
         29(             1840000) FAIL: dout: 00(00000034)
         29 Pass: full: 0
         29(             1840000): FAIL: empty: 1 (00000000)
         30(             1900000) FAIL: dout: 00(000000ad)
         30 Pass: full: 0
         30(             1900000): FAIL: empty: 1 (00000000)
         31(             1960000) FAIL: dout: 00(000000ff)
         31 Pass: full: 0
         31(             1960000): FAIL: empty: 1 (00000000)
         32(             2020000) FAIL: dout: 00(00000069)
         32 Pass: full: 0
         32(             2020000): FAIL: empty: 1 (00000000)
         33(             2080000) FAIL: dout: 00(00000015)
         33 Pass: full: 0
         33(             2080000): FAIL: empty: 1 (00000000)
         34(             2140000) FAIL: dout: 00(00000090)
         34 Pass: full: 0
         34(             2140000): FAIL: empty: 1 (00000000)
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35 Pass: empty: 1
         36(             2260000) FAIL: dout: 00(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 00(000000bf)
         37 Pass: full: 0
         37 Pass: empty: 1
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39(             2440000): FAIL: empty: 1 (00000000)
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: XX(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
         43(             2680000) FAIL: dout: XX(00000033)
         43 Pass: full: 0
         43(             2680000): FAIL: empty: 1 (00000000)
         44(             2740000) FAIL: dout: XX(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
         45(             2800000) FAIL: dout: XX(000000aa)
         45 Pass: full: 0
         45(             2800000): FAIL: empty: 1 (00000000)
         46(             2860000) FAIL: dout: 00(000000cc)
         46 Pass: full: 0
         46 Pass: empty: 1
(             2860000)FAILED:          64 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:05:44 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'doutb' [C:/ece4743/lab8/fifo.v:52]
ERROR: [VRFC 10-3423] illegal output port connection to 'doutb' [C:/ece4743/lab8/fifo.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
launch_runs synth_1 -jobs 4
[Fri Nov 11 13:06:57 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3(              280000): FAIL: empty: 1 (00000000)
          4 Pass: full: 0
          4(              340000): FAIL: empty: 1 (00000000)
          5 Pass: full: 0
          5(              400000): FAIL: empty: 1 (00000000)
          6 Pass: full: 0
          6(              460000): FAIL: empty: 1 (00000000)
          7 Pass: full: 0
          7(              520000): FAIL: empty: 1 (00000000)
          8(              580000): FAIL: full: 0 (00000001)
          8(              580000): FAIL: empty: 1 (00000000)
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9(              640000): FAIL: empty: 1 (00000000)
         10(              700000) FAIL: dout: 00(00000067)
         10 Pass: full: 0
         10(              700000): FAIL: empty: 1 (00000000)
         11(              760000) FAIL: dout: 00(000000ab)
         11 Pass: full: 0
         11(              760000): FAIL: empty: 1 (00000000)
         12(              820000) FAIL: dout: 00(00000034)
         12 Pass: full: 0
         12(              820000): FAIL: empty: 1 (00000000)
         13(              880000) FAIL: dout: 00(00000098)
         13 Pass: full: 0
         13(              880000): FAIL: empty: 1 (00000000)
         14(              940000) FAIL: dout: 00(00000090)
         14 Pass: full: 0
         14(              940000): FAIL: empty: 1 (00000000)
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15 Pass: empty: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20(             1300000): FAIL: empty: 1 (00000000)
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23(             1480000): FAIL: empty: 1 (00000000)
         24 Pass: full: 0
         24(             1540000): FAIL: empty: 1 (00000000)
         25 Pass: full: 0
         25(             1600000): FAIL: empty: 1 (00000000)
         26(             1660000): FAIL: full: 0 (00000001)
         26(             1660000): FAIL: empty: 1 (00000000)
         27(             1720000): FAIL: full: 0 (00000001)
         27(             1720000): FAIL: empty: 1 (00000000)
         28(             1780000): FAIL: full: 0 (00000001)
         28(             1780000): FAIL: empty: 1 (00000000)
         29(             1840000) FAIL: dout: 00(00000034)
         29 Pass: full: 0
         29(             1840000): FAIL: empty: 1 (00000000)
         30(             1900000) FAIL: dout: 00(000000ad)
         30 Pass: full: 0
         30(             1900000): FAIL: empty: 1 (00000000)
         31(             1960000) FAIL: dout: 00(000000ff)
         31 Pass: full: 0
         31(             1960000): FAIL: empty: 1 (00000000)
         32(             2020000) FAIL: dout: 00(00000069)
         32 Pass: full: 0
         32(             2020000): FAIL: empty: 1 (00000000)
         33(             2080000) FAIL: dout: 00(00000015)
         33 Pass: full: 0
         33(             2080000): FAIL: empty: 1 (00000000)
         34(             2140000) FAIL: dout: 00(00000090)
         34 Pass: full: 0
         34(             2140000): FAIL: empty: 1 (00000000)
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35 Pass: empty: 1
         36(             2260000) FAIL: dout: 00(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 00(000000bf)
         37 Pass: full: 0
         37 Pass: empty: 1
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39(             2440000): FAIL: empty: 1 (00000000)
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: 33(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
         43(             2680000) FAIL: dout: bb(00000033)
         43 Pass: full: 0
         43(             2680000): FAIL: empty: 1 (00000000)
         44(             2740000) FAIL: dout: aa(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
         45(             2800000) FAIL: dout: cc(000000aa)
         45 Pass: full: 0
         45(             2800000): FAIL: empty: 1 (00000000)
         46(             2860000) FAIL: dout: 00(000000cc)
         46 Pass: full: 0
         46 Pass: empty: 1
(             2860000)FAILED:          64 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:08:30 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3(              280000): FAIL: empty: 1 (00000000)
          4 Pass: full: 0
          4(              340000): FAIL: empty: 1 (00000000)
          5 Pass: full: 0
          5(              400000): FAIL: empty: 1 (00000000)
          6 Pass: full: 0
          6(              460000): FAIL: empty: 1 (00000000)
          7 Pass: full: 0
          7(              520000): FAIL: empty: 1 (00000000)
          8(              580000): FAIL: full: 0 (00000001)
          8(              580000): FAIL: empty: 1 (00000000)
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9(              640000): FAIL: empty: 1 (00000000)
         10(              700000) FAIL: dout: 00(00000067)
         10 Pass: full: 0
         10(              700000): FAIL: empty: 1 (00000000)
         11(              760000) FAIL: dout: 00(000000ab)
         11 Pass: full: 0
         11(              760000): FAIL: empty: 1 (00000000)
         12(              820000) FAIL: dout: 00(00000034)
         12 Pass: full: 0
         12(              820000): FAIL: empty: 1 (00000000)
         13(              880000) FAIL: dout: 00(00000098)
         13 Pass: full: 0
         13(              880000): FAIL: empty: 1 (00000000)
         14(              940000) FAIL: dout: 00(00000090)
         14 Pass: full: 0
         14(              940000): FAIL: empty: 1 (00000000)
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15 Pass: empty: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20(             1300000): FAIL: empty: 1 (00000000)
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23(             1480000): FAIL: empty: 1 (00000000)
         24 Pass: full: 0
         24(             1540000): FAIL: empty: 1 (00000000)
         25 Pass: full: 0
         25(             1600000): FAIL: empty: 1 (00000000)
         26(             1660000): FAIL: full: 0 (00000001)
         26(             1660000): FAIL: empty: 1 (00000000)
         27(             1720000): FAIL: full: 0 (00000001)
         27(             1720000): FAIL: empty: 1 (00000000)
         28(             1780000): FAIL: full: 0 (00000001)
         28(             1780000): FAIL: empty: 1 (00000000)
         29(             1840000) FAIL: dout: 00(00000034)
         29 Pass: full: 0
         29(             1840000): FAIL: empty: 1 (00000000)
         30(             1900000) FAIL: dout: 00(000000ad)
         30 Pass: full: 0
         30(             1900000): FAIL: empty: 1 (00000000)
         31(             1960000) FAIL: dout: 00(000000ff)
         31 Pass: full: 0
         31(             1960000): FAIL: empty: 1 (00000000)
         32(             2020000) FAIL: dout: 00(00000069)
         32 Pass: full: 0
         32(             2020000): FAIL: empty: 1 (00000000)
         33(             2080000) FAIL: dout: 00(00000015)
         33 Pass: full: 0
         33(             2080000): FAIL: empty: 1 (00000000)
         34(             2140000) FAIL: dout: 00(00000090)
         34 Pass: full: 0
         34(             2140000): FAIL: empty: 1 (00000000)
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35 Pass: empty: 1
         36(             2260000) FAIL: dout: 00(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 00(000000bf)
         37 Pass: full: 0
         37 Pass: empty: 1
         38 Pass: full: 0
         38(             2380000): FAIL: empty: 1 (00000000)
         39 Pass: full: 0
         39(             2440000): FAIL: empty: 1 (00000000)
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: 00(00000044)
         42 Pass: full: 0
         42(             2620000): FAIL: empty: 1 (00000000)
         43(             2680000) FAIL: dout: 00(00000033)
         43 Pass: full: 0
         43(             2680000): FAIL: empty: 1 (00000000)
         44(             2740000) FAIL: dout: 00(000000bb)
         44 Pass: full: 0
         44(             2740000): FAIL: empty: 1 (00000000)
         45(             2800000) FAIL: dout: 00(000000aa)
         45 Pass: full: 0
         45(             2800000): FAIL: empty: 1 (00000000)
         46(             2860000) FAIL: dout: 00(000000cc)
         46 Pass: full: 0
         46 Pass: empty: 1
(             2860000)FAILED:          64 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:13:30 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: zz(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: zz(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: zz(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: zz(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: zz(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: zz(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: zz(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: zz(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: zz(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: zz(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: zz(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: zz(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: zz(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: zz(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: zz(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: zz(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: zz(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: zz(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: zz(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: zz(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: zz(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: zz(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: zz(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          44 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:15:19 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: 00(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 00(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 00(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 00(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: 00(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: XX(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: XX(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: XX(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 00(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 00(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 00(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 00(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 00(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 00(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: XX(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: XX(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: aa(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: cc(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: 00(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          44 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:22:05 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: zz(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: zz(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: zz(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: zz(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: zz(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: zz(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: zz(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: zz(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: zz(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: zz(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: zz(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: zz(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: zz(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: zz(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: zz(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: zz(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: zz(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: zz(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: zz(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: zz(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: zz(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: zz(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: zz(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          44 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:24:03 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 67(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: zz(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: zz(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: zz(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: zz(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: zz(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: zz(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: zz(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 69(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: zz(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: zz(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: zz(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: zz(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: zz(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: zz(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: zz(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: zz(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
blk_mem_gen_v8_4_5 collision detected at time: 2590000, Instance: tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst , A write address: 0, B read address: 0
         42(             2620000) FAIL: dout: 33(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) Pass: dout: 33
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: zz(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: zz(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: zz(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          43 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:25:55 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: zz(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: zz(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: zz(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: zz(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: zz(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: zz(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: zz(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: zz(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: zz(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: zz(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: zz(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: zz(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: zz(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: zz(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: zz(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: zz(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: zz(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: zz(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: zz(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: zz(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: zz(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: zz(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: zz(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          44 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:33:37 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/ece4743/lab8/fifo.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) FAIL: dout: ab(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 34(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 98(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 90(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: cd(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: 67(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: ab(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 15(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 90(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: bf(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 88(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 77(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: ad(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 69(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: 69(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: 69(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) Pass: dout: bb
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) Pass: dout: aa
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) Pass: dout: cc
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          41 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:38:33 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:39:15 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/ece4743/lab8/fifo.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) FAIL: dout: ab(00000067)
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) FAIL: dout: 34(000000ab)
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) FAIL: dout: 98(00000034)
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) FAIL: dout: 90(00000098)
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) FAIL: dout: cd(00000090)
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) FAIL: dout: 00(000000cd)
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: 67(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: ab(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 15(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 90(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: bf(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: 88(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 77(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 00(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: ad(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: 69(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: 69(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: 69(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) Pass: dout: bb
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) Pass: dout: aa
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) Pass: dout: cc
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          42 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:42:03 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/ece4743/lab8/fifo.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2(              220000): FAIL: empty: 1 (00000000)
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8(              580000): FAIL: full: 0 (00000001)
          8 Pass: empty: 0
          9(              640000) FAIL: dout: 00(0000007f)
          9(              640000): FAIL: full: 1 (00000000)
          9 Pass: empty: 0
         10(              700000) Pass: dout: 67
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) Pass: dout: ab
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) Pass: dout: 34
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) Pass: dout: 98
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) Pass: dout: 90
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) Pass: dout: cd
         15 Pass: full: 0
         15(             1000000): FAIL: empty: 0 (00000001)
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16(             1060000): FAIL: empty: 1 (00000000)
         17(             1120000) FAIL: dout: 00(00000089)
         17 Pass: full: 0
         17(             1120000): FAIL: empty: 0 (00000001)
         18(             1180000) FAIL: dout: 00(00000089)
         18 Pass: full: 0
         18(             1180000): FAIL: empty: 0 (00000001)
         19(             1240000) FAIL: dout: 00(00000089)
         19 Pass: full: 0
         19 Pass: empty: 1
         20(             1300000): FAIL: full: 1 (00000000)
         20 Pass: empty: 0
         21 Pass: full: 0
         21(             1360000): FAIL: empty: 1 (00000000)
         22 Pass: full: 0
         22(             1420000): FAIL: empty: 1 (00000000)
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26(             1660000): FAIL: full: 0 (00000001)
         26 Pass: empty: 0
         27(             1720000): FAIL: full: 0 (00000001)
         27 Pass: empty: 0
         28(             1780000): FAIL: full: 0 (00000001)
         28 Pass: empty: 0
         29(             1840000) FAIL: dout: 67(00000034)
         29(             1840000): FAIL: full: 1 (00000000)
         29 Pass: empty: 0
         30(             1900000) FAIL: dout: 69(000000ad)
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) FAIL: dout: 15(000000ff)
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) FAIL: dout: 90(00000069)
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) FAIL: dout: bf(00000015)
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) FAIL: dout: 88(00000090)
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) FAIL: dout: 77(000000bf)
         35 Pass: full: 0
         35(             2200000): FAIL: empty: 0 (00000001)
         36(             2260000) FAIL: dout: 00(000000bf)
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) FAIL: dout: ad(000000bf)
         37(             2320000): FAIL: full: 1 (00000000)
         37(             2320000): FAIL: empty: 0 (00000001)
         38(             2380000): FAIL: full: 1 (00000000)
         38 Pass: empty: 0
         39(             2440000): FAIL: full: 1 (00000000)
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41(             2560000): FAIL: empty: 1 (00000000)
         42(             2620000) FAIL: dout: ad(00000044)
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) FAIL: dout: ad(00000033)
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) FAIL: dout: 33(000000bb)
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) FAIL: dout: bb(000000aa)
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) FAIL: dout: aa(000000cc)
         46 Pass: full: 0
         46(             2860000): FAIL: empty: 0 (00000001)
(             2860000)FAILED:          39 vectors failed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/lab8/empty_template.srcs/utils_1/imports/synth_1/fifo.dcp with file C:/ece4743/lab8/empty_template.runs/synth_1/fifo.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/lab8/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Nov 11 13:44:27 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.gen/sources_1/ip/blk_mem_gen/sim/blk_mem_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/ece4743/lab8/fifo.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fifo_behav xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [C:/ece4743/lab8/fifo.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_behav -key {Behavioral:sim_1:Functional:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_fifo.uut.mem0.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: file ../../../fifo_vectors.txt could not be opened
          1 Pass: full: 0
          1 Pass: empty: 1
          2 Pass: full: 0
          2 Pass: empty: 0
          3 Pass: full: 0
          3 Pass: empty: 0
          4 Pass: full: 0
          4 Pass: empty: 0
          5 Pass: full: 0
          5 Pass: empty: 0
          6 Pass: full: 0
          6 Pass: empty: 0
          7 Pass: full: 0
          7 Pass: empty: 0
          8 Pass: full: 1
          8 Pass: empty: 0
          9(              640000) Pass: dout: 7f
          9 Pass: full: 0
          9 Pass: empty: 0
         10(              700000) Pass: dout: 67
         10 Pass: full: 0
         10 Pass: empty: 0
         11(              760000) Pass: dout: ab
         11 Pass: full: 0
         11 Pass: empty: 0
         12(              820000) Pass: dout: 34
         12 Pass: full: 0
         12 Pass: empty: 0
         13(              880000) Pass: dout: 98
         13 Pass: full: 0
         13 Pass: empty: 0
         14(              940000) Pass: dout: 90
         14 Pass: full: 0
         14 Pass: empty: 0
         15(             1000000) Pass: dout: cd
         15 Pass: full: 0
         15 Pass: empty: 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1654.410 ; gain = 0.000
run 3 us
         16 Pass: full: 0
         16 Pass: empty: 0
         17(             1120000) Pass: dout: 89
         17 Pass: full: 0
         17 Pass: empty: 1
         18(             1180000) Pass: dout: 89
         18 Pass: full: 0
         18 Pass: empty: 1
         19(             1240000) Pass: dout: 89
         19 Pass: full: 0
         19 Pass: empty: 1
         20 Pass: full: 0
         20 Pass: empty: 0
         21 Pass: full: 0
         21 Pass: empty: 0
         22 Pass: full: 0
         22 Pass: empty: 0
         23 Pass: full: 0
         23 Pass: empty: 0
         24 Pass: full: 0
         24 Pass: empty: 0
         25 Pass: full: 0
         25 Pass: empty: 0
         26 Pass: full: 1
         26 Pass: empty: 0
         27 Pass: full: 1
         27 Pass: empty: 0
         28 Pass: full: 1
         28 Pass: empty: 0
         29(             1840000) Pass: dout: 34
         29 Pass: full: 0
         29 Pass: empty: 0
         30(             1900000) Pass: dout: ad
         30 Pass: full: 0
         30 Pass: empty: 0
         31(             1960000) Pass: dout: ff
         31 Pass: full: 0
         31 Pass: empty: 0
         32(             2020000) Pass: dout: 69
         32 Pass: full: 0
         32 Pass: empty: 0
         33(             2080000) Pass: dout: 15
         33 Pass: full: 0
         33 Pass: empty: 0
         34(             2140000) Pass: dout: 90
         34 Pass: full: 0
         34 Pass: empty: 0
         35(             2200000) Pass: dout: bf
         35 Pass: full: 0
         35 Pass: empty: 1
         36(             2260000) Pass: dout: bf
         36 Pass: full: 0
         36 Pass: empty: 1
         37(             2320000) Pass: dout: bf
         37 Pass: full: 0
         37 Pass: empty: 1
         38 Pass: full: 0
         38 Pass: empty: 0
         39 Pass: full: 0
         39 Pass: empty: 0
         40 Pass: full: 0
         40 Pass: empty: 1
         41 Pass: full: 0
         41 Pass: empty: 0
         42(             2620000) Pass: dout: 44
         42 Pass: full: 0
         42 Pass: empty: 0
         43(             2680000) Pass: dout: 33
         43 Pass: full: 0
         43 Pass: empty: 0
         44(             2740000) Pass: dout: bb
         44 Pass: full: 0
         44 Pass: empty: 0
         45(             2800000) Pass: dout: aa
         45 Pass: full: 0
         45 Pass: empty: 0
         46(             2860000) Pass: dout: cc
         46 Pass: full: 0
         46 Pass: empty: 1
(             2860000)PASSED: All vectors passed
launch_runs impl_1 -jobs 4
[Fri Nov 11 13:46:10 2022] Launched impl_1...
Run output will be captured here: C:/ece4743/lab8/empty_template.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1654.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1667.785 ; gain = 3.320
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1667.785 ; gain = 3.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2072.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.059 ; gain = 525.648
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
Command: launch_simulation  -mode post-implementation -type timing
INFO: [Vivado 12-12493] Simulation top is 'tb_fifo'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim/tb_fifo_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim/tb_fifo_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim/tb_fifo_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim/tb_fifo_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fifo' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_fifo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim/tb_fifo_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/lab8/tb_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fifo
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_fifo_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_fifo_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_fifo_time_impl.sdf", for root module "tb_fifo/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_fifo_time_impl.sdf", for root module "tb_fifo/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.blk_mem_gen
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.tb_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fifo_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/lab8/empty_template.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fifo_time_impl -key {Post-Implementation:sim_1:Timing:tb_fifo} -tclbatch {tb_fifo.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fifo.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../../fifo_vectors.txt could not be opened
WARNING: file ../../../../fifo_vectors.txt could not be opened
Cannot open vectors file 'fifo_vectors.txt.txt', simulation exiting
$finish called at time : 1 ns : File "C:/ece4743/lab8/tb_fifo.v" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fifo_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2394.633 ; gain = 125.496
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 11 13:50:24 2022...
