================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat May 27 20:08:27 +0800 2023
    * Version:         2022.2 (Build 3779808 on Feb 17 2023)
    * Project:         fetching_decoding_ip
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1384
FF:               293
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 5.978       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                    | LUT  | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                    | 1384 | 293 |     | 128  |      |     |        |      |         |          |        |
|   (inst)                | 5    | 156 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U       | 1305 | 135 |     | 128  |      |     |        |      |         |          |        |
|     (control_s_axi_U)   | 81   | 135 |     |      |      |     |        |      |         |          |        |
|   grp_fetch_fu_87       | 66   | 2   |     |      |      |     |        |      |         |          |        |
|   pc_V_1_execute_fu_106 | 8    |     |     |      |      |     |        |      |         |          |        |
+-------------------------+------+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.60%  | OK     |
| FD                                                        | 50%       | 0.28%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 12     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                               |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 4.022 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | trunc_ln34_reg_187_reg[1]/D   |            4 |         20 |          5.971 |          3.695 |        2.276 |
| Path2 | 4.022 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | trunc_ln34_reg_187_reg[2]/D   |            4 |         20 |          5.971 |          3.695 |        2.276 |
| Path3 | 4.022 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK | trunc_ln34_reg_187_reg[3]/D   |            4 |         20 |          5.971 |          3.695 |        2.276 |
| Path4 | 4.097 | control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK | is_running_V_reg_192_reg[0]/D |            4 |          2 |          5.896 |          3.669 |        2.227 |
| Path5 | 4.127 | control_s_axi_U/int_code_ram/mem_reg_1_0_0/CLKBWRCLK | ap_enable_reg_pp0_iter0_reg/D |            4 |          2 |          5.866 |          3.669 |        2.197 |
+-------+-------+------------------------------------------------------+-------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------+----------------------+
    | Path1 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[1]_i_2 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[1]_i_1 | LUT.others.LUT6      |
    | trunc_ln34_reg_187_reg[1]                              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path2 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[2]_i_2 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[2]_i_1 | LUT.others.LUT6      |
    | trunc_ln34_reg_187_reg[2]                              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path3 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6             | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/d_i_type_V_reg_182[2]_i_1 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[3]_i_2 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/trunc_ln34_reg_187[3]_i_1 | LUT.others.LUT6      |
    | trunc_ln34_reg_187_reg[3]                              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +----------------------------------------------------------+----------------------+
    | Path4 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_0               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_0               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_6 | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_1 | LUT.others.LUT6      |
    | is_running_V_reg_192_reg[0]                              | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+

    +----------------------------------------------------------+----------------------+
    | Path5 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_0               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_0               | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_6 | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/is_running_V_reg_192[0]_i_3 | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/ap_enable_reg_pp0_iter0_i_1 | LUT.others.LUT6      |
    | ap_enable_reg_pp0_iter0_reg                              | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------+
| Report Type              | Report Location                                                             |
+--------------------------+-----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fetching_decoding_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fetching_decoding_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fetching_decoding_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fetching_decoding_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fetching_decoding_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fetching_decoding_ip_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------+


