define({'ACS':{d:'analog control system',l:''},'ADC':{d:'analog-to-digital converter',l:''},'AFE':{d:'analog front-end',l:''},'Arm Cortex-M33 processor':{d:'processing core that can be used to configure the overall system after initial boot, and is typically used to coordinate the system interaction with external components',l:''},'ASCC':{d:'audio sink clock counter',l:''},'ASRC':{d:'asynchronous sample rate converter',l:''},'CC312':{d:'Arm TrustZone CryptoCell-312 Security IP',l:''},'CCO':{d:'current-controlled oscillator',l:''},'CFX':{d:'processing core that is used to configure the system at initial boot; this core can also be used to configure the overall system, and coordinate the flow of signal data progressing through the system',l:''},'CID':{d:'chip identifier',l:''},'CMSIS':{d:'Cortex Microcontroller Software Interface Standard',l:''},'CRC':{d:'cyclic redundancy check',l:''},'CTK':{d:'communication toolkit',l:''},'DAC':{d:'digital-to-analog converter',l:''},'DBB':{d:'digital baseband',l:''},'DIO':{d:'digital input/output',l:''},'DMA':{d:'direct memory access',l:''},'DSP':{d:'digital signal processor',l:''},'ECC':{d:'error correcting code',l:''},'EEPROM':{d:'electrically-erasable, programmable, read-only memory, a type of non-volatile memory',l:''},'EH':{d:'energy harvesting',l:''},'ELF':{d:'Executable and Linkable Format; a file type',l:''},'eMMC':{d:'embedded multi-media controller',l:''},'FIFO':{d:'A section of memory that is treated as a circular buffer where components that use this memory use pointers to handle data in a first-in, first-out manner. A hardware FIFO is a FIFO instance where its registers are controlled by the IOCs. A software FIFO is a FIFO instance where its registers are controlled by an application on the CFX, an application on the Arm Cortex-M3 processor, or a microcode configuration on the HEAR.',l:''},'Filter Engine':{d:'a specialized processing core that is optimized for basic audio filtering of both decimated and undecimated data; commonly used in the creation of a low-delay path',l:''},'FIR':{d:'finite impulse response; a type of filter with a finite impulse response period',l:''},'FOTA':{d:'firmware over-the-air',l:''},'FSK':{d:'frequency-shift keying',l:''},'GAP':{d:'generic access profile',l:''},'GATT':{d:'generic attribute profile',l:''},'GCC':{d:'Gnu Compiler Collection',l:''},'GPIO':{d:'general-purpose input/output',l:''},'HCI':{d:'host-controller interface',l:''},'HEAR Configurable Accelerator':{d:'a microcode configurable signal processing engine used to execute a variety of signal processing functions',l:''},'HIZ':{d:'high impedance',l:''},'I2C':{d:'inter-IC communication protocol',l:''},'I2S':{d:'inter-IC sound protocol',l:''},'I3C':{d:'improved inter-IC communication protocol (MIPI Alliance)',l:''},'IDE':{d:'integrated development environment',l:''},'INL':{d:'integrated non-linearity',l:''},'IOC':{d:'input/output controller',l:''},'IRQ':{d:'interrupt request',l:''},'ISR':{d:'interrupt service routine',l:''},'JTAG':{d:'joint test action group (developer of IEEE standard 1149.1-1990)',l:''},'L2CAP':{d:'logical link control and adaptation protocol',l:''},'LDO':{d:'low dropout voltage regulator',l:''},'LDP':{d:'low delay path',l:''},'LIN':{d:'local interconnect network',l:''},'LNA':{d:'low noise amplifier',l:''},'LPDSP32':{d:'low-power digital signal processor with a 32-bit data path; a processing core that is used to accelerate codec, neural network, and similar functions',l:''},'LPF':{d:'low pass filter',l:''},'LSAD':{d:'low-speed analog-to-digital',l:''},'LSB':{d:'least significant bit',l:''},'LUT':{d:'look up table',l:''},'MCU':{d:'microcontroller unit',l:''},'memory block instance':{d:'an instance of RAM or ROM',l:''},'memory bus':{d:'a communication system that transfers data between memory or memory-mapped components and the cores that operate on that data',l:''},'memory space':{d:'a mapping of memory and memory-mapped items to a memory address; synonym for address space',l:''},'MSB':{d:'most significant bit',l:''},'MUX':{d:'multiplexer, selector of one signal from many',l:''},'NNA':{d:'neural network accelerator',l:''},'NVIC':{d:'nested vectored interrupt controller',l:''},'NVM':{d:'non-volatile memory',l:''},'PCM':{d:'pulse code modulation',l:''},'PLL':{d:'phase-locked loop',l:''},'PMU':{d:'power management unit',l:''},'POR':{d:'power-on-reset',l:''},'PRAM':{d:'program random-access memory',l:''},'PSU':{d:'power supervisory unit',l:''},'PWM':{d:'pulse width modulation',l:''},'QMF':{d:'quadrature mirror filter',l:''},'RAM':{d:'random access memory',l:''},'RF':{d:'radio frequency',l:''},'RFFE':{d:'radio-frequency front-end',l:''},'ROM':{d:'read-only memory',l:''},'RSSI':{d:'received signal strength indication',l:''},'RTC':{d:'real-time clock',l:''},'SAR':{d:'successive approximation',l:''},'SAR-ADC':{d:'successive approximation analog-to-digital converter',l:''},'SAU':{d:'secure attribution unit',l:''},'SCL':{d:'serial clock (part of an I2C or I3C bus)',l:''},'SDA':{d:'serial data (part of an I2C or I3C bus)',l:''},'SDAC':{d:'simple digital-to-analog converter',l:''},'SDK':{d:'software development kit',l:''},'SDM':{d:'sigma-delta modulator',l:''},'SPI':{d:'serial peripheral interface',l:''},'SWD':{d:'serial wire debug, two-wire interface used for communication with Arm cores',l:''},'SWD-JP':{d:'serial wire and JTAG debug port',l:''},'ToF':{d:'time of flight',l:''},'TOF':{d:'time of flight',l:''},'TRNG':{d:'true random number generator',l:''},'UART':{d:'universal asynchronous receiver-transmitter',l:''},'VBAT':{d:'supply voltage to the system (typically supplied from a battery)',l:''},'VCO':{d:'voltage-controlled oscillator',l:''},'VDDA':{d:'supply voltage for the non-RF analog blocks and flash memory',l:''},'VDDC':{d:'supply voltage for the digital logic',l:''},'VDDIF':{d:'supply voltage supporting external components and their interfaces',l:''},'VDDM':{d:'supply voltage for the memories',l:''},'VDDO':{d:'input supply for the digital I/O pads',l:''},'VDDPA':{d:'optional supply voltage for the power amplifier from the RF front-end',l:''},'VDDRF':{d:'supply voltage for the RF front-end',l:''},'VMIC':{d:'supply voltage for microphone units',l:''},'VREF':{d:'bandgap reference voltage',l:''},'VREG':{d:'regulated reference supply voltage',l:''},'VSSA':{d:'analog ground supply reference',l:''},'VSSD':{d:'digital ground supply reference',l:''},'VSSRF':{d:'RF ground supply reference',l:''},'WDF':{d:'wave digital filter',l:''},'WOLA':{d:'Weighted Overlap-Add; a type of polyphasic filterbank',l:''},'XTAL':{d:'crystal, generally quartz-based',l:''}});