<?xml version="1.0"?>
<dblpperson name="Andrea Calimera" pid="36/291" n="105">
<person key="homepages/36/291" mdate="2019-05-23">
<author pid="36/291">Andrea Calimera</author>
<url>https://orcid.org/0000-0001-5881-3811</url>
<url>https://www.wikidata.org/entity/Q60644035</url>
</person>
<r><article key="journals/pieee/CerquitelliPCBP21" mdate="2021-04-08">
<author pid="20/5348">Tania Cerquitelli</author>
<author pid="173/7133">Daniele Jahier Pagliari</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="167/2642">Lorenzo Bottaccioli</author>
<author pid="51/11157">Edoardo Patti</author>
<author pid="85/5704">Andrea Acquaviva</author>
<author pid="20/691">Massimo Poncino</author>
<title>Manufacturing as a Data-Driven Practice: Methodologies, Technologies, and Tools.</title>
<pages>399-422</pages>
<year>2021</year>
<volume>109</volume>
<journal>Proc. IEEE</journal>
<number>4</number>
<ee>https://doi.org/10.1109/JPROC.2021.3056006</ee>
<url>db/journals/pieee/pieee109.html#CerquitelliPCBP21</url>
</article>
</r>
<r><article key="journals/tcasI/MocerinoC21" mdate="2021-01-26">
<author orcid="0000-0002-6086-0606" pid="241/1085">Luca Mocerino</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Fast and Accurate Inference on Microcontrollers With Boosted Cooperative Convolutional Neural Networks (BC-Net).</title>
<pages>77-88</pages>
<year>2021</year>
<volume>68</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCSI.2020.3039116</ee>
<url>db/journals/tcasI/tcasI68.html#MocerinoC21</url>
</article>
</r>
<r><article key="journals/tcasII/RizzoPC21" mdate="2021-02-11">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>TVFS: Topology Voltage Frequency Scaling for Reliable Embedded ConvNets.</title>
<pages>672-676</pages>
<year>2021</year>
<volume>68</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCSII.2020.3017538</ee>
<url>db/journals/tcasII/tcasII68.html#RizzoPC21</url>
</article>
</r>
<r><article key="journals/integration/RizzoCZ20" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>Corrigendum to&#34;Approximate error detection-correction for efficient adaptive voltage Over-Scaling&#34;[Integration 63 (2018) 220-231].</title>
<pages>159</pages>
<year>2020</year>
<volume>70</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2019.11.011</ee>
<url>db/journals/integration/integration70.html#RizzoCZ20</url>
</article>
</r>
<r><article key="journals/tcad/TenaceCMP20" mdate="2020-09-24">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-9046-5618" pid="97/6648">Enrico Macii</author>
<author orcid="0000-0002-1369-9688" pid="20/691">Massimo Poncino</author>
<title>Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies.</title>
<pages>397-410</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2018.2889770</ee>
<url>db/journals/tcad/tcad39.html#TenaceCMP20</url>
</article>
</r>
<r><inproceedings key="conf/aicas/GrimaldiPC20" mdate="2020-10-25">
<author pid="229/6435">Matteo Grimaldi</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets.</title>
<pages>233-237</pages>
<year>2020</year>
<booktitle>AICAS</booktitle>
<ee>https://doi.org/10.1109/AICAS48895.2020.9073979</ee>
<crossref>conf/aicas/2020</crossref>
<url>db/conf/aicas/aicas2020.html#GrimaldiPC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aicas/MocerinoC20" mdate="2020-06-15">
<author pid="241/1085">Luca Mocerino</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>TentacleNet: A Pseudo-Ensemble Template for Accurate Binary Convolutional Neural Networks.</title>
<pages>261-265</pages>
<year>2020</year>
<booktitle>AICAS</booktitle>
<ee>https://doi.org/10.1109/AICAS48895.2020.9073982</ee>
<crossref>conf/aicas/2020</crossref>
<url>db/conf/aicas/aicas2020.html#MocerinoC20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cvpr/PelusoCCPTAM20" mdate="2020-08-06">
<author pid="191/6827">Valentino Peluso</author>
<author pid="241/1152">Antonio Cipolletta</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="167/0722">Matteo Poggi</author>
<author pid="205/3975">Fabio Tosi</author>
<author pid="224/2006">Filippo Aleotti</author>
<author pid="05/6147">Stefano Mattoccia</author>
<title>Enabling monocular depth perception at the very edge.</title>
<pages>1581-1583</pages>
<year>2020</year>
<booktitle>CVPR Workshops</booktitle>
<ee>https://doi.org/10.1109/CVPRW50498.2020.00204</ee>
<crossref>conf/cvpr/2020w</crossref>
<url>db/conf/cvpr/cvprw2020.html#PelusoCCPTAM20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoMC20" mdate="2021-02-17">
<author pid="191/6827">Valentino Peluso</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="36/291">Andrea Calimera</author>
<title>Optimization Tools for ConvNets on the Edge.</title>
<pages>204-205</pages>
<year>2020</year>
<booktitle>VLSI-SOC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SOC46417.2020.9344075</ee>
<crossref>conf/vlsi/2020</crossref>
<url>db/conf/vlsi/vlsisoc2020.html#PelusoMC20</url>
</inproceedings>
</r>
<r><article key="journals/access/GrimaldiPC19" mdate="2020-10-26">
<author pid="229/6435">Matteo Grimaldi</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Optimality Assessment of Memory-Bounded ConvNets Deployed on Resource-Constrained RISC Cores.</title>
<pages>152599-152611</pages>
<year>2019</year>
<volume>7</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2019.2948577</ee>
<url>db/journals/access/access7.html#GrimaldiPC19</url>
</article>
</r>
<r><article key="journals/fi/GrimaldiTC19" mdate="2019-02-14">
<author pid="229/6435">Matteo Grimaldi</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Layer-Wise Compressive Training for Convolutional Neural Networks.</title>
<pages>7</pages>
<year>2019</year>
<volume>11</volume>
<journal>Future Internet</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.3390/fi11010007</ee>
<url>db/journals/fi/fi11.html#GrimaldiTC19</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceRBCC19" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.</title>
<pages>372-377</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714939</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TenaceRBCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MocerinoTC19" mdate="2020-06-15">
<author pid="241/1085">Luca Mocerino</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse.</title>
<pages>848-853</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714880</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#MocerinoTC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/PelusoCCPTM19" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="241/1152">Antonio Cipolletta</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="167/0722">Matteo Poggi</author>
<author pid="205/3975">Fabio Tosi</author>
<author orcid="0000-0002-3681-7704" pid="05/6147">Stefano Mattoccia</author>
<title>Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms.</title>
<pages>1703-1708</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714893</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#PelusoCCPTM19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/MocerinoC19" mdate="2020-06-15">
<author pid="241/1085">Luca Mocerino</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>CoopNet: Cooperative Convolutional Neural Network for Low-Power MCUs.</title>
<pages>414-417</pages>
<year>2019</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS46596.2019.8964993</ee>
<crossref>conf/icecsys/2019</crossref>
<url>db/conf/icecsys/icecsys2019.html#MocerinoC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/PelusoCVC19" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="241/1152">Antonio Cipolletta</author>
<author pid="257/5130">Francesco Vaiana</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Integer ConvNets on Embedded CPUs: Tools and Performance Assessment on the Cortex-A Cores.</title>
<pages>598-601</pages>
<year>2019</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS46596.2019.8965168</ee>
<crossref>conf/icecsys/2019</crossref>
<url>db/conf/icecsys/icecsys2019.html#PelusoCVC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/snams/PelusoRCC19" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="241/1152">Antonio Cipolletta</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets.</title>
<pages>454-459</pages>
<year>2019</year>
<booktitle>SNAMS</booktitle>
<ee>https://doi.org/10.1109/SNAMS.2019.8931889</ee>
<crossref>conf/snams/2019</crossref>
<url>db/conf/snams/snams2019.html#PelusoRCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoGC19" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="229/6435">Matteo Grimaldi</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Arbitrary-Precision Convolutional Neural Networks on Low-Power IoT Processors.</title>
<pages>142-147</pages>
<year>2019</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2019.8920341</ee>
<crossref>conf/vlsi/2019</crossref>
<url>db/conf/vlsi/vlsisoc2019.html#PelusoGC19</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1911-08606" mdate="2019-12-03">
<author pid="241/1085">Luca Mocerino</author>
<author pid="36/291">Andrea Calimera</author>
<title>CoopNet: Cooperative Convolutional Neural Network for Low-Power MCUs.</title>
<year>2019</year>
<volume>abs/1911.08606</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1911.08606</ee>
<url>db/journals/corr/corr1911.html#abs-1911-08606</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1912-10087" mdate="2020-01-03">
<author pid="229/6435">Matteo Grimaldi</author>
<author pid="191/6827">Valentino Peluso</author>
<author pid="36/291">Andrea Calimera</author>
<title>EAST: Encoding-Aware Sparse Training for Deep Memory Compression of ConvNets.</title>
<year>2019</year>
<volume>abs/1912.10087</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1912.10087</ee>
<url>db/journals/corr/corr1912.html#abs-1912-10087</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-1912-10103" mdate="2020-01-03">
<author pid="241/1085">Luca Mocerino</author>
<author pid="36/291">Andrea Calimera</author>
<title>TentacleNet: A Pseudo-Ensemble Template for Accurate Binary Convolutional Neural Networks.</title>
<year>2019</year>
<volume>abs/1912.10103</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1912.10103</ee>
<url>db/journals/corr/corr1912.html#abs-1912-10103</url>
</article>
</r>
<r><article key="journals/integration/RizzoCZ18" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>Approximate Error Detection-Correction for efficient Adaptive Voltage Over-Scaling.</title>
<pages>220-231</pages>
<year>2018</year>
<volume>63</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2018.04.008</ee>
<url>db/journals/integration/integration63.html#RizzoCZ18</url>
</article>
</r>
<r><article key="journals/integration/TenaceC18" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Quasi-exact logic functions through classification trees.</title>
<pages>248-255</pages>
<year>2018</year>
<volume>63</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2018.06.007</ee>
<url>db/journals/integration/integration63.html#TenaceC18</url>
</article>
</r>
<r><inproceedings key="conf/date/PagliariPCCMP18" mdate="2020-10-25">
<author orcid="0000-0002-2872-7071" pid="173/7133">Daniele Jahier Pagliari</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0003-3378-887X" pid="163/0026">Yukai Chen</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>All-digital embedded meters for on-line power estimation.</title>
<pages>737-742</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342105</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#PagliariPCCMP18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SantoroCPCA18" mdate="2020-10-25">
<author pid="170/2199">Giulia Santoro</author>
<author pid="43/383">Mario R. Casu</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="48/4750">Massimo Alioto</author>
<title>Energy-performance design exploration of a low-power microprogrammed deep-learning accelerator.</title>
<pages>1151-1154</pages>
<year>2018</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2018.8342185</ee>
<crossref>conf/date/2018</crossref>
<url>db/conf/date/date2018.html#SantoroCPCA18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/esweek/GrimaldiPTC18" mdate="2020-06-15">
<author pid="229/6435">Matteo Grimaldi</author>
<author pid="229/6451">Federico Pugliese</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>A compression-driven training framework for embedded deep neural networks.</title>
<pages>45-50</pages>
<year>2018</year>
<booktitle>INTESA@ESWEEK</booktitle>
<ee>https://doi.org/10.1145/3285017.3285021</ee>
<crossref>conf/esweek/2018intesa</crossref>
<url>db/conf/esweek/intesa2018.html#GrimaldiPTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/PelusoC18" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Scalable-effort ConvNets for multilevel classification.</title>
<pages>12</pages>
<year>2018</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/3240765.3240845</ee>
<ee>http://ieeexplore.ieee.org/document/8587651/</ee>
<crossref>conf/iccad/2018</crossref>
<url>db/conf/iccad/iccad2018.html#PelusoC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icecsys/VaccaTCC18" mdate="2020-06-15">
<author pid="65/10305">Marco Vacca</author>
<author pid="227/2482">Yaswanth Tavva</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Logic-In-Memory Architecture For Min/Max Search.</title>
<pages>853-856</pages>
<year>2018</year>
<booktitle>ICECS</booktitle>
<ee>https://doi.org/10.1109/ICECS.2018.8617879</ee>
<crossref>conf/icecsys/2018</crossref>
<url>db/conf/icecsys/icecsys2018.html#VaccaTCC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/PelusoC18" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Weak-MAC: Arithmetic Relaxation for Dynamic Energy-Accuracy Scaling in ConvNets.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351494</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#PelusoC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/RizzoTC18" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Multiplication by Inference using Classification Trees: A Case-Study Analysis.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351206</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#RizzoTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SantoroCPCA18" mdate="2020-10-25">
<author pid="170/2199">Giulia Santoro</author>
<author pid="43/383">Mario R. Casu</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="48/4750">Massimo Alioto</author>
<title>Design-Space Exploration of Pareto-Optimal Architectures for Deep Learning with DVFS.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351685</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#SantoroCPCA18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoC18a" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Energy-Accuracy Scalable Deep Convolutional Neural Networks: A Pareto Analysis.</title>
<pages>107-127</pages>
<year>2018</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-23425-6_6</ee>
<crossref>conf/vlsi/2018socs</crossref>
<url>db/conf/vlsi/vlsisoc2018s.html#PelusoC18a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoC18" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Energy-Driven Precision Scaling for Fixed-Point ConvNets.</title>
<pages>113-118</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644902</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#PelusoC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceC18" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Inferential Logic: a Machine Learning Inspired Paradigm for Combinational Circuits.</title>
<pages>149-154</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644808</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#TenaceC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ngcas/TenaceC17" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Activation-Kernel Extraction through Machine Learning.</title>
<pages>5-8</pages>
<year>2017</year>
<booktitle>NGCAS</booktitle>
<ee>https://doi.org/10.1109/NGCAS.2017.29</ee>
<crossref>conf/ngcas/2017</crossref>
<url>db/conf/ngcas/ngcas2017.html#TenaceC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ngcas/RizzoC17" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling.</title>
<pages>13-16</pages>
<year>2017</year>
<booktitle>NGCAS</booktitle>
<ee>https://doi.org/10.1109/NGCAS.2017.75</ee>
<crossref>conf/ngcas/2017</crossref>
<url>db/conf/ngcas/ngcas2017.html#RizzoC17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RizzoPCZL17" mdate="2020-10-25">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<author pid="76/1820-15">Xin Liu 0015</author>
<title>Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS.</title>
<pages>1-6</pages>
<year>2017</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2017.8203472</ee>
<crossref>conf/vlsi/2017soc</crossref>
<url>db/conf/vlsi/vlsisoc2017.html#RizzoPCZL17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/RizzoPCZ17" mdate="2020-10-25">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="99/3847-17">Jun Zhou 0017</author>
<title>On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling.</title>
<pages>153-177</pages>
<year>2017</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-030-15663-3_8</ee>
<crossref>conf/vlsi/2017socs</crossref>
<url>db/conf/vlsi/vlsisoc2017s.html#RizzoPCZ17</url>
</inproceedings>
</r>
<r><article key="journals/tcas/TenaceCMP16" mdate="2020-05-27">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Quasi-Adiabatic Logic Arrays for Silicon and Beyond-Silicon Energy-Efficient ICs.</title>
<pages>1111-1115</pages>
<year>2016</year>
<volume>63-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCSII.2016.2624145</ee>
<url>db/journals/tcas/tcasII63.html#TenaceCMP16</url>
</article>
</r>
<r><inproceedings key="conf/glvlsi/TenaceCMP16" mdate="2018-11-06">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Graphene-PLA (GPLA): a Compact and Ultra-Low Power Logic Array Architecture.</title>
<pages>145-150</pages>
<year>2016</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2902961.2902970</ee>
<crossref>conf/glvlsi/2016</crossref>
<url>db/conf/glvlsi/glvlsi2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/TenaceCMP16" mdate="2017-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Enabling quasi-adiabatic logic arrays for silicon and beyond-silicon technologies.</title>
<pages>2897</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7539200</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoCMA16" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="48/4750">Massimo Alioto</author>
<title>Ultra-Fine Grain Vdd-Hopping for energy-efficient Multi-Processor SoCs.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753580</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#PelusoCMA16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceCMP16" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753575</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceCMP16a" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits.</title>
<pages>60-82</pages>
<year>2016</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67104-8_4</ee>
<crossref>conf/vlsi/2016socs</crossref>
<url>db/conf/vlsi/vlsisoc2016s.html#TenaceCMP16a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/PelusoRCMA16" mdate="2020-10-25">
<author orcid="0000-0003-0527-8602" pid="191/6827">Valentino Peluso</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="48/4750">Massimo Alioto</author>
<title>Beyond Ideal DVFS Through Ultra-Fine Grain Vdd-Hopping.</title>
<pages>152-172</pages>
<year>2016</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67104-8_8</ee>
<crossref>conf/vlsi/2016socs</crossref>
<url>db/conf/vlsi/vlsisoc2016s.html#PelusoRCMA16</url>
</inproceedings>
</r>
<r><article key="journals/mam/MiryalaTCMP15" mdate="2020-02-22">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Ultra-low power circuits using graphene p-n junctions and adiabatic computing.</title>
<pages>962-972</pages>
<year>2015</year>
<volume>39</volume>
<journal>Microprocess. Microsystems</journal>
<number>8</number>
<ee>https://doi.org/10.1016/j.micpro.2015.05.018</ee>
<url>db/journals/mam/mam39.html#MiryalaTCMP15</url>
</article>
</r>
<r><inproceedings key="conf/dac/TenaceCMP15" mdate="2018-11-06">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.</title>
<pages>128:1-128:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744880</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#TenaceCMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MiryalaTCMPAMG15" mdate="2019-06-02">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Exploiting the Expressive Power of Graphene Reconfigurable Gates via Post-Synthesis Optimization.</title>
<pages>39-44</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742098</ee>
<ee>https://www.wikidata.org/entity/Q59452610</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#MiryalaTCMPAMG15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/ChenCMP15" mdate="2019-09-16">
<author orcid="0000-0003-3378-887X" pid="163/0026">Yukai Chen</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Characterizing the Activity Factor in NBTI Aging Models for Embedded Cores.</title>
<pages>75-78</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742111</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#ChenCMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/RizzoMCMP15" mdate="2018-11-06">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions.</title>
<pages>253-258</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742099</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#RizzoMCMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/PagliariCMP15" mdate="2018-11-02">
<author orcid="0000-0002-2872-7071" pid="173/7133">Daniele Jahier Pagliari</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>An automated design flow for approximate circuits based on reduced precision redundancy.</title>
<pages>86-93</pages>
<year>2015</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2015.7357088</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICCD.2015.7357088</ee>
<crossref>conf/iccd/2015</crossref>
<url>db/conf/iccd/iccd2015.html#PagliariCMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsid/LavrattiPVCM15" mdate="2017-06-15">
<author pid="28/8746">Felipe Lavratti</author>
<author pid="98/3347">Let&#237;cia Maria Bolzani Poehls</author>
<author pid="02/4432">Fabian Vargas</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<title>Evaluating a Hardware-Based Approach for Detecting Resistive-Open Defects in SRAMs.</title>
<pages>405-410</pages>
<year>2015</year>
<booktitle>VLSI Design</booktitle>
<ee>https://doi.org/10.1109/VLSID.2015.74</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/VLSID.2015.74</ee>
<crossref>conf/vlsid/2015</crossref>
<url>db/conf/vlsid/vlsid2015.html#LavrattiPVCM15</url>
</inproceedings>
</r>
<r><article key="journals/et/MiryalaOPCMP14" mdate="2020-09-11">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="148/0832">Matheus Oleiro</author>
<author pid="98/3347">Let&#237;cia Maria Bolzani P&#246;hls</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Modeling of Physical Defects in PN Junction Based Graphene Devices.</title>
<pages>357-370</pages>
<year>2014</year>
<volume>30</volume>
<journal>J. Electron. Test.</journal>
<number>3</number>
<ee>https://doi.org/10.1007/s10836-014-5458-4</ee>
<url>db/journals/et/et30.html#MiryalaOPCMP14</url>
</article>
</r>
<r><article key="journals/mj/TenaceMCMMP14" mdate="2020-02-22">
<author pid="09/11301">Valerio Tenace</author>
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Row-based body-bias assignment for dynamic thermal clock-skew compensation.</title>
<pages>530-538</pages>
<year>2014</year>
<volume>45</volume>
<journal>Microelectron. J.</journal>
<number>5</number>
<ee>https://doi.org/10.1016/j.mejo.2013.11.013</ee>
<url>db/journals/mj/mj45.html#TenaceMCMMP14</url>
</article>
</r>
<r><article key="journals/tcad/CalimeraLMP14" mdate="2020-09-24">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="01/292">Mirko Loghi</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Dynamic Indexing: Leakage-Aging Co-Optimization for Caches.</title>
<pages>251-264</pages>
<year>2014</year>
<volume>33</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2013.2287187</ee>
<url>db/journals/tcad/tcad33.html#CalimeraLMP14</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceCMP14" mdate="2017-05-23">
<author pid="09/11301">Valerio Tenace</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Pass-XNOR logic: A new logic style for P-N junction based graphene circuits.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.275</ee>
<ee>http://dl.acm.org/citation.cfm?id=2616994</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#TenaceCMP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsd/MiryalaCMP14" mdate="2019-02-07">
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates.</title>
<pages>365-371</pages>
<year>2014</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2014.49</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DSD.2014.49</ee>
<crossref>conf/dsd/2014</crossref>
<url>db/conf/dsd/dsd2014.html#MiryalaCMP14</url>
</inproceedings>
</r>
<r><article key="journals/mj/SassoneLCMMP13" mdate="2020-02-22">
<author pid="95/11157">Alessandro Sassone</author>
<author pid="49/3283-16">Wei Liu 0016</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Modeling and characterization of thermally induced skew on clock distribution networks of nanometric ICs.</title>
<pages>970-976</pages>
<year>2013</year>
<volume>44</volume>
<journal>Microelectron. J.</journal>
<number>11</number>
<ee>https://doi.org/10.1016/j.mejo.2012.07.007</ee>
<url>db/journals/mj/mj44.html#SassoneLCMMP13</url>
</article>
</r>
<r><article key="journals/tcad/LiuCMMNP13" mdate="2020-09-24">
<author pid="49/3283-16">Wei Liu 0016</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author orcid="0000-0002-8303-6329" pid="34/1571">Alberto Nannarelli</author>
<author pid="20/691">Massimo Poncino</author>
<title>Layout-Driven Post-Placement Techniques for Temperature Reduction and Thermal Gradient Minimization.</title>
<pages>406-418</pages>
<year>2013</year>
<volume>32</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCAD.2012.2228267</ee>
<url>db/journals/tcad/tcad32.html#LiuCMMNP13</url>
</article>
</r>
<r><inproceedings key="conf/dac/CalimeraMP13" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Energy-optimal SRAM supply voltage scheduling under lifetime and error constraints.</title>
<pages>110:1-110:6</pages>
<year>2013</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2463209.2488870</ee>
<crossref>conf/dac/2013</crossref>
<url>db/conf/dac/dac2013.html#CalimeraMP13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MiryalaMCMP13" mdate="2017-05-23">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="129/7636">Mehrdad Montazeri</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>A verilog-a model for reconfigurable logic gates based on graphene pn-junctions.</title>
<pages>877-880</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.185</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485499</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#MiryalaMCMP13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MiryalaCMP13" mdate="2018-11-06">
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Delay model for reconfigurable logic gates based on graphene PN-junctions.</title>
<pages>227-232</pages>
<year>2013</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2483028.2483099</ee>
<crossref>conf/glvlsi/2013</crossref>
<url>db/conf/glvlsi/glvlsi2013.html#MiryalaCMP13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icicdt/MiryalaCPM13" mdate="2017-06-15">
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="97/6648">Enrico Macii</author>
<title>Exploration of different implementation styles for graphene-based reconfigurable gates.</title>
<pages>21-24</pages>
<year>2013</year>
<booktitle>ICICDT</booktitle>
<ee>https://doi.org/10.1109/ICICDT.2013.6563294</ee>
<crossref>conf/icicdt/2013</crossref>
<url>db/conf/icicdt/icicdt2013.html#MiryalaCPM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/LavrattiBCVM13" mdate="2017-06-15">
<author pid="28/8746">Felipe Lavratti</author>
<author pid="98/3347">Let&#237;cia Maria Veiras Bolzani</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="02/4432">Fabian Vargas</author>
<author pid="97/6648">Enrico Macii</author>
<title>Technique based on On-Chip Current Sensors and Neighbourhood Comparison Logic to detect resistive-open defects in SRAMs.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2013.6562688</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/LATW.2013.6562688</ee>
<crossref>conf/latw/2013</crossref>
<url>db/conf/latw/latw2013.html#LavrattiBCVM13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/latw/MiryalaCMPP13" mdate="2017-06-15">
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="98/3347">Let&#237;cia Maria Veiras Bolzani Poehls</author>
<title>Investigating the behavior of physical defects in pn-junction based reconfigurable graphene devices.</title>
<pages>1-6</pages>
<year>2013</year>
<booktitle>LATW</booktitle>
<ee>https://doi.org/10.1109/LATW.2013.6562674</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/LATW.2013.6562674</ee>
<crossref>conf/latw/2013</crossref>
<url>db/conf/latw/latw2013.html#MiryalaCMPP13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/MiryalaCMP13" mdate="2017-06-15">
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Power modeling and characterization of Graphene-based logic gates.</title>
<pages>223-226</pages>
<year>2013</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1109/PATMOS.2013.6662177</ee>
<crossref>conf/patmos/2013</crossref>
<url>db/conf/patmos/patmos2013.html#MiryalaCMP13</url>
</inproceedings>
</r>
<r><article key="journals/et/FerriPBC12" mdate="2020-09-11">
<author pid="91/6551">Cesare Ferri</author>
<author pid="02/11469">Dimitra Papagiannopoulou</author>
<author orcid="0000-0001-6927-8527" pid="68/3828">R. Iris Bahar</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>NBTI-Aware Data Allocation Strategies for Scratchpad Based Embedded Systems.</title>
<pages>349-363</pages>
<year>2012</year>
<volume>28</volume>
<journal>J. Electron. Test.</journal>
<number>3</number>
<ee>https://doi.org/10.1007/s10836-012-5295-2</ee>
<url>db/journals/et/et28.html#FerriPBC12</url>
</article>
</r>
<r><article key="journals/iet-cds/AlidashCMMP12" mdate="2020-09-10">
<author pid="23/7913">Hossein Karimiyan Alidash</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>On-chip process variation-tracking through an all-digital monitoring architecture.</title>
<pages>366-373</pages>
<year>2012</year>
<volume>6</volume>
<journal>IET Circuits Devices Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1049/iet-cds.2011.0360</ee>
<url>db/journals/iet-cds/iet-cds6.html#AlidashCMMP12</url>
</article>
</r>
<r><article key="journals/tcas/CalimeraMP12" mdate="2020-05-27">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design Techniques for NBTI-Tolerant Power-Gating Architectures.</title>
<pages>249-253</pages>
<year>2012</year>
<volume>59-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCSII.2012.2188457</ee>
<url>db/journals/tcas/tcasII59.html#CalimeraMP12</url>
</article>
</r>
<r><article key="journals/tcas/CalimeraMMP12" mdate="2020-05-22">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design Techniques and Architectures for Low-Leakage SRAMs.</title>
<pages>1992-2007</pages>
<year>2012</year>
<volume>59-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCSI.2012.2185303</ee>
<url>db/journals/tcas/tcasI59.html#CalimeraMMP12</url>
</article>
</r>
<r><inproceedings key="conf/date/MiryalaCMP12" mdate="2017-05-23">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>IR-drop analysis of graphene-based power distribution networks.</title>
<pages>81-86</pages>
<year>2012</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2012.6176437</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2012.6176437</ee>
<ee>http://dl.acm.org/citation.cfm?id=2492729</ee>
<crossref>conf/date/2012</crossref>
<url>db/conf/date/date2012.html#MiryalaCMP12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SassoneCMMPGMBR12" mdate="2017-05-23">
<author pid="95/11157">Alessandro Sassone</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="09/4366">Richard Goldman</author>
<author pid="137/9377">Vazgen Melikyan</author>
<author pid="95/11156">Eduard Babayan</author>
<author pid="89/1371">Salvatore Rinaudo</author>
<title>Investigating the effects of Inverted Temperature Dependence (ITD) on clock distribution networks.</title>
<pages>165-166</pages>
<year>2012</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2012.6176453</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2012.6176453</ee>
<ee>http://dl.acm.org/citation.cfm?id=2492750</ee>
<crossref>conf/date/2012</crossref>
<url>db/conf/date/date2012.html#SassoneCMMPGMBR12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/LiuMTCMP12" mdate="2018-11-06">
<author pid="49/3283-16">Wei Liu 0016</author>
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>NBTI effects on tree-like clock distribution networks.</title>
<pages>279-282</pages>
<year>2012</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2206781.2206849</ee>
<crossref>conf/glvlsi/2012</crossref>
<url>db/conf/glvlsi/glvlsi2012.html#LiuMTCMP12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/LoghiMCPM12" mdate="2018-11-06">
<author pid="01/292">Mirko Loghi</author>
<author pid="62/11157">Haroon Mahmood</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="97/6648">Enrico Macii</author>
<title>Energy-optimal caches with guaranteed lifetime.</title>
<pages>141-146</pages>
<year>2012</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/2333660.2333696</ee>
<crossref>conf/islped/2012</crossref>
<url>db/conf/islped/islped2012.html#LoghiMCPM12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/AlidashCMMP12" mdate="2017-06-15">
<author pid="23/7913">Hossein Karimiyan Alidash</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture.</title>
<pages>155-165</pages>
<year>2012</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-36157-9_16</ee>
<crossref>conf/patmos/2012</crossref>
<url>db/conf/patmos/patmos2012.html#AlidashCMMP12</url>
</inproceedings>
</r>
<r><article key="journals/esticas/SilvaCMMP11" mdate="2017-06-14">
<author pid="127/0111">Leandro Max de Lima Silva</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Power Efficient Variability Compensation Through Clustered Tunable Power-Gating.</title>
<pages>242-253</pages>
<year>2011</year>
<volume>1</volume>
<journal>IEEE J. Emerg. Sel. Topics Circuits Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/JETCAS.2011.2163689</ee>
<url>db/journals/esticas/esticas1.html#SilvaCMMP11</url>
</article>
</r>
<r><inproceedings key="conf/date/CalimeraLMP11" mdate="2017-05-23">
<author pid="36/291">Andrea Calimera</author>
<author pid="01/292">Mirko Loghi</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Partitioned cache architectures for reduced NBTI-induced aging.</title>
<pages>938-943</pages>
<year>2011</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2011.5763152</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2011.5763152</ee>
<crossref>conf/date/2011</crossref>
<url>db/conf/date/date2011.html#CalimeraLMP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/RinaudoGCMP11" mdate="2017-05-23">
<author pid="89/1371">Salvatore Rinaudo</author>
<author pid="78/10050">Giuliana Gangemi</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Moving to Green ICT: From stand-alone power-aware IC design to an integrated approach to energy efficient design for heterogeneous electronic systems.</title>
<pages>1127-1128</pages>
<year>2011</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2011.5763188</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2011.5763188</ee>
<crossref>conf/date/2011</crossref>
<url>db/conf/date/date2011.html#RinaudoGCMP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/CalimeraLMP11" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="01/292">Mirko Loghi</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Buffering of frequent accesses for reduced cache aging.</title>
<pages>295-300</pages>
<year>2011</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1973009.1973068</ee>
<crossref>conf/glvlsi/2011</crossref>
<url>db/conf/glvlsi/glvlsi2011.html#CalimeraLMP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/KarimiyanCMMP11" mdate="2017-06-15">
<author pid="23/7913">Hossein Karimiyan</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>An On-Chip All-Digital PV-Monitoring Architecture for Digital IPs.</title>
<pages>162-172</pages>
<year>2011</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-24154-3_17</ee>
<crossref>conf/patmos/2011</crossref>
<url>db/conf/patmos/patmos2011.html#KarimiyanCMMP11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/LingasubramanianCMMP11" mdate="2017-06-15">
<author pid="62/1613">Karthikeyan Lingasubramanian</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Sub-Row Sleep Transistor Insertion for Concurrent Clock-Gating and Power-Gating.</title>
<pages>214-225</pages>
<year>2011</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-24154-3_22</ee>
<crossref>conf/patmos/2011</crossref>
<url>db/conf/patmos/patmos2011.html#LingasubramanianCMMP11</url>
</inproceedings>
</r>
<r><article key="journals/mj/CalimeraBMP10" mdate="2020-03-27">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-6927-8527" pid="68/3828">R. Iris Bahar</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Dual-V<sub>t</sub> assignment policies in ITD-aware synthesis.</title>
<pages>547-553</pages>
<year>2010</year>
<volume>41</volume>
<journal>Microelectron. J.</journal>
<number>9</number>
<ee>https://doi.org/10.1016/j.mejo.2009.12.004</ee>
<url>db/journals/mj/mj41.html#CalimeraBMP10</url>
</article>
</r>
<r><article key="journals/todaes/CalimeraMP10" mdate="2017-06-14">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>NBTI-Aware Clustered Power Gating.</title>
<pages>3:1-3:25</pages>
<year>2010</year>
<volume>16</volume>
<journal>ACM Trans. Design Autom. Electr. Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1145/1870109.1870112</ee>
<url>db/journals/todaes/todaes16.html#CalimeraMP10</url>
</article>
</r>
<r><article key="journals/tvlsi/CalimeraBMP10" mdate="2020-06-15">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-6927-8527" pid="68/3828">R. Iris Bahar</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Temperature-Insensitive Dual- V<sub>th</sub> Synthesis for Nanometer CMOS Technologies Under Inverse Temperature Dependence.</title>
<pages>1608-1620</pages>
<year>2010</year>
<volume>18</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2009.2025884</ee>
<url>db/journals/tvlsi/tvlsi18.html#CalimeraBMP10</url>
</article>
</r>
<r><inproceedings key="conf/date/LiuNCMP10" mdate="2017-05-23">
<author pid="49/3283-16">Wei Liu 0016</author>
<author pid="34/1571">Alberto Nannarelli</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Post-placement temperature reduction techniques.</title>
<pages>634-637</pages>
<year>2010</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2010.5457127</ee>
<ee>http://dl.acm.org/citation.cfm?id=1871076</ee>
<crossref>conf/date/2010</crossref>
<url>db/conf/date/date2010.html#LiuNCMP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/CalimeraLMP10" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="01/292">Mirko Loghi</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Aging effects of leakage optimizations for caches.</title>
<pages>95-98</pages>
<year>2010</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1785481.1785504</ee>
<crossref>conf/glvlsi/2010</crossref>
<url>db/conf/glvlsi/glvlsi2010.html#CalimeraLMP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/AcquavivaCMPMGP10" mdate="2018-11-06">
<author pid="85/5704">Andrea Acquaviva</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="43/5749">Matteo Giaconia</author>
<author pid="10/8110">Claudio Parrella</author>
<title>An integrated thermal estimation framework for industrial embedded platforms.</title>
<pages>293-298</pages>
<year>2010</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1785481.1785550</ee>
<crossref>conf/glvlsi/2010</crossref>
<url>db/conf/glvlsi/glvlsi2010.html#AcquavivaCMPMGP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/CalimeraMP10" mdate="2017-06-15">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Analysis of NBTI-induced SNM degradation in power-gated SRAM cells.</title>
<pages>785-788</pages>
<year>2010</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2010.5537452</ee>
<crossref>conf/iscas/2010</crossref>
<url>db/conf/iscas/iscas2010.html#CalimeraMP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/CalimeraLMP10" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="01/292">Mirko Loghi</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Dynamic indexing: concurrent leakage and aging optimization for caches.</title>
<pages>343-348</pages>
<year>2010</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/1840845.1840916</ee>
<crossref>conf/islped/2010</crossref>
<url>db/conf/islped/islped2010.html#CalimeraLMP10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sbcci/CalimeraMRSR10" mdate="2019-06-02">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="74/3257">Danilo Ravotto</author>
<author pid="s/ErnestoSanchez">Ernesto S&#225;nchez 0001</author>
<author orcid="0000-0003-2899-7669" pid="r/MatteoSonzaReorda">Matteo Sonza Reorda</author>
<title>Generating power-hungry test programs for power-aware validation of pipelined processors.</title>
<pages>61-66</pages>
<year>2010</year>
<booktitle>SBCCI</booktitle>
<ee>https://doi.org/10.1145/1854153.1854171</ee>
<ee>https://www.wikidata.org/entity/Q60245948</ee>
<crossref>conf/sbcci/2010</crossref>
<url>db/conf/sbcci/sbcci2010.html#CalimeraMRSR10</url>
</inproceedings>
</r>
<r><article key="journals/tcas/CalimeraBMMP09" mdate="2020-05-22">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-8068-3806" pid="b/LucaBenini">Luca Benini</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design of a Flexible Reactivation Cell for Safe Power-Mode Transition in Power-Gated Circuits.</title>
<pages>1979-1993</pages>
<year>2009</year>
<volume>56-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCSI.2008.2010151</ee>
<url>db/journals/tcas/tcasI56.html#CalimeraBMMP09</url>
</article>
</r>
<r><inproceedings key="conf/date/BolzaniCMMP09" mdate="2017-05-23">
<author pid="98/3347">Let&#237;cia Maria Veiras Bolzani</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Enabling concurrent clock and power gating in an industrial design flow.</title>
<pages>334-339</pages>
<year>2009</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2009.5090684</ee>
<ee>http://dl.acm.org/citation.cfm?id=1874700</ee>
<crossref>conf/date/2009</crossref>
<url>db/conf/date/date2009.html#BolzaniCMMP09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/CalimeraMP09" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>NBTI-aware sleep transistor design for reliable power-gating.</title>
<pages>333-338</pages>
<year>2009</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1531542.1531618</ee>
<crossref>conf/glvlsi/2009</crossref>
<url>db/conf/glvlsi/glvlsi2009.html#CalimeraMP09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/BolzaniCMMP09" mdate="2017-06-15">
<author pid="98/3347">Let&#237;cia Maria Veiras Bolzani</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Placement-aware Clustering for Integrated Clock and Power Gating.</title>
<pages>1723-1726</pages>
<year>2009</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2009.5118107</ee>
<crossref>conf/iscas/2009</crossref>
<url>db/conf/iscas/iscas2009.html#BolzaniCMMP09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/CalimeraMP09" mdate="2018-11-06">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>NBTI-aware power gating for concurrent leakage and aging optimization.</title>
<pages>127-132</pages>
<year>2009</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/1594233.1594264</ee>
<crossref>conf/islped/2009</crossref>
<url>db/conf/islped/islped2009.html#CalimeraMP09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/LiuCNMP09" mdate="2020-06-15">
<author pid="49/3283-16">Wei Liu 0016</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0002-8303-6329" pid="34/1571">Alberto Nannarelli</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>On-chip Thermal Modeling Based on SPICE Simulation.</title>
<pages>66-75</pages>
<year>2009</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-11802-9_11</ee>
<crossref>conf/patmos/2009</crossref>
<url>db/conf/patmos/patmos2009.html#LiuCNMP09</url>
</inproceedings>
</r>
<r><inproceedings key="conf/patmos/UpasaniCMMP09" mdate="2017-06-15">
<author pid="98/7913">Gaurang Upasani</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering.</title>
<pages>227-236</pages>
<year>2009</year>
<booktitle>PATMOS</booktitle>
<ee>https://doi.org/10.1007/978-3-642-11802-9_27</ee>
<crossref>conf/patmos/2009</crossref>
<url>db/conf/patmos/patmos2009.html#UpasaniCMMP09</url>
</inproceedings>
</r>
<r><article key="journals/jolpe/CalimeraDSSBMMP08" mdate="2020-05-22">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="91/3828">Karthik Duraisami</author>
<author pid="73/5810">Ashoka Visweswara Sathanur</author>
<author pid="32/1401">Prassanna Sithambaram</author>
<author pid="68/3828">R. Iris Bahar</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Thermal-Aware Design Techniques for Nanometer CMOS Circuits.</title>
<pages>374-384</pages>
<year>2008</year>
<volume>4</volume>
<journal>J. Low Power Electron.</journal>
<number>3</number>
<ee>https://doi.org/10.1166/jolpe.2008.190</ee>
<url>db/journals/jolpe/jolpe4.html#CalimeraDSSBMMP08</url>
</article>
</r>
<r><inproceedings key="conf/date/CalimeraBM08" mdate="2020-03-27">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-8068-3806" pid="b/LucaBenini">Luca Benini</author>
<author pid="97/6648">Enrico Macii</author>
<title>Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints.</title>
<pages>973-978</pages>
<year>2008</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.1109/DATE.2008.4484807</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DATE.2008.4484807</ee>
<ee>https://doi.org/10.1145/1403375.1403611</ee>
<crossref>conf/date/2008</crossref>
<url>db/conf/date/date2008.html#CalimeraBM08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsd/MaciiBCMP08" mdate="2017-06-15">
<author pid="97/6648">Enrico Macii</author>
<author pid="98/3347">Let&#237;cia Maria Veiras Bolzani</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits.</title>
<pages>298-303</pages>
<year>2008</year>
<booktitle>DSD</booktitle>
<ee>https://doi.org/10.1109/DSD.2008.90</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DSD.2008.90</ee>
<crossref>conf/dsd/2008</crossref>
<url>db/conf/dsd/dsd2008.html#MaciiBCMP08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/CalimeraMPB08" mdate="2020-10-25">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author orcid="0000-0001-6927-8527" pid="68/3828">R. Iris Bahar</author>
<title>Temperature-insensitive synthesis using multi-vt libraries.</title>
<pages>5-10</pages>
<year>2008</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1366110.1366116</ee>
<crossref>conf/glvlsi/2008</crossref>
<url>db/conf/glvlsi/glvlsi2008.html#CalimeraMPB08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/SathanurCPBMMP08" mdate="2020-03-27">
<author pid="73/5810">Ashoka Visweswara Sathanur</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="98/6010">Antonio Pullini</author>
<author orcid="0000-0001-8068-3806" pid="b/LucaBenini">Luca Benini</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>On quantifying the figures of merit of power-gating for leakage power minimization in nanometer CMOS circuits.</title>
<pages>2761-2764</pages>
<year>2008</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2008.4542029</ee>
<crossref>conf/iscas/2008</crossref>
<url>db/conf/iscas/iscas2008.html#SathanurCPBMMP08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/islped/CalimeraBMP08" mdate="2020-03-27">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-6927-8527" pid="68/3828">R. Iris Bahar</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Reducing leakage power by accounting for temperature inversion dependence in dual-Vt synthesized circuits.</title>
<pages>217-220</pages>
<year>2008</year>
<booktitle>ISLPED</booktitle>
<ee>https://doi.org/10.1145/1393921.1393978</ee>
<crossref>conf/islped/2008</crossref>
<url>db/conf/islped/islped2008.html#CalimeraBMP08</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/SathanurCBMMP07" mdate="2018-11-28">
<author pid="73/5810">Ashoka Visweswara Sathanur</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="b/LucaBenini">Luca Benini</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing.</title>
<pages>1544-1549</pages>
<year>2007</year>
<crossref>conf/date/2007</crossref>
<booktitle>DATE</booktitle>
<ee>https://dl.acm.org/citation.cfm?id=1266704</ee>
<url>db/conf/date/date2007.html#SathanurCBMMP07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/CalimeraPSBMMP07" mdate="2020-03-27">
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="98/6010">Antonio Pullini</author>
<author pid="73/5810">Ashoka Visweswara Sathanur</author>
<author orcid="0000-0001-8068-3806" pid="b/LucaBenini">Luca Benini</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technology.</title>
<pages>501-504</pages>
<year>2007</year>
<crossref>conf/glvlsi/2007</crossref>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/1228784.1228903</ee>
<url>db/conf/glvlsi/glvlsi2007.html#CalimeraPSBMMP07</url>
</inproceedings>
</r>
<coauthors n="66" nc="1">
<co c="0"><na f="a/Acquaviva:Andrea" pid="85/5704">Andrea Acquaviva</na></co>
<co c="0"><na f="a/Aleotti:Filippo" pid="224/2006">Filippo Aleotti</na></co>
<co c="0" n="2"><na f="a/Alidash:Hossein_Karimiyan" pid="23/7913">Hossein Karimiyan Alidash</na><na>Hossein Karimiyan</na></co>
<co c="0"><na f="a/Alioto:Massimo" pid="48/4750">Massimo Alioto</na></co>
<co c="0" n="2"><na f="a/Amar=ugrave=:Luca_G=" pid="129/7719">Luca G. Amar&#249;</na><na>Luca Gaetano Amar&#249;</na></co>
<co c="0"><na f="b/Babayan:Eduard" pid="95/11156">Eduard Babayan</na></co>
<co c="0"><na f="b/Bahar:R=_Iris" pid="68/3828">R. Iris Bahar</na></co>
<co c="0"><na f="b/Benini:Luca" pid="b/LucaBenini">Luca Benini</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0" n="4"><na f="b/Bolzani:Let=iacute=cia_Maria_Veiras" pid="98/3347">Let&#237;cia Maria Veiras Bolzani</na><na>Let&#237;cia Maria Veiras Bolzani Poehls</na><na>Let&#237;cia Maria Bolzani Poehls</na><na>Let&#237;cia Maria Bolzani P&#246;hls</na></co>
<co c="0"><na f="b/Bottaccioli:Lorenzo" pid="167/2642">Lorenzo Bottaccioli</na></co>
<co c="0"><na f="c/Casu:Mario_R=" pid="43/383">Mario R. Casu</na></co>
<co c="0"><na f="c/Cerquitelli:Tania" pid="20/5348">Tania Cerquitelli</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chen:Yukai" pid="163/0026">Yukai Chen</na></co>
<co c="0"><na f="c/Cipolletta:Antonio" pid="241/1152">Antonio Cipolletta</na></co>
<co c="0"><na f="d/Duraisami:Karthik" pid="91/3828">Karthik Duraisami</na></co>
<co c="0"><na f="f/Ferri:Cesare" pid="91/6551">Cesare Ferri</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Gangemi:Giuliana" pid="78/10050">Giuliana Gangemi</na></co>
<co c="0"><na f="g/Giaconia:Matteo" pid="43/5749">Matteo Giaconia</na></co>
<co c="0"><na f="g/Goldman:Richard" pid="09/4366">Richard Goldman</na></co>
<co c="0"><na f="g/Grimaldi:Matteo" pid="229/6435">Matteo Grimaldi</na></co>
<co c="0"><na f="l/Lavratti:Felipe" pid="28/8746">Felipe Lavratti</na></co>
<co c="0"><na f="l/Lingasubramanian:Karthikeyan" pid="62/1613">Karthikeyan Lingasubramanian</na></co>
<co c="0"><na f="l/Liu_0016:Wei" pid="49/3283-16">Wei Liu 0016</na></co>
<co c="0"><na f="l/Liu_0015:Xin" pid="76/1820-15">Xin Liu 0015</na></co>
<co c="0"><na f="l/Loghi:Mirko" pid="01/292">Mirko Loghi</na></co>
<co c="0"><na f="m/Macii:Alberto" pid="96/886">Alberto Macii</na></co>
<co c="0"><na f="m/Macii:Enrico" pid="97/6648">Enrico Macii</na></co>
<co c="0"><na f="m/Mahmood:Haroon" pid="62/11157">Haroon Mahmood</na></co>
<co c="0"><na f="m/Mattoccia:Stefano" pid="05/6147">Stefano Mattoccia</na></co>
<co c="0"><na f="m/Melikyan:Vazgen" pid="137/9377">Vazgen Melikyan</na></co>
<co c="0"><na f="m/Micheli:Giovanni_De" pid="d/GDeMicheli">Giovanni De Micheli</na></co>
<co c="0"><na f="m/Miryala:Sandeep" pid="86/9611">Sandeep Miryala</na></co>
<co c="0"><na f="m/Mocerino:Luca" pid="241/1085">Luca Mocerino</na></co>
<co c="0"><na f="m/Montazeri:Mehrdad" pid="129/7636">Mehrdad Montazeri</na></co>
<co c="0"><na f="n/Nannarelli:Alberto" pid="34/1571">Alberto Nannarelli</na></co>
<co c="0"><na f="o/Oleiro:Matheus" pid="148/0832">Matheus Oleiro</na></co>
<co c="0"><na f="p/Pagliari:Daniele_Jahier" pid="173/7133">Daniele Jahier Pagliari</na></co>
<co c="0"><na f="p/Papagiannopoulou:Dimitra" pid="02/11469">Dimitra Papagiannopoulou</na></co>
<co c="0"><na f="p/Parrella:Claudio" pid="10/8110">Claudio Parrella</na></co>
<co c="0"><na f="p/Patti:Edoardo" pid="51/11157">Edoardo Patti</na></co>
<co c="0"><na f="p/Peluso:Valentino" pid="191/6827">Valentino Peluso</na></co>
<co c="0"><na f="p/Poggi:Matteo" pid="167/0722">Matteo Poggi</na></co>
<co c="0"><na f="p/Poncino:Massimo" pid="20/691">Massimo Poncino</na></co>
<co c="0"><na f="p/Pugliese:Federico" pid="229/6451">Federico Pugliese</na></co>
<co c="0"><na f="p/Pullini:Antonio" pid="98/6010">Antonio Pullini</na></co>
<co c="0"><na f="r/Ravotto:Danilo" pid="74/3257">Danilo Ravotto</na></co>
<co c="0"><na f="r/Reorda:Matteo_Sonza" pid="r/MatteoSonzaReorda">Matteo Sonza Reorda</na></co>
<co c="0"><na f="r/Rinaudo:Salvatore" pid="89/1371">Salvatore Rinaudo</na></co>
<co c="0"><na f="r/Rizzo:Roberto_Giorgio" pid="162/9992">Roberto Giorgio Rizzo</na></co>
<co c="0"><na f="s/S=aacute=nchez_0001:Ernesto" pid="s/ErnestoSanchez">Ernesto S&#225;nchez 0001</na></co>
<co c="0"><na f="s/Santoro:Giulia" pid="170/2199">Giulia Santoro</na></co>
<co c="0"><na f="s/Sassone:Alessandro" pid="95/11157">Alessandro Sassone</na></co>
<co c="0"><na f="s/Sathanur:Ashoka_Visweswara" pid="73/5810">Ashoka Visweswara Sathanur</na></co>
<co c="0"><na f="s/Silva:Leandro_Max_de_Lima" pid="127/0111">Leandro Max de Lima Silva</na></co>
<co c="0"><na f="s/Sithambaram:Prassanna" pid="32/1401">Prassanna Sithambaram</na></co>
<co c="0"><na f="t/Tavva:Yaswanth" pid="227/2482">Yaswanth Tavva</na></co>
<co c="0"><na f="t/Tenace:Valerio" pid="09/11301">Valerio Tenace</na></co>
<co c="0"><na f="t/Tosi:Fabio" pid="205/3975">Fabio Tosi</na></co>
<co c="0"><na f="u/Upasani:Gaurang" pid="98/7913">Gaurang Upasani</na></co>
<co c="0"><na f="v/Vacca:Marco" pid="65/10305">Marco Vacca</na></co>
<co c="0"><na f="v/Vaiana:Francesco" pid="257/5130">Francesco Vaiana</na></co>
<co c="0"><na f="v/Vargas:Fabian" pid="02/4432">Fabian Vargas</na></co>
<co c="0"><na f="z/Zhou_0017:Jun" pid="99/3847-17">Jun Zhou 0017</na></co>
</coauthors>
</dblpperson>

