
---------- Begin Simulation Statistics ----------
final_tick                               2541841843500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218684                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   218683                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.18                       # Real time elapsed on the host
host_tick_rate                              616792536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195012                       # Number of instructions simulated
sim_ops                                       4195012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011832                       # Number of seconds simulated
sim_ticks                                 11831998500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.069979                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385077                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854398                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77847                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805002                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278894                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226002                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977953                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64576                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26738                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195012                       # Number of instructions committed
system.cpu.committedOps                       4195012                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.637864                       # CPI: cycles per instruction
system.cpu.discardedOps                        189727                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606664                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1451355                       # DTB hits
system.cpu.dtb.data_misses                       7659                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405170                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848813                       # DTB read hits
system.cpu.dtb.read_misses                       6814                       # DTB read misses
system.cpu.dtb.write_accesses                  201494                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602542                       # DTB write hits
system.cpu.dtb.write_misses                       845                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18039                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3378146                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1030158                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661693                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16708428                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177372                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  967395                       # ITB accesses
system.cpu.itb.fetch_acv                          813                       # ITB acv
system.cpu.itb.fetch_hits                      960567                       # ITB hits
system.cpu.itb.fetch_misses                      6828                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10922279500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9426500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17175500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887350500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11836232000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7997383000     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3838849000     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23650908                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85406      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540869     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839103     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592479     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195012                       # Class of committed instruction
system.cpu.quiesceCycles                        13089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6942480                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22794455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22794455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22794455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22794455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116894.641026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116894.641026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116894.641026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116894.641026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13033487                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13033487                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13033487                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13033487                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66838.394872                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66838.394872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66838.394872                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66838.394872                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22444958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22444958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116900.822917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116900.822917                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12833990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12833990                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66843.697917                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66843.697917                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264617                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539426582000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264617                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204039                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204039                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128103                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34856                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86544                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29016                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29016                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87134                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40861                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11111360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157426                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052913                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156984     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157426                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820789035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375902000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461987750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5572544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5572544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5572544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470972338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377952719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848925057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470972338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470972338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188538225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188538225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188538225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470972338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377952719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037463282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175270500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406443                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121182                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121182                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10452                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2323                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006459250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4753203000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13696.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32446.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80285                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121182                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.115225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.493985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.671552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34398     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23999     29.56%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10017     12.34%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4619      5.69%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2427      2.99%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1409      1.74%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          884      1.09%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.77%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.764366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1288     17.61%     17.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5548     75.84%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.94%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.18%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.55%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.36%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6535     89.34%     89.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      1.04%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              475      6.49%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      2.12%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.90%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9375552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7605824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       642.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11831993500                       # Total gap between requests
system.mem_ctrls.avgGap                      42541.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4935168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7605824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417103501.154094994068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375286051.633627235889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 642818201.844768643379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87071                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121182                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2505372250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247830750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290805713250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28773.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32169.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399743.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313588800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166649835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559676040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308856960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933638160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171200740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188792160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7642402695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.909708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10998338250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266193480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141462420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486283980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311493060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933638160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5114936040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        236172960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7490180100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.044375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    560559250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10876499250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11824798500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1647559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1647559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1647559                       # number of overall hits
system.cpu.icache.overall_hits::total         1647559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87135                       # number of overall misses
system.cpu.icache.overall_misses::total         87135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354613000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354613000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354613000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354613000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1734694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1734694                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1734694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1734694                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050231                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050231                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050231                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050231                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61451.919435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61451.919435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61451.919435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61451.919435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86544                       # number of writebacks
system.cpu.icache.writebacks::total             86544                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87135                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267479000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267479000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050231                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050231                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050231                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050231                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60451.930912                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60451.930912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60451.930912                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60451.930912                       # average overall mshr miss latency
system.cpu.icache.replacements                  86544                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1647559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1647559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1734694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1734694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050231                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61451.919435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61451.919435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050231                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60451.930912                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60451.930912                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.809795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1669983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86622                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.278971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.809795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3556522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3556522                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312185                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312185                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105671                       # number of overall misses
system.cpu.dcache.overall_misses::total        105671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779799500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779799500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779799500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779799500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64159.509231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64159.509231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64159.509231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64159.509231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34680                       # number of writebacks
system.cpu.dcache.writebacks::total             34680                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36681                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36681                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36681                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68990                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396021500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396021500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396021500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048658                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048658                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048658                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048658                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63719.691260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63719.691260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63719.691260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63719.691260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3298752000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298752000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67095.535442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67095.535442                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048109                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66873.398398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66873.398398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56506                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3481047500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3481047500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61604.918062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61604.918062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29030                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723760500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049434                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59378.591113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59378.591113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63489000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080479                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70543.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70543.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080479                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69543.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69543.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541841843500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.471237                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68850                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.951358                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.471237                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950184                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950184                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3215610156000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   226534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.29                       # Real time elapsed on the host
host_tick_rate                              378252763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   402164579                       # Number of instructions simulated
sim_ops                                     402164579                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.671509                       # Number of seconds simulated
sim_ticks                                671508942500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.012651                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                59648106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             87701486                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             158390                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7284061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76500978                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3990674                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14983054                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10992380                       # Number of indirect misses.
system.cpu.branchPred.lookups               109644114                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9752551                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       483980                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   397228291                       # Number of instructions committed
system.cpu.committedOps                     397228291                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.380597                       # CPI: cycles per instruction
system.cpu.discardedOps                      12905360                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109006660                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    112816303                       # DTB hits
system.cpu.dtb.data_misses                    1182136                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74400869                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     74704269                       # DTB read hits
system.cpu.dtb.read_misses                    1145183                       # DTB read misses
system.cpu.dtb.write_accesses                34605791                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38112034                       # DTB write hits
system.cpu.dtb.write_misses                     36953                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              368160                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          293203022                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          85537586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39545765                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       627187688                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295806                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               207740233                       # ITB accesses
system.cpu.itb.fetch_acv                          375                       # ITB acv
system.cpu.itb.fetch_hits                   207738309                       # ITB hits
system.cpu.itb.fetch_misses                      1924                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24235      6.88%      6.93% # number of callpals executed
system.cpu.kern.callpal::rdps                    1555      0.44%      7.37% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.37% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.38% # number of callpals executed
system.cpu.kern.callpal::rti                     3700      1.05%      8.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  189      0.05%      8.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.48% # number of callpals executed
system.cpu.kern.callpal::rdunique              322505     91.52%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 352388                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1425039                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10379     36.20%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     687      2.40%     38.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17556     61.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28673                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10378     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      687      3.20%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10378     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21494                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             657586005000     97.94%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85176000      0.01%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               828799000      0.12%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             12926721000      1.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         671426701000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.591137                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749625                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3607                      
system.cpu.kern.mode_good::user                  3607                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3888                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3607                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927726                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962508                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51284369500      7.64%      7.64% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         620142331500     92.36%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1342868838                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30645540      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               239685863     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224582      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                234958      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44300      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14772      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               77133385     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37963905      9.56%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45403      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45423      0.01%     97.18% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11190160      2.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                397228291                       # Class of committed instruction
system.cpu.quiesceCycles                       149047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       715681150                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6615225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13230342                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3613622872                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3613622872                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3613622872                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3613622872                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117838.090132                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117838.090132                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117838.090132                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117838.090132                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           126                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2078571054                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2078571054                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2078571054                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2078571054                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67780.964391                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67780.964391                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67780.964391                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67780.964391                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8526467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115222.527027                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4826467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65222.527027                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65222.527027                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3605096405                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3605096405                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117844.417004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117844.417004                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2073744587                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2073744587                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67787.153079                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67787.153079                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6098051                       # Transaction distribution
system.membus.trans_dist::WriteReq               1621                       # Transaction distribution
system.membus.trans_dist::WriteResp              1621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1039207                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3750612                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1825296                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            487678                       # Transaction distribution
system.membus.trans_dist::ReadExResp           487678                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3750613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2346233                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11251838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11251838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8501526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8507178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19820348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    480078400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    480078400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    245916928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    245925803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               727962091                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6617957                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004729                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6617809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6617957                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5225000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33668344461                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15346668250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19483908750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      240039232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      181365568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          421404800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    240039232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     240039232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66509248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66509248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3750613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2833837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6584450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1039207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1039207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         357462450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         270086601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627549052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    357462450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        357462450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99044471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99044471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99044471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        357462450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        270086601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            726593523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4399480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2136188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2822268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152608750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       259943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       259943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14534439                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4144588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6584450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4789778                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6584450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4789778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1625994                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                390298                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            171777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            252141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            337285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            170454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            193283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            363360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            289502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            495430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            193506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           611458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           285001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           301941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           422547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           454481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            114203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            361392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            280672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            325328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            151741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            618547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           470238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           296695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           275460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           446659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           538584                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68581313000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24792280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161552363000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13831.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32581.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        96                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3133315                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3088353                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6584450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4789778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4764808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  187329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 245478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 265985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 263921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 262442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 265060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 279004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 263156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 261045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 260218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 260115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 260059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 260262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 260273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    320                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3136281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.961726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.308284                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.420611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1198735     38.22%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1215295     38.75%     76.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       305582      9.74%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       159038      5.07%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       108587      3.46%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37189      1.19%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25445      0.81%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16709      0.53%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69701      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3136281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       259943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.075193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.205239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14900      5.73%      5.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          85634     32.94%     38.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92531     35.60%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37811     14.55%     88.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21822      8.39%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4498      1.73%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           946      0.36%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           518      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           356      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           240      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           168      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           153      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          115      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           87      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           51      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           41      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           50      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        259943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       259943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.924822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.316442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           163992     63.09%     63.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3400      1.31%     64.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57225     22.01%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20733      7.98%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13340      5.13%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              874      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              174      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              122      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        259943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              317341184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104063616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               281567296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               421404800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            306545792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       419.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    456.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  671508862000                       # Total gap between requests
system.mem_ctrls.avgGap                      59037.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    136716032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    180625152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    281567296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203595251.451174825430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 268983986.017431139946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 419305355.713859260082                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3750613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2833837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4789778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  67787228250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  93765134750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16235894376000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18073.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33087.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3389696.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11810238300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6277275345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19172827800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12133618560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53008397520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     290007788010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13644514560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       406054660095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.689877                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32938203000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22423180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 616153198000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10583157900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5625059055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16231126380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10832131620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53008397520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     286544648130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16560892800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       399385413405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.758146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40529313500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22423180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 608562217500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32213                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32213                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967355                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1914000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4031000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159771872                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1534500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1584000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    673689112500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    207181014                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207181014                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    207181014                       # number of overall hits
system.cpu.icache.overall_hits::total       207181014                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3750612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3750612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3750612                       # number of overall misses
system.cpu.icache.overall_misses::total       3750612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 177080391000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 177080391000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 177080391000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 177080391000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    210931626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    210931626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    210931626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    210931626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017781                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017781                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017781                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017781                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47213.732319                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47213.732319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47213.732319                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47213.732319                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3750612                       # number of writebacks
system.cpu.icache.writebacks::total           3750612                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3750612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3750612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3750612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3750612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 173329778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 173329778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 173329778000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 173329778000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017781                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017781                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017781                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017781                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46213.732052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46213.732052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46213.732052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46213.732052                       # average overall mshr miss latency
system.cpu.icache.replacements                3750612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    207181014                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207181014                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3750612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3750612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 177080391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 177080391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    210931626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    210931626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017781                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47213.732319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47213.732319                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3750612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3750612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 173329778000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 173329778000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017781                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46213.732052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46213.732052                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           210961500                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3751124                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.239543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         425613865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        425613865                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    105840928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        105840928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    105840928                       # number of overall hits
system.cpu.dcache.overall_hits::total       105840928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3220377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3220377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3220377                       # number of overall misses
system.cpu.dcache.overall_misses::total       3220377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 211003926500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211003926500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 211003926500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211003926500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109061305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109061305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109061305                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109061305                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65521.498415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65521.498415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65521.498415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65521.498415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1008615                       # number of writebacks
system.cpu.dcache.writebacks::total           1008615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       394776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       394776                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       394776                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       394776                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2825601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2825601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2825601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2825601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 183687376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 183687376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 183687376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 183687376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241334000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241334000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025908                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025908                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65008.249926                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65008.249926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65008.249926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65008.249926                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85397.735315                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85397.735315                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2833837                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70363842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70363842                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2343882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2343882                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 157085510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157085510000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     72707724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72707724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67019.376402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67019.376402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5864                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2338018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2338018                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 154320946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154320946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241334000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241334000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66005.029046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66005.029046                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200277.178423                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200277.178423                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35477086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35477086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       876495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       876495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53918416500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53918416500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36353581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36353581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61515.943046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61515.943046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       388912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       388912                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       487583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       487583                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1621                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1621                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29366430000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29366430000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60228.576468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60228.576468                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1625889                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1625889                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    616597000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    616597000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1634140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1634140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005049                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74729.972125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74729.972125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8251                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8251                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    608346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    608346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005049                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73729.972125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73729.972125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1633846                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1633846                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1633846                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1633846                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 673768312500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111962933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2834861                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.495035                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          398                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227492419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227492419                       # Number of data accesses

---------- End Simulation Statistics   ----------
