// Seed: 3153617893
module module_0 ();
  for (id_1 = 1; (-1'b0); id_1 = id_1) begin : LABEL_0
    logic id_2;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11,
    output supply0 id_12
);
  logic [1 : 1  ==  -1] id_14;
  ;
  xnor primCall (id_1, id_10, id_14, id_3, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
