# system info NIOS2_Design on 2019.01.26.20:26:14
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1548541397
#
#
# Files generated for NIOS2_Design on 2019.01.26.20:26:14
files:
filepath,kind,attributes,module,is_top
simulation/NIOS2_Design.v,VERILOG,,NIOS2_Design,true
simulation/submodules/NIOS2_Design_JTAG.v,VERILOG,,NIOS2_Design_JTAG,false
simulation/submodules/NIOS2_Design_MMU.hex,HEX,,NIOS2_Design_MMU,false
simulation/submodules/NIOS2_Design_MMU.v,VERILOG,,NIOS2_Design_MMU,false
simulation/submodules/NIOS2_Design_NIOS2.v,VERILOG,,NIOS2_Design_NIOS2,false
simulation/submodules/NIOS2_Design_SDRAM.v,VERILOG,,NIOS2_Design_SDRAM,false
simulation/submodules/NIOS2_Design_timer_0.v,VERILOG,,NIOS2_Design_timer_0,false
simulation/submodules/NIOS2_Design_uart.v,VERILOG,,NIOS2_Design_uart,false
simulation/submodules/NIOS2_Design_mm_interconnect_0.v,VERILOG,,NIOS2_Design_mm_interconnect_0,false
simulation/submodules/NIOS2_Design_irq_mapper.sv,SYSTEM_VERILOG,,NIOS2_Design_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/NIOS2_Design_NIOS2_cpu.vo,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_wrapper.v,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_sysclk.v,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_debug_slave_tck.v,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_mult_cell.v,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_test_bench.v,VERILOG,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_nios2_waves.do,OTHER,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu.sdc,SDC,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ociram_default_contents.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ociram_default_contents.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ociram_default_contents.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_dc_tag_ram.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_dc_tag_ram.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_dc_tag_ram.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_b.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_b.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_b.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_a.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_a.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_rf_ram_a.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_bht_ram.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_bht_ram.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_bht_ram.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ic_tag_ram.hex,HEX,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ic_tag_ram.dat,DAT,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/NIOS2_Design_NIOS2_cpu_ic_tag_ram.mif,MIF,,NIOS2_Design_NIOS2_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_router,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_router_001,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_router_002,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_router_003,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_router_008,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_demux,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_mux,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_demux,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_mux,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,NIOS2_Design_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
NIOS2_Design.JTAG,NIOS2_Design_JTAG
NIOS2_Design.MMU,NIOS2_Design_MMU
NIOS2_Design.NIOS2,NIOS2_Design_NIOS2
NIOS2_Design.NIOS2.cpu,NIOS2_Design_NIOS2_cpu
NIOS2_Design.SDRAM,NIOS2_Design_SDRAM
NIOS2_Design.timer_0,NIOS2_Design_timer_0
NIOS2_Design.uart,NIOS2_Design_uart
NIOS2_Design.mm_interconnect_0,NIOS2_Design_mm_interconnect_0
NIOS2_Design.mm_interconnect_0.NIOS2_data_master_translator,altera_merlin_master_translator
NIOS2_Design.mm_interconnect_0.NIOS2_instruction_master_translator,altera_merlin_master_translator
NIOS2_Design.mm_interconnect_0.JTAG_avalon_jtag_slave_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.NIOS2_debug_mem_slave_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.MMU_s1_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.uart_s1_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.MMU_s2_translator,altera_merlin_slave_translator
NIOS2_Design.mm_interconnect_0.NIOS2_data_master_agent,altera_merlin_master_agent
NIOS2_Design.mm_interconnect_0.NIOS2_instruction_master_agent,altera_merlin_master_agent
NIOS2_Design.mm_interconnect_0.JTAG_avalon_jtag_slave_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.NIOS2_debug_mem_slave_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.MMU_s1_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.uart_s1_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.MMU_s2_agent,altera_merlin_slave_agent
NIOS2_Design.mm_interconnect_0.JTAG_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.NIOS2_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.MMU_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.uart_s1_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.MMU_s2_agent_rsp_fifo,altera_avalon_sc_fifo
NIOS2_Design.mm_interconnect_0.router,NIOS2_Design_mm_interconnect_0_router
NIOS2_Design.mm_interconnect_0.router_001,NIOS2_Design_mm_interconnect_0_router_001
NIOS2_Design.mm_interconnect_0.router_002,NIOS2_Design_mm_interconnect_0_router_002
NIOS2_Design.mm_interconnect_0.router_004,NIOS2_Design_mm_interconnect_0_router_002
NIOS2_Design.mm_interconnect_0.router_006,NIOS2_Design_mm_interconnect_0_router_002
NIOS2_Design.mm_interconnect_0.router_007,NIOS2_Design_mm_interconnect_0_router_002
NIOS2_Design.mm_interconnect_0.router_003,NIOS2_Design_mm_interconnect_0_router_003
NIOS2_Design.mm_interconnect_0.router_005,NIOS2_Design_mm_interconnect_0_router_003
NIOS2_Design.mm_interconnect_0.router_008,NIOS2_Design_mm_interconnect_0_router_008
NIOS2_Design.mm_interconnect_0.NIOS2_data_master_limiter,altera_merlin_traffic_limiter
NIOS2_Design.mm_interconnect_0.NIOS2_instruction_master_limiter,altera_merlin_traffic_limiter
NIOS2_Design.mm_interconnect_0.cmd_demux,NIOS2_Design_mm_interconnect_0_cmd_demux
NIOS2_Design.mm_interconnect_0.cmd_demux_001,NIOS2_Design_mm_interconnect_0_cmd_demux_001
NIOS2_Design.mm_interconnect_0.cmd_mux,NIOS2_Design_mm_interconnect_0_cmd_mux
NIOS2_Design.mm_interconnect_0.cmd_mux_002,NIOS2_Design_mm_interconnect_0_cmd_mux
NIOS2_Design.mm_interconnect_0.cmd_mux_004,NIOS2_Design_mm_interconnect_0_cmd_mux
NIOS2_Design.mm_interconnect_0.cmd_mux_005,NIOS2_Design_mm_interconnect_0_cmd_mux
NIOS2_Design.mm_interconnect_0.cmd_mux_006,NIOS2_Design_mm_interconnect_0_cmd_mux
NIOS2_Design.mm_interconnect_0.cmd_mux_001,NIOS2_Design_mm_interconnect_0_cmd_mux_001
NIOS2_Design.mm_interconnect_0.cmd_mux_003,NIOS2_Design_mm_interconnect_0_cmd_mux_001
NIOS2_Design.mm_interconnect_0.rsp_demux,NIOS2_Design_mm_interconnect_0_rsp_demux
NIOS2_Design.mm_interconnect_0.rsp_demux_002,NIOS2_Design_mm_interconnect_0_rsp_demux
NIOS2_Design.mm_interconnect_0.rsp_demux_004,NIOS2_Design_mm_interconnect_0_rsp_demux
NIOS2_Design.mm_interconnect_0.rsp_demux_005,NIOS2_Design_mm_interconnect_0_rsp_demux
NIOS2_Design.mm_interconnect_0.rsp_demux_006,NIOS2_Design_mm_interconnect_0_rsp_demux
NIOS2_Design.mm_interconnect_0.rsp_demux_001,NIOS2_Design_mm_interconnect_0_rsp_demux_001
NIOS2_Design.mm_interconnect_0.rsp_demux_003,NIOS2_Design_mm_interconnect_0_rsp_demux_001
NIOS2_Design.mm_interconnect_0.rsp_mux,NIOS2_Design_mm_interconnect_0_rsp_mux
NIOS2_Design.mm_interconnect_0.rsp_mux_001,NIOS2_Design_mm_interconnect_0_rsp_mux_001
NIOS2_Design.mm_interconnect_0.avalon_st_adapter,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_001,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_002,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_003,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_004,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_005,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_006,NIOS2_Design_mm_interconnect_0_avalon_st_adapter
NIOS2_Design.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,NIOS2_Design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
NIOS2_Design.irq_mapper,NIOS2_Design_irq_mapper
NIOS2_Design.rst_controller,altera_reset_controller
