{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751870747804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751870747807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 07 12:15:47 2025 " "Processing started: Mon Jul 07 12:15:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751870747807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870747807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniGPU -c MiniGPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniGPU -c MiniGPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870747807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751870748296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751870748296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "register_file.sv" "" { Text "D:/GPU/register_file.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "D:/GPU/pc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "LSU.sv" "" { Text "D:/GPU/LSU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "D:/GPU/ALU.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "scheduler.sv(48) " "Verilog HDL information at scheduler.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "scheduler.sv" "" { Text "D:/GPU/scheduler.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Found entity 1: scheduler" {  } { { "scheduler.sv" "" { Text "D:/GPU/scheduler.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetcher " "Found entity 1: fetcher" {  } { { "fetcher.sv" "" { Text "D:/GPU/fetcher.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/GPU/decoder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_control_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file device_control_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 device_control_register " "Found entity 1: device_control_register" {  } { { "device_control_register.sv" "" { Text "D:/GPU/device_control_register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "D:/GPU/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(54) " "Verilog HDL information at controller.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "controller.sv" "" { Text "D:/GPU/controller.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751870755426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/GPU/controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755426 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dispatch.sv(40) " "Verilog HDL information at dispatch.sv(40): always construct contains both blocking and non-blocking assignments" {  } { { "dispatch.sv" "" { Text "D:/GPU/dispatch.sv" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751870755428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file dispatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dispatch " "Found entity 1: dispatch" {  } { { "dispatch.sv" "" { Text "D:/GPU/dispatch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minigpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file minigpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MiniGPU " "Found entity 1: MiniGPU" {  } { { "MiniGPU.sv" "" { Text "D:/GPU/MiniGPU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870755431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870755431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniGPU " "Elaborating entity \"MiniGPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "device_control_register device_control_register:dcr_i " "Elaborating entity \"device_control_register\" for hierarchy \"device_control_register:dcr_i\"" {  } { { "MiniGPU.sv" "dcr_i" { Text "D:/GPU/MiniGPU.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch dispatch:dispatch_instance " "Elaborating entity \"dispatch\" for hierarchy \"dispatch:dispatch_instance\"" {  } { { "MiniGPU.sv" "dispatch_instance" { Text "D:/GPU/MiniGPU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 dispatch.sv(53) " "Verilog HDL assignment warning at dispatch.sv(53): truncated value with size 8 to match size of target (3)" {  } { { "dispatch.sv" "" { Text "D:/GPU/dispatch.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 "|MiniGPU|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 dispatch.sv(100) " "Verilog HDL assignment warning at dispatch.sv(100): truncated value with size 8 to match size of target (3)" {  } { { "dispatch.sv" "" { Text "D:/GPU/dispatch.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 "|MiniGPU|dispatch:dispatch_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 dispatch.sv(102) " "Verilog HDL assignment warning at dispatch.sv(102): truncated value with size 8 to match size of target (3)" {  } { { "dispatch.sv" "" { Text "D:/GPU/dispatch.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755460 "|MiniGPU|dispatch:dispatch_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:d_controller " "Elaborating entity \"controller\" for hierarchy \"controller:d_controller\"" {  } { { "MiniGPU.sv" "d_controller" { Text "D:/GPU/MiniGPU.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.sv(94) " "Verilog HDL assignment warning at controller.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "controller.sv" "" { Text "D:/GPU/controller.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 "|MiniGPU|controller:d_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controller.sv(106) " "Verilog HDL assignment warning at controller.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "controller.sv" "" { Text "D:/GPU/controller.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 "|MiniGPU|controller:d_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Prog_controller " "Elaborating entity \"controller\" for hierarchy \"controller:Prog_controller\"" {  } { { "MiniGPU.sv" "Prog_controller" { Text "D:/GPU/MiniGPU.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(94) " "Verilog HDL assignment warning at controller.sv(94): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "D:/GPU/controller.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 "|MiniGPU|controller:Prog_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_gen\[0\].core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_gen\[0\].core_inst\"" {  } { { "MiniGPU.sv" "core_gen\[0\].core_inst" { Text "D:/GPU/MiniGPU.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler core:core_gen\[0\].core_inst\|scheduler:scheduler_instance " "Elaborating entity \"scheduler\" for hierarchy \"core:core_gen\[0\].core_inst\|scheduler:scheduler_instance\"" {  } { { "core.sv" "scheduler_instance" { Text "D:/GPU/core.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetcher core:core_gen\[0\].core_inst\|fetcher:inst_fetcher " "Elaborating entity \"fetcher\" for hierarchy \"core:core_gen\[0\].core_inst\|fetcher:inst_fetcher\"" {  } { { "core.sv" "inst_fetcher" { Text "D:/GPU/core.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:core_gen\[0\].core_inst\|decoder:decoder_instance " "Elaborating entity \"decoder\" for hierarchy \"core:core_gen\[0\].core_inst\|decoder:decoder_instance\"" {  } { { "core.sv" "decoder_instance" { Text "D:/GPU/core.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance " "Elaborating entity \"alu\" for hierarchy \"core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance\"" {  } { { "core.sv" "threads\[0\].alu_instance" { Text "D:/GPU/core.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu core:core_gen\[0\].core_inst\|lsu:threads\[0\].lsu_instance " "Elaborating entity \"lsu\" for hierarchy \"core:core_gen\[0\].core_inst\|lsu:threads\[0\].lsu_instance\"" {  } { { "core.sv" "threads\[0\].lsu_instance" { Text "D:/GPU/core.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:core_gen\[0\].core_inst\|registers:threads\[0\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:core_gen\[0\].core_inst\|registers:threads\[0\].register_instance\"" {  } { { "core.sv" "threads\[0\].register_instance" { Text "D:/GPU/core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:core_gen\[0\].core_inst\|pc:threads\[0\].pc_instance " "Elaborating entity \"pc\" for hierarchy \"core:core_gen\[0\].core_inst\|pc:threads\[0\].pc_instance\"" {  } { { "core.sv" "threads\[0\].pc_instance" { Text "D:/GPU/core.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:core_gen\[0\].core_inst\|registers:threads\[1\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:core_gen\[0\].core_inst\|registers:threads\[1\].register_instance\"" {  } { { "core.sv" "threads\[1\].register_instance" { Text "D:/GPU/core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:core_gen\[0\].core_inst\|registers:threads\[2\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:core_gen\[0\].core_inst\|registers:threads\[2\].register_instance\"" {  } { { "core.sv" "threads\[2\].register_instance" { Text "D:/GPU/core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers core:core_gen\[0\].core_inst\|registers:threads\[3\].register_instance " "Elaborating entity \"registers\" for hierarchy \"core:core_gen\[0\].core_inst\|registers:threads\[3\].register_instance\"" {  } { { "core.sv" "threads\[3\].register_instance" { Text "D:/GPU/core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870755507 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[1\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[1\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[1\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[1\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[0\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[2\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[2\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[2\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[2\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[1\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[1\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[1\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[1\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[3\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[3\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[0\].core_inst\|alu:threads\[3\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[0\].core_inst\|alu:threads\[3\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[2\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[2\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[2\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[2\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[3\].alu_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[3\].alu_instance\|Div0\"" {  } { { "ALU.sv" "Div0" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_gen\[1\].core_inst\|alu:threads\[3\].alu_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_gen\[1\].core_inst\|alu:threads\[3\].alu_instance\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751870758019 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751870758019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_divide:Div0\"" {  } { { "ALU.sv" "" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870758073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_divide:Div0 " "Instantiated megafunction \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758073 ""}  } { { "ALU.sv" "" { Text "D:/GPU/ALU.sv" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751870758073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dsl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dsl " "Found entity 1: lpm_divide_dsl" {  } { { "db/lpm_divide_dsl.tdf" "" { Text "D:/GPU/db/lpm_divide_dsl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/GPU/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "D:/GPU/db/alt_u_div_8fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/GPU/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/GPU/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870758242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core_gen\[1\].core_inst\|alu:threads\[0\].alu_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751870758242 ""}  } { { "ALU.sv" "" { Text "D:/GPU/ALU.sv" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751870758242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0ls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0ls " "Found entity 1: mult_0ls" {  } { { "db/mult_0ls.tdf" "" { Text "D:/GPU/db/mult_0ls.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751870758274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870758274 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751870758688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751870760377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751870762069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GPU/output_files/MiniGPU.map.smsg " "Generated suppressed messages file D:/GPU/output_files/MiniGPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870762153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751870762329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751870762329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6036 " "Implemented 6036 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751870762533 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751870762533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5845 " "Implemented 5845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751870762533 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1751870762533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751870762533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751870762551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 07 12:16:02 2025 " "Processing ended: Mon Jul 07 12:16:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751870762551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751870762551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751870762551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751870762551 ""}
