/*
 * Shared IOCPU bring-up from the SWEET donor. A5XELTE currently selects
 * only its Cortex-A53 boot CPU and uses its own GICv2 self-IPI path.
 * Donor secondary-CPU PSCI and suspend paths are not enabled on A5XELTE.
 */
#include <pexpert/arm64/board_config.h>

#if defined(SWEET)
#include <IOKit/IOCPU.h>
#include <IOKit/IOLib.h>
#include <libkern/c++/OSData.h>
#include <libkern/c++/OSNumber.h>
#include <arm64/proc_reg.h>
#include <machine/atomic.h>
#include <kern/clock.h>
#include <kern/processor.h>
#include <kern/thread.h>
#include <mach/mach_time.h>
#include <pexpert/pexpert.h>

extern "C" void sweet_secondary_entry(void);
extern "C" boolean_t sweet_cpu_signal_is_enabled(unsigned int cpu);
#if defined(HEROLTE)
/* kern/sched_prim.h declares it for MACH_KERNEL_PRIVATE only. */
extern "C" processor_t thread_bind(processor_t processor);
extern "C" vm_offset_t ml_io_map(vm_offset_t phys_addr, vm_size_t size);
/* Free page in the first DRAM bank, below the loader log page 0x8ffff000. */
#define HEROLTE_SMP_TRAMPOLINE_PA 0x8fffe000u
#endif
#if defined(A5XELTE)
extern "C" void a5xelte_send_self_ipi(void);
extern "C" void a5xelte_send_ipi(unsigned int logical);
#define CPU_PORT_NAME "A5XELTE"
#else
#define CPU_PORT_NAME "SWEET"
#endif

#if defined(STARLTE)
/*
 * Exynos 9810 Mongoose M3 cluster (CPUCL1): the Samsung 4.9 kernel's
 * pmucal_lpm_init entries, applied by the Linux S9+ port before every
 * M3 CPU_ON ("S9P vendor PMU" in its log, the same values on this S9):
 * CPU_QCH_CLUSTER1_NONCPU_SYS_PWR_REG [31:24] = 0x8d, then
 * MEMORY_CLUSTER1_CPU0..3_OPTION and _NONCPU_OPTION [1:0] = 2. Without
 * them CPU_ON returns 0 but the core never runs.
 */
static void
starlte_m3_pmu_defaults(void)
{
	static const struct {
		uint32_t offset, mask, value;
	} seq[] = {
		{ 0x1088, 0xff000000u, 0x8d000000u },
		{ 0x2114, 3, 2 }, { 0x2180, 3, 2 }, { 0x21ec, 3, 2 }, { 0x2258, 3, 2 },
		{ 0x2384, 3, 2 },
	};
	static vm_offset_t pmu;
	if (pmu == 0) {
		pmu = ml_io_map(0x14060000u, 0x3000);
	}
	for (unsigned int i = 0; i < sizeof(seq) / sizeof(seq[0]); i++) {
		volatile uint32_t *r = (volatile uint32_t *)(pmu + seq[i].offset);
		uint32_t before = *r;
		*r = (before & ~seq[i].mask) | seq[i].value;
		__builtin_arm_dsb(DSB_SY);
		uint32_t after = *r;
		if ((after & seq[i].mask) != seq[i].value) {
			IOLog(CPU_PORT_NAME " CPU: M3 PMU %04x: %08x -> %08x, mask %08x NOT set\n",
			    seq[i].offset, before, after, seq[i].mask);
		}
	}
}
#endif

class SweetCPU;
static SweetCPU *sweet_cpus[MAX_CPUS];
static uint32_t sweet_cpus_registered;

/* SMCCC 1.0: x0 is the signed PSCI result; do not assume x1-x17 survive. */
static int32_t
sweet_psci_cpu_on(uint64_t target, uint64_t entry, uint64_t context)
{
	register uint64_t x0 __asm__("x0") = 0xC4000003ULL;
	register uint64_t x1 __asm__("x1") = target;
	register uint64_t x2 __asm__("x2") = entry;
	register uint64_t x3 __asm__("x3") = context;
	__asm__ volatile(SWEET_PSCI_CONDUIT : "+r"(x0), "+r"(x1), "+r"(x2), "+r"(x3) : :
	    "x4", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13",
	    "x14", "x15", "x16", "x17", "cc", "memory");
	return (int32_t)x0;
}

class SweetCPU : public IOCPU {
	OSDeclareDefaultStructors(SweetCPU);
	const OSSymbol *cpuName = NULL;
	uint32_t initialized = 0; /* release/acquire publication after initCPU sends SGI */
#if defined(HEROLTE)
	/* Read by this CPU in initCPU, before it publishes initialized. */
	uint64_t initVct = 0, initPct = 0, initCtr = 0, initMidr = 0;
#endif

public:
	static void startAll(void *arg, wait_result_t result);
	bool start(IOService *provider) APPLE_KEXT_OVERRIDE;
	void free(void) APPLE_KEXT_OVERRIDE;
	void initCPU(bool boot) APPLE_KEXT_OVERRIDE;
	void quiesceCPU(void) APPLE_KEXT_OVERRIDE;
	kern_return_t startCPU(vm_offset_t start_paddr, vm_offset_t arg_paddr) APPLE_KEXT_OVERRIDE;
	void haltCPU(void) APPLE_KEXT_OVERRIDE;
	void signalCPU(IOCPU *target) APPLE_KEXT_OVERRIDE;
	const OSSymbol *getCPUName(void) APPLE_KEXT_OVERRIDE;
};

OSDefineMetaClassAndStructors(SweetCPU, IOCPU);

bool
SweetCPU::start(IOService *provider)
{
	const ml_topology_info_t *topology = ml_get_topology_info();
	OSNumber *logical = OSDynamicCast(OSNumber, provider->getProperty("logical-cpu-id"));
	OSData *reg = OSDynamicCast(OSData, provider->getProperty("reg"));

	if (logical == NULL || reg == NULL || reg->getLength() != sizeof(uint32_t) ||
	    logical->unsigned32BitValue() >= topology->num_cpus) {
		return false;
	}
	const ml_topology_cpu_t *cpu = &topology->cpus[logical->unsigned32BitValue()];
	if (*(const uint32_t *)reg->getBytesNoCopy() != cpu->phys_id) {
		return false;
	}
#if defined(STARLTE)
	/* Logical 0..3 = Cortex-A55 cores; MPIDR_EL1 Aff1 = core (0x81000n00),
	 * measured with starsmpprobe=1 (mkadt_starlte.py). Logical 4..7 = the
	 * Mongoose M3 cores, MPIDR 0x100+n without MT, reg 0x10100+n (start.s
	 * adds bit 16 for cores without the MT bit). */
	uint32_t expected_mpidr = cpu->cpu_id < 4 ? cpu->cpu_id << 8 :
	    cpu->cpu_id < 8 ? 0x10100u + cpu->cpu_id - 4 : ~0u;
	if (cpu->phys_id != expected_mpidr || topology->num_cpus > SWEET_SMP_MAX_CPUS) {
		panic(CPU_PORT_NAME " CPU: unsupported topology cpu=%u mpidr=0x%x count=%u",
		    cpu->cpu_id, cpu->phys_id, topology->num_cpus);
	}
#elif defined(HEROLTE)
	/* Logical 0..3 = A53 MPIDR 0x100..0x103 (boot cluster), 4..7 = Mongoose
	 * MPIDR 0x0..0x3, the order of the ADT /cpus nodes (mkadt_herolte.py). */
	uint32_t expected_mpidr = cpu->cpu_id < 4 ? A5XELTE_BOOT_MPIDR + cpu->cpu_id :
	    cpu->cpu_id - 4;
	if (cpu->phys_id != expected_mpidr || topology->num_cpus > SWEET_SMP_MAX_CPUS) {
		panic(CPU_PORT_NAME " CPU: unsupported topology cpu=%u mpidr=0x%x count=%u",
		    cpu->cpu_id, cpu->phys_id, topology->num_cpus);
	}
#elif defined(A5XELTE)
	/* Only the boot CPU is described and tested on these boards. */
	if (cpu->phys_id != A5XELTE_BOOT_MPIDR || topology->num_cpus != 1) {
		panic(CPU_PORT_NAME " CPU: unsupported topology cpu=%u mpidr=0x%x count=%u",
		    cpu->cpu_id, cpu->phys_id, topology->num_cpus);
	}
#else
	/* SWEET MPIDR Aff1 = core: 0x000-0x500 A55, 0x600/0x700 A76. */
	if (cpu->phys_id > 0x700 || (cpu->phys_id & 0xff) != 0 ||
	    topology->num_cpus > SWEET_SMP_MAX_CPUS) {
		panic(CPU_PORT_NAME " CPU: invalid topology cpu=%u mpidr=0x%x count=%u",
		    cpu->cpu_id, cpu->phys_id, topology->num_cpus);
	}
#endif
	if (!IOCPU::start(provider)) {
		return false;
	}
#if defined(A5XELTE)
#if defined(HEROLTE)
	cpuName = OSSymbol::withCStringNoCopy(cpu->cpu_id < 4 ? "Cortex-A53" : "Mongoose");
#else
	cpuName = OSSymbol::withCStringNoCopy("Cortex-A53");
#endif
#else
	cpuName = OSSymbol::withCStringNoCopy("Kryo 470");
#endif
	if (cpuName == NULL) {
		return false;
	}
	setCPUNumber(cpu->cpu_id);

	ml_processor_info_t info = {};
	info.cpu_id = reinterpret_cast<cpu_id_t>(this);
	info.phys_id = cpu->phys_id;
	info.log_id = cpu->cpu_id;
	info.cluster_id = cpu->cluster_id;
	info.cluster_type = cpu->cluster_type;
	info.l2_cache_id = cpu->l2_cache_id;
	info.l2_cache_size = cpu->l2_cache_size;
	info.l3_cache_id = cpu->l3_cache_id;
	info.l3_cache_size = cpu->l3_cache_size;
	perfmon_interrupt_handler_func pmi_handler = NULL;
	kern_return_t result = ml_processor_register(&info, &machProcessor, &ipi_handler, &pmi_handler);
	if (result != KERN_SUCCESS) {
		panic(CPU_PORT_NAME " CPU: ml_processor_register failed: %d", result);
	}
	if (pmi_handler != NULL) {
		panic(CPU_PORT_NAME " CPU: PMI routing is not implemented");
	}

	registerService();
	__atomic_store_n(&sweet_cpus[cpu->cpu_id], this, __ATOMIC_RELEASE);
	__atomic_add_fetch(&sweet_cpus_registered, 1, __ATOMIC_ACQ_REL);
	if (cpu == topology->boot_cpu) {
		thread_t thread;
		result = kernel_thread_start(&SweetCPU::startAll, NULL, &thread);
		if (result != KERN_SUCCESS) {
			panic(CPU_PORT_NAME " CPU: cannot create startup thread: %d", result);
		}
		thread_deallocate(thread);
	}
	return true;
}

/* Do not wait in a nub's start(): matching can be asynchronous or serialized. */
void
SweetCPU::startAll(void *arg __unused, wait_result_t result __unused)
{
	const ml_topology_info_t *topology = ml_get_topology_info();
	uint32_t requested = 1;
	PE_parse_boot_argn("cpus", &requested, sizeof(requested));
	IOLog(CPU_PORT_NAME " CPU: requested=%u selected=%u (limit=%u)\n",
	    requested, topology->num_cpus, SWEET_SMP_MAX_CPUS);

	uint64_t deadline;
	nanoseconds_to_deadline(10 * NSEC_PER_SEC, &deadline);
	while (__atomic_load_n(&sweet_cpus_registered, __ATOMIC_ACQUIRE) != topology->num_cpus) {
		if (mach_absolute_time() > deadline) {
			for (unsigned int i = 0; i < topology->num_cpus; i++) {
				if (__atomic_load_n(&sweet_cpus[i], __ATOMIC_ACQUIRE) == NULL) {
					IOLog(CPU_PORT_NAME " CPU: cpu=%u NOT registered (IOKit matching timeout)\n", i);
				}
			}
			panic(CPU_PORT_NAME " CPU: CPU registration timeout");
		}
		IOSleep(1);
	}
	/* Both current ADTs describe CPU0 as the boot CPU. */
#if defined(A5XELTE)
	if (topology->boot_cpu->cpu_id != 0 ||
	    topology->boot_cpu->phys_id != A5XELTE_BOOT_MPIDR) {
		panic(CPU_PORT_NAME " CPU: expected boot MPIDR 0x%x and logical CPU 0",
		    A5XELTE_BOOT_MPIDR);
#else
	if (topology->boot_cpu->cpu_id != 0 || topology->boot_cpu->phys_id != 0) {
		panic(CPU_PORT_NAME " CPU: expected boot MPIDR 0 and logical CPU 0");
#endif
	}
	for (unsigned int i = 0; i < topology->num_cpus; i++) {
		SweetCPU *cpu = __atomic_load_n(&sweet_cpus[i], __ATOMIC_ACQUIRE);
		/* xnu-11417: processor_start from IOKit is a no-op (KERN_FAILURE) and
		 * ml_processor_register leaves booting to us on these boards
		 * (machine_routines.c): boot each CPU here, as AppleARMSMP does.
		 * processor_boot() is asynchronous for secondaries. */
		processor_boot(cpu->machProcessor);
		nanoseconds_to_deadline(5 * NSEC_PER_SEC, &deadline);
		while (__atomic_load_n(&cpu->initialized, __ATOMIC_ACQUIRE) == 0 ||
		    !sweet_cpu_signal_is_enabled(i)) {
			if (mach_absolute_time() > deadline) {
				IOLog(CPU_PORT_NAME " CPU: cpu=%u mpidr=0x%x NOT alive after 5s\n",
				    i, topology->cpus[i].phys_id);
				panic(CPU_PORT_NAME " CPU: cpu=%u startup timeout (reset/MMU/GIC/SGI)", i);
			}
			IOSleep(1);
		}
		IOLog(CPU_PORT_NAME " CPU: cpu=%u mpidr=0x%x came alive; SGI1 OK\n",
		    i, topology->cpus[i].phys_id);
#if defined(HEROLTE)
		/* Both clusters must see one counter: the boot CPU reads it just after
		 * the secondary did, so vct_lag is small and positive unless the
		 * firmware gave the cluster its own CNTVOFF. */
		if (i != 0) {
			uint64_t vct = __builtin_arm_rsr64("CNTVCT_EL0");
			uint64_t pct = __builtin_arm_rsr64("CNTPCT_EL0");
			IOLog(CPU_PORT_NAME " CPU: cpu=%u midr=0x%llx ctr=0x%llx vct_lag=%lld pct_lag=%lld\n",
			    i, cpu->initMidr, cpu->initCtr, (int64_t)(vct - cpu->initVct),
			    (int64_t)(pct - cpu->initPct));
		}
#endif
	}
	/* Publish exactly once, after every selected CPU has completed initCPU(). */
	ml_cpu_init_completed();
	__atomic_load_n(&sweet_cpus[topology->boot_cpu->cpu_id], __ATOMIC_ACQUIRE)->cpusRunning();
	IOService::publishResource(gIOAllCPUInitializedKey, kOSBooleanTrue);
	ml_set_max_cpus(topology->max_cpu_id + 1);
	IOLog(CPU_PORT_NAME " CPU: %u/%u CPUs initialized, SGI1 verified\n",
	    topology->num_cpus, topology->num_cpus);
#if defined(HEROLTE)
	/* A CPU whose timer interrupt never fires still answers SGIs: sleep once
	 * on each CPU. Boot does not wait for this thread, so a CPU that never
	 * wakes leaves its "sleeping" line as the last one. */
	for (unsigned int i = 0; i < topology->num_cpus; i++) {
		SweetCPU *cpu = __atomic_load_n(&sweet_cpus[i], __ATOMIC_ACQUIRE);
		thread_bind(cpu->machProcessor);
		thread_block(THREAD_CONTINUE_NULL);
		IOLog(CPU_PORT_NAME " CPU: timer test cpu=%u running on %d, sleeping 20 ms\n",
		    i, cpu_number());
		uint64_t start = mach_absolute_time(), ns;
		IOSleep(20);
		absolutetime_to_nanoseconds(mach_absolute_time() - start, &ns);
		IOLog(CPU_PORT_NAME " CPU: timer test cpu=%u woke on %d after %llu us\n",
		    i, cpu_number(), ns / 1000);
	}
	thread_bind(PROCESSOR_NULL);
#endif
	thread_terminate(current_thread());
}

void
SweetCPU::free(void)
{
	OSSafeReleaseNULL(cpuName);
	IOCPU::free();
}

void
SweetCPU::initCPU(bool boot)
{
	if (!boot) {
		panic(CPU_PORT_NAME " CPU: cpu=%u resume is not implemented", getCPUNumber());
	}
	assert(cpu_number() == (int)getCPUNumber());

	ml_broadcast_cpu_event(CPU_BOOTED, getCPUNumber());

	/* Secondary startup runs at splsched: queue the self-IPI and return.
	 * startAll waits for its delivery after the startup thread unmasks IRQs.
	 * Waiting here with DAIF.I set would deadlock every secondary. */
	signalCPU(this);
	setCPUState(kIOCPUStateRunning);
	/* xnu-11417: no IRQ window here any more (the S7 port took the queued
	 * self-SGI in initCPU because 8796's processor_start_thread never
	 * unmasked). processor_cpu_reinit() now asserts SIGPdisabled is still
	 * set after this returns, then unmasks and waits for the self-IPI
	 * itself; taking it here tripped that assert on the first M3 core. */
	kprintf(CPU_PORT_NAME " CPU: cpu=%u entered initCPU mpidr=0x%llx EL%llu IRQs=%u\n",
	    getCPUNumber(), __builtin_arm_rsr64("MPIDR_EL1") & 0xffffULL,
	    __builtin_arm_rsr64("CurrentEL") >> 2, ml_get_interrupts_enabled());
#if defined(HEROLTE)
	initMidr = __builtin_arm_rsr64("MIDR_EL1");
	initCtr = __builtin_arm_rsr64("CTR_EL0");
	__builtin_arm_isb(ISB_SY);
	initVct = __builtin_arm_rsr64("CNTVCT_EL0");
	initPct = __builtin_arm_rsr64("CNTPCT_EL0");
#endif
	__atomic_store_n(&initialized, 1, __ATOMIC_RELEASE);
}

void
SweetCPU::signalCPU(IOCPU *target)
{
#if defined(HEROLTE)
	if (target == this) {
		a5xelte_send_self_ipi();
	} else {
		a5xelte_send_ipi(target->getCPUNumber());
	}
#elif defined(A5XELTE)
	if (target != this) {
		panic("a5xelte: secondary CPU signalling is not enabled");
	}
	a5xelte_send_self_ipi();
#else
	const ml_topology_info_t *topology = ml_get_topology_info();
	unsigned int logical = target->getCPUNumber();
	if (logical >= topology->num_cpus) {
		panic(CPU_PORT_NAME " CPU: invalid SGI target %u", logical);
	}
	/* Use the TARGET affinity, including Aff1, never the sender's MPIDR. */
	uint64_t mpidr = topology->cpus[logical].phys_id;
	unsigned int aff0 = mpidr & 0xff;
	if (aff0 >= 16) {
		panic(CPU_PORT_NAME " CPU: SGI target requires unsupported range selector");
	}
	uint64_t sgi = (((mpidr >> 32) & 0xff) << 48) |
	    (((mpidr >> 16) & 0xff) << 32) |
	    (((mpidr >> 8) & 0xff) << 16) |
	    ((uint64_t)SWEET_IPI_SGI << 24) | (1ULL << aff0);
	__builtin_arm_dsb(DSB_ISHST);
	__builtin_arm_wsr64("ICC_SGI1R_EL1", sgi);
	__builtin_arm_isb(ISB_SY);
#endif
}

kern_return_t
SweetCPU::startCPU(vm_offset_t start_paddr, vm_offset_t arg_paddr)
{
	const ml_topology_cpu_t *cpu = &ml_get_topology_info()->cpus[getCPUNumber()];
	/* cpu_start() passes NULL,NULL: x20/x21 are set by LowResetVectorBase. */
#if defined(A5XELTE)
	if (start_paddr != 0 || arg_paddr != 0 || cpu->phys_id == A5XELTE_BOOT_MPIDR ||
#else
	if (start_paddr != 0 || arg_paddr != 0 || cpu->phys_id == 0 ||
#endif
	    __atomic_load_n(&initialized, __ATOMIC_ACQUIRE) != 0) {
		panic(CPU_PORT_NAME " CPU: cpu=%u unsupported restart", getCPUNumber());
	}
	vm_offset_t entry = ml_static_vtop((vm_offset_t)&sweet_secondary_entry);
#if defined(HEROLTE)
	/* With RAM in the second DRAM bank (0x880000000) CPU_ON returns 0 but
	 * the core never arrives: the firmware keeps a 32-bit entry address.
	 * Enter through a trampoline in the first bank instead, next to the
	 * loader's log page (shim/herolte): ldr x16, =entry; br x16. x0 (the
	 * context id) is left for sweet_secondary_entry. */
	if (entry >> 32) {
		static vm_offset_t trampoline;
		if (trampoline == 0) {
			trampoline = ml_io_map(HEROLTE_SMP_TRAMPOLINE_PA, PAGE_SIZE);
		}
		volatile uint32_t *code = (volatile uint32_t *)trampoline;
		code[0] = 0x58000050;   /* ldr x16, #8 */
		code[1] = 0xd61f0200;   /* br x16 */
		code[2] = (uint32_t)entry;
		code[3] = (uint32_t)((uint64_t)entry >> 32);
		__builtin_arm_dsb(DSB_SY);
		IOLog(CPU_PORT_NAME " CPU: cpu=%u entry 0x%llx via trampoline 0x%x\n",
		    getCPUNumber(), (uint64_t)entry, HEROLTE_SMP_TRAMPOLINE_PA);
		entry = HEROLTE_SMP_TRAMPOLINE_PA;
	}
#endif
	IOLog(CPU_PORT_NAME " CPU: cpu=%u CPU_ON target=0x%x entry_pa=0x%llx context=%u\n",
	    getCPUNumber(), cpu->phys_id, (uint64_t)entry, getCPUNumber());
	__builtin_arm_dsb(DSB_SY);
#if defined(STARLTE)
	/* The S9's PSCI 0.1 firmware numbers the A55 cores 1..3 (the vendor DTB
	 * reg), while the cores read MPIDR Aff1 = n (starsmpprobe=1). The M3
	 * cores are PSCI 0x100..0x103 and need the vendor PMU defaults first. */
	uint64_t target = cpu->phys_id >> 8;
	if (cpu->phys_id & 0x10000) {
		target = cpu->phys_id & 0xffff;
		starlte_m3_pmu_defaults();
	}
	int32_t rc = sweet_psci_cpu_on(target, entry, getCPUNumber());
#else
	int32_t rc = sweet_psci_cpu_on(cpu->phys_id, entry, getCPUNumber());
#endif
	IOLog(CPU_PORT_NAME " CPU: cpu=%u PSCI CPU_ON rc=%d\n", getCPUNumber(), rc);
	/* cpu_start() discards PE_cpu_start's return; do not silently carry on. */
	if (rc != 0) {
		panic(CPU_PORT_NAME " CPU: cpu=%u NOT alive: PSCI CPU_ON rc=%d", getCPUNumber(), rc);
	}
	return KERN_SUCCESS;
}

void
SweetCPU::quiesceCPU(void)
{
	panic(CPU_PORT_NAME " CPU: CPU quiesce is not implemented");
}

void
SweetCPU::haltCPU(void)
{
	panic(CPU_PORT_NAME " CPU: CPU halt/suspend is not implemented");
}

const OSSymbol *
SweetCPU::getCPUName(void)
{
	return cpuName;
}
#endif /* SWEET */
