irun(64): 15.20-s030: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s030: Started on Mar 28, 2022 at 20:46:03 EDT
irun
	-gui
	-access +rwc
	+nctimescale+1ns/1ns
	-coverage all
	-covoverwrite
	-incdir /home/asicfab/a/socet52/AFTx06/RISCVBusiness/source_code/include/
	/home/asicfab/a/socet52/AFTx06/RISCVBusiness/source_code/packages/rv32i_types_pkg.sv
	l1_cache.sv
	../memory_arbiter.sv
	tb/tb_l1_cache.sv
Recompiling... reason: file './l1_cache.sv' is newer than expected.
	expected: Mon Mar 28 19:41:55 2022
	actual:   Mon Mar 28 20:45:52 2022
file: l1_cache.sv
	module worklib.l1_cache:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x6a38ea24
		rv32i_types_pkg
		memory_arbiter
		tb_l1_cache
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory_arbiter
			FSM extracted for state register state
		worklib.l1_cache
			FSM extracted for state register state
		worklib.test
		worklib.tb_l1_cache
	Total FSMs extracted = 2
ncelab: *W,COVEOS: Currently, by default, coverage is not scored for expressions containing struct datatypes. In 13.1 release, such expressions can be scored using the "set_expr_scoring -struct" coverage configuration file command. In subsequent releases, the default scoring of expressions containing struct datatypes will be enabled. This change may prevent refinements from 13.1 release to be applied on coverage databases generated using subsequent releases in the default mode.
	Building instance overlay tables: .............
ncelab: *W,COVFHT: FSM hold transitions (transitions to the current state) are not extracted for any FSM in default mode.
....... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.l1_cache:sv <0x37ecf6b0>
			streams:  20, words: 78473
ncelab: *W,COVNOEN: By default, toggle coverage is not supported for systemverilog enumerated nets and variables. To enable toggle coverage of these objects, specify the 'set_toggle_scoring -sv_enum' command in the coverage configuration file.
    integer 	 test_num, test_value, test_value2;
            	        |
ncelab: *W,COVUTA (./tb/tb_l1_cache.sv,49|21): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    cache_sets cache [N_SETS - 1:0];
                   |
ncelab: *W,COVMDD (./l1_cache.sv,108|19): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Interfaces:              3       1
		Programs:                1       1
		Verilog packages:        1       1
		Registers:             100      86
		Scalar wires:           22       -
		Vectored wires:          1       -
		Always blocks:          13      13
		Initial blocks:          2       2
		Cont. assignments:       4       4
		Pseudo assignments:     11      11
		Assertions:             14      14
		Compilation units:       1       1
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.memory_arbiter:sv
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /package/eda/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm tb_l1_cache.TB_DUT.test_case tb_l1_cache.TB_DUT.test_num tb_l1_cache.TB_DUT.test_value tb_l1_cache.TB_DUT.test_value2 tb_l1_cache.mem_gen_bus_if.generic_bus.wen tb_l1_cache.mem_gen_bus_if.generic_bus.wdata tb_l1_cache.mem_gen_bus_if.generic_bus.ren tb_l1_cache.mem_gen_bus_if.generic_bus.rdata tb_l1_cache.mem_gen_bus_if.generic_bus.byte_en tb_l1_cache.mem_gen_bus_if.generic_bus.busy tb_l1_cache.mem_gen_bus_if.generic_bus.addr tb_l1_cache.proc_gen_bus_if.cpu.wen tb_l1_cache.proc_gen_bus_if.cpu.wdata tb_l1_cache.proc_gen_bus_if.cpu.ren tb_l1_cache.proc_gen_bus_if.cpu.rdata tb_l1_cache.proc_gen_bus_if.cpu.byte_en tb_l1_cache.proc_gen_bus_if.cpu.busy tb_l1_cache.proc_gen_bus_if.cpu.addr tb_l1_cache.DUT.pass_through
Created probe 1
ncsim> run
Simulation complete via $finish(1) at time 331635 NS + 3
./tb/tb_l1_cache.sv:424 */	$finish;	
ncsim> ^C
ncsim> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  memory_arbiter(memory_arbiter)
  dutinst  :  tb_l1_cache(tb_l1_cache)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_4d5651f8_16770702.ucm (reused)
  data               :  ./cov_work/scope/test/icc_4d5651f8_16770702.ucd
TOOL:	irun(64)	15.20-s030: Exiting on Mar 28, 2022 at 20:47:35 EDT  (total: 00:01:32)
