============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           May 20 2023  06:21:25 am
  Module:                 sdc300_chip
  Operating conditions:   ssg_cworst_max_0p99v_125c (balanced_tree)
  Operating conditions:   ssg_cworst_max_0p99v_m40c (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-2288 ps) Late External Delay Assertion at pin GPIO5
           View: av_ss_0p99_m40_cworst_func
          Group: C2O
     Startpoint: (R) u_chantop_wrap/clkp24
          Clock: (R) f1_clk_24m_mas
       Endpoint: (R) GPIO5
          Clock: (R) apb_clk

                     Capture       Launch     
        Clock Edge:+   55536        41652     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   55536        41652     
                                              
      Output Delay:-     500                  
       Uncertainty:-    3332                  
     Required Time:=   51704                  
      Launch Clock:-   41652                  
         Data Path:-   12340                  
             Slack:=   -2288                  

Exceptions/Constraints:
  output_delay             500             tmp_sdc_av_ss_0p99_1_1_line_22800 

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags    ID      Arc        Edge         Cell           Fanout  Load  Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                            (fF)   (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_chantop_wrap/clkp24                                      -         1 -               R     (arrival)                 73      -     0     0   41652      -      -      -  -      -                -    (-,-)    (-,-) 
  u_chantop_wrap/p1Rx[0]                                     (p)       1 clkp24->p1Rx[0] R     chantop_wrap               2    1.8    83  7184   48836      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g6/Y                        -         1 A->Y            F     NAND2_X2M_A7TLULP_C50      1    0.9    30    37   48873      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g59576/Y                    -         1 A->Y            R     NAND2_X2A_A7TLULP_C50      1    0.9    47    31   48904      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g401/Y                          -         1 A->Y            F     NAND2_X2M_A7TLULP_C50      1    0.9    23    28   48932      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g387/Y                          -         1 A->Y            R     NAND2_X2A_A7TLULP_C50      1    1.8    45    35   48967      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/g22/Y  -         1 A0->Y           F     AOI21_X4M_A7TLULP_C50      1    3.8    52    48   49015      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/fopt/Y -         1 A->Y            R     INV_X9B_A7TLULP_C50        1    8.4    39    45   49060      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_sdc300_pads/INST_PAD_GPIO5/PAD                           (P)       1 A->PAD          R     PBIDIR_33_33_FS_DR         1 3832.9  1429  4932   53992      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  GPIO5                                                      -         1 -               R     (port)                     -      -     -     0   53992      -      -      -  -      -                -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 2: VIOLATED (-2216 ps) Late External Delay Assertion at pin GPIO6
           View: av_ss_0p99_m40_cworst_func
          Group: C2O
     Startpoint: (R) u_chantop_wrap/clkp24
          Clock: (R) f1_clk_24m_mas
       Endpoint: (R) GPIO6
          Clock: (R) apb_clk

                     Capture       Launch     
        Clock Edge:+   55536        41652     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   55536        41652     
                                              
      Output Delay:-     500                  
       Uncertainty:-    3332                  
     Required Time:=   51704                  
      Launch Clock:-   41652                  
         Data Path:-   12268                  
             Slack:=   -2216                  

Exceptions/Constraints:
  output_delay             500             tmp_sdc_av_ss_0p99_1_1_line_22802 

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                          Flags    ID      Arc        Edge          Cell            Fanout  Load  Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                (fF)   (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_chantop_wrap/clkp24                                        -         2 -               R     (arrival)                   73      -     0     0   41652      -      -      -  -      -                -    (-,-)    (-,-) 
  u_chantop_wrap/p3Rx[1]                                       (p)       2 clkp24->p3Rx[1] R     chantop_wrap                 3    1.6    74  6983   48635      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g60222/Y                      -         2 A->Y            F     NAND2_X1P4M_A7TSULP_C50      1    0.5    37    46   48682      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g60221/Y                      -         2 A->Y            R     NAND2_X1A_A7TEHULP_C50       1    0.5    61    58   48740      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g402/Y                            -         2 A->Y            F     NAND2_X1M_A7TSULP_C50        1    0.8    41    52   48792      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g388/Y                            -         2 A->Y            R     NAND2_X1P4A_A7TSULP_C50      1    1.4    58    51   48843      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/g38230/Y -         2 B->Y            R     MX2_X8B_A7TSULP_C50          1    8.4    75   132   48975      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_sdc300_pads/INST_PAD_GPIO6/PAD                             (P)       2 A->PAD          R     PBIDIR_33_33_FS_DR           1 3832.9  1429  4945   53920      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  GPIO6                                                        -         2 -               R     (port)                       -      -     -     0   53920      -      -      -  -      -                -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 3: VIOLATED (-2109 ps) Late External Delay Assertion at pin GPIO7
           View: av_ss_0p99_m40_cworst_func
          Group: C2O
     Startpoint: (R) u_chantop_wrap/clkp24
          Clock: (R) f1_clk_24m_mas
       Endpoint: (R) GPIO7
          Clock: (R) apb_clk

                     Capture       Launch     
        Clock Edge:+   55536        41652     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   55536        41652     
                                              
      Output Delay:-     500                  
       Uncertainty:-    3332                  
     Required Time:=   51704                  
      Launch Clock:-   41652                  
         Data Path:-   12161                  
             Slack:=   -2109                  

Exceptions/Constraints:
  output_delay             500             tmp_sdc_av_ss_0p99_1_1_line_22804 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                          Flags    ID      Arc        Edge          Cell           Fanout  Load  Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                               (fF)   (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_chantop_wrap/clkp24                                        -         3 -               R     (arrival)                  73      -     0     0   41652      -      -      -  -      -                -    (-,-)    (-,-) 
  u_chantop_wrap/p2Rx[2]                                       (p)       3 clkp24->p2Rx[2] R     chantop_wrap                3    1.4    76  6551   48203      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g60028/Y                      -         3 A->Y            F     NAND2_X1M_A7TEHULP_C50      1    0.5    83    95   48298      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g59589/Y                      -         3 A->Y            R     NAND3_X1A_A7TEHULP_C50      1    0.4    88    86   48384      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g404/Y                            -         3 A->Y            F     NAND2_X1M_A7TEHULP_C50      1    0.5    75   102   48486      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g390/Y                            -         3 A->Y            R     NAND2_X1A_A7TEHULP_C50      1    1.2    94    98   48584      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/g38222/Y -         3 B->Y            R     MXT2_X6M_A7TEHULP_C50       1    8.4   115   268   48852      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_sdc300_pads/INST_PAD_GPIO7/PAD                             (P)       3 A->PAD          R     PBIDIR_33_33_FS_DR          1 3832.9  1429  4960   53813      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  GPIO7                                                        -         3 -               R     (port)                      -      -     -     0   53813      -      -      -  -      -                -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 4: VIOLATED (-1946 ps) Late External Delay Assertion at pin GPIO9
           View: av_ss_0p99_m40_cworst_func
          Group: C2O
     Startpoint: (R) u_chantop_wrap/clkp24
          Clock: (R) f1_clk_24m_mas
       Endpoint: (R) GPIO9
          Clock: (R) apb_clk

                     Capture       Launch     
        Clock Edge:+   55536        41652     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   55536        41652     
                                              
      Output Delay:-     500                  
       Uncertainty:-    3332                  
     Required Time:=   51704                  
      Launch Clock:-   41652                  
         Data Path:-   11998                  
             Slack:=   -1946                  

Exceptions/Constraints:
  output_delay             500             tmp_sdc_av_ss_0p99_1_1_line_22808 

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                          Flags    ID      Arc        Edge          Cell            Fanout  Load  Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                (fF)   (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_chantop_wrap/clkp24                                        -         4 -               R     (arrival)                   73      -     0     0   41652      -      -      -  -      -                -    (-,-)    (-,-) 
  u_chantop_wrap/p0Rx[4]                                       (p)       4 clkp24->p0Rx[4] R     chantop_wrap                 3    1.7    77  6236   47888      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g59590/Y                      -         4 B1->Y           F     AOI221_X1M_A7TEHULP_C50      1    0.5   223   193   48082      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g59585/Y                      -         4 A->Y            R     NAND2_X1A_A7TEHULP_C50       1    0.4    78   146   48227      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g403/Y                            -         4 A->Y            F     NAND2_X1M_A7TEHULP_C50       1    0.5    74    96   48323      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g391/Y                            -         4 A->Y            R     NAND2_X1A_A7TEHULP_C50       1    1.2    94    98   48421      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/g38221/Y -         4 B->Y            R     MXT2_X6M_A7TEHULP_C50        1    8.4   115   268   48689      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_sdc300_pads/INST_PAD_GPIO9/PAD                             (P)       4 A->PAD          R     PBIDIR_33_33_FS_DR           1 3832.9  1429  4960   53650      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  GPIO9                                                        -         4 -               R     (port)                       -      -     -     0   53650      -      -      -  -      -                -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 5: VIOLATED (-1843 ps) Late External Delay Assertion at pin GPIO8
           View: av_ss_0p99_m40_cworst_func
          Group: C2O
     Startpoint: (R) u_chantop_wrap/clkp24
          Clock: (R) f1_clk_24m_mas
       Endpoint: (R) GPIO8
          Clock: (R) apb_clk

                     Capture       Launch     
        Clock Edge:+   55536        41652     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   55536        41652     
                                              
      Output Delay:-     500                  
       Uncertainty:-    3332                  
     Required Time:=   51704                  
      Launch Clock:-   41652                  
         Data Path:-   11894                  
             Slack:=   -1843                  

Exceptions/Constraints:
  output_delay             500             tmp_sdc_av_ss_0p99_1_1_line_22806 

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                        Timing Point                          Flags    ID      Arc        Edge          Cell           Fanout  Load  Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                               (fF)   (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_chantop_wrap/clkp24                                        -         5 -               R     (arrival)                  73      -     0     0   41652      -      -      -  -      -                -    (-,-)    (-,-) 
  u_chantop_wrap/p0Rx[3]                                       (p)       5 clkp24->p0Rx[3] R     chantop_wrap                3    1.4    73  6288   47940      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g60027/Y                      -         5 A->Y            F     NAND2_X1M_A7TEHULP_C50      1    0.4    97    89   48029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_adc_gpio_mux/g59592/Y                      -         5 C->Y            R     NAND3_X1A_A7TEHULP_C50      1    0.4    71    99   48128      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g399/Y                            -         5 A->Y            F     NAND2_X1M_A7TEHULP_C50      1    0.5    73    92   48220      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_sdc300_gpio_mux/g389/Y                            -         5 A->Y            R     NAND2_X1A_A7TEHULP_C50      1    1.2    94    98   48318      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_gpio_top/u_gpio_fast/g38220/Y -         5 B->Y            R     MXT2_X6M_A7TEHULP_C50       1    8.4   115   268   48586      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_sdc300_pads/INST_PAD_GPIO8/PAD                             (P)       5 A->PAD          R     PBIDIR_33_33_FS_DR          1 3832.9  1565  4960   53546      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  GPIO8                                                        -         5 -               R     (port)                      -      -     -     0   53546      -      -      -  -      -                -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized



Path 6: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/tdo_sum_reg[21]/CK->D
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dsp_rx_regs_u1/tdo_chnl_en_ch_sel_r_reg[3][1]/CK
          Clock: (R) apb_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/tdo_sum_reg[21]/D
          Clock: (R) sys_clk

                     Capture       Launch     
        Clock Edge:+   13884            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   13884            0     
                                              
             Setup:-     240                  
       Uncertainty:-    1666                  
     Required Time:=   11978                  
      Launch Clock:-       0                  
         Data Path:-   11978                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                 Timing Point                                  Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                        (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dsp_rx_regs_u1/tdo_chnl_en_ch_sel_r_reg[3][1]/CK -         6 -      R     (arrival)                    32    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dsp_rx_regs_u1/tdo_chnl_en_ch_sel_r_reg[3][1]/Q  -         6 CK->Q  F     DFFRPQ_X2M_A7TEHULP_C50       2  1.0    54   541     541      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[96].SER_ADD_3/g187/Y  -         6 B->Y   R     NAND2_X1A_A7TEHULP_C50        3  1.6   113    99     640      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[96].SER_ADD_3/g186/Y  -         6 B1N->Y R     OAI22BB_X2M_A7TEHULP_C50      2  1.2   139   233     873      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[96].SER_ADD_3/g185/Y  -         6 B0N->Y R     OAI22BB_X2M_A7TEHULP_C50      2  1.3   141   246    1119      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[97].SER_ADD_3/g2/Y    -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   247    1366      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[98].SER_ADD_3/g2/Y    -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        3  1.6   294   335    1701      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[99].SER_ADD_3/g179/Y  -         6 B0N->Y R     OAI22BB_X2M_A7TEHULP_C50      3  1.6   164   337    2038      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[100].SER_ADD_3/g179/Y -         6 B0N->Y R     OAI22BB_X2M_A7TEHULP_C50      2  1.3   143   260    2298      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[101].SER_ADD_3/g158/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   249    2547      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[102].SER_ADD_3/g154/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    2868      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[103].SER_ADD_3/g154/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    3188      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[104].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    3509      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[105].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    3830      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[106].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    4151      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[107].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    4472      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[108].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    4792      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[109].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    5113      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[110].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    5434      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[111].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    5755      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[112].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    6076      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[113].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    6396      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[114].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    6717      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[115].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    7038      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[116].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    7359      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[117].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    7680      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[118].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    8000      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[119].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    8321      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[120].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    8642      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[121].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    8963      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[122].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    9284      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[123].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    9604      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[124].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321    9925      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[125].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321   10246      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/genblk4[126].SER_ADD_3/g148/Y -         6 A->Y   R     XNOR3_X1M_A7TEHULP_C50        2  1.3   266   321   10567      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/SER_ADD_5/g130/Y              -         6 B->Y   R     XOR3_X1M_A7TEHULP_C50         2  1.3   261   583   11150      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/SER_ADD_6/g130/Y              -         6 B->Y   R     XOR3_X1M_A7TEHULP_C50         1  0.4   178   521   11671      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/g46970/Y                      -         6 AN->Y  R     NOR3BB_X1M_A7TEHULP_C50       1  0.4   109   307   11978      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/tdo_u1/tdo_adder_i/tdo_sum_reg[21]/D             -         6 -      R     DFFRPQ_X1M_A7TEHULP_C50       1    -     -     0   11978      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mult_out_reg[23]/CK->D
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cos_addr_reg[2]/CK
          Clock: (R) sys_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mult_out_reg[23]/D
          Clock: (R) sys_clk

                     Capture       Launch     
        Clock Edge:+   13884            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   13884            0     
                                              
             Setup:-     221                  
       Uncertainty:-    1666                  
     Required Time:=   11997                  
      Launch Clock:-       0                  
         Data Path:-   11997                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                    Timing Point                                                     Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cos_addr_reg[2]/CK                                   -         7 -      R     (arrival)                    11    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cos_addr_reg[2]/Q                                    -         7 CK->Q  R     DFFSQ_X4M_A7TEHULP_C50        7  4.3    86   522     522      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g3002/Y                          -         7 A->Y   F     INV_X1B_A7TEHULP_C50          3  1.2   100   118     639      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g2989/Y                          -         7 A->Y   R     NAND2_X1M_A7TEHULP_C50        1  0.4    71    99     739      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g2988/Y                          -         7 A->Y   F     INV_X1B_A7TEHULP_C50          2  1.5   116   118     857      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g2977/Y                          -         7 A0->Y  R     AOI21_X1P4M_A7TEHULP_C50      3  1.3   147   176    1033      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g2971/Y                          -         7 A->Y   F     NAND2_X1M_A7TEHULP_C50        1  0.5    84   132    1165      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/sub_43_38/g2958/Y                          -         7 A0->Y  R     OAI21_X1M_A7TEHULP_C50        1  0.9   170   162    1327      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/mux_43_26/g349/Y                           -         7 B->Y   F     NAND2_X2M_A7TEHULP_C50        1  2.5   123   187    1514      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/mux_43_26/g339/Y                           -         7 B->Y   R     NAND2_X6M_A7TEHULP_C50       18  9.0   151   162    1676      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9980/Y                  -         7 A->Y   F     INV_X1B_A7TEHULP_C50          2  1.0    99   149    1824      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9947/Y                  -         7 B->Y   R     NAND2_X1B_A7TEHULP_C50        5  2.7   178   159    1983      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9939/Y                  -         7 A->Y   F     INV_X1B_A7TEHULP_C50          2  0.8    93   156    2139      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9770/Y                  -         7 BN->Y  F     NOR3BB_X1M_A7TEHULP_C50      12  4.8   298   317    2456      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/drc_bufs10002/Y          -         7 A->Y   F     BUF_X1B_A7TEHULP_C50          3  1.2    82   279    2736      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9284/Y                  -         7 A->Y   R     NAND2_X1M_A7TEHULP_C50        1  0.4    82    90    2826      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/g9150/Y                  -         7 A->Y   F     INV_X1B_A7TEHULP_C50         12  5.4   345   253    3078      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g265647/Y -         7 B0->Y  R     AOI22_X1M_A7TEHULP_C50        1  0.4   149   232    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262306/Y -         7 AN->Y  R     NOR3BB_X1M_A7TEHULP_C50       1  0.4   112   291    3601      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262212/Y -         7 B->Y   F     NAND4_X1M_A7TEHULP_C50        1  0.4   173   200    3801      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262143/Y -         7 A->Y   R     NOR3_X1M_A7TEHULP_C50         1  0.4   177   201    4001      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262101/Y -         7 B->Y   F     NAND4_X1M_A7TEHULP_C50        1  0.4   178   234    4235      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262040/Y -         7 A->Y   R     NOR2_X1B_A7TEHULP_C50         1  0.5   118   162    4398      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_sine_lut_u1/mux_data_25_13/g262039/Y -         7 A->Y   F     NAND2_X1P4M_A7TEHULP_C50      5  2.4   158   164    4561      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g543/Y                         -         7 B->Y   R     NOR2_X1P4B_A7TEHULP_C50       1  0.9   109   159    4720      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g539/Y                         -         7 B->Y   F     NAND2_X2M_A7TEHULP_C50        3  1.6    96   133    4853      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g538/Y                         -         7 A->Y   R     INV_X1P2M_A7TEHULP_C50        3  1.7    77    98    4951      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g534/Y                         -         7 A->Y   F     NAND2_X2M_A7TEHULP_C50        3  1.6    89   101    5052      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g531/Y                         -         7 A->Y   R     INV_X1P7B_A7TEHULP_C50        2  1.5    62    86    5138      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g528/Y                         -         7 A->Y   F     NAND2_X1P4B_A7TEHULP_C50      1  1.0    94    98    5236      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/minus_44_52/g524/Y                         -         7 A->Y   F     XOR2_X1M_A7TEHULP_C50         1  0.4   143   162    5399      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/mux_44_44/g375/Y                           -         7 A->Y   R     NAND2_X1M_A7TEHULP_C50        1  0.5    83   125    5523      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/mux_44_44/g363/Y                           -         7 B0N->Y F     AO21B_X1M_A7TEHULP_C50        1  0.7    98   115    5638      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/cosine_u1/mux_44_25/g365/Y                           -         7 A->Y   F     MX2_X3B_A7TEHULP_C50          7  3.1   123   213    5851      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g392/Y                                  -         7 BN->Y  F     NAND2XB_X1M_A7TEHULP_C50      1  0.6    82   215    6066      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g379/Y                                  -         7 A->Y   R     NOR2_X2B_A7TEHULP_C50         3  1.9   139   127    6193      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g376/Y                                  -         7 A->Y   F     NAND2_X2B_A7TEHULP_C50        2  1.6    98   136    6329      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g372/Y                                  -         7 A->Y   R     NOR2_X2B_A7TEHULP_C50         2  0.8    84   102    6431      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g370/Y                                  -         7 A->Y   F     INV_X1B_A7TEHULP_C50          1  1.0    89   110    6540      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/minus_224_33/g368/Y                                  -         7 A->Y   F     XOR2_X1M_A7TEHULP_C50         1  0.4   147   159    6699      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_224_24/g392/Y                                    -         7 A0->Y  F     AO22_X1M_A7TEHULP_C50         1  0.5    64   294    6994      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_238_39/g393/Y                                    -         7 B0->Y  F     AO22_X1M_A7TEHULP_C50         1  0.7    69   228    7222      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_238_24/g371/Y                                    -         7 A->Y   R     NAND2_X1P4B_A7TEHULP_C50      1  1.0   106    80    7301      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_238_24/g2/Y                                      -         7 A0N->Y F     AO1B2_X2M_A7TEHULP_C50        6  3.5   172   183    7484      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g3244/Y                                   -         7 A->Y   R     INV_X1B_A7TEHULP_C50          4  2.2   140   171    7654      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g3162/Y                                   -         7 B0->Y  R     AO22_X1P4M_A7TEHULP_C50       8  4.2   166   344    7998      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g3105/Y                                   -         7 A->Y   F     INV_X1P2M_A7TEHULP_C50        9  4.0   129   172    8171      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g3073/Y                                   -         7 A->Y   R     NOR2_X1P4B_A7TEHULP_C50       1  2.0   194   169    8340      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/cdnca_010_1/SUM                           -         7 A->SUM R     CMPR42_X1M_A7TEHULP_C50       2  1.2   136  1276    9616      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2874/Y                                   -         7 A->Y   F     NOR2_X2M_A7TEHULP_C50         2  1.3    77   121    9737      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2822/Y                                   -         7 A1->Y  R     OAI21_X2M_A7TEHULP_C50        2  1.4   149   153    9890      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2819/Y                                   -         7 B0->Y  R     AO1B2_X1P4M_A7TEHULP_C50      4  1.9   106   303   10192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2774/Y                                   -         7 C->Y   F     NAND3_X2M_A7TEHULP_C50        1  0.5    85   154   10346      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2773/Y                                   -         7 B->Y   R     NAND2_X1B_A7TEHULP_C50        2  1.2   100   108   10454      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2770/Y                                   -         7 A->Y   F     NAND2_X1B_A7TEHULP_C50        1  0.8    98   123   10578      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2769/Y                                   -         7 A->Y   R     NAND2_X2B_A7TEHULP_C50        2  2.2    99   106   10684      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2765/Y                                   -         7 A0->Y  F     AOI21_X3M_A7TEHULP_C50        4  2.5   146   165   10849      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2759/Y                                   -         7 A0->Y  R     OAI2XB1_X2M_A7TEHULP_C50      3  1.6   160   187   11036      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2756/Y                                   -         7 A->Y   F     NAND2_X1M_A7TEHULP_C50        1  0.7    98   148   11184      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2752/Y                                   -         7 A->Y   R     NAND2_X1P4B_A7TEHULP_C50      2  1.7    96   109   11292      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2749/Y                                   -         7 A->Y   F     NAND2_X2M_A7TEHULP_C50        1  0.5    56    88   11381      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2748/Y                                   -         7 A->Y   R     NAND2_X1B_A7TEHULP_C50        1  0.9    84    82   11462      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mul_249_47/g2744/Y                                   -         7 A->Y   R     XOR3_X1M_A7TEHULP_C50         1  0.4   178   169   11632      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_mult_out_249_16/g755/Y                           -         7 A->Y   F     NAND2_X1B_A7TEHULP_C50        1  0.5    91   151   11782      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mux_mult_out_249_16/g725/Y                           -         7 B0N->Y R     AO21B_X1M_A7TEHULP_C50        1  0.6    66    91   11874      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/g967/Y                                               -         7 A->Y   F     INV_X1P2M_A7TEHULP_C50        1  0.5    33    60   11934      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/g933/Y                                               -         7 A->Y   R     NOR2_X1P4B_A7TEHULP_C50       1  0.4    76    63   11997      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/rx_nco_u1/rx_nco_odd_u/mult_out_reg[23]/D                                   -         7 -      R     DFFRPQ_X1M_A7TEHULP_C50       1    -     -     0   11997      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/entry_axirespready4_reg/tmp_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/G2AXICLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    -327                  
       Uncertainty:-     220                  
     Required Time:=    2924                  
      Launch Clock:-       0                  
         Data Path:-    2924                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                         Timing Point                                                          Flags    ID Arc   Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                         (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/entry_axirespready4_reg/tmp_reg[0]/CK -         8 -     R     (arrival)                     115    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/entry_axirespready4_reg/tmp_reg[0]/Q  -         8 CK->Q F     DFFRPQ_X1M_A7TEHULP_C50         4  1.7    87   566     566      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20614/Y                              -         8 C->Y  F     OR3_X1M_A7TEHULP_C50            1  0.4    78   358     924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20516/Y                              -         8 A->Y  R     NOR3_X1M_A7TEHULP_C50           1  0.4   172   158    1082      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20448/Y                              -         8 A->Y  F     NAND4XXXB_X1M_A7TEHULP_C50      1  0.4   180   209    1291      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20406/Y                              -         8 A->Y  R     NOR3_X1M_A7TEHULP_C50           1  0.4   177   204    1495      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20383/Y                              -         8 A->Y  F     NAND4_X1M_A7TEHULP_C50          1  0.4   178   211    1706      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20362/Y                              -         8 A->Y  F     OR6_X1M_A7TEHULP_C50            1  0.4   109   364    2070      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/id_table/g20353/Y                              -         8 C->Y  R     NOR4BB_X1M_A7TEHULP_C50         1  0.4   182   191    2261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/g8950/Y                                        -         8 A->Y  F     NAND4_X1M_A7TEHULP_C50          1  0.4   178   213    2474      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/g8924/Y                                        -         8 A->Y  R     NOR3_X1M_A7TEHULP_C50           2  0.8   241   242    2716      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/g8898/Y                                        -         8 A->Y  F     NAND3XXB_X1M_A7TEHULP_C50       1  0.4   138   208    2924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/write_channel/G2AXICLK_gate/i0/i0/xtout_reg/D                -         8 -     F     LATNQ_X1M_A7TEHULP_C50          1    -     -     0    2924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk7/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     121                  
       Uncertainty:-     220                  
     Required Time:=    3372                  
      Launch Clock:-       0                  
         Data Path:-    3372                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID Arc   Edge          Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                           (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         9 -     R     (arrival)                    6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         9 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50     25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         9 BN->Y R     NOR2XB_X1M_A7TEHULP_C50      8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         9 A0->Y F     AOI22_X1M_A7TEHULP_C50       1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         9 B->Y  R     NAND2_X1M_A7TEHULP_C50       1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         9 A0->Y R     AO22_X1M_A7TEHULP_C50        4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         9 A->Y  F     NOR3_X1M_A7TEHULP_C50        1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         9 A0->Y R     AOI21_X1M_A7TEHULP_C50       4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         9 A->Y  F     NOR2_X1B_A7TEHULP_C50       10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         9 A->Y  R     INV_X1P7B_A7TEHULP_C50       9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         9 B0->Y R     AO22_X1M_A7TEHULP_C50        7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g264/Y                   -         9 A->Y  F     NAND2_X1M_A7TEHULP_C50       4  1.6   158   197    3226      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g256/Y                   -         9 A->Y  R     NOR2_X1B_A7TEHULP_C50        1  0.4   106   146    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk7/i0/i0/xtout_reg/D -         9 -     R     LATNQ_X1M_A7TEHULP_C50       1    -     -     0    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk6/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     121                  
       Uncertainty:-     220                  
     Required Time:=    3372                  
      Launch Clock:-       0                  
         Data Path:-    3372                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge          Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         10 -     R     (arrival)                    6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         10 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50     25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         10 BN->Y R     NOR2XB_X1M_A7TEHULP_C50      8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         10 A0->Y F     AOI22_X1M_A7TEHULP_C50       1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         10 B->Y  R     NAND2_X1M_A7TEHULP_C50       1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         10 A0->Y R     AO22_X1M_A7TEHULP_C50        4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         10 A->Y  F     NOR3_X1M_A7TEHULP_C50        1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         10 A0->Y R     AOI21_X1M_A7TEHULP_C50       4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         10 A->Y  F     NOR2_X1B_A7TEHULP_C50       10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         10 A->Y  R     INV_X1P7B_A7TEHULP_C50       9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         10 B0->Y R     AO22_X1M_A7TEHULP_C50        7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g264/Y                   -         10 A->Y  F     NAND2_X1M_A7TEHULP_C50       4  1.6   158   197    3226      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g255/Y                   -         10 A->Y  R     NOR2_X1B_A7TEHULP_C50        1  0.4   106   146    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk6/i0/i0/xtout_reg/D -         10 -     R     LATNQ_X1M_A7TEHULP_C50       1    -     -     0    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 11: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk5/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     121                  
       Uncertainty:-     220                  
     Required Time:=    3372                  
      Launch Clock:-       0                  
         Data Path:-    3372                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge          Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         11 -     R     (arrival)                    6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         11 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50     25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         11 BN->Y R     NOR2XB_X1M_A7TEHULP_C50      8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         11 A0->Y F     AOI22_X1M_A7TEHULP_C50       1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         11 B->Y  R     NAND2_X1M_A7TEHULP_C50       1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         11 A0->Y R     AO22_X1M_A7TEHULP_C50        4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         11 A->Y  F     NOR3_X1M_A7TEHULP_C50        1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         11 A0->Y R     AOI21_X1M_A7TEHULP_C50       4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         11 A->Y  F     NOR2_X1B_A7TEHULP_C50       10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         11 A->Y  R     INV_X1P7B_A7TEHULP_C50       9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         11 B0->Y R     AO22_X1M_A7TEHULP_C50        7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g264/Y                   -         11 A->Y  F     NAND2_X1M_A7TEHULP_C50       4  1.6   158   197    3226      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g254/Y                   -         11 A->Y  R     NOR2_X1B_A7TEHULP_C50        1  0.4   106   146    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk5/i0/i0/xtout_reg/D -         11 -     R     LATNQ_X1M_A7TEHULP_C50       1    -     -     0    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 12: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk4/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     121                  
       Uncertainty:-     220                  
     Required Time:=    3372                  
      Launch Clock:-       0                  
         Data Path:-    3372                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge          Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         12 -     R     (arrival)                    6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         12 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50     25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         12 BN->Y R     NOR2XB_X1M_A7TEHULP_C50      8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         12 A0->Y F     AOI22_X1M_A7TEHULP_C50       1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         12 B->Y  R     NAND2_X1M_A7TEHULP_C50       1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         12 A0->Y R     AO22_X1M_A7TEHULP_C50        4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         12 A->Y  F     NOR3_X1M_A7TEHULP_C50        1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         12 A0->Y R     AOI21_X1M_A7TEHULP_C50       4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         12 A->Y  F     NOR2_X1B_A7TEHULP_C50       10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         12 A->Y  R     INV_X1P7B_A7TEHULP_C50       9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         12 B0->Y R     AO22_X1M_A7TEHULP_C50        7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g264/Y                   -         12 A->Y  F     NAND2_X1M_A7TEHULP_C50       4  1.6   158   197    3226      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g257/Y                   -         12 A->Y  R     NOR2_X1B_A7TEHULP_C50        1  0.4   106   146    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk4/i0/i0/xtout_reg/D -         12 -     R     LATNQ_X1M_A7TEHULP_C50       1    -     -     0    3372      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 13: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk3/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     128                  
       Uncertainty:-     220                  
     Required Time:=    3379                  
      Launch Clock:-       0                  
         Data Path:-    3379                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         13 -     R     (arrival)                     6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         13 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50      25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         13 BN->Y R     NOR2XB_X1M_A7TEHULP_C50       8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         13 A0->Y F     AOI22_X1M_A7TEHULP_C50        1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         13 B->Y  R     NAND2_X1M_A7TEHULP_C50        1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         13 A0->Y R     AO22_X1M_A7TEHULP_C50         4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         13 A->Y  F     NOR3_X1M_A7TEHULP_C50         1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         13 A0->Y R     AOI21_X1M_A7TEHULP_C50        4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         13 A->Y  F     NOR2_X1B_A7TEHULP_C50        10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         13 A->Y  R     INV_X1P7B_A7TEHULP_C50        9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         13 B0->Y R     AO22_X1M_A7TEHULP_C50         7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g263/Y                   -         13 A->Y  F     NAND2XB_X1M_A7TEHULP_C50      4  1.6   164   202    3231      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g260/Y                   -         13 A->Y  R     NOR2_X1B_A7TEHULP_C50         1  0.4   107   149    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk3/i0/i0/xtout_reg/D -         13 -     R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk2/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     128                  
       Uncertainty:-     220                  
     Required Time:=    3379                  
      Launch Clock:-       0                  
         Data Path:-    3379                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         14 -     R     (arrival)                     6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         14 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50      25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         14 BN->Y R     NOR2XB_X1M_A7TEHULP_C50       8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         14 A0->Y F     AOI22_X1M_A7TEHULP_C50        1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         14 B->Y  R     NAND2_X1M_A7TEHULP_C50        1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         14 A0->Y R     AO22_X1M_A7TEHULP_C50         4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         14 A->Y  F     NOR3_X1M_A7TEHULP_C50         1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         14 A0->Y R     AOI21_X1M_A7TEHULP_C50        4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         14 A->Y  F     NOR2_X1B_A7TEHULP_C50        10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         14 A->Y  R     INV_X1P7B_A7TEHULP_C50        9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         14 B0->Y R     AO22_X1M_A7TEHULP_C50         7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g263/Y                   -         14 A->Y  F     NAND2XB_X1M_A7TEHULP_C50      4  1.6   164   202    3231      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g259/Y                   -         14 A->Y  R     NOR2_X1B_A7TEHULP_C50         1  0.4   107   149    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk2/i0/i0/xtout_reg/D -         14 -     R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 15: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk1/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     128                  
       Uncertainty:-     220                  
     Required Time:=    3379                  
      Launch Clock:-       0                  
         Data Path:-    3379                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         15 -     R     (arrival)                     6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         15 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50      25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         15 BN->Y R     NOR2XB_X1M_A7TEHULP_C50       8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         15 A0->Y F     AOI22_X1M_A7TEHULP_C50        1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         15 B->Y  R     NAND2_X1M_A7TEHULP_C50        1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         15 A0->Y R     AO22_X1M_A7TEHULP_C50         4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         15 A->Y  F     NOR3_X1M_A7TEHULP_C50         1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         15 A0->Y R     AOI21_X1M_A7TEHULP_C50        4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         15 A->Y  F     NOR2_X1B_A7TEHULP_C50        10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         15 A->Y  R     INV_X1P7B_A7TEHULP_C50        9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         15 B0->Y R     AO22_X1M_A7TEHULP_C50         7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g263/Y                   -         15 A->Y  F     NAND2XB_X1M_A7TEHULP_C50      4  1.6   164   202    3231      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g258/Y                   -         15 A->Y  R     NOR2_X1B_A7TEHULP_C50         1  0.4   107   149    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk1/i0/i0/xtout_reg/D -         15 -     R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 16: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk0/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     128                  
       Uncertainty:-     220                  
     Required Time:=    3379                  
      Launch Clock:-       0                  
         Data Path:-    3379                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                             Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                       -         16 -     R     (arrival)                     6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                        -         16 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50      25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y   -         16 BN->Y R     NOR2XB_X1M_A7TEHULP_C50       8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y   -         16 A0->Y F     AOI22_X1M_A7TEHULP_C50        1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y   -         16 B->Y  R     NAND2_X1M_A7TEHULP_C50        1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y   -         16 A0->Y R     AO22_X1M_A7TEHULP_C50         4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                              -         16 A->Y  F     NOR3_X1M_A7TEHULP_C50         1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                              -         16 A0->Y R     AOI21_X1M_A7TEHULP_C50        4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                              -         16 A->Y  F     NOR2_X1B_A7TEHULP_C50        10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                              -         16 A->Y  R     INV_X1P7B_A7TEHULP_C50        9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                              -         16 B0->Y R     AO22_X1M_A7TEHULP_C50         7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g263/Y                   -         16 A->Y  F     NAND2XB_X1M_A7TEHULP_C50      4  1.6   164   202    3231      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/g261/Y                   -         16 A->Y  R     NOR2_X1B_A7TEHULP_C50         1  0.4   107   149    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/fifo/icore0/xtclk0/i0/i0/xtout_reg/D -         16 -     R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    3379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 17: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/G2AXICLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+      97                  
       Uncertainty:-     220                  
     Required Time:=    3348                  
      Launch Clock:-       0                  
         Data Path:-    3348                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                          Timing Point                                                            Flags    ID  Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/CK                     -         17 -     R     (arrival)                      6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/inbound_req/porespid_reg/tmp_reg[1]/Q                      -         17 CK->Q R     DFFRPQ_X4M_A7TEHULP_C50       25 11.3   165   614     614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g782/Y -         17 BN->Y R     NOR2XB_X1M_A7TEHULP_C50        8  3.4   416   426    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g772/Y -         17 A0->Y F     AOI22_X1M_A7TEHULP_C50         1  0.4   168   324    1364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i0/g760/Y -         17 B->Y  R     NAND2_X1M_A7TEHULP_C50         1  0.4    85   138    1502      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_id_table/axirespaddrerrorlength_mux/i2/g292/Y -         17 A0->Y R     AO22_X1M_A7TEHULP_C50          4  1.7   130   294    1796      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6979/Y                                            -         17 A->Y  F     NOR3_X1M_A7TEHULP_C50          1  0.5    80   128    1924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g6978/Y                                            -         17 A0->Y R     AOI21_X1M_A7TEHULP_C50         4  1.6   238   201    2125      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7099/Y                                            -         17 A->Y  F     NOR2_X1B_A7TEHULP_C50         10  4.3   297   320    2445      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7098/Y                                            -         17 A->Y  R     INV_X1P7B_A7TEHULP_C50         9  4.4   166   236    2681      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7095/Y                                            -         17 B0->Y R     AO22_X1M_A7TEHULP_C50          7  2.8   179   348    3029      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/read_resp_stage/g21/Y                              -         17 A->Y  F     NOR2XB_X1M_A7TEHULP_C50        4  1.8   139   193    3222      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/g7086/Y                                            -         17 A->Y  R     NAND3XXB_X1M_A7TEHULP_C50      1  0.4    86   127    3348      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/PifAXISlave/read_channel/G2AXICLK_gate/i0/i0/xtout_reg/D                    -         17 -     R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    3348      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 18: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_reg_Interrupt1_tmp_C3_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/FaultReporter/G1FRCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    1470                  
       Uncertainty:-     220                  
     Required Time:=    4721                  
      Launch Clock:-       0                  
         Data Path:-    4721                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                            Timing Point                                             Flags    ID  Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                               (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_reg_Interrupt1_tmp_C3_reg[0]/CK -         18 -     R     (arrival)                      6    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_reg_Interrupt1_tmp_C3_reg[0]/Q  -         18 CK->Q F     DFFRPQ_X1M_A7TEHULP_C50        3  1.2    73   557     557      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129231/Y                           -         18 BN->Y F     NAND3BB_X1M_A7TEHULP_C50       1  0.4    90   256     813      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129227/Y                           -         18 B->Y  F     OR6_X1M_A7TEHULP_C50           3  1.2   162   376    1188      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129226/Y                           -         18 AN->Y F     NAND3BB_X1M_A7TEHULP_C50       2  0.8   117   314    1503      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129223/Y                           -         18 A->Y  F     OR2_X1M_A7TEHULP_C50           2  0.9    81   259    1761      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129222/Y                           -         18 A->Y  R     NOR3_X1M_A7TSULP_C50           3  1.1   182   152    1913      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129221/Y                           -         18 A->Y  F     NAND2XB_X1M_A7TEHULP_C50       3  1.2   138   186    2098      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g147249/Y                           -         18 A->Y  R     INV_X1B_A7TEHULP_C50           1  0.4    57    99    2198      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g147238/Y                           -         18 A->Y  R     AND2_X2B_A7TEHULP_C50         35 14.5   384   410    2608      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g147232/Y                           -         18 A->Y  F     INV_X1P7M_A7TEHULP_C50         7  4.6   154   281    2890      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g258365/Y                           -         18 A->Y  R     INV_X3P5B_A7TEHULP_C50        22  8.7   137   160    3049      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g255781/Y                           -         18 C0->Y F     AOI222_X1M_A7TEHULP_C50        1  0.4   273   200    3249      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g253525/Y                           -         18 A->Y  R     NAND4_X1M_A7TEHULP_C50         1  0.3   117   188    3437      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g253421/Y                           -         18 CN->Y R     NAND3XXB_X1M_A7TEHULP_C50      3  1.2   155   236    3673      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/g38/Y                                          -         18 B->Y  R     AND3_X1M_A7TEHULP_C50          3  1.2   108   342    4015      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/FaultReporter/g903/Y                           -         18 A->Y  F     NOR2_X1B_A7TEHULP_C50          3  1.2   109   134    4150      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/FaultReporter/g901/Y                           -         18 A->Y  R     NAND2_X1M_A7TEHULP_C50         6  4.1   341   249    4399      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/FaultReporter/g899/Y                           -         18 BN->Y R     NAND3BB_X1M_A7TEHULP_C50       1  0.4    99   322    4721      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/FaultReporter/G1FRCLK_gate/i0/i0/xtout_reg/D   -         18 -     R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    4721      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 19: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/TraceMemCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    1203                  
       Uncertainty:-     220                  
     Required Time:=    4454                  
      Launch Clock:-       0                  
         Data Path:-    4454                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                            Flags    ID  Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK -         19 -     R     (arrival)                   119    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/Q  -         19 CK->Q R     DFFRPQ_X1M_A7TEHULP_C50      11  4.1   224   611     611      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/hi_fo_buf258877/Y                                                 -         19 A->Y  F     INV_X1P2M_A7TEHULP_C50        2  1.8    90   167     779      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254630/Y                                                         -         19 A->Y  R     NOR2_X1B_A7TEHULP_C50         1  0.9   149   145     924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254434/Y                                                         -         19 B->Y  R     AND2_X6B_A7TEHULP_C50        41 13.0   146   315    1239      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254369/Y                                                         -         19 A->Y  F     INV_X1P7M_A7TEHULP_C50        6  3.4    91   139    1377      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254285/Y                                                         -         19 A->Y  R     NOR2_X2B_A7TEHULP_C50         6  2.3   160   143    1520      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g354717/Y                                                              -         19 BN->Y R     NAND2XB_X1M_A7TEHULP_C50      3  1.2   127   251    1772      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g354316/Y                                                              -         19 A->Y  F     NOR2_X1M_A7TEHULP_C50         2  0.8    82   127    1899      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g353062/Y                                                              -         19 A->Y  R     INV_X1B_A7TEHULP_C50          1  0.4    47    73    1971      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g352001/Y                                                              -         19 A->Y  F     NOR3_X1M_A7TEHULP_C50         3  1.2   139   102    2073      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g351749/Y                                                              -         19 A->Y  R     INV_X1B_A7TEHULP_C50          1  0.4    57   100    2173      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g350989/Y                                                              -         19 A2->Y F     OAI31_X1M_A7TEHULP_C50        3  1.2   151   147    2320      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g350673/Y                                                              -         19 A->Y  R     NOR2_X1B_A7TEHULP_C50         4  1.6   225   217    2537      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g350366/Y                                                              -         19 A->Y  F     NAND2_X1M_A7TEHULP_C50        3  1.2   140   204    2742      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g350020/Y                                                              -         19 A->Y  R     NOR3_X1M_A7TEHULP_C50         3  1.2   304   263    3005      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g349913/Y                                                              -         19 A->Y  F     INV_X1B_A7TEHULP_C50          1  0.4    92   200    3204      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g349686/Y                                                              -         19 A->Y  R     NOR2_X1B_A7TEHULP_C50         3  1.2   180   164    3369      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g349593/Y                                                              -         19 A->Y  F     INV_X1B_A7TEHULP_C50          1  0.4    72   140    3509      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g349491/Y                                                              -         19 A->Y  F     AND2_X2M_A7TEHULP_C50        33 13.6   251   310    3819      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g356227/Y                                                              -         19 A->Y  R     NAND2XB_X2M_A7TEHULP_C50      2  1.7   120   185    4004      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g348969/Y                                                              -         19 A->Y  R     OR3_X1M_A7TEHULP_C50          2  2.0   133   250    4253      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g348742/Y                                                              -         19 A->Y  R     OR2_X1M_A7TEHULP_C50          1  0.4    57   201    4454      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/TraceMemCLK_gate/i0/i0/xtout_reg/D                                     -         19 -     R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    4454      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 20: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/G1TCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     -68                  
       Uncertainty:-     220                  
     Required Time:=    3183                  
      Launch Clock:-       0                  
         Data Path:-    3183                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                            Flags    ID  Arc   Edge          Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                           (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK -         20 -     R     (arrival)                  119    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/Q  -         20 CK->Q R     DFFRPQ_X1M_A7TEHULP_C50     11  4.1   224   611     611      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/hi_fo_buf258877/Y                                                 -         20 A->Y  F     INV_X1P2M_A7TEHULP_C50       2  1.8    90   167     779      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254630/Y                                                         -         20 A->Y  R     NOR2_X1B_A7TEHULP_C50        1  0.9   149   145     924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254434/Y                                                         -         20 B->Y  R     AND2_X6B_A7TEHULP_C50       41 13.0   146   315    1239      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254369/Y                                                         -         20 A->Y  F     INV_X1P7M_A7TEHULP_C50       6  3.4    91   139    1377      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g258979/Y                                                         -         20 A->Y  R     NOR2XB_X1M_A7TEHULP_C50      5  2.0   268   214    1591      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g355352/Y                                                              -         20 A->Y  F     INV_X1B_A7TEHULP_C50         4  1.6   151   238    1829      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g354316/Y                                                              -         20 B->Y  R     NOR2_X1M_A7TEHULP_C50        2  0.8   143   176    2005      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g353062/Y                                                              -         20 A->Y  F     INV_X1B_A7TEHULP_C50         1  0.4    65   121    2126      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g352001/Y                                                              -         20 A->Y  R     NOR3_X1M_A7TEHULP_C50        3  1.2   303   230    2356      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g351749/Y                                                              -         20 A->Y  F     INV_X1B_A7TEHULP_C50         1  0.5    98   205    2561      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g350989/Y                                                              -         20 A2->Y R     OAI31_X1M_A7TEHULP_C50       3  1.2   336   307    2868      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/g348965/Y                                                              -         20 B->Y  F     NAND4_X1M_A7TEHULP_C50       1  0.4   189   315    3183      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Debug/G1TCLK_gate/i0/i0/xtout_reg/D                                          -         20 -     F     LATNQ_X1M_A7TEHULP_C50       1    -     -     0    3183      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 21: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/G1APCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    -432                  
       Uncertainty:-     220                  
     Required Time:=    2819                  
      Launch Clock:-       0                  
         Data Path:-    2819                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                           Timing Point                                                            Flags    ID  Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/CK -         21 -     R     (arrival)                    119    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_WER/iSEM_C2_C3_CLK/TIE_reg_i1_reg[0]/Q  -         21 CK->Q R     DFFRPQ_X1M_A7TEHULP_C50       11  4.1   224   611     611      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/hi_fo_buf258877/Y                                                 -         21 A->Y  F     INV_X1P2M_A7TEHULP_C50         2  1.8    90   167     779      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254630/Y                                                         -         21 A->Y  R     NOR2_X1B_A7TEHULP_C50          1  0.9   149   145     924      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254434/Y                                                         -         21 B->Y  R     AND2_X6B_A7TEHULP_C50         41 13.0   146   315    1239      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g254369/Y                                                         -         21 A->Y  F     INV_X1P7M_A7TEHULP_C50         6  3.4    91   139    1377      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g258980/Y                                                         -         21 A->Y  R     NOR2XB_X1P4M_A7TEHULP_C50      7  2.9   237   188    1565      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/g3504/Y                                                           -         21 BN->Y R     NOR4BB_X1M_A7TEHULP_C50        1  0.4   187   407    1972      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/g3500/Y                                                           -         21 C->Y  F     NAND4BB_X1M_A7TEHULP_C50       1  0.4   134   203    2174      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/g3499/Y                                                           -         21 C->Y  R     NOR4BB_X1M_A7TEHULP_C50        4  1.5   364   310    2484      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/g3492/Y                                                           -         21 BN->Y R     NAND3BB_X1M_A7TEHULP_C50       1  0.4    99   334    2819      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/AccessPort/G1APCLK_gate/i0/i0/xtout_reg/D                                    -         21 -     R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    2819      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 22: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/Instr_R_reg/tmp_reg[1]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/G2OPCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+     894                  
       Uncertainty:-     220                  
     Required Time:=    4144                  
      Launch Clock:-       0                  
         Data Path:-    4144                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                     Timing Point                                                      Flags    ID   Arc   Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                   (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/Instr_R_reg/tmp_reg[1]/CK           -         22 -      R     (arrival)                      64    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/Instr_R_reg/tmp_reg[1]/QN           -         22 CK->QN R     DFFRPQN_X1M_A7TSULP_C50         1  0.7    56   214     214      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/Instr_R_reg/g276/Y                  -         22 A->Y   F     INV_X1P7B_A7TEHULP_C50          2  1.7    92    98     312      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g126623/Y                                             -         22 A->Y   R     INV_X3M_A7TEHULP_C50            5  5.4   108   116     428      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g126613/Y                                             -         22 A->Y   F     INV_X7P5B_A7TSULP_C50          24 10.6    54    78     506      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/drc_buf_sp260948/Y                                    -         22 A->Y   F     BUF_X5B_A7TSULP_C50            46 18.9    98   149     655      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3692/Y -         22 A->Y   R     NOR2_X1P4B_A7TEHULP_C50         4  1.5   140   135     790      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3674/Y -         22 AN->Y  R     NOR4BB_X1M_A7TEHULP_C50         2  0.8   256   382    1173      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3668/Y -         22 AN->Y  R     NOR4BB_X1M_A7TEHULP_C50         3  1.1   297   475    1648      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3660/Y -         22 BN->Y  R     NOR2XB_X1M_A7TEHULP_C50         2  0.6   130   335    1983      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3648/Y -         22 DN->Y  R     NAND4XXXB_X1M_A7TEHULP_C50      1  0.4   116   221    2204      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3645/Y -         22 A->Y   F     NOR2_X1B_A7TEHULP_C50           2  0.8   120   126    2330      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3642/Y -         22 A->Y   R     NAND3_X1M_A7TEHULP_C50          1  0.3    85   112    2441      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_loads_stores/g3640/Y -         22 A->Y   R     AND2_X1B_A7TEHULP_C50          11  4.4   252   345    2786      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129276/Y                                             -         22 C0->Y  F     AOI222_X1M_A7TEHULP_C50         1  0.8   289   293    3079      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129255/Y                                             -         22 A0->Y  R     OAI2XB1_X2M_A7TEHULP_C50        7  2.7   232   292    3371      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g135987/Y                                            -         22 A->Y   F     INV_X1B_A7TEHULP_C50            1  0.8   102   186    3556      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g135983/S                                            -         22 A->S   F     ADDH_X1M_A7TEHULP_C50           2  0.9    77   281    3837      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g135980/Y                                            -         22 C->Y   R     NAND3BB_X1M_A7TEHULP_C50        2  0.7    95   103    3940      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g171165/Y                                            -         22 A->Y   R     OR6_X1M_A7TEHULP_C50            1  0.4    82   204    4144      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/G2OPCLK_gate/i0/i0/xtout_reg/D                       -         22 -      R     LATNQ_X1M_A7TEHULP_C50          1    -     -     0    4144      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 23: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_Regfile_AR/ins0/TIE_Regfile_AR_bank0/TIE_reg_rd0_flop_data_tmp_C1_reg[31]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ClkGate/G1SCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    -420                  
       Uncertainty:-     220                  
     Required Time:=    2831                  
      Launch Clock:-       0                  
         Data Path:-    2831                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                                        Timing Point                                                                         Flags    ID   Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                                                       (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_Regfile_AR/ins0/TIE_Regfile_AR_bank0/TIE_reg_rd0_flop_data_tmp_C1_reg[31]/CK            -         23 -      R     (arrival)                    37    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_Regfile_AR/ins0/TIE_Regfile_AR_bank0/TIE_reg_rd0_flop_data_tmp_C1_reg[31]/QN            -         23 CK->QN F     DFFRPQN_X1M_A7TSULP_C50       1  1.0    78   221     221      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_Regfile_AR/ins0/TIE_Regfile_AR_bank0/g224171/Y                                          -         23 A->Y   R     INV_X2P5B_A7TEHULP_C50       19  7.6   153   131     353      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/TIE_scalar_semantic_slot0_xt_sem_core_cti/xt_data_gate_ars_S_xt_sem_core_cti_tmp1_C1/g517/Y -         23 BN->Y  R     NOR2XB_X3M_A7TEHULP_C50       8  3.2   173   318     670      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129887/Y                                                                                   -         23 A->Y   F     INV_X1B_A7TEHULP_C50          1  0.4    70   137     807      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/TIE/g129668/Y                                                                                   -         23 B->Y   R     NOR2_X1M_A7TEHULP_C50         4  1.9   254   200    1007      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/lcountOneCmpE/g934/Y                                                         -         23 A->Y   F     NOR2_X1P4B_A7TEHULP_C50       1  0.8   108   197    1204      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/lcountOneCmpE/g932/Y                                                         -         23 B->Y   R     NAND2_X1P4B_A7TEHULP_C50      1  0.7    65   102    1306      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/lcountOneCmpE/g924/Y                                                         -         23 A->Y   F     NOR2_X2M_A7TEHULP_C50         1  0.8    55    73    1379      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/lcountOneCmpE/g920/Y                                                         -         23 A->Y   R     NAND2_X2B_A7TEHULP_C50        1  0.8    58    62    1440      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/lcountOneCmpE/g918/Y                                                         -         23 B->Y   F     NOR2_X2B_A7TEHULP_C50         1  0.8    66    88    1528      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33386/Y                                                                     -         23 A->Y   R     NAND2_X2M_A7TEHULP_C50        3  1.7   104    92    1620      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33345/Y                                                                     -         23 A->Y   F     NAND2_X2B_A7TEHULP_C50        2  1.5    90   116    1736      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33344/Y                                                                     -         23 A->Y   R     NAND2_X1P4M_A7TEHULP_C50      1  0.5    77    93    1829      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g30145/Y                                                                     -         23 A->Y   F     INV_X1M_A7TEHULP_C50          2  1.2    60    85    1914      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g30098/Y                                                                     -         23 B0->Y  R     AOI31_X2M_A7TSULP_C50         1  1.4   107   108    2021      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g30095/Y                                                                     -         23 A->Y   F     NOR2_X3M_A7TSULP_C50          3  1.8    42    67    2088      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/fopt56670/Y                                                               -         23 A->Y   R     INV_X2M_A7TEHULP_C50          2  0.9    40    51    2139      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43225/Y                                                                  -         23 A->Y   F     NAND3_X1A_A7TSULP_C50         1  1.0    74    66    2205      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43223/Y                                                                  -         23 B->Y   R     NAND2_X2B_A7TEHULP_C50        1  0.8    56    80    2286      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g28775/Y                                                                     -         23 A0->Y  F     AOI21_X2M_A7TSULP_C50         3  1.3    52    63    2348      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/Datapath/g17136/Y                                                                               -         23 A->Y   R     NAND2_X1A_A7TSULP_C50         1  0.5    51    52    2401      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/Datapath/g17131/Y                                                                               -         23 B->Y   F     NAND3_X1M_A7TSULP_C50         1  0.9    70    70    2470      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/Datapath/g24283/Y                                                                               -         23 A->Y   R     NAND2_X2B_A7TSULP_C50         1  2.0    63    69    2539      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/Datapath/g24282/Y                                                                               -         23 A->Y   F     INV_X5B_A7TSULP_C50           5  2.8    28    44    2583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/fopt6/Y                                                                                         -         23 A->Y   R     INV_X1P2B_A7TEHULP_C50        2  1.3    59    53    2637      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/fopt5/Y                                                                                         -         23 A->Y   F     INV_X1P7M_A7TEHULP_C50        7  3.4    78    86    2722      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ClkGate/g17/Y                                                                                   -         23 A->Y   R     NOR2_X1B_A7TEHULP_C50         1  0.4    98   108    2831      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ClkGate/G1SCLK_gate/i0/i0/xtout_reg/D                                                           -         23 -      R     LATNQ_X1M_A7TEHULP_C50        1    -     -     0    2831      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 24: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBSCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    1271                  
       Uncertainty:-     220                  
     Required Time:=    4522                  
      Launch Clock:-       0                  
         Data Path:-    4522                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                      Timing Point                                                        Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                     (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK                              -         24 -      R     (arrival)                     20    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/QN                              -         24 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   136   418     418      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/g24/Y                                       -         24 A->Y   R     INV_X1P7B_A7TSULP_C50          3  1.9    64    92     510      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170725/Y                                               -         24 A->Y   F     INV_X1P2B_A7TSULP_C50          2  1.6    50    62     572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170724/Y                                               -         24 A->Y   R     INV_X3B_A7TSULP_C50           13  7.1    88    77     649      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170712/Y                                               -         24 A->Y   F     INV_X3P5M_A7TSULP_C50         29 12.1    62    77     725      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g175423/Y                                               -         24 A1->Y  F     AO22_X1M_A7TEHULP_C50          1  0.4    60   258     984      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169603/Y                                               -         24 B->Y   R     NOR2_X1B_A7TEHULP_C50          3  1.2   181   150    1134      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169161/Y                                               -         24 A->Y   F     NAND2_X1M_A7TEHULP_C50         2  0.9   114   168    1302      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168969/Y                                               -         24 A->Y   R     NOR2_X1B_A7TEHULP_C50          2  0.9   150   157    1459      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168663/Y                                               -         24 A0->Y  F     AOI21_X1M_A7TEHULP_C50         1  0.5   119   170    1629      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168601/Y                                               -         24 B->Y   R     NAND2_X1A_A7TEHULP_C50         3  1.7   124   138    1767      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168588/Y                                               -         24 A->Y   F     INV_X1B_A7TEHULP_C50           2  0.9    89   129    1896      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168558/Y                                               -         24 B0N->Y F     AOI22BB_X1M_A7TEHULP_C50       1  0.5   116   270    2166      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168551/Y                                               -         24 A->Y   R     NAND2XB_X1M_A7TEHULP_C50       1  0.7    93   121    2288      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168543/Y                                               -         24 C->Y   F     NOR3_X1P4A_A7TSULP_C50         1  0.8    40    62    2350      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168541/Y                                               -         24 A0->Y  R     AOI21_X2M_A7TEHULP_C50         1  0.6    87    99    2448      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/fopt56628/Y                            -         24 A->Y   F     INV_X1P2M_A7TEHULP_C50         2  1.1    50    82    2531      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42039/Y                               -         24 A->Y   R     NOR2_X1P4A_A7TEHULP_C50        2  0.8   114    99    2630      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43152/Y                               -         24 A->Y   F     NAND3XXB_X1M_A7TEHULP_C50      1  0.5   133   152    2782      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43149/Y                               -         24 B0->Y  F     OA21_X1M_A7TEHULP_C50          1  1.1    79   221    3003      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56442/Y                               -         24 B0->Y  R     OAI2XB1_X3M_A7TSULP_C50        4  2.9   124    89    3092      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39318/Y                                  -         24 A->Y   F     NAND2XB_X1P4M_A7TSULP_C50      1  1.1    52    72    3163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39195/Y                                  -         24 C0->Y  R     OAI211_X3M_A7TSULP_C50         5  3.4   152    87    3251      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42046/Y                               -         24 A0->Y  F     OAI21B_X4M_A7TSULP_C50         1  1.2    44    92    3342      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42045/Y                               -         24 A->Y   R     INV_X2P5M_A7TSULP_C50         12  7.1    98    80    3423      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33517/Y                                  -         24 A->Y   F     NAND2_X4B_A7TEHULP_C50         1  1.3    66    98    3521      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33512/Y                                  -         24 A->Y   R     NAND2_X3B_A7TEHULP_C50         2  1.5    67    74    3595      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/missaddrexact/g64/Y                       -         24 S0->Y  F     MX2_X1B_A7TSULP_C50            2  1.1    57   155    3750      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g28778/Y                                  -         24 A->Y   F     AND2_X3M_A7TEHULP_C50          6  2.8    71   165    3915      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56325/Y                               -         24 AN->Y  F     NAND2B_X3M_A7TEHULP_C50        4  2.9   137   246    4161      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43450/Y                               -         24 B0N->Y R     AO21B_X4M_A7TEHULP_C50         8  3.5    93   119    4280      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g8196/Y                         -         24 A->Y   F     NAND2_X2M_A7TEHULP_C50         5  2.4   131   126    4406      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g8048/Y                         -         24 A->Y   R     NAND2XB_X1M_A7TEHULP_C50       1  0.4    76   116    4522      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBSCLK_gate/i0/i0/xtout_reg/D -         24 -      R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    4522      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 25: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBACLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    1224                  
       Uncertainty:-     220                  
     Required Time:=    4475                  
      Launch Clock:-       0                  
         Data Path:-    4475                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                      Timing Point                                                        Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                     (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK                              -         25 -      R     (arrival)                     20    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/QN                              -         25 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   136   418     418      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/g24/Y                                       -         25 A->Y   R     INV_X1P7B_A7TSULP_C50          3  1.9    64    92     510      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170725/Y                                               -         25 A->Y   F     INV_X1P2B_A7TSULP_C50          2  1.6    50    62     572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170724/Y                                               -         25 A->Y   R     INV_X3B_A7TSULP_C50           13  7.1    88    77     649      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170712/Y                                               -         25 A->Y   F     INV_X3P5M_A7TSULP_C50         29 12.1    62    77     725      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g175423/Y                                               -         25 A1->Y  F     AO22_X1M_A7TEHULP_C50          1  0.4    60   258     984      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169603/Y                                               -         25 B->Y   R     NOR2_X1B_A7TEHULP_C50          3  1.2   181   150    1134      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169161/Y                                               -         25 A->Y   F     NAND2_X1M_A7TEHULP_C50         2  0.9   114   168    1302      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168969/Y                                               -         25 A->Y   R     NOR2_X1B_A7TEHULP_C50          2  0.9   150   157    1459      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168663/Y                                               -         25 A0->Y  F     AOI21_X1M_A7TEHULP_C50         1  0.5   119   170    1629      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168601/Y                                               -         25 B->Y   R     NAND2_X1A_A7TEHULP_C50         3  1.7   124   138    1767      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168588/Y                                               -         25 A->Y   F     INV_X1B_A7TEHULP_C50           2  0.9    89   129    1896      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168558/Y                                               -         25 B0N->Y F     AOI22BB_X1M_A7TEHULP_C50       1  0.5   116   270    2166      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168551/Y                                               -         25 A->Y   R     NAND2XB_X1M_A7TEHULP_C50       1  0.7    93   121    2288      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168543/Y                                               -         25 C->Y   F     NOR3_X1P4A_A7TSULP_C50         1  0.8    40    62    2350      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168541/Y                                               -         25 A0->Y  R     AOI21_X2M_A7TEHULP_C50         1  0.6    87    99    2448      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/fopt56628/Y                            -         25 A->Y   F     INV_X1P2M_A7TEHULP_C50         2  1.1    50    82    2531      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42039/Y                               -         25 A->Y   R     NOR2_X1P4A_A7TEHULP_C50        2  0.8   114    99    2630      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43152/Y                               -         25 A->Y   F     NAND3XXB_X1M_A7TEHULP_C50      1  0.5   133   152    2782      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43149/Y                               -         25 B0->Y  F     OA21_X1M_A7TEHULP_C50          1  1.1    79   221    3003      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56442/Y                               -         25 B0->Y  R     OAI2XB1_X3M_A7TSULP_C50        4  2.9   124    89    3092      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39318/Y                                  -         25 A->Y   F     NAND2XB_X1P4M_A7TSULP_C50      1  1.1    52    72    3163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39195/Y                                  -         25 C0->Y  R     OAI211_X3M_A7TSULP_C50         5  3.4   152    87    3251      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42046/Y                               -         25 A0->Y  F     OAI21B_X4M_A7TSULP_C50         1  1.2    44    92    3342      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42045/Y                               -         25 A->Y   R     INV_X2P5M_A7TSULP_C50         12  7.1    98    80    3423      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33517/Y                                  -         25 A->Y   F     NAND2_X4B_A7TEHULP_C50         1  1.3    66    98    3521      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33512/Y                                  -         25 A->Y   R     NAND2_X3B_A7TEHULP_C50         2  1.5    67    74    3595      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/missaddrexact/g64/Y                       -         25 S0->Y  F     MX2_X1B_A7TSULP_C50            2  1.1    57   155    3750      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g28778/Y                                  -         25 A->Y   F     AND2_X3M_A7TEHULP_C50          6  2.8    71   165    3915      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56325/Y                               -         25 AN->Y  F     NAND2B_X3M_A7TEHULP_C50        4  2.9   137   246    4161      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43450/Y                               -         25 B0N->Y R     AO21B_X4M_A7TEHULP_C50         8  3.5    93   119    4280      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g7994/Y                         -         25 A->Y   F     NOR2_X1B_A7TEHULP_C50          2  0.9    93   116    4396      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g7988/Y                         -         25 A->Y   R     INV_X1B_A7TEHULP_C50           1  0.4    49    79    4475      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBACLK_gate/i0/i0/xtout_reg/D -         25 -      R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    4475      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 26: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBA2CLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    1242                  
       Uncertainty:-     220                  
     Required Time:=    4494                  
      Launch Clock:-       0                  
         Data Path:-    4494                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                       Timing Point                                                        Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                      (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/CK                               -         26 -      R     (arrival)                     20    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/tmp_reg[17]/QN                               -         26 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   136   418     418      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/ipVA_P1_reg/g24/Y                                        -         26 A->Y   R     INV_X1P7B_A7TSULP_C50          3  1.9    64    92     510      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170725/Y                                                -         26 A->Y   F     INV_X1P2B_A7TSULP_C50          2  1.6    50    62     572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170724/Y                                                -         26 A->Y   R     INV_X3B_A7TSULP_C50           13  7.1    88    77     649      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g170712/Y                                                -         26 A->Y   F     INV_X3P5M_A7TSULP_C50         29 12.1    62    77     725      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g175423/Y                                                -         26 A1->Y  F     AO22_X1M_A7TEHULP_C50          1  0.4    60   258     984      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169603/Y                                                -         26 B->Y   R     NOR2_X1B_A7TEHULP_C50          3  1.2   181   150    1134      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g169161/Y                                                -         26 A->Y   F     NAND2_X1M_A7TEHULP_C50         2  0.9   114   168    1302      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168969/Y                                                -         26 A->Y   R     NOR2_X1B_A7TEHULP_C50          2  0.9   150   157    1459      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168663/Y                                                -         26 A0->Y  F     AOI21_X1M_A7TEHULP_C50         1  0.5   119   170    1629      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168601/Y                                                -         26 B->Y   R     NAND2_X1A_A7TEHULP_C50         3  1.7   124   138    1767      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168588/Y                                                -         26 A->Y   F     INV_X1B_A7TEHULP_C50           2  0.9    89   129    1896      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168558/Y                                                -         26 B0N->Y F     AOI22BB_X1M_A7TEHULP_C50       1  0.5   116   270    2166      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168551/Y                                                -         26 A->Y   R     NAND2XB_X1M_A7TEHULP_C50       1  0.7    93   121    2288      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168543/Y                                                -         26 C->Y   F     NOR3_X1P4A_A7TSULP_C50         1  0.8    40    62    2350      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/IMMU/g168541/Y                                                -         26 A0->Y  R     AOI21_X2M_A7TEHULP_C50         1  0.6    87    99    2448      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/fopt56628/Y                             -         26 A->Y   F     INV_X1P2M_A7TEHULP_C50         2  1.1    50    82    2531      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42039/Y                                -         26 A->Y   R     NOR2_X1P4A_A7TEHULP_C50        2  0.8   114    99    2630      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43152/Y                                -         26 A->Y   F     NAND3XXB_X1M_A7TEHULP_C50      1  0.5   133   152    2782      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43149/Y                                -         26 B0->Y  F     OA21_X1M_A7TEHULP_C50          1  1.1    79   221    3003      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56442/Y                                -         26 B0->Y  R     OAI2XB1_X3M_A7TSULP_C50        4  2.9   124    89    3092      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39318/Y                                   -         26 A->Y   F     NAND2XB_X1P4M_A7TSULP_C50      1  1.1    52    72    3163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g39195/Y                                   -         26 C0->Y  R     OAI211_X3M_A7TSULP_C50         5  3.4   152    87    3251      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42046/Y                                -         26 A0->Y  F     OAI21B_X4M_A7TSULP_C50         1  1.2    44    92    3342      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g42045/Y                                -         26 A->Y   R     INV_X2P5M_A7TSULP_C50         12  7.1    98    80    3423      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33517/Y                                   -         26 A->Y   F     NAND2_X4B_A7TEHULP_C50         1  1.3    66    98    3521      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g33512/Y                                   -         26 A->Y   R     NAND2_X3B_A7TEHULP_C50         2  1.5    67    74    3595      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/missaddrexact/g64/Y                        -         26 S0->Y  F     MX2_X1B_A7TSULP_C50            2  1.1    57   155    3750      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/PCUnit/g28778/Y                                   -         26 A->Y   F     AND2_X3M_A7TEHULP_C50          6  2.8    71   165    3915      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g56325/Y                                -         26 AN->Y  F     NAND2B_X3M_A7TEHULP_C50        4  2.9   137   246    4161      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/PCandIFetch/InstFetch/g43450/Y                                -         26 B0N->Y R     AO21B_X4M_A7TEHULP_C50         8  3.5    93   119    4280      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g7994/Y                          -         26 A->Y   F     NOR2_X1B_A7TEHULP_C50          2  0.9    93   116    4396      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/g7978/Y                          -         26 A->Y   R     NAND2XB_X1M_A7TEHULP_C50       1  0.4    71    97    4494      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/instresponsebuffer/G2RBA2CLK_gate/i0/i0/xtout_reg/D -         26 -      R     LATNQ_X1M_A7TEHULP_C50         1    -     -     0    4494      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 27: MET (0 ps)
           View: av_ss_0p99_m40_cworst_func
          Group: C2C
     Startpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/xtpop0_delay1_reg/tmp_reg[0]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/G2WrBufferCLK_gate/i0/i0/xtout_reg/D
          Clock: (F) cpu_clk

                     Capture       Launch     
        Clock Edge:+    3471            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    3471            0     
                                              
     Time Borrowed:+    -343                  
       Uncertainty:-     220                  
     Required Time:=    2908                  
      Launch Clock:-       0                  
         Data Path:-    2908                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                     Timing Point                                                       Flags    ID   Arc   Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                  (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/xtpop0_delay1_reg/tmp_reg[0]/CK -         27 -      R     (arrival)                     7    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/xtpop0_delay1_reg/tmp_reg[0]/Q  -         27 CK->Q  F     DFFRPQ_X3M_A7TEHULP_C50       6  3.4    88   583     583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entriesinc_mux/i0/g76/Y         -         27 A->Y   R     INV_X1P2B_A7TEHULP_C50        2  1.1    59    82     664      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entriesinc_mux/i0/g75/Y         -         27 A->Y   F     NOR2_X2B_A7TEHULP_C50         5  2.0   106   104     768      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entriesinc_mux/i0/g2/Y          -         27 B0->Y  F     AO21_X1M_A7TEHULP_C50         1  0.4    55   228     996      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entriesinc_mux/i2/g179/Y        -         27 A0->Y  F     AO22_X1M_A7TEHULP_C50         2  1.0    78   256    1252      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entries_add/g1400/Y             -         27 A->Y   R     NAND2_X1A_A7TSULP_C50         4  2.1    97    95    1347      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entries_add/g1389/Y             -         27 A0->Y  F     OAI21B_X1P4M_A7TSULP_C50      4  2.1    75    95    1443      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entries_add/g1385/Y             -         27 A0->Y  R     AOI21_X1M_A7TEHULP_C50        2  0.8   150   151    1594      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/entries_add/g1384/Y             -         27 B1N->Y R     OAI22BB_X1M_A7TEHULP_C50      4  1.6   259   345    1938      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/g758/Y                          -         27 A->Y   F     NOR3_X1M_A7TEHULP_C50         2  0.9   131   215    2154      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/g757/Y                          -         27 BN->Y  F     NOR2XB_X1M_A7TEHULP_C50       2  0.8    82   206    2360      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/writebuffer/FIFO/g749/Y                          -         27 A->Y   F     AND2_X1B_A7TEHULP_C50         5  2.1   162   230    2590      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/g6897/Y                                          -         27 A->Y   R     INV_X1M_A7TEHULP_C50          2  0.8    81   129    2719      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/g6848/Y                                          -         27 A->Y   R     OR3_X1M_A7TEHULP_C50          2  0.7    71   189    2908      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_cpu_ss_top/u_sdc300_lx7_top/u_Xtmem/Xttop/Xtensa/ExternInt/G2WrBufferCLK_gate/i0/i0/xtout_reg/D             -         27 -      R     LATNQ_X1M_A7TEHULP_C50        2    -     -     0    2908      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



Path 28: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[12]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[12]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     876                  
       Uncertainty:-     833                  
     Required Time:=    5233                  
      Launch Clock:-       0                  
         Data Path:-    5233                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID    Arc     Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                               (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         28 -         R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[2]   (P)       28 CLK->Q[2] R     rf_arm_40ulp_128x48             2  1.1    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/mux_190_27/g835/Y                               -         28 A->Y      F     NAND2_X2M_A7TEHULP_C50          1  0.8    63    76    3387      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/mux_190_27/g805/Y                               -         28 B0N->Y    R     AO21B_X2M_A7TEHULP_C50          2  2.7   118    92    3478      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3441/Y                              -         28 A->Y      F     INV_X1P7M_A7TEHULP_C50          2  1.0    46    92    3570      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3393/Y                              -         28 A->Y      R     NAND2_X1A_A7TEHULP_C50          2  0.8    81    71    3641      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3374/Y                              -         28 A->Y      F     NAND2_X1M_A7TEHULP_C50          2  0.9   101   114    3755      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3315/Y                              -         28 A->Y      R     NAND2_X1B_A7TEHULP_C50          1  0.8    81   103    3858      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3285/Y                              -         28 C->Y      F     NAND3_X2A_A7TEHULP_C50          1  1.3   137   174    4032      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3284/Y                              -         28 A->Y      R     NAND2_X3B_A7TEHULP_C50          8  4.4   117   141    4173      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3278/Y                              -         28 A->Y      F     INV_X1B_A7TEHULP_C50            2  1.0    93   129    4302      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3270/Y                              -         28 A->Y      R     NOR2_X1B_A7TEHULP_C50           1  0.5   108   122    4425      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3260/Y                              -         28 A->Y      F     NOR2_X1P4B_A7TEHULP_C50         2  1.1   104   126    4551      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/add_181_66/g3250/Y                              -         28 B0N->Y    F     OAI22BB_X1P4M_A7TEHULP_C50      1  0.8   100   214    4765      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/mux_181_27/g825/Y                               -         28 A->Y      R     NAND2_X2B_A7TEHULP_C50          1  3.2   137   122    4887      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/mux_181_27/g802/Y                               -         28 A->Y      F     NAND2_X8A_A7TEHULP_C50          2 44.2   447   346    5233      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[9].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[12] (P)       28 -         F     rf_arm_40ulp_32x48              2    -     -     0    5233      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[6]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[6]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     938                  
       Uncertainty:-     833                  
     Required Time:=    5171                  
      Launch Clock:-       0                  
         Data Path:-    5171                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                  Flags    ID    Arc     Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK   -         29 -         R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[0]  (P)       29 CLK->Q[0] R     rf_arm_40ulp_128x48             2  1.0    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_190_27/g838/Y                              -         29 A->Y      F     NAND2_X1P4B_A7TEHULP_C50        1  0.8    90    92    3402      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_190_27/g814/Y                              -         29 B0N->Y    R     AO21B_X2M_A7TEHULP_C50          4  1.7    95    93    3495      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3445/Y                             -         29 A->Y      F     INV_X1P2M_A7TEHULP_C50          2  1.8    67    98    3592      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3433/Y                             -         29 A->Y      R     NOR2_X4B_A7TEHULP_C50           3  1.5    88    92    3684      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3308/Y                             -         29 A->Y      F     NAND2_X2M_A7TEHULP_C50          2  1.5    87   106    3790      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3300/Y                             -         29 A->Y      R     NAND2_X1A_A7TEHULP_C50          4  1.6   115   116    3905      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3283/Y                             -         29 B0->Y     R     AO1B2_X1P4M_A7TEHULP_C50        3  2.0   109   285    4190      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3457/Y                             -         29 A0->Y     F     AOI21B_X1P4M_A7TEHULP_C50       2  1.1   146   169    4359      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3249/Y                             -         29 B0N->Y    F     OAI22BB_X1P4M_A7TEHULP_C50      1  0.8   100   236    4595      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_181_27/g833/Y                              -         29 A->Y      R     NAND2_X2M_A7TEHULP_C50          1  2.7   142   129    4725      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_181_27/g876/Y                              -         29 A0N->Y    F     AO1B2_X6M_A7TEHULP_C50          2 44.2   592   447    5171      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[6] (P)       29 -         F     rf_arm_40ulp_32x48              2    -     -     0    5171      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[23]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[23]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     918                  
       Uncertainty:-     833                  
     Required Time:=    5190                  
      Launch Clock:-       0                  
         Data Path:-    5190                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         30 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[0]   (P)       30 CLK->Q[0] R     rf_arm_40ulp_128x48           2  1.0    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_190_27/g838/Y                               -         30 A->Y      F     NAND2_X1P4B_A7TEHULP_C50      1  0.8    90    92    3402      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_190_27/g814/Y                               -         30 B0N->Y    R     AO21B_X2M_A7TEHULP_C50        4  1.7    95    93    3495      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3445/Y                              -         30 A->Y      F     INV_X1P2M_A7TEHULP_C50        2  1.8    67    98    3592      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3433/Y                              -         30 A->Y      R     NOR2_X4B_A7TEHULP_C50         3  1.5    88    92    3684      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3308/Y                              -         30 A->Y      F     NAND2_X2M_A7TEHULP_C50        2  1.5    87   106    3790      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3298/Y                              -         30 B->Y      R     NAND2_X2B_A7TEHULP_C50        1  0.9    59    89    3878      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3285/Y                              -         30 B->Y      F     NAND3_X2A_A7TEHULP_C50        1  1.3   137   160    4039      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3284/Y                              -         30 A->Y      R     NAND2_X3B_A7TEHULP_C50        9  4.6   121   143    4182      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3269/Y                              -         30 A->Y      F     NAND2_X2B_A7TEHULP_C50        1  1.5    92   124    4306      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3261/Y                              -         30 A->Y      R     NAND2_X4M_A7TEHULP_C50        8  4.4   124   120    4426      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3252/Y                              -         30 A->Y      F     NAND2_X1M_A7TEHULP_C50        1  0.8    99   133    4559      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3238/Y                              -         30 A->Y      R     NAND2_X2M_A7TEHULP_C50        1  1.4    93   104    4663      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_181_66/g3473/Y                              -         30 A->Y      R     XNOR2_X1P4M_A7TSULP_C50       1  1.6   182   120    4783      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_181_27/g821/Y                               -         30 A->Y      F     NAND2_X4B_A7TEHULP_C50        1  3.5   115   167    4950      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_181_27/g794/Y                               -         30 A->Y      R     NAND2_X8A_A7TEHULP_C50        2 44.2   339   241    5190      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[23] (P)       30 -         R     rf_arm_40ulp_32x48            2    -     -     0    5190      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[47]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/chnl_data_reg[13]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[47]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     801                  
       Uncertainty:-     833                  
     Required Time:=    5308                  
      Launch Clock:-       0                  
         Data Path:-    5308                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                           (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/chnl_data_reg[13]/CK                            -         31 -      R     (arrival)                   2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/chnl_data_reg[13]/QN                            -         31 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50       1  0.7   130   413     413      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/g606/Y                                          -         31 A->Y   R     INV_X1P7B_A7TEHULP_C50        10  4.5   141   152     564      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g16246/Y                             -         31 A->Y   F     INV_X1P2B_A7TEHULP_C50         7  3.7   208   214     778      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g16243/Y                             -         31 A->Y   R     INV_X1P2M_A7TEHULP_C50         4  1.7    97   152     930      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15989/Y                             -         31 B0N->Y R     AOI22BB_X1M_A7TEHULP_C50       2  0.8   156   247    1177      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g16636/Y                             -         31 A0->Y  R     OA22_X1M_A7TEHULP_C50          2  1.4   109   326    1503      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15471/Y                             -         31 C->Y   R     XOR3_X1M_A7TEHULP_C50          2  1.3   261   580    2083      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g16575/Y                             -         31 A->Y   R     XNOR3_X1M_A7TEHULP_C50         2  0.8   220   294    2377      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15262/Y                             -         31 A->Y   F     NAND2XB_X1M_A7TEHULP_C50       3  1.2   143   206    2583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15252/Y                             -         31 A->Y   R     INV_X1B_A7TEHULP_C50           1  0.5    62   105    2688      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15202/Y                             -         31 A0->Y  R     OA21_X1M_A7TEHULP_C50          2  0.9    78   192    2880      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15156/Y                             -         31 A0->Y  F     OAI21_X1M_A7TSULP_C50          2  0.9    71    82    2962      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15131/Y                             -         31 A0->Y  F     AO21B_X1M_A7TEHULP_C50         1  0.5    87   192    3154      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g17038/Y                             -         31 B0->Y  R     AOI31_X1M_A7TSULP_C50          3  1.5   169   157    3311      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mul_154_37/g15076/Y                             -         31 B0N->Y R     OAI22BB_X1M_A7TSULP_C50        2  1.3   152   197    3508      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_155_40/g2103/Y                              -         31 A->Y   F     INV_X1P2M_A7TEHULP_C50         2  1.1    61   117    3625      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_155_40/g2044/Y                              -         31 B->Y   R     NOR2_X1P4M_A7TEHULP_C50        1  0.5    78    97    3722      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_155_40/g2160/Y                              -         31 B1->Y  R     AO1B2_X2M_A7TSULP_C50         11  4.8   107   154    3876      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_178_37/g799/Y                               -         31 B0->Y  R     AO1B2_X1P4M_A7TEHULP_C50       3  1.2    88   265    4141      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_180_66/g2706/Y                              -         31 A->Y   R     OR2_X1M_A7TEHULP_C50           3  1.0    85   190    4331      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_180_66/g2700/Y                              -         31 BN->Y  R     NOR2XB_X1M_A7TEHULP_C50        2  0.8   141   224    4555      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_180_66/g2494/Y                              -         31 A1->Y  F     AOI21_X1M_A7TEHULP_C50         1  0.4   105   171    4726      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_180_66/g2450/Y                              -         31 B0->Y  R     OAI21_X1P4M_A7TSULP_C50        2  1.2   128   120    4846      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/add_180_66/g2439/Y                              -         31 B1N->Y R     OAI22BB_X1P4M_A7TSULP_C50      1  0.7    95   146    4992      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_180_27/g824/Y                               -         31 A->Y   F     NAND2_X1P4B_A7TSULP_C50        1  1.0    47    65    5057      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/mux_180_27/g881/Y                               -         31 A0N->Y R     AO1B2_X2M_A7TSULP_C50          1  2.5    68    67    5124      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/fopt644/Y                                       -         31 A->Y   F     INV_X6M_A7TEHULP_C50           2 10.4    68    85    5209      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/fopt643/Y                                       -         31 A->Y   R     INV_X13B_A7TEHULP_C50          1 22.1   101    99    5308      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[8].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[47] (P)       31 -      R     rf_arm_40ulp_32x48             1    -     -     0    5308      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[33]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[3]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[33]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     888                  
       Uncertainty:-     833                  
     Required Time:=    5221                  
      Launch Clock:-       0                  
         Data Path:-    5221                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[3]/CK                             -         32 -      R     (arrival)                   2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[3]/QN                             -         32 CK->QN R     DFFRPQN_X2M_A7TEHULP_C50       1  0.9    87   434     434      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/fopt650/Y                                       -         32 A->Y   F     INV_X2B_A7TSULP_C50            8  5.0    70    82     516      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt17252/Y                          -         32 A->Y   R     INV_X1P7M_A7TEHULP_C50        11  5.9   174   140     656      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt17251/Y                          -         32 A->Y   F     INV_X1P7M_A7TEHULP_C50         3  1.4    62   126     782      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16432/Y                             -         32 B0->Y  R     AOI22_X1M_A7TEHULP_C50         2  0.7   162   135     918      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g17030/Y                             -         32 A1N->Y R     AOI2XB1_X2M_A7TEHULP_C50       3  1.5   138   324    1241      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15991/Y                             -         32 A->Y   F     INV_X1P2M_A7TEHULP_C50         1  1.0    56   107    1348      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g2/CO                                -         32 A->CO  F     CGEN_X1M_A7TSULP_C50           3  1.8    59   180    1528      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15735/Y                             -         32 B1N->Y F     OAI22BB_X1P4M_A7TSULP_C50      1  1.1    52   127    1655      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15700/Y                             -         32 A->Y   R     INV_X2P5M_A7TEHULP_C50         2  2.3    60    68    1723      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15668/Y                             -         32 B0N->Y R     OAI22BB_X4M_A7TEHULP_C50       3  1.7   118   187    1910      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15631/Y                             -         32 A->Y   F     NAND2_X1M_A7TEHULP_C50         2  1.1   118   142    2053      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15599/Y                             -         32 B0->Y  R     OAI2XB1_X1P4M_A7TSULP_C50      2  0.8    92   105    2157      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15586/Y                             -         32 A->Y   F     NAND2_X1M_A7TEHULP_C50         1  0.8    95   116    2273      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15510/Y                             -         32 A0->Y  R     AOI21_X2M_A7TEHULP_C50         1  0.8    98   135    2408      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15480/Y                             -         32 B->Y   F     NOR2_X2B_A7TEHULP_C50          2  1.1    81   119    2528      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15475/Y                             -         32 A->Y   R     NOR2_X2B_A7TEHULP_C50          2  1.2   103   105    2633      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt17479/Y                          -         32 A->Y   F     INV_X1P2B_A7TEHULP_C50         1  0.9    76   113    2746      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15469/Y                             -         32 A->Y   R     NAND2_X2A_A7TSULP_C50          3  1.7    54    67    2813      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15465/Y                             -         32 A->Y   F     NAND2_X2M_A7TEHULP_C50         1  0.8    62    72    2885      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15462/Y                             -         32 A->Y   R     NAND2_X2B_A7TEHULP_C50         2  2.3    95    88    2972      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15451/Y                             -         32 B0N->Y R     OAI22BB_X4M_A7TEHULP_C50       2  1.3   108   202    3175      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1922/Y                              -         32 A->Y   F     NAND2_X2B_A7TEHULP_C50         2  1.5    96   118    3293      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1894/Y                              -         32 A->Y   R     NOR2_X1P4B_A7TSULP_C50         2  1.4    93    98    3391      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1891/Y                              -         32 A->Y   F     NAND2_X1A_A7TSULP_C50          3  1.3    67    78    3468      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1873/Y                              -         32 A0->Y  R     OAI22BB_X1M_A7TSULP_C50        2  1.1   138   127    3595      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mux_178_37/g807/Y                               -         32 B0->Y  R     AO1B2_X4M_A7TEHULP_C50         3  2.7    83   258    3853      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g2126/Y                              -         32 A->Y   F     INV_X1B_A7TEHULP_C50           2  0.9    83   106    3959      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g2094/Y                              -         32 A->Y   R     NOR2_X1B_A7TEHULP_C50          2  1.1   170   154    4112      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1978/Y                              -         32 B0->Y  F     AOI21_X2M_A7TEHULP_C50         1  0.8   103   130    4242      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g2198/Y                              -         32 C0->Y  R     AO21A1AI2_X2M_A7TSULP_C50      3  1.4   111    88    4331      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/fopt6/Y                              -         32 A->Y   F     INV_X1P2M_A7TEHULP_C50         1  0.7    45    87    4418      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/fopt5/Y                              -         32 A->Y   R     INV_X1P7B_A7TEHULP_C50         5  3.7   113    93    4511      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1920/Y                              -         32 A->Y   F     NAND2_X1M_A7TEHULP_C50         1  0.8    98   128    4638      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1914/Y                              -         32 A->Y   R     NAND2_X2B_A7TEHULP_C50         2  1.2    71    91    4729      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1898/Y                              -         32 B0N->Y R     OAI22BB_X2M_A7TEHULP_C50       1  1.4   146   209    4938      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mux_180_27/g882/Y                               -         32 A0->Y  R     AO21B_X6M_A7TSULP_C50          2 44.2   280   282    5221      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[33] (P)       32 -      R     rf_arm_40ulp_32x48             2    -     -     0    5221      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[40]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[5]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[40]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     898                  
       Uncertainty:-     833                  
     Required Time:=    5211                  
      Launch Clock:-       0                  
         Data Path:-    5211                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc    Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[5]/CK                             -         33 -       R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/nco_coeff_reg[5]/QN                             -         33 CK->QN  R     DFFRPQN_X1M_A7TSULP_C50         1  0.8    59   216     216      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/fopt671/Y                                       -         33 A->Y    F     INV_X1P7B_A7TSULP_C50          23 12.1   210   153     369      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt37/Y                             -         33 A->Y    R     INV_X2B_A7TEHULP_C50            3  1.4    77   137     506      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt36/Y                             -         33 A->Y    F     INV_X1P2M_A7TEHULP_C50          2  1.4    55    81     587      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt17475/Y                          -         33 A->Y    R     INV_X1P2M_A7TEHULP_C50          4  2.2    88    84     671      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/fopt17474/Y                          -         33 A->Y    F     INV_X2B_A7TEHULP_C50            4  3.2   102   119     790      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16554/Y                             -         33 A->Y    R     NAND2_X1M_A7TEHULP_C50          1  0.4    72   100     890      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16437/Y                             -         33 A->Y    F     NAND2_X1M_A7TEHULP_C50          2  0.8    93   105     995      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g17032/Y                             -         33 BN->Y   F     NOR2XB_X1M_A7TEHULP_C50         1  0.5    64   177    1172      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16089/Y                             -         33 B0N->Y  R     OA21B_X1M_A7TEHULP_C50          3  1.5   226   179    1351      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16047/Y                             -         33 A->Y    F     INV_X1M_A7TEHULP_C50            3  1.5    95   174    1525      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g16046/Y                             -         33 A->Y    R     INV_X1P2M_A7TEHULP_C50          3  3.0   116   120    1646      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15891/Y                             -         33 B1N->Y  R     AOI22BB_X4M_A7TEHULP_C50        3  2.0   120   235    1881      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15844/Y                             -         33 A->Y    F     INV_X1B_A7TEHULP_C50            1  0.8    83   124    2005      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15714/CON                           -         33 CI->CON R     CGENI_X2M_A7TEHULP_C50          2  1.5   191   166    2171      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15708/Y                             -         33 A->Y    F     INV_X1P2B_A7TEHULP_C50          2  1.1   100   170    2341      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15596/CON                           -         33 CI->CON R     CGENI_X1M_A7TEHULP_C50          2  1.3   230   192    2532      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15561/Y                             -         33 B->Y    F     NAND2_X1P4B_A7TSULP_C50         4  2.4    83   141    2673      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15555/Y                             -         33 A->Y    R     INV_X1M_A7TEHULP_C50            1  0.7    64    86    2759      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15491/Y                             -         33 B->Y    F     NOR2_X1P4B_A7TEHULP_C50         1  0.9    91   107    2866      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15459/Y                             -         33 B->Y    R     NAND2_X2M_A7TEHULP_C50          1  0.9    71   101    2967      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15455/Y                             -         33 A->Y    F     NAND2_X2A_A7TSULP_C50           5  2.7    58    66    3032      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15449/Y                             -         33 A->Y    R     NAND2_X1A_A7TSULP_C50           1  0.8    60    61    3093      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15444/Y                             -         33 A->Y    F     NAND2_X2B_A7TEHULP_C50          2  2.3   112   107    3200      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mul_154_37/g15438/Y                             -         33 B0N->Y  F     OAI22BB_X4M_A7TEHULP_C50        3  1.6    90   210    3410      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1929/Y                              -         33 A->Y    R     INV_X1P4M_A7TEHULP_C50          2  1.1    56    82    3491      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1907/Y                              -         33 A->Y    F     NOR2_X1P4B_A7TEHULP_C50         1  0.8    86    86    3577      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g2/Y                                 -         33 C->Y    R     NAND3BB_X1P4M_A7TEHULP_C50      2  1.3   120   128    3705      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_155_40/g1867/Y                              -         33 B0N->Y  R     OAI22BB_X1P4M_A7TSULP_C50       2  1.1   105   151    3855      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mux_178_37/g801/Y                               -         33 B0->Y   R     AO1B2_X4M_A7TEHULP_C50          3  1.5    69   229    4084      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g2048/Y                              -         33 A->Y    F     NAND2_X1B_A7TEHULP_C50          2  0.9   105   110    4195      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1983/Y                              -         33 B0->Y   R     OAI21_X1M_A7TSULP_C50           2  0.8   109    98    4293      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1949/Y                              -         33 A1N->Y  R     OAI2XB1_X2M_A7TEHULP_C50        1  0.8   115   266    4559      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1940/Y                              -         33 B0->Y   F     AOI21_X2M_A7TSULP_C50           1  1.4    62    70    4628      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g1900/Y                              -         33 A->Y    R     NAND2_X3B_A7TSULP_C50           8  4.7    82    79    4707      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/add_180_66/g2185/Y                              -         33 A->Y    R     XNOR2_X1M_A7TEHULP_C50          1  0.6   225   160    4867      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mux_180_27/g828/Y                               -         33 A->Y    F     NAND2_X1P4M_A7TSULP_C50         1  2.7    98   132    4999      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/mux_180_27/g805/Y                               -         33 A->Y    R     NAND2_X6B_A7TSULP_C50           2 44.2   299   212    5211      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[29].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[40] (P)       33 -       R     rf_arm_40ulp_32x48              2    -     -     0    5211      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[19]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[19]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     925                  
       Uncertainty:-     833                  
     Required Time:=    5184                  
      Launch Clock:-       0                  
         Data Path:-    5184                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID    Arc     Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                                (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         34 -         R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[7]   (P)       34 CLK->Q[7] F     rf_arm_40ulp_128x48             2  1.2    80  3261    3261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/mux_190_27/g830/Y                               -         34 A->Y      R     NAND2_X2M_A7TEHULP_C50          1  1.6   116    98    3359      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/mux_190_27/g816/Y                               -         34 B0N->Y    F     AO21B_X4M_A7TEHULP_C50          3  1.5    76   112    3470      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3998/Y                              -         34 A->Y      R     INV_X1P2M_A7TEHULP_C50          1  0.7    46    68    3539      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3981/Y                              -         34 A->Y      F     NAND2XB_X2M_A7TEHULP_C50        2  1.6   100    84    3623      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3966/Y                              -         34 A->Y      R     INV_X1P2M_A7TEHULP_C50          2  0.8    52    82    3706      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3887/Y                              -         34 A0->Y     F     OAI21_X1M_A7TEHULP_C50          1  0.5   116   122    3828      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3847/Y                              -         34 B0->Y     R     AOI21_X1P4M_A7TEHULP_C50        1  0.9   123   143    3970      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3838/Y                              -         34 B->Y      F     NAND2_X2B_A7TEHULP_C50          2  1.5    95   140    4110      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3/Y                                 -         34 A0->Y     R     AOI2XB1_X2M_A7TSULP_C50         1  1.9   107   124    4234      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g4027/Y                              -         34 A0->Y     F     OAI21B_X4M_A7TSULP_C50          9  5.4    74    98    4332      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3796/Y                              -         34 A0->Y     R     AOI21_X1P4M_A7TEHULP_C50        2  1.1   136   146    4478      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/add_181_66/g3787/Y                              -         34 B0N->Y    R     OAI22BB_X1P4M_A7TEHULP_C50      1  0.8   127   262    4740      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/mux_181_27/g818/Y                               -         34 A->Y      F     NAND2_X2B_A7TEHULP_C50          1  3.4   162   166    4906      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/mux_181_27/g800/Y                               -         34 A->Y      R     NAND2_X8B_A7TEHULP_C50          2 44.2   352   278    5184      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[30].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[19] (P)       34 -         R     rf_arm_40ulp_32x48              2    -     -     0    5184      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[32]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/chnl_data_reg[8]/CK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[32]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     876                  
       Uncertainty:-     833                  
     Required Time:=    5233                  
      Launch Clock:-       0                  
         Data Path:-    5233                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/chnl_data_reg[8]/CK                             -         35 -      R     (arrival)                   2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/chnl_data_reg[8]/QN                             -         35 CK->QN R     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   105   428     428      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/g628/Y                                          -         35 A->Y   F     INV_X1P7B_A7TSULP_C50         10  5.5   108   117     545      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g16702/Y                             -         35 A->Y   R     INV_X1P2M_A7TEHULP_C50         6  2.8   112   124     669      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g16701/Y                             -         35 A->Y   F     INV_X2B_A7TEHULP_C50           4  1.8    72   111     780      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g16599/Y                             -         35 A->Y   R     NAND2_X1M_A7TEHULP_C50         1  0.4    74    85     865      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g16504/Y                             -         35 B->Y   F     NAND2_X1M_A7TEHULP_C50         2  0.8    93   112     978      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g17034/Y                             -         35 BN->Y  F     NOR2XB_X1M_A7TEHULP_C50        1  0.7    82   183    1161      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g16063/Y                             -         35 B->Y   R     NOR2_X1P4B_A7TEHULP_C50        2  1.6   145   146    1307      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g17211/CO                            -         35 CI->CO R     CGEN_X1M_A7TEHULP_C50          2  1.0   102   294    1602      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15777/Y                             -         35 B->Y   F     NAND2_X1M_A7TEHULP_C50         1  0.4    80   113    1714      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15686/Y                             -         35 A->Y   R     NAND2_X1M_A7TEHULP_C50         1  0.5    80    93    1808      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15673/Y                             -         35 A->Y   F     NAND2_X1A_A7TSULP_C50          2  1.3    59    72    1880      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15589/Y                             -         35 B->Y   F     XOR3_X1M_A7TEHULP_C50          2  1.0   171   448    2328      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15567/Y                             -         35 A->Y   R     INV_X1M_A7TSULP_C50            1  0.8    69   106    2434      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15525/Y                             -         35 A->Y   F     NAND2_X2B_A7TEHULP_C50         2  1.6    90    98    2532      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15519/Y                             -         35 A->Y   F     BUFH_X1P2M_A7TEHULP_C50        2  2.2    84   182    2715      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15502/Y                             -         35 A->Y   R     NAND2_X3B_A7TEHULP_C50         2  2.7    83    95    2810      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mul_154_37/g15463/Y                             -         35 B1N->Y R     OAI22BB_X4M_A7TEHULP_C50       2  1.1   103   207    3017      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_155_40/fopt1/Y                              -         35 A->Y   R     BUF_X1B_A7TEHULP_C50           2  1.0    77   176    3193      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_155_40/g1902/Y                              -         35 B0N->Y R     OAI22BB_X1M_A7TSULP_C50        2  1.1   138   152    3346      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mux_178_37/g811/Y                               -         35 B0->Y  R     AO1B2_X4M_A7TEHULP_C50         4  3.2    89   262    3607      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g2169/Y                              -         35 A->Y   R     AND2_X1B_A7TEHULP_C50          2  1.0    94   255    3862      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g1982/Y                              -         35 B0->Y  F     AOI21_X2M_A7TEHULP_C50         2  0.9   105    92    3954      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g1934/Y                              -         35 B->Y   R     NAND2_X1M_A7TEHULP_C50         1  0.6    89   115    4069      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g1931/Y                              -         35 A->Y   F     NAND3_X2M_A7TEHULP_C50         1  1.1   118   126    4195      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g2200/Y                              -         35 A0->Y  R     AO21A1AI2_X2M_A7TSULP_C50      3  1.7   122   157    4352      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/fopt6/Y                              -         35 A->Y   F     INV_X1P2M_A7TEHULP_C50         1  0.6    44    91    4443      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/fopt5/Y                              -         35 A->Y   R     INV_X1P4B_A7TEHULP_C50         5  2.7    96    83    4526      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/fopt3/Y                              -         35 A->Y   F     INV_X1P2B_A7TEHULP_C50         1  2.0   124   140    4666      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/add_180_66/g2198/Y                              -         35 A->Y   F     XOR2_X3M_A7TSULP_C50           1  1.2    64   122    4788      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mux_180_27/g838/Y                               -         35 A->Y   R     NAND2_X3M_A7TEHULP_C50         1  3.2   127   104    4893      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/mux_180_27/g814/Y                               -         35 A->Y   F     NAND2_X8B_A7TEHULP_C50         2 44.2   447   341    5233      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[34].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[32] (P)       35 -      F     rf_arm_40ulp_32x48             2    -     -     0    5233      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[31]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/nco_coeff_reg[7]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[31]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     917                  
       Uncertainty:-     833                  
     Required Time:=    5192                  
      Launch Clock:-       0                  
         Data Path:-    5192                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc    Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/nco_coeff_reg[7]/CK                             -         36 -       R     (arrival)                   2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/nco_coeff_reg[7]/QN                             -         36 CK->QN  R     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   105   428     428      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/fopt659/Y                                       -         36 A->Y    F     INV_X2M_A7TEHULP_C50           3  2.6    62    98     526      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/fopt17192/Y                          -         36 A->Y    R     INV_X2M_A7TEHULP_C50           3  1.6    58    71     597      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/fopt17191/Y                          -         36 A->Y    R     BUFH_X2P5M_A7TEHULP_C50        9  4.6   106   147     744      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g16499/Y                             -         36 A1->Y   F     AOI22_X1M_A7TEHULP_C50         2  0.8   169   193     937      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g16986/Y                             -         36 BN->Y   F     NAND2XB_X1M_A7TEHULP_C50       1  0.5    84   235    1172      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g16128/Y                             -         36 A->Y    R     NAND2_X1B_A7TEHULP_C50         3  1.4   109   112    1284      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g17648/CO                            -         36 CI->CO  R     CGEN_X1M_A7TEHULP_C50          3  1.7   133   295    1578      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15780/Y                             -         36 B0N->Y  R     OAI22BB_X1P4M_A7TSULP_C50      2  1.2   113   158    1736      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15730/Y                             -         36 B0N->Y  R     AOI22BB_X1P4M_A7TSULP_C50      3  1.9   128   172    1908      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15678/Y                             -         36 A->Y    F     INV_X1B_A7TEHULP_C50           1  0.7    79   125    2033      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15636/CON                           -         36 CI->CON R     CGENI_X1P4M_A7TSULP_C50        2  1.3   148   128    2161      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15619/Y                             -         36 A->Y    F     INV_X1B_A7TEHULP_C50           1  0.8    88   140    2301      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15542/Y                             -         36 B->Y    R     NAND2_X1P4B_A7TEHULP_C50       2  1.4    86   106    2406      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15534/Y                             -         36 A->Y    F     INV_X1P2M_A7TEHULP_C50         1  0.8    43    76    2483      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15522/Y                             -         36 B->Y    R     NOR2B_X1P4M_A7TEHULP_C50       2  1.6   153   131    2614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mul_154_37/g15486/Y                             -         36 B1N->Y  R     OAI22BB_X2M_A7TSULP_C50        2  0.9    86   144    2758      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1714/Y                              -         36 A->Y    F     NAND2_X1P4M_A7TEHULP_C50       1  0.8    82    98    2856      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1698/Y                              -         36 A->Y    R     INV_X2B_A7TEHULP_C50           2  2.6    80    92    2948      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1696/Y                              -         36 A->Y    F     NAND2_X6M_A7TEHULP_C50         4  4.1    92   104    3052      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1694/Y                              -         36 A->Y    R     NOR2_X1P4B_A7TEHULP_C50        2  1.2   121   122    3174      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1735/Y                              -         36 A->Y    F     NAND2XB_X1M_A7TEHULP_C50       1  0.7    96   130    3304      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_155_40/g1680/Y                              -         36 B0->Y   R     OAI2XB1_X2M_A7TEHULP_C50       2  1.1   130    99    3403      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mux_178_37/g810/Y                               -         36 B0->Y   R     AO1B2_X4M_A7TEHULP_C50         4  3.2    90   258    3660      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g3064/Y                              -         36 A->Y    F     NAND2_X1M_A7TEHULP_C50         2  1.0   109   123    3783      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g2944/Y                              -         36 B0->Y   R     OAI21_X1M_A7TSULP_C50          2  1.1   130   110    3893      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g2936/Y                              -         36 A->Y    F     INV_X1B_A7TEHULP_C50           1  0.8    84   130    4023      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g2884/Y                              -         36 B->Y    R     NAND2_X1P4B_A7TEHULP_C50       3  1.8    99   112    4134      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g2876/Y                              -         36 C->Y    F     NAND3BB_X1M_A7TEHULP_C50       2  0.9   124   140    4275      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g2869/Y                              -         36 A0->Y   R     OAI21_X1M_A7TEHULP_C50         1  1.0   183   188    4463      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/add_180_66/g3158/Y                              -         36 A->Y    R     XNOR2_X1M_A7TEHULP_C50         1  0.7   234   226    4689      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mux_180_27/g840/Y                               -         36 A->Y    F     NAND2_X2M_A7TEHULP_C50         1  3.5   180   225    4914      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/mux_180_27/g815/Y                               -         36 A->Y    R     NAND2_X8A_A7TEHULP_C50         2 44.2   336   278    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[52].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[31] (P)       36 -       R     rf_arm_40ulp_32x48             2    -     -     0    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[44]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/chnl_data_reg[8]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[44]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     933                  
       Uncertainty:-     833                  
     Required Time:=    5176                  
      Launch Clock:-       0                  
         Data Path:-    5176                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID   Arc   Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/chnl_data_reg[8]/CK                             -         37 -      R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/chnl_data_reg[8]/QN                             -         37 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50        1  0.6   124   408     408      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/g621/Y                                          -         37 A->Y   R     INV_X1P2B_A7TSULP_C50          10  5.3   139   138     546      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g16252/Y                             -         37 A->Y   F     INV_X3M_A7TEHULP_C50            7  3.6    66   115     661      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g16248/Y                             -         37 A->Y   R     INV_X1P2M_A7TEHULP_C50          4  1.6    71    80     741      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15972/Y                             -         37 B1N->Y R     OAI22BB_X1M_A7TEHULP_C50        2  0.9   182   271    1012      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15945/Y                             -         37 A->Y   F     INV_X1B_A7TEHULP_C50            1  0.4    72   141    1153      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15675/Y                             -         37 A1->Y  F     OA22_X1M_A7TEHULP_C50           3  1.8   108   297    1450      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15498/CO                            -         37 A->CO  F     CGEN_X1M_A7TEHULP_C50           3  1.6   106   326    1776      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15375/Y                             -         37 B1N->Y F     AOI22BB_X1P4M_A7TEHULP_C50      2  1.2   162   266    2042      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15309/Y                             -         37 B0N->Y F     OAI22BB_X1P4M_A7TSULP_C50       2  0.9    47   169    2212      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g16515/Y                             -         37 A->Y   F     OR2_X1M_A7TEHULP_C50            4  1.8   110   245    2457      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15200/Y                             -         37 A->Y   R     NAND2_X1P4M_A7TEHULP_C50        3  1.2   113   126    2583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15179/Y                             -         37 A->Y   F     NOR2_X1P4B_A7TEHULP_C50         2  0.9   110   124    2706      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15160/Y                             -         37 A->Y   F     AND2_X1B_A7TEHULP_C50           1  0.7    81   197    2903      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15064/Y                             -         37 B->Y   R     NAND2_X1P4M_A7TEHULP_C50        1  0.8    90   110    3014      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15059/Y                             -         37 A->Y   F     NAND2_X2B_A7TEHULP_C50          3  1.3    82   104    3118      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mul_154_37/g15052/Y                             -         37 B1N->Y F     OAI22BB_X1M_A7TSULP_C50         2  1.0    57   139    3258      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_155_40/g1895/Y                              -         37 A->Y   R     NAND2_X1P4M_A7TEHULP_C50        1  0.6    79    78    3336      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_155_40/g1894/Y                              -         37 A->Y   F     INV_X1P2M_A7TEHULP_C50          1  1.0    46    76    3412      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_155_40/g1886/Y                              -         37 B->Y   R     NAND3_X2M_A7TSULP_C50           2  1.4    85    80    3492      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_155_40/g1880/Y                              -         37 B0N->Y R     OAI22BB_X2M_A7TSULP_C50         3  1.4   102   122    3614      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/fopt6/Y                                         -         37 A->Y   F     INV_X1P2M_A7TEHULP_C50          1  1.4    59    96    3710      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/fopt4/Y                                         -         37 A->Y   R     INV_X4B_A7TEHULP_C50            9  5.1    76    79    3789      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mux_178_37/g818/Y                               -         37 A->Y   F     NAND2_X1M_A7TEHULP_C50          1  0.7    92   103    3892      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mux_178_37/g799/Y                               -         37 A->Y   R     NAND2_X1P4B_A7TEHULP_C50        3  1.3    79    98    3990      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4585/Y                              -         37 A->Y   F     NOR2_X1P4B_A7TEHULP_C50         2  1.1   108   109    4099      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4506/Y                              -         37 B->Y   R     NOR2_X1P4B_A7TEHULP_C50         2  0.8    94   130    4229      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4497/Y                              -         37 A->Y   F     INV_X1B_A7TEHULP_C50            1  1.1    95   119    4348      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4480/Y                              -         37 A->Y   R     NOR2_X3B_A7TEHULP_C50           4  1.7   106   119    4467      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4471/Y                              -         37 A->Y   F     INV_X1P2B_A7TEHULP_C50          1  0.5    59   102    4569      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4376/Y                              -         37 A1->Y  R     OAI21_X1M_A7TSULP_C50           2  1.0   122   118    4687      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/add_180_66/g4363/Y                              -         37 B0N->Y R     OAI22BB_X1M_A7TSULP_C50         1  0.8   117   163    4850      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/mux_180_27/g2/Y                                 -         37 A0->Y  R     AO21_X4M_A7TSULP_C50            2 44.2   368   326    5176      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[6].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[44] (P)       37 -      R     rf_arm_40ulp_32x48              2    -     -     0    5176      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[4]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     946                  
       Uncertainty:-     833                  
     Required Time:=    5163                  
      Launch Clock:-       0                  
         Data Path:-    5163                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK   -         38 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[1]  (P)       38 CLK->Q[1] F     rf_arm_40ulp_128x48           2  1.2    80  3261    3261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/mux_190_27/g835/Y                              -         38 A->Y      R     NAND2_X2M_A7TEHULP_C50        1  1.3    83    92    3353      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/mux_190_27/g802/Y                              -         38 B0N->Y    F     AO21B_X3M_A7TEHULP_C50        3  3.3   123   128    3482      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3436/Y                             -         38 A->Y      R     INV_X1P2B_A7TEHULP_C50        1  0.7    53    90    3572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3417/Y                             -         38 A->Y      F     NAND2_X1P4A_A7TEHULP_C50      2  1.4   110   105    3676      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3303/Y                             -         38 B->Y      R     NAND2_X2B_A7TEHULP_C50        2  1.4    75   109    3785      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3295/Y                             -         38 A->Y      F     NAND2_X1P4M_A7TEHULP_C50      4  1.7   120   119    3904      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3279/Y                             -         38 B0->Y     F     AO1B2_X1P4M_A7TEHULP_C50      4  2.6   181   276    4180      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3274/Y                             -         38 A->Y      R     INV_X1B_A7TEHULP_C50          2  0.9    86   137    4317      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/add_181_66/g3253/Y                             -         38 B0N->Y    R     OAI22BB_X1M_A7TEHULP_C50      1  0.9   180   279    4596      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/mux_181_27/g813/Y                              -         38 A->Y      R     MXT2_X6B_A7TEHULP_C50         2 44.2   393   566    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[57].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4] (P)       38 -         R     rf_arm_40ulp_32x48            2    -     -     0    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[20]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (F) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[20]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     876                  
       Uncertainty:-     833                  
     Required Time:=    5234                  
      Launch Clock:-       0                  
         Data Path:-    5234                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         39 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[8]   (P)       39 CLK->Q[8] R     rf_arm_40ulp_128x48           2  1.0    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/mux_190_27/g828/Y                               -         39 A->Y      F     NAND2_X1P4B_A7TEHULP_C50      1  1.7   132   118    3428      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/mux_190_27/g808/Y                               -         39 B0N->Y    R     AO21B_X4M_A7TEHULP_C50        3  3.0    89   113    3541      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3424/Y                              -         39 A->Y      F     NAND2_X2M_A7TEHULP_C50        3  1.8   104   112    3652      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3336/Y                              -         39 A1->Y     R     OAI21_X2M_A7TEHULP_C50        3  2.3   205   196    3848      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3292/Y                              -         39 A0->Y     F     AOI21_X4M_A7TEHULP_C50        5  2.8   141   214    4063      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3280/Y                              -         39 A0->Y     R     OAI21_X2M_A7TEHULP_C50        1  0.7   111   146    4208      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3266/Y                              -         39 B0->Y     R     AO21_X3M_A7TEHULP_C50         9  5.2   123   218    4427      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3235/Y                              -         39 A0->Y     F     AOI21_X1P4M_A7TEHULP_C50      1  1.3   160   186    4612      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/add_181_66/g3455/Y                              -         39 A->Y      F     XNOR2_X1P4M_A7TSULP_C50       1  1.2    82   162    4774      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/mux_181_27/g822/Y                               -         39 A->Y      R     NAND2_X3M_A7TEHULP_C50        1  3.2   136   114    4888      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/mux_181_27/g800/Y                               -         39 A->Y      F     NAND2_X8A_A7TEHULP_C50        2 44.2   446   345    5234      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[26].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[20] (P)       39 -         F     rf_arm_40ulp_32x48            2    -     -     0    5234      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[22]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[22]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     946                  
       Uncertainty:-     833                  
     Required Time:=    5163                  
      Launch Clock:-       0                  
         Data Path:-    5163                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         40 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[3]   (P)       40 CLK->Q[3] R     rf_arm_40ulp_128x48           2  1.1    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/mux_190_27/g836/Y                               -         40 A->Y      F     NAND2_X2M_A7TEHULP_C50        1  1.3    89    86    3397      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/mux_190_27/g798/Y                               -         40 B0N->Y    R     AO21B_X3M_A7TEHULP_C50        3  3.2   101   102    3499      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3995/Y                              -         40 A->Y      F     INV_X1P2M_A7TEHULP_C50        1  0.8    45    84    3583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3948/Y                              -         40 A->Y      R     NAND2_X2M_A7TEHULP_C50        2  1.3    86    74    3656      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3912/Y                              -         40 B->Y      F     NAND2_X2B_A7TEHULP_C50        2  0.9    68   107    3763      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3874/Y                              -         40 A->Y      R     NAND2_X1A_A7TEHULP_C50        1  0.9    83    86    3850      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3843/Y                              -         40 B0->Y     F     OAI211_X2M_A7TEHULP_C50       1  0.8   122   158    4008      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3838/Y                              -         40 A->Y      R     NAND2_X2B_A7TEHULP_C50        2  1.5    82   107    4115      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3/Y                                 -         40 A0->Y     F     AOI2XB1_X2M_A7TSULP_C50       1  1.7    64    80    4195      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g4027/Y                              -         40 A0->Y     R     OAI21B_X4M_A7TSULP_C50        9  4.9   144   129    4324      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g3792/Y                              -         40 A0->Y     F     AOI21_X1P4M_A7TEHULP_C50      1  1.3   162   197    4521      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/add_181_66/g4018/Y                              -         40 A->Y      R     XNOR2_X1P4M_A7TSULP_C50       1  0.9   155   121    4642      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/mux_181_27/g795/Y                               -         40 B->Y      R     MXT2_X6B_A7TEHULP_C50         2 44.2   393   521    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[21].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[22] (P)       40 -         R     rf_arm_40ulp_32x48            2    -     -     0    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[42]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/chnl_data_reg[9]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[42]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     875                  
       Uncertainty:-     833                  
     Required Time:=    5234                  
      Launch Clock:-       0                  
         Data Path:-    5234                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID   Arc   Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/chnl_data_reg[9]/CK                             -         41 -      R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/chnl_data_reg[9]/QN                             -         41 CK->QN R     DFFRPQN_X1M_A7TEHULP_C50        1  0.5    88   416     416      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/g624/Y                                          -         41 A->Y   F     INV_X1B_A7TSULP_C50            10  4.8   136   124     540      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g16779/Y                             -         41 A->Y   R     INV_X1M_A7TSULP_C50             7  4.3   164   160     700      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g16590/Y                             -         41 B1N->Y R     OAI22BB_X1P4M_A7TEHULP_C50      2  0.8   124   284     983      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g16513/Y                             -         41 A->Y   F     INV_X1B_A7TEHULP_C50            1  0.9    89   130    1113      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g17603/Y                             -         41 A1->Y  R     OAI22_X1P4M_A7TSULP_C50         3  1.8   157   154    1268      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g16106/Y                             -         41 A->Y   F     INV_X1M_A7TEHULP_C50            1  0.8    63   121    1388      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15944/CO                            -         41 B->CO  F     CGEN_X1M_A7TEHULP_C50           3  1.4   100   287    1675      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15825/Y                             -         41 A0->Y  F     OA21_X1M_A7TEHULP_C50           3  1.7    96   272    1947      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15712/Y                             -         41 A1->Y  R     OAI22BB_X1P4M_A7TSULP_C50       1  0.9    94   124    2070      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g17573/S                             -         41 A->S   F     ADDH_X1M_A7TSULP_C50            2  1.2    44   200    2271      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15654/Y                             -         41 A->Y   R     NAND2_X1A_A7TSULP_C50           3  1.2    70    62    2332      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15611/Y                             -         41 B->Y   F     NAND2_X1A_A7TEHULP_C50          2  1.0   114   122    2454      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15589/Y                             -         41 A->Y   R     NOR2_X2B_A7TEHULP_C50           2  1.1   102   118    2572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15578/Y                             -         41 A->Y   F     NAND2_X2M_A7TEHULP_C50          4  1.8    98   119    2691      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15571/Y                             -         41 A->Y   R     NOR2_X1P4B_A7TEHULP_C50         1  0.4    72    94    2785      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15537/Y                             -         41 A1->Y  F     AOI21_X1M_A7TEHULP_C50          1  0.5   113   137    2922      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15530/Y                             -         41 B->Y   R     NAND2_X1A_A7TSULP_C50           1  1.9    97   112    3034      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mul_154_37/g15521/Y                             -         41 S0->Y  R     MXIT2_X3M_A7TSULP_C50           5  2.3   140   114    3148      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_155_40/g2480/Y                              -         41 B->Y   F     NAND2_X1B_A7TEHULP_C50          2  1.3   133   172    3321      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_155_40/g2/Y                                 -         41 BN->Y  F     NAND3BB_X1M_A7TSULP_C50         2  0.9    56   192    3513      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_155_40/g2418/Y                              -         41 B0N->Y F     OAI22BB_X1M_A7TSULP_C50         2  1.2    63   128    3640      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mux_178_37/g801/Y                               -         41 B0->Y  F     AO1B2_X4M_A7TEHULP_C50          3  1.2    76   170    3810      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2299/Y                              -         41 A->Y   F     OR2_X1P4M_A7TEHULP_C50          3  1.9    93   254    4065      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2296/Y                              -         41 A->Y   R     NAND2XB_X2M_A7TEHULP_C50        1  0.7    73    88    4152      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2129/Y                              -         41 A->Y   F     NAND2_X2M_A7TEHULP_C50          2  1.0    74    87    4239      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2104/Y                              -         41 B->Y   R     NAND2_X1B_A7TEHULP_C50          1  0.7    76    88    4327      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2094/Y                              -         41 A->Y   F     NAND2_X2M_A7TEHULP_C50          1  1.5    86    99    4425      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2083/Y                              -         41 B->Y   R     NOR2_X4B_A7TEHULP_C50           1  1.4    83   111    4536      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2040/Y                              -         41 A->Y   F     NAND2_X3B_A7TSULP_C50           9  4.7    66    76    4613      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2030/Y                              -         41 A0->Y  R     AOI21_X1M_A7TSULP_C50           1  1.0   115   111    4724      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/add_180_66/g2014/Y                              -         41 S0->Y  R     MXIT2_X1M_A7TSULP_C50           1  0.5   111   117    4841      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mux_180_27/g826/Y                               -         41 A->Y   F     NAND2_X1M_A7TSULP_C50           1  0.4    49    62    4904      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mux_180_27/g801/Y                               -         41 A->Y   F     AND2_X1P4B_A7TSULP_C50          1  3.2    80   142    5046      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/mux_180_27/g797/Y                               -         41 A->Y   R     INV_X9B_A7TEHULP_C50            2 44.2   255   188    5234      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[7].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[42] (P)       41 -      R     rf_arm_40ulp_32x48              2    -     -     0    5234      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[36]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[36]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     865                  
       Uncertainty:-     833                  
     Required Time:=    5244                  
      Launch Clock:-       0                  
         Data Path:-    5244                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID     Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         42 -          R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[27]  (P)       42 CLK->Q[27] F     rf_arm_40ulp_128x48           2  0.9    79  3260    3260      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/mux_191_27/g846/Y                               -         42 A0->Y      F     AO22_X1M_A7TEHULP_C50         3  1.5    94   280    3540      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3432/Y                              -         42 B->Y       R     NOR2_X1P4B_A7TEHULP_C50       2  1.0   107   131    3671      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3407/Y                              -         42 A->Y       F     INV_X1M_A7TEHULP_C50          2  0.9    57    96    3768      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3307/Y                              -         42 A0->Y      R     AOI21_X1M_A7TSULP_C50         1  0.8   102    99    3867      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3258/Y                              -         42 A->Y       F     NAND2_X1P4A_A7TSULP_C50       5  2.3    69    84    3951      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3252/Y                              -         42 AN->Y      F     NOR3BB_X2M_A7TEHULP_C50       1  0.9    73   200    4151      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3248/Y                              -         42 B->Y       F     OR2_X3M_A7TEHULP_C50          3  1.7    65   217    4368      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/fopt7/Y                              -         42 A->Y       F     BUFH_X2P5M_A7TEHULP_C50       5  2.8    63   137    4506      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/fopt6/Y                              -         42 A->Y       R     INV_X1P7M_A7TEHULP_C50        2  1.2    53    69    4574      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/fopt5/Y                              -         42 A->Y       F     INV_X1P2M_A7TEHULP_C50        1  0.8    38    57    4632      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3233/Y                              -         42 A0->Y      R     AOI21_X2M_A7TEHULP_C50        2  1.2   122   116    4747      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/add_180_66/g3221/Y                              -         42 B0N->Y     R     OAI22BB_X2M_A7TEHULP_C50      1  0.6   104   222    4969      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/mux_180_27/g834/Y                               -         42 A->Y       F     NAND2_X1P4M_A7TSULP_C50       1  3.6    97    98    5067      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/mux_180_27/g808/Y                               -         42 A->Y       R     NAND2_X8B_A7TSULP_C50         2 44.2   236   177    5244      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[0].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[36] (P)       42 -          R     rf_arm_40ulp_32x48            2    -     -     0    5244      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[4]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     946                  
       Uncertainty:-     833                  
     Required Time:=    5163                  
      Launch Clock:-       0                  
         Data Path:-    5163                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK   -         43 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[1]  (P)       43 CLK->Q[1] F     rf_arm_40ulp_128x48           2  1.2    80  3261    3261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/mux_190_27/g835/Y                              -         43 A->Y      R     NAND2_X2M_A7TEHULP_C50        1  1.3    83    92    3353      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/mux_190_27/g802/Y                              -         43 B0N->Y    F     AO21B_X3M_A7TEHULP_C50        3  3.3   123   128    3482      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3436/Y                             -         43 A->Y      R     INV_X1P2B_A7TEHULP_C50        1  0.7    53    90    3572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3417/Y                             -         43 A->Y      F     NAND2_X1P4A_A7TEHULP_C50      2  1.4   110   105    3676      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3303/Y                             -         43 B->Y      R     NAND2_X2B_A7TEHULP_C50        2  1.4    75   109    3785      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3295/Y                             -         43 A->Y      F     NAND2_X1P4M_A7TEHULP_C50      4  1.7   120   119    3904      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3279/Y                             -         43 B0->Y     F     AO1B2_X1P4M_A7TEHULP_C50      4  2.6   181   276    4180      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3274/Y                             -         43 A->Y      R     INV_X1B_A7TEHULP_C50          2  0.9    86   137    4317      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/add_181_66/g3253/Y                             -         43 B0N->Y    R     OAI22BB_X1M_A7TEHULP_C50      1  0.9   180   279    4596      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/mux_181_27/g813/Y                              -         43 A->Y      R     MXT2_X6B_A7TEHULP_C50         2 44.2   393   566    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[56].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4] (P)       43 -         R     rf_arm_40ulp_32x48            2    -     -     0    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[18]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[18]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     917                  
       Uncertainty:-     833                  
     Required Time:=    5192                  
      Launch Clock:-       0                  
         Data Path:-    5192                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         44 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[3]   (P)       44 CLK->Q[3] F     rf_arm_40ulp_128x48           2  1.2    80  3261    3261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/mux_190_27/g826/Y                               -         44 A->Y      R     NAND2_X2M_A7TEHULP_C50        1  0.7    62    80    3341      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/mux_190_27/g805/Y                               -         44 B0N->Y    F     AO21B_X1P4M_A7TEHULP_C50      3  1.7   140   124    3465      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3433/Y                              -         44 A->Y      R     NAND2_X2M_A7TEHULP_C50        4  1.6   106   128    3593      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3337/Y                              -         44 B->Y      F     NAND2_X1M_A7TEHULP_C50        1  0.6    83   124    3717      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3327/Y                              -         44 A->Y      R     NOR2_X2B_A7TEHULP_C50         1  0.8    83    94    3811      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3293/Y                              -         44 A->Y      F     NAND2_X2B_A7TEHULP_C50        1  0.9    69    92    3903      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3281/Y                              -         44 B->Y      R     NAND3_X2M_A7TEHULP_C50        1  1.8   122   118    4021      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3280/Y                              -         44 B->Y      F     NAND2_X4B_A7TEHULP_C50        9  5.4   141   169    4189      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3266/Y                              -         44 B0->Y     F     AO1B2_X4M_A7TEHULP_C50        9  6.4   164   270    4460      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3240/Y                              -         44 A0->Y     R     AOI21_X2M_A7TEHULP_C50        1  1.4   135   190    4650      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/add_181_66/g3463/Y                              -         44 A->Y      R     XNOR2_X1P4M_A7TSULP_C50       1  1.4   172   136    4786      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/mux_181_27/g822/Y                               -         44 A->Y      F     NAND2_X4M_A7TEHULP_C50        1  3.5   125   160    4946      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/mux_181_27/g796/Y                               -         44 A->Y      R     NAND2_X8A_A7TEHULP_C50        2 44.2   337   246    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[49].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[18] (P)       44 -         R     rf_arm_40ulp_32x48            2    -     -     0    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[4]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     946                  
       Uncertainty:-     833                  
     Required Time:=    5163                  
      Launch Clock:-       0                  
         Data Path:-    5163                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                 Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK   -         45 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[1]  (P)       45 CLK->Q[1] F     rf_arm_40ulp_128x48           2  1.2    80  3261    3261      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/mux_190_27/g835/Y                              -         45 A->Y      R     NAND2_X2M_A7TEHULP_C50        1  1.3    83    92    3353      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/mux_190_27/g802/Y                              -         45 B0N->Y    F     AO21B_X3M_A7TEHULP_C50        3  3.3   123   128    3482      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3436/Y                             -         45 A->Y      R     INV_X1P2B_A7TEHULP_C50        1  0.7    53    90    3572      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3417/Y                             -         45 A->Y      F     NAND2_X1P4A_A7TEHULP_C50      2  1.4   110   105    3676      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3303/Y                             -         45 B->Y      R     NAND2_X2B_A7TEHULP_C50        2  1.4    75   109    3785      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3295/Y                             -         45 A->Y      F     NAND2_X1P4M_A7TEHULP_C50      4  1.7   120   119    3904      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3279/Y                             -         45 B0->Y     F     AO1B2_X1P4M_A7TEHULP_C50      4  2.6   181   276    4180      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3274/Y                             -         45 A->Y      R     INV_X1B_A7TEHULP_C50          2  0.9    86   137    4317      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/add_181_66/g3253/Y                             -         45 B0N->Y    R     OAI22BB_X1M_A7TEHULP_C50      1  0.9   180   279    4596      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/mux_181_27/g813/Y                              -         45 A->Y      R     MXT2_X6B_A7TEHULP_C50         2 44.2   393   566    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[54].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[4] (P)       45 -         R     rf_arm_40ulp_32x48            2    -     -     0    5163      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[16]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[16]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     917                  
       Uncertainty:-     833                  
     Required Time:=    5192                  
      Launch Clock:-       0                  
         Data Path:-    5192                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID    Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                              (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         46 -         R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[9]   (P)       46 CLK->Q[9] R     rf_arm_40ulp_128x48           2  1.1    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/mux_190_27/g822/Y                               -         46 A->Y      F     NAND2_X2M_A7TEHULP_C50        1  1.7    94    94    3405      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/mux_190_27/g799/Y                               -         46 B0N->Y    R     AO21B_X4M_A7TEHULP_C50        3  2.8    86    92    3497      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3395/Y                              -         46 A->Y      F     NOR2_X1P4B_A7TEHULP_C50       3  1.5   139   126    3623      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3371/Y                              -         46 B->Y      R     NOR2_X1B_A7TEHULP_C50         3  1.4   202   204    3827      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3316/Y                              -         46 B->Y      F     NAND2_X1P4M_A7TEHULP_C50      5  2.1   146   221    4047      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3300/Y                              -         46 A->Y      R     NOR2_X1P4B_A7TEHULP_C50       1  0.9   110   135    4182      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3266/Y                              -         46 B1->Y     R     AO1B2_X4M_A7TEHULP_C50        9  4.9   108   274    4456      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/add_181_66/g3234/Y                              -         46 B0N->Y    R     OAI22BB_X1M_A7TEHULP_C50      1  0.7   162   283    4739      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/mux_181_27/g818/Y                               -         46 A->Y      F     NAND2_X2M_A7TEHULP_C50        1  3.5   160   186    4925      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/mux_181_27/g802/Y                               -         46 A->Y      R     NAND2_X8A_A7TEHULP_C50        2 44.2   337   266    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[60].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[16] (P)       46 -         R     rf_arm_40ulp_32x48            2    -     -     0    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[43]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/chnl_data_reg[10]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[43]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     802                  
       Uncertainty:-     833                  
     Required Time:=    5307                  
      Launch Clock:-       0                  
         Data Path:-    5307                  
             Slack:=       0                  

#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc   Edge           Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                            (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/chnl_data_reg[10]/CK                            -         47 -      R     (arrival)                   2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/chnl_data_reg[10]/QN                            -         47 CK->QN F     DFFRPQN_X1M_A7TEHULP_C50       1  0.8   136   418     418      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/g613/Y                                          -         47 A->Y   R     INV_X1P7B_A7TSULP_C50         15  6.8   141   145     563      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g16238/Y                             -         47 A->Y   F     INV_X2B_A7TEHULP_C50           5  2.1    85   132     695      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g16672/Y                             -         47 B1->Y  F     AO22_X1M_A7TEHULP_C50          2  1.0    78   259     954      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g16029/Y                             -         47 A->Y   R     INV_X1P2B_A7TEHULP_C50         1  1.6    72    86    1040      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15816/Y                             -         47 A0->Y  F     OAI22BB_X4M_A7TEHULP_C50       4  1.7    87   118    1159      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15554/Y                             -         47 B->Y   R     NOR2_X1A_A7TEHULP_C50          1  0.8   150   150    1309      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15457/Y                             -         47 A0->Y  R     OA21_X3M_A7TEHULP_C50          4  2.2    72   246    1554      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15337/Y                             -         47 B0N->Y R     OAI22BB_X1P4M_A7TSULP_C50      2  1.3   115   135    1690      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15283/Y                             -         47 B0N->Y R     OAI22BB_X1P4M_A7TSULP_C50      3  1.4   113   156    1846      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15244/Y                             -         47 A->Y   F     INV_X1B_A7TEHULP_C50           1  0.4    60   105    1950      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15187/CO                            -         47 CI->CO F     CGEN_X1M_A7TEHULP_C50          2  0.8    82   246    2196      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15149/Y                             -         47 B->Y   R     NOR2_X1B_A7TEHULP_C50          2  1.0   159   150    2346      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15124/Y                             -         47 B->Y   F     NAND2_X1M_A7TSULP_C50          1  1.3    62   102    2449      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15111/Y                             -         47 A->Y   R     NAND2_X3B_A7TEHULP_C50         2  1.6    65    72    2521      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/fopt16933/Y                          -         47 A->Y   F     INV_X1P7M_A7TEHULP_C50         1  0.9    35    62    2583      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15084/Y                             -         47 B->Y   R     NAND2_X1P4B_A7TSULP_C50        3  1.7    72    66    2649      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15082/Y                             -         47 A->Y   F     NAND2_X1B_A7TEHULP_C50         1  0.5    76    96    2744      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15080/Y                             -         47 A->Y   R     NAND2_X1A_A7TSULP_C50          2  1.3    71    79    2823      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mul_154_37/g15065/Y                             -         47 B0N->Y R     OAI22BB_X1P4M_A7TSULP_C50      3  1.7   128   144    2968      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1938/Y                              -         47 A->Y   F     NAND2_X1M_A7TEHULP_C50         1  0.6    87   126    3094      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1910/Y                              -         47 A->Y   R     NOR2_X1P4M_A7TEHULP_C50        2  0.9   104   110    3204      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1908/Y                              -         47 A->Y   F     NAND2_X1M_A7TEHULP_C50         1  0.6    83   114    3318      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1906/Y                              -         47 A->Y   R     NOR2_X2B_A7TEHULP_C50          2  1.2   103   106    3425      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1905/Y                              -         47 A->Y   F     INV_X1M_A7TSULP_C50            2  0.9    35    58    3483      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_155_40/g1887/Y                              -         47 A0->Y  R     OAI22BB_X1M_A7TSULP_C50        2  1.1   137   113    3596      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mux_178_37/g804/Y                               -         47 B0->Y  R     AO1B2_X4M_A7TEHULP_C50         4  3.8    96   266    3862      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4621/Y                              -         47 A->Y   F     NOR2_X3A_A7TSULP_C50           3  1.5    40    54    3916      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4545/Y                              -         47 A->Y   R     NOR2_X2B_A7TEHULP_C50          2  1.3   106    89    4005      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4493/Y                              -         47 B->Y   F     NAND3_X2M_A7TEHULP_C50         1  0.7    95   159    4164      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/fopt4720/Y                           -         47 A->Y   R     INV_X1P2M_A7TEHULP_C50         2  1.1    60    86    4250      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4467/Y                              -         47 A->Y   F     NAND2_X2M_A7TEHULP_C50         2  1.5    84    89    4339      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4444/Y                              -         47 A->Y   R     NOR2_X3B_A7TEHULP_C50          1  0.8    74    94    4433      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4395/Y                              -         47 A0->Y  F     AOI21_X2M_A7TSULP_C50          2  1.9    66    78    4511      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/fopt3/Y                              -         47 A->Y   R     INV_X3P5B_A7TEHULP_C50         3  2.4    50    67    4578      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/fopt4700/Y                           -         47 A->Y   F     INV_X1P7M_A7TEHULP_C50         2  1.7    47    62    4640      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4377/Y                              -         47 A0->Y  R     OAI21_X1P4M_A7TSULP_C50        2  1.2   128    87    4727      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/add_180_66/g4364/Y                              -         47 B1N->Y R     OAI22BB_X1P4M_A7TSULP_C50      1  0.8    91   149    4876      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mux_180_27/g831/Y                               -         47 A->Y   F     NAND2_X2A_A7TEHULP_C50         1  1.4    95   110    4986      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/mux_180_27/g800/Y                               -         47 A->Y   R     NAND2_X3A_A7TEHULP_C50         1  2.1    75    94    5079      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/fopt642/Y                                       -         47 A->Y   F     INV_X6B_A7TEHULP_C50           2  9.4   100   110    5190      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/fopt641/Y                                       -         47 A->Y   R     INV_X13B_A7TEHULP_C50          1 22.1   103   117    5307      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[48].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[43] (P)       47 -      R     rf_arm_40ulp_32x48             1    -     -     0    5307      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[15]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[15]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     917                  
       Uncertainty:-     833                  
     Required Time:=    5192                  
      Launch Clock:-       0                  
         Data Path:-    5192                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID     Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                               (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         48 -          R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[13]  (P)       48 CLK->Q[13] R     rf_arm_40ulp_128x48           2  1.1    61  3310    3310      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/mux_190_27/g836/Y                               -         48 A->Y       F     NAND2_X1P4A_A7TEHULP_C50      1  0.8    89    92    3403      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/mux_190_27/g815/Y                               -         48 B0N->Y     R     AO21B_X2M_A7TEHULP_C50        3  2.9   123   109    3512      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3385/Y                              -         48 A->Y       F     NOR2_X1P4M_A7TEHULP_C50       3  1.8   124   138    3650      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3375/Y                              -         48 B->Y       R     NOR2_X1P4B_A7TEHULP_C50       2  0.8   105   138    3788      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3358/Y                              -         48 A->Y       F     INV_X1B_A7TEHULP_C50          3  1.3   108   132    3920      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3318/Y                              -         48 A->Y       R     NOR2_X1B_A7TEHULP_C50         2  0.8   140   148    4068      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3309/Y                              -         48 A->Y       F     INV_X1B_A7TEHULP_C50          1  0.4    65   119    4187      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3254/Y                              -         48 AN->Y      F     NAND3BB_X1M_A7TEHULP_C50      1  0.6   103   259    4446      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3251/Y                              -         48 A->Y       R     NAND2_X1P4M_A7TEHULP_C50      2  1.2   118   123    4568      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/add_181_66/g3233/Y                              -         48 B0N->Y     R     OAI22BB_X2M_A7TEHULP_C50      1  1.4   146   236    4804      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/mux_181_27/g825/Y                               -         48 A->Y       F     NAND2_X4M_A7TEHULP_C50        1  3.5   117   146    4950      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/mux_181_27/g801/Y                               -         48 A->Y       R     NAND2_X8A_A7TEHULP_C50        2 44.2   336   242    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[20].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[15] (P)       48 -          R     rf_arm_40ulp_32x48            2    -     -     0    5192      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[23]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[23]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     934                  
       Uncertainty:-     833                  
     Required Time:=    5175                  
      Launch Clock:-       0                  
         Data Path:-    5175                  
             Slack:=       0                  

#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID     Arc     Edge           Cell            Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                               (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/CLK    -         49 -          R     (arrival)                  2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/MUTUAL_ACCUMULATOR/u_rf_arm_40ulp_128x48/Q[18]  (P)       49 CLK->Q[18] F     rf_arm_40ulp_128x48           2  0.8    78  3259    3259      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/mux_190_27/g821/Y                               -         49 A->Y       R     NAND2_X1M_A7TEHULP_C50        1  0.8   101   104    3364      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/mux_190_27/g797/Y                               -         49 B0N->Y     F     AO21B_X2M_A7TEHULP_C50        3  2.7   141   144    3508      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3400/Y                              -         49 A->Y       R     NOR2_X1B_A7TEHULP_C50         4  1.7   235   218    3726      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3342/Y                              -         49 B->Y       F     NOR2_X1B_A7TEHULP_C50         2  1.2   133   211    3938      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3321/Y                              -         49 A->Y       R     NAND2_X1M_A7TEHULP_C50        3  1.2   135   149    4087      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3311/Y                              -         49 A->Y       F     INV_X1B_A7TEHULP_C50          2  1.3   112   150    4237      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3300/Y                              -         49 A->Y       F     AND2_X1B_A7TEHULP_C50         1  0.9    93   206    4443      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3240/Y                              -         49 A1->Y      R     AOI21_X2M_A7TEHULP_C50        2  1.2   120   158    4600      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/add_181_66/g3227/Y                              -         49 B0N->Y     R     OAI22BB_X2M_A7TEHULP_C50      1  0.8   117   225    4825      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/mux_181_27/g886/Y                               -         49 A0->Y      R     AO22_X4M_A7TSULP_C50          2 44.2   369   350    5175      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[15].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[23] (P)       49 -          R     rf_arm_40ulp_32x48            2    -     -     0    5175      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: MET (0 ps) Setup Check with Pin u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/CLK->D[38]
           View: av_ss_0p99_m40_cworst_func
          Group: REG2MEM
     Startpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/nco_coeff_reg[5]/CK
          Clock: (R) cpu_clk
       Endpoint: (R) u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[38]
          Clock: (R) cpu_clk

                     Capture       Launch     
        Clock Edge:+    6942            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6942            0     
                                              
             Setup:-     897                  
       Uncertainty:-     833                  
     Required Time:=    5212                  
      Launch Clock:-       0                  
         Data Path:-    5212                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#                                                  Timing Point                                                   Flags    ID   Arc   Edge            Cell             Fanout Load Trans Delay Arrival  User   Total  Aocv   Power      Lib     Length Instance    Pin   
#                                                                                                                                                                             (fF)  (ps)  (ps)   (ps)  Derate Derate Derate Domain      Set      (um)  Location Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/nco_coeff_reg[5]/CK                             -         50 -      R     (arrival)                    2905    -     0     0       0      -      -      -  -      -                -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/nco_coeff_reg[5]/QN                             -         50 CK->QN F     DFFRPQN_X1M_A7TSULP_C50         1  0.7    70   214     214      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/fopt650/Y                                       -         50 A->Y   R     INV_X1P2M_A7TSULP_C50           4  2.4    71    76     290      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/fopt22/Y                             -         50 A->Y   F     INV_X1P7M_A7TEHULP_C50          6  5.0   107   110     400      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/fopt21/Y                             -         50 A->Y   R     INV_X2M_A7TEHULP_C50           10  5.1   142   142     542      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/fopt14/Y                             -         50 A->Y   F     INV_X1P2M_A7TEHULP_C50          5  2.1    82   129     670      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g16584/Y                             -         50 A0->Y  R     AOI22_X1M_A7TEHULP_C50          2  0.8   176   180     850      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g16322/Y                             -         50 B->Y   F     NOR2_X1B_A7TEHULP_C50           1  0.4    79   146     996      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g16145/Y                             -         50 B0N->Y F     OAI21B_X1M_A7TEHULP_C50         3  1.3   156   228    1224      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15980/Y                             -         50 B1N->Y F     AOI22BB_X1M_A7TEHULP_C50        2  0.9   164   320    1544      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15868/Y                             -         50 B0N->Y F     AOI22BB_X1M_A7TSULP_C50         2  1.2    83   213    1757      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15811/Y                             -         50 A->Y   R     NAND2_X2M_A7TEHULP_C50          2  1.3   103    94    1851      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15694/Y                             -         50 B->Y   F     NAND2_X2M_A7TEHULP_C50          1  0.5    56   107    1957      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15687/Y                             -         50 A->Y   R     NAND2_X1A_A7TSULP_C50           3  1.5    75    73    2030      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15645/Y                             -         50 A0->Y  F     AOI21_X1P4M_A7TSULP_C50         3  1.4    70    80    2110      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15599/Y                             -         50 A->Y   R     NOR2_X2B_A7TEHULP_C50           2  1.0    92    94    2205      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15594/Y                             -         50 A->Y   F     INV_X1P2B_A7TEHULP_C50          1  0.8    70   104    2308      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15583/Y                             -         50 A->Y   R     NAND2_X2B_A7TEHULP_C50          3  1.9    83    86    2394      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15575/Y                             -         50 A->Y   F     NAND2_X2M_A7TEHULP_C50          1  0.5    54    82    2476      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15567/Y                             -         50 A->Y   R     NAND2_X1A_A7TSULP_C50           2  1.4    75    70    2546      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mul_154_37/g15560/Y                             -         50 B0N->Y R     OAI22BB_X2M_A7TSULP_C50         2  1.7   114   122    2668      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2491/Y                              -         50 A->Y   F     NAND2_X3B_A7TEHULP_C50          3  1.7    85   120    2788      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2484/Y                              -         50 A->Y   R     INV_X2B_A7TEHULP_C50            2  2.1    70    88    2875      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2461/Y                              -         50 A->Y   F     NAND2_X4M_A7TEHULP_C50          2  1.9    77    87    2963      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2457/Y                              -         50 A->Y   R     NOR2_X4B_A7TEHULP_C50           2  1.8    93   101    3064      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2452/Y                              -         50 A->Y   F     NAND2_X2M_A7TEHULP_C50          3  1.8   100   114    3178      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2439/Y                              -         50 A->Y   R     INV_X1P2M_A7TEHULP_C50          2  1.0    58    86    3265      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2436/Y                              -         50 A->Y   F     INV_X1P2M_A7TEHULP_C50          4  2.0    66    78    3342      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_155_40/g2427/Y                              -         50 A0->Y  R     OAI22BB_X1P4M_A7TEHULP_C50      2  1.1   143   140    3482      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mux_178_37/g803/Y                               -         50 B0->Y  R     AO1B2_X4M_A7TEHULP_C50          4  2.9    88   262    3745      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2244/Y                              -         50 A->Y   F     NAND2_X1P4M_A7TEHULP_C50        2  1.0    88   106    3850      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2135/Y                              -         50 B0->Y  R     OAI21_X1M_A7TSULP_C50           3  1.2   137   103    3953      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2108/Y                              -         50 B->Y   F     NAND3_X1M_A7TEHULP_C50          1  0.8   162   198    4151      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2067/Y                              -         50 C0->Y  R     OAI211_X2M_A7TSULP_C50          2  1.0   106   115    4266      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/fopt5/Y                              -         50 A->Y   F     INV_X1M_A7TEHULP_C50            2  1.3    68   104    4370      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/fopt4/Y                              -         50 A->Y   R     INV_X2M_A7TEHULP_C50            5  3.2    95    95    4466      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2056/Y                              -         50 A->Y   F     NAND3_X1P4M_A7TEHULP_C50        1  0.5    97   118    4584      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2046/Y                              -         50 A->Y   R     NAND2_X1B_A7TEHULP_C50          2  1.2   103   113    4697      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/add_180_66/g2036/Y                              -         50 B0N->Y R     OAI22BB_X2M_A7TEHULP_C50        1  0.5    99   208    4905      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mux_180_27/g824/Y                               -         50 A->Y   F     NAND2_X1M_A7TSULP_C50           1  2.8   101   101    5007      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/mux_180_27/g2/Y                                 -         50 A->Y   R     NAND2_X6A_A7TSULP_C50           2 44.2   298   205    5212      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
  u_digtop/u_dsp_top/dsp_rx_u1/dft_top_u1/GEN_DFTS[32].DUAL_DFT_I/SELF_PEN_ACCUMULATOR/u_rf_arm_40ulp_32x48/D[38] (P)       50 -      R     rf_arm_40ulp_32x48              2    -     -     0    5212      -      -      -  -      ss_0p99_m40      -    (-,-)    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved
