#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xd4bb10 .scope module, "ALU_4bit" "ALU_4bit" 2 31;
 .timescale 0 0;
L_0x113e910 .functor NOT 1, L_0x113ef20, C4<0>, C4<0>, C4<0>;
L_0x11413f0/d .functor NOR 1, L_0x1141490, L_0x1141330, L_0x11416a0, L_0x1141580;
L_0x11413f0 .delay (40,40,40) L_0x11413f0/d;
v0x104b3c0_0 .net *"_s31", 0 0, L_0x113ef20; 1 drivers
v0x104b460_0 .net *"_s41", 0 0, L_0x1141490; 1 drivers
v0x104b500_0 .net *"_s43", 0 0, L_0x1141330; 1 drivers
v0x104b5a0_0 .net *"_s45", 0 0, L_0x11416a0; 1 drivers
v0x104b620_0 .net *"_s47", 0 0, L_0x1141580; 1 drivers
v0x104b6c0_0 .net "carryout", 0 0, L_0x113a480; 1 drivers
v0x104b740_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7ff6f1dae638 .resolv tri, L_0x112d240, L_0x1132f10, L_0x1138a10, C4<zzz>;
v0x104b7c0_0 .net8 "int_carryout", 2 0, RS_0x7ff6f1dae638; 3 drivers
v0x104b840_0 .net "invertB", 0 0, v0x104b1b0_0; 1 drivers
v0x104b8c0_0 .net "muxIndex", 2 0, v0x104b230_0; 1 drivers
v0x104b940_0 .net "operandA", 3 0, C4<zzzz>; 0 drivers
v0x104b9e0_0 .net "operandB", 3 0, C4<zzzz>; 0 drivers
v0x104ba80_0 .net "othercontrolsignal", 0 0, v0x104b340_0; 1 drivers
v0x104bb00_0 .net "overflow", 0 0, L_0x113ed20; 1 drivers
RS_0x7ff6f1dae6c8 .resolv tri, L_0x112d110, L_0x1132da0, L_0x113e500, L_0x1141200;
v0x104bc00_0 .net8 "result", 3 0, RS_0x7ff6f1dae6c8; 4 drivers
v0x104bca0_0 .net "resultFirst", 0 0, L_0x11385a0; 1 drivers
v0x104bb80_0 .net "sltValue", 0 0, L_0x1140920; 1 drivers
v0x104be40_0 .net "sub_b", 0 0, L_0x113e910; 1 drivers
v0x104bd20_0 .net "sub_carryout", 0 0, L_0x1140130; 1 drivers
v0x104bf60_0 .net "sub_sumleft", 0 0, L_0x113fa60; 1 drivers
v0x104bec0_0 .net "zero", 0 0, L_0x11413f0; 1 drivers
L_0x112d110 .part/pv L_0x112cbd0, 1, 1, 4;
L_0x112d240 .part/pv L_0x11290e0, 1, 1, 3;
L_0x112d2e0 .part C4<zzzz>, 1, 1;
L_0x112d380 .part C4<zzzz>, 1, 1;
L_0x112d420 .part RS_0x7ff6f1dae638, 0, 1;
L_0x1132da0 .part/pv L_0x1132930, 2, 1, 4;
L_0x1132f10 .part/pv L_0x112ee00, 2, 1, 3;
L_0x1132fb0 .part C4<zzzz>, 2, 1;
L_0x1133050 .part C4<zzzz>, 2, 1;
L_0x1133140 .part RS_0x7ff6f1dae638, 1, 1;
L_0x1138a10 .part/pv L_0x1134b30, 0, 1, 3;
L_0x1138ab0 .part C4<zzzz>, 0, 1;
L_0x1138bc0 .part C4<zzzz>, 0, 1;
L_0x113e500 .part/pv L_0x113df60, 3, 1, 4;
L_0x113e6b0 .part C4<zzzz>, 3, 1;
L_0x113e7e0 .part C4<zzzz>, 3, 1;
L_0x113e9a0 .part RS_0x7ff6f1dae638, 2, 1;
L_0x113ede0 .part RS_0x7ff6f1dae638, 2, 1;
L_0x113ef20 .part C4<zzzz>, 3, 1;
L_0x11402f0 .part C4<zzzz>, 3, 1;
L_0x113ee80 .part RS_0x7ff6f1dae638, 2, 1;
L_0x1141200 .part/pv L_0x11410f0, 0, 1, 4;
L_0x1140390 .part v0x104b230_0, 2, 1;
L_0x1141490 .part RS_0x7ff6f1dae6c8, 0, 1;
L_0x1141330 .part RS_0x7ff6f1dae6c8, 1, 1;
L_0x11416a0 .part RS_0x7ff6f1dae6c8, 2, 1;
L_0x1141580 .part RS_0x7ff6f1dae6c8, 3, 1;
S_0x104b020 .scope module, "controlLUT" "ALUcontrolLUT" 2 45, 2 144, S_0xd4bb10;
 .timescale 0 0;
v0x104b110_0 .alias "ALUcommand", 2 0, v0x104b740_0;
v0x104b1b0_0 .var "invertB", 0 0;
v0x104b230_0 .var "muxindex", 2 0;
v0x104b340_0 .var "othercontrolsignal", 0 0;
E_0x1041a10 .event edge, v0x104b110_0;
S_0x1044720 .scope module, "aluFirst" "ALU_1bit" 2 50, 2 3, S_0xd4bb10;
 .timescale 0 0;
L_0x11332d0/d .functor NOT 1, L_0x1138bc0, C4<0>, C4<0>, C4<0>;
L_0x11332d0 .delay (10,10,10) L_0x11332d0/d;
v0x1043b40_0 .alias "carryin", 0 0, v0x104b840_0;
v0x104a610_0 .net "carryout", 0 0, L_0x1134b30; 1 drivers
v0x104a690_0 .alias "invertB", 0 0, v0x104b840_0;
v0x104a710_0 .alias "muxIndex", 2 0, v0x104b8c0_0;
v0x104a790_0 .net "notB", 0 0, L_0x11332d0; 1 drivers
v0x104a810_0 .net "operandA", 0 0, L_0x1138ab0; 1 drivers
v0x104a890_0 .net "operandB", 0 0, L_0x1138bc0; 1 drivers
v0x104a9a0_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x104aa20_0 .alias "result", 0 0, v0x104bca0_0;
v0x104aaa0_0 .net "trueB", 0 0, L_0x11339b0; 1 drivers
v0x104ab80_0 .net "wAddSub", 0 0, L_0x1134490; 1 drivers
v0x104ac90_0 .net "wNandAnd", 0 0, L_0x1135bf0; 1 drivers
v0x104ae10_0 .net "wNorOr", 0 0, L_0x1136710; 1 drivers
v0x104af20_0 .net "wXor", 0 0, L_0x1135190; 1 drivers
L_0x11386d0 .part v0x104b230_0, 0, 1;
L_0x1138770 .part v0x104b230_0, 1, 1;
L_0x11388a0 .part v0x104b230_0, 2, 1;
S_0x1049d10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1044720;
 .timescale 0 0;
L_0x1133390/d .functor NAND 1, L_0x11332d0, v0x104b1b0_0, C4<1>, C4<1>;
L_0x1133390 .delay (20,20,20) L_0x1133390/d;
L_0x1133470/d .functor NOT 1, L_0x1133390, C4<0>, C4<0>, C4<0>;
L_0x1133470 .delay (10,10,10) L_0x1133470/d;
L_0x1133550/d .functor NOT 1, v0x104b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1133550 .delay (10,10,10) L_0x1133550/d;
L_0x1133610/d .functor NAND 1, L_0x1138bc0, L_0x1133550, C4<1>, C4<1>;
L_0x1133610 .delay (20,20,20) L_0x1133610/d;
L_0x1133720/d .functor NOT 1, L_0x1133610, C4<0>, C4<0>, C4<0>;
L_0x1133720 .delay (10,10,10) L_0x1133720/d;
L_0x1133810/d .functor NOR 1, L_0x1133720, L_0x1133470, C4<0>, C4<0>;
L_0x1133810 .delay (20,20,20) L_0x1133810/d;
L_0x11339b0/d .functor NOT 1, L_0x1133810, C4<0>, C4<0>, C4<0>;
L_0x11339b0 .delay (10,10,10) L_0x11339b0/d;
v0x1049e00_0 .net "and_in0ncom", 0 0, L_0x1133720; 1 drivers
v0x1049ec0_0 .net "and_in1com", 0 0, L_0x1133470; 1 drivers
v0x1049f60_0 .alias "in0", 0 0, v0x104a890_0;
v0x1049fe0_0 .alias "in1", 0 0, v0x104a790_0;
v0x104a060_0 .net "nand_in0ncom", 0 0, L_0x1133610; 1 drivers
v0x104a100_0 .net "nand_in1com", 0 0, L_0x1133390; 1 drivers
v0x104a1a0_0 .net "ncom", 0 0, L_0x1133550; 1 drivers
v0x104a240_0 .net "nor_wire", 0 0, L_0x1133810; 1 drivers
v0x104a330_0 .alias "result", 0 0, v0x104aaa0_0;
v0x104a400_0 .alias "sel0", 0 0, v0x104b840_0;
S_0x1048a20 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1044720;
 .timescale 0 0;
L_0x11345a0/d .functor NAND 1, L_0x1138ab0, L_0x11339b0, C4<1>, C4<1>;
L_0x11345a0 .delay (20,20,20) L_0x11345a0/d;
L_0x1134710/d .functor NOT 1, L_0x11345a0, C4<0>, C4<0>, C4<0>;
L_0x1134710 .delay (10,10,10) L_0x1134710/d;
L_0x1134820/d .functor NAND 1, v0x104b1b0_0, L_0x1133f30, C4<1>, C4<1>;
L_0x1134820 .delay (20,20,20) L_0x1134820/d;
L_0x11348e0/d .functor NOT 1, L_0x1134820, C4<0>, C4<0>, C4<0>;
L_0x11348e0 .delay (10,10,10) L_0x11348e0/d;
L_0x11349f0/d .functor NOR 1, L_0x11348e0, L_0x1134710, C4<0>, C4<0>;
L_0x11349f0 .delay (20,20,20) L_0x11349f0/d;
L_0x1134b30/d .functor NOT 1, L_0x11349f0, C4<0>, C4<0>, C4<0>;
L_0x1134b30 .delay (10,10,10) L_0x1134b30/d;
v0x10495e0_0 .alias "a", 0 0, v0x104a810_0;
v0x10496f0_0 .net "and_ab", 0 0, L_0x1134710; 1 drivers
v0x1049790_0 .net "and_xor_ab_c", 0 0, L_0x11348e0; 1 drivers
v0x1049830_0 .alias "b", 0 0, v0x104aaa0_0;
v0x10498b0_0 .alias "carryin", 0 0, v0x104b840_0;
v0x1049930_0 .alias "carryout", 0 0, v0x104a610_0;
v0x10499f0_0 .net "nand_ab", 0 0, L_0x11345a0; 1 drivers
v0x1049a70_0 .net "nand_xor_ab_c", 0 0, L_0x1134820; 1 drivers
v0x1049b10_0 .net "nco", 0 0, L_0x11349f0; 1 drivers
v0x1049bb0_0 .alias "sum", 0 0, v0x104ab80_0;
v0x1049c90_0 .net "xor_ab", 0 0, L_0x1133f30; 1 drivers
S_0x1049090 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1048a20;
 .timescale 0 0;
L_0x1133b20/d .functor NAND 1, L_0x1138ab0, L_0x11339b0, C4<1>, C4<1>;
L_0x1133b20 .delay (20,20,20) L_0x1133b20/d;
L_0x1133be0/d .functor NOR 1, L_0x1138ab0, L_0x11339b0, C4<0>, C4<0>;
L_0x1133be0 .delay (20,20,20) L_0x1133be0/d;
L_0x1133cc0/d .functor NOT 1, L_0x1133be0, C4<0>, C4<0>, C4<0>;
L_0x1133cc0 .delay (10,10,10) L_0x1133cc0/d;
L_0x1133dd0/d .functor NAND 1, L_0x1133cc0, L_0x1133b20, C4<1>, C4<1>;
L_0x1133dd0 .delay (20,20,20) L_0x1133dd0/d;
L_0x1133f30/d .functor NOT 1, L_0x1133dd0, C4<0>, C4<0>, C4<0>;
L_0x1133f30 .delay (10,10,10) L_0x1133f30/d;
v0x1049180_0 .alias "a", 0 0, v0x104a810_0;
v0x1049220_0 .alias "b", 0 0, v0x104aaa0_0;
v0x10492c0_0 .net "nand_ab", 0 0, L_0x1133b20; 1 drivers
v0x1049360_0 .net "nor_ab", 0 0, L_0x1133be0; 1 drivers
v0x10493e0_0 .net "nxor_ab", 0 0, L_0x1133dd0; 1 drivers
v0x1049480_0 .net "or_ab", 0 0, L_0x1133cc0; 1 drivers
v0x1049560_0 .alias "result", 0 0, v0x1049c90_0;
S_0x1048b10 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1048a20;
 .timescale 0 0;
L_0x1134040/d .functor NAND 1, L_0x1133f30, v0x104b1b0_0, C4<1>, C4<1>;
L_0x1134040 .delay (20,20,20) L_0x1134040/d;
L_0x1134190/d .functor NOR 1, L_0x1133f30, v0x104b1b0_0, C4<0>, C4<0>;
L_0x1134190 .delay (20,20,20) L_0x1134190/d;
L_0x1134270/d .functor NOT 1, L_0x1134190, C4<0>, C4<0>, C4<0>;
L_0x1134270 .delay (10,10,10) L_0x1134270/d;
L_0x1134330/d .functor NAND 1, L_0x1134270, L_0x1134040, C4<1>, C4<1>;
L_0x1134330 .delay (20,20,20) L_0x1134330/d;
L_0x1134490/d .functor NOT 1, L_0x1134330, C4<0>, C4<0>, C4<0>;
L_0x1134490 .delay (10,10,10) L_0x1134490/d;
v0x1048c00_0 .alias "a", 0 0, v0x1049c90_0;
v0x1048ca0_0 .alias "b", 0 0, v0x104b840_0;
v0x1048d20_0 .net "nand_ab", 0 0, L_0x1134040; 1 drivers
v0x1048dc0_0 .net "nor_ab", 0 0, L_0x1134190; 1 drivers
v0x1048e40_0 .net "nxor_ab", 0 0, L_0x1134330; 1 drivers
v0x1048ee0_0 .net "or_ab", 0 0, L_0x1134270; 1 drivers
v0x1048fc0_0 .alias "result", 0 0, v0x104ab80_0;
S_0x10484d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1044720;
 .timescale 0 0;
L_0x1134cf0/d .functor NAND 1, L_0x1138ab0, L_0x1138bc0, C4<1>, C4<1>;
L_0x1134cf0 .delay (20,20,20) L_0x1134cf0/d;
L_0x1134db0/d .functor NOR 1, L_0x1138ab0, L_0x1138bc0, C4<0>, C4<0>;
L_0x1134db0 .delay (20,20,20) L_0x1134db0/d;
L_0x1134f40/d .functor NOT 1, L_0x1134db0, C4<0>, C4<0>, C4<0>;
L_0x1134f40 .delay (10,10,10) L_0x1134f40/d;
L_0x1135030/d .functor NAND 1, L_0x1134f40, L_0x1134cf0, C4<1>, C4<1>;
L_0x1135030 .delay (20,20,20) L_0x1135030/d;
L_0x1135190/d .functor NOT 1, L_0x1135030, C4<0>, C4<0>, C4<0>;
L_0x1135190 .delay (10,10,10) L_0x1135190/d;
v0x10485c0_0 .alias "a", 0 0, v0x104a810_0;
v0x1048640_0 .alias "b", 0 0, v0x104a890_0;
v0x1048710_0 .net "nand_ab", 0 0, L_0x1134cf0; 1 drivers
v0x1048790_0 .net "nor_ab", 0 0, L_0x1134db0; 1 drivers
v0x1048810_0 .net "nxor_ab", 0 0, L_0x1135030; 1 drivers
v0x1048890_0 .net "or_ab", 0 0, L_0x1134f40; 1 drivers
v0x1048950_0 .alias "result", 0 0, v0x104af20_0;
S_0x1047990 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1044720;
 .timescale 0 0;
L_0x11352e0/d .functor NAND 1, L_0x1138ab0, L_0x1138bc0, C4<1>, C4<1>;
L_0x11352e0 .delay (20,20,20) L_0x11352e0/d;
L_0x1135410/d .functor NOT 1, L_0x11352e0, C4<0>, C4<0>, C4<0>;
L_0x1135410 .delay (10,10,10) L_0x1135410/d;
v0x1048180_0 .alias "a", 0 0, v0x104a810_0;
v0x1048220_0 .net "and_ab", 0 0, L_0x1135410; 1 drivers
v0x10482a0_0 .alias "b", 0 0, v0x104a890_0;
v0x1048320_0 .net "nand_ab", 0 0, L_0x11352e0; 1 drivers
v0x10483d0_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1048450_0 .alias "result", 0 0, v0x104ac90_0;
S_0x1047a80 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1047990;
 .timescale 0 0;
L_0x1135560/d .functor NAND 1, L_0x1135410, v0x104b340_0, C4<1>, C4<1>;
L_0x1135560 .delay (20,20,20) L_0x1135560/d;
L_0x1135620/d .functor NOT 1, L_0x1135560, C4<0>, C4<0>, C4<0>;
L_0x1135620 .delay (10,10,10) L_0x1135620/d;
L_0x1135750/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x1135750 .delay (10,10,10) L_0x1135750/d;
L_0x1135810/d .functor NAND 1, L_0x11352e0, L_0x1135750, C4<1>, C4<1>;
L_0x1135810 .delay (20,20,20) L_0x1135810/d;
L_0x1135960/d .functor NOT 1, L_0x1135810, C4<0>, C4<0>, C4<0>;
L_0x1135960 .delay (10,10,10) L_0x1135960/d;
L_0x1135a50/d .functor NOR 1, L_0x1135960, L_0x1135620, C4<0>, C4<0>;
L_0x1135a50 .delay (20,20,20) L_0x1135a50/d;
L_0x1135bf0/d .functor NOT 1, L_0x1135a50, C4<0>, C4<0>, C4<0>;
L_0x1135bf0 .delay (10,10,10) L_0x1135bf0/d;
v0x1038d30_0 .net "and_in0ncom", 0 0, L_0x1135960; 1 drivers
v0x1047b70_0 .net "and_in1com", 0 0, L_0x1135620; 1 drivers
v0x1047bf0_0 .alias "in0", 0 0, v0x1048320_0;
v0x1047c90_0 .alias "in1", 0 0, v0x1048220_0;
v0x1047d10_0 .net "nand_in0ncom", 0 0, L_0x1135810; 1 drivers
v0x1047db0_0 .net "nand_in1com", 0 0, L_0x1135560; 1 drivers
v0x1047e90_0 .net "ncom", 0 0, L_0x1135750; 1 drivers
v0x1047f30_0 .net "nor_wire", 0 0, L_0x1135a50; 1 drivers
v0x1047fd0_0 .alias "result", 0 0, v0x104ac90_0;
v0x10480a0_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x1046d40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1044720;
 .timescale 0 0;
L_0x1135d20/d .functor NOR 1, L_0x1138ab0, L_0x1138bc0, C4<0>, C4<0>;
L_0x1135d20 .delay (20,20,20) L_0x1135d20/d;
L_0x1135e50/d .functor NOT 1, L_0x1135d20, C4<0>, C4<0>, C4<0>;
L_0x1135e50 .delay (10,10,10) L_0x1135e50/d;
v0x10474c0_0 .alias "a", 0 0, v0x104a810_0;
v0x1047560_0 .alias "b", 0 0, v0x104a890_0;
v0x1047600_0 .net "nor_ab", 0 0, L_0x1135d20; 1 drivers
v0x1047680_0 .net "or_ab", 0 0, L_0x1135e50; 1 drivers
v0x1047700_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1038cb0_0 .alias "result", 0 0, v0x104ae10_0;
S_0x1046e30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1046d40;
 .timescale 0 0;
L_0x1135fa0/d .functor NAND 1, L_0x1135e50, v0x104b340_0, C4<1>, C4<1>;
L_0x1135fa0 .delay (20,20,20) L_0x1135fa0/d;
L_0x10be760/d .functor NOT 1, L_0x1135fa0, C4<0>, C4<0>, C4<0>;
L_0x10be760 .delay (10,10,10) L_0x10be760/d;
L_0x1047830/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x1047830 .delay (10,10,10) L_0x1047830/d;
L_0x10478f0/d .functor NAND 1, L_0x1135d20, L_0x1047830, C4<1>, C4<1>;
L_0x10478f0 .delay (20,20,20) L_0x10478f0/d;
L_0x11364a0/d .functor NOT 1, L_0x10478f0, C4<0>, C4<0>, C4<0>;
L_0x11364a0 .delay (10,10,10) L_0x11364a0/d;
L_0x1136590/d .functor NOR 1, L_0x11364a0, L_0x10be760, C4<0>, C4<0>;
L_0x1136590 .delay (20,20,20) L_0x1136590/d;
L_0x1136710/d .functor NOT 1, L_0x1136590, C4<0>, C4<0>, C4<0>;
L_0x1136710 .delay (10,10,10) L_0x1136710/d;
v0x1046f20_0 .net "and_in0ncom", 0 0, L_0x11364a0; 1 drivers
v0x1046fa0_0 .net "and_in1com", 0 0, L_0x10be760; 1 drivers
v0x1047020_0 .alias "in0", 0 0, v0x1047600_0;
v0x10470a0_0 .alias "in1", 0 0, v0x1047680_0;
v0x1047120_0 .net "nand_in0ncom", 0 0, L_0x10478f0; 1 drivers
v0x10471a0_0 .net "nand_in1com", 0 0, L_0x1135fa0; 1 drivers
v0x1047220_0 .net "ncom", 0 0, L_0x1047830; 1 drivers
v0x10472a0_0 .net "nor_wire", 0 0, L_0x1136590; 1 drivers
v0x1047370_0 .alias "result", 0 0, v0x104ae10_0;
v0x1047440_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x1044810 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1044720;
 .timescale 0 0;
v0x10465a0_0 .alias "in0", 0 0, v0x104ab80_0;
v0x1046620_0 .alias "in1", 0 0, v0x104af20_0;
v0x10466d0_0 .alias "in2", 0 0, v0x104ac90_0;
v0x1046780_0 .alias "in3", 0 0, v0x104ae10_0;
v0x1046860_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1046910_0 .alias "result", 0 0, v0x104bca0_0;
v0x1046990_0 .net "sel0", 0 0, L_0x11386d0; 1 drivers
v0x1046a10_0 .net "sel1", 0 0, L_0x1138770; 1 drivers
v0x1046a90_0 .net "sel2", 0 0, L_0x11388a0; 1 drivers
v0x1046b10_0 .net "w0", 0 0, L_0x1136dd0; 1 drivers
v0x1046bf0_0 .net "w1", 0 0, L_0x11374f0; 1 drivers
v0x1046c70_0 .net "w2", 0 0, L_0x1137d40; 1 drivers
S_0x1045e50 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1044810;
 .timescale 0 0;
L_0x1136800/d .functor NAND 1, L_0x1135190, L_0x11386d0, C4<1>, C4<1>;
L_0x1136800 .delay (20,20,20) L_0x1136800/d;
L_0x11368a0/d .functor NOT 1, L_0x1136800, C4<0>, C4<0>, C4<0>;
L_0x11368a0 .delay (10,10,10) L_0x11368a0/d;
L_0x1136990/d .functor NOT 1, L_0x11386d0, C4<0>, C4<0>, C4<0>;
L_0x1136990 .delay (10,10,10) L_0x1136990/d;
L_0x1136ac0/d .functor NAND 1, L_0x1134490, L_0x1136990, C4<1>, C4<1>;
L_0x1136ac0 .delay (20,20,20) L_0x1136ac0/d;
L_0x1136b60/d .functor NOT 1, L_0x1136ac0, C4<0>, C4<0>, C4<0>;
L_0x1136b60 .delay (10,10,10) L_0x1136b60/d;
L_0x1136c50/d .functor NOR 1, L_0x1136b60, L_0x11368a0, C4<0>, C4<0>;
L_0x1136c50 .delay (20,20,20) L_0x1136c50/d;
L_0x1136dd0/d .functor NOT 1, L_0x1136c50, C4<0>, C4<0>, C4<0>;
L_0x1136dd0 .delay (10,10,10) L_0x1136dd0/d;
v0x1045f40_0 .net "and_in0ncom", 0 0, L_0x1136b60; 1 drivers
v0x1046000_0 .net "and_in1com", 0 0, L_0x11368a0; 1 drivers
v0x10460a0_0 .alias "in0", 0 0, v0x104ab80_0;
v0x1046140_0 .alias "in1", 0 0, v0x104af20_0;
v0x10461c0_0 .net "nand_in0ncom", 0 0, L_0x1136ac0; 1 drivers
v0x1046260_0 .net "nand_in1com", 0 0, L_0x1136800; 1 drivers
v0x1046300_0 .net "ncom", 0 0, L_0x1136990; 1 drivers
v0x10463a0_0 .net "nor_wire", 0 0, L_0x1136c50; 1 drivers
v0x1046440_0 .alias "result", 0 0, v0x1046b10_0;
v0x10464c0_0 .alias "sel0", 0 0, v0x1046990_0;
S_0x1045700 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1044810;
 .timescale 0 0;
L_0x1136ec0/d .functor NAND 1, L_0x1136710, L_0x11386d0, C4<1>, C4<1>;
L_0x1136ec0 .delay (20,20,20) L_0x1136ec0/d;
L_0x1136f60/d .functor NOT 1, L_0x1136ec0, C4<0>, C4<0>, C4<0>;
L_0x1136f60 .delay (10,10,10) L_0x1136f60/d;
L_0x1137090/d .functor NOT 1, L_0x11386d0, C4<0>, C4<0>, C4<0>;
L_0x1137090 .delay (10,10,10) L_0x1137090/d;
L_0x1137150/d .functor NAND 1, L_0x1135bf0, L_0x1137090, C4<1>, C4<1>;
L_0x1137150 .delay (20,20,20) L_0x1137150/d;
L_0x1137260/d .functor NOT 1, L_0x1137150, C4<0>, C4<0>, C4<0>;
L_0x1137260 .delay (10,10,10) L_0x1137260/d;
L_0x1137350/d .functor NOR 1, L_0x1137260, L_0x1136f60, C4<0>, C4<0>;
L_0x1137350 .delay (20,20,20) L_0x1137350/d;
L_0x11374f0/d .functor NOT 1, L_0x1137350, C4<0>, C4<0>, C4<0>;
L_0x11374f0 .delay (10,10,10) L_0x11374f0/d;
v0x10457f0_0 .net "and_in0ncom", 0 0, L_0x1137260; 1 drivers
v0x10458b0_0 .net "and_in1com", 0 0, L_0x1136f60; 1 drivers
v0x1045950_0 .alias "in0", 0 0, v0x104ac90_0;
v0x10459f0_0 .alias "in1", 0 0, v0x104ae10_0;
v0x1045a70_0 .net "nand_in0ncom", 0 0, L_0x1137150; 1 drivers
v0x1045b10_0 .net "nand_in1com", 0 0, L_0x1136ec0; 1 drivers
v0x1045bb0_0 .net "ncom", 0 0, L_0x1137090; 1 drivers
v0x1045c50_0 .net "nor_wire", 0 0, L_0x1137350; 1 drivers
v0x1045cf0_0 .alias "result", 0 0, v0x1046bf0_0;
v0x1045d70_0 .alias "sel0", 0 0, v0x1046990_0;
S_0x1044fb0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1044810;
 .timescale 0 0;
L_0x1137620/d .functor NAND 1, L_0x11374f0, L_0x1138770, C4<1>, C4<1>;
L_0x1137620 .delay (20,20,20) L_0x1137620/d;
L_0x1137770/d .functor NOT 1, L_0x1137620, C4<0>, C4<0>, C4<0>;
L_0x1137770 .delay (10,10,10) L_0x1137770/d;
L_0x11378a0/d .functor NOT 1, L_0x1138770, C4<0>, C4<0>, C4<0>;
L_0x11378a0 .delay (10,10,10) L_0x11378a0/d;
L_0x1137960/d .functor NAND 1, L_0x1136dd0, L_0x11378a0, C4<1>, C4<1>;
L_0x1137960 .delay (20,20,20) L_0x1137960/d;
L_0x1137ab0/d .functor NOT 1, L_0x1137960, C4<0>, C4<0>, C4<0>;
L_0x1137ab0 .delay (10,10,10) L_0x1137ab0/d;
L_0x1137ba0/d .functor NOR 1, L_0x1137ab0, L_0x1137770, C4<0>, C4<0>;
L_0x1137ba0 .delay (20,20,20) L_0x1137ba0/d;
L_0x1137d40/d .functor NOT 1, L_0x1137ba0, C4<0>, C4<0>, C4<0>;
L_0x1137d40 .delay (10,10,10) L_0x1137d40/d;
v0x10450a0_0 .net "and_in0ncom", 0 0, L_0x1137ab0; 1 drivers
v0x1045160_0 .net "and_in1com", 0 0, L_0x1137770; 1 drivers
v0x1045200_0 .alias "in0", 0 0, v0x1046b10_0;
v0x10452a0_0 .alias "in1", 0 0, v0x1046bf0_0;
v0x1045320_0 .net "nand_in0ncom", 0 0, L_0x1137960; 1 drivers
v0x10453c0_0 .net "nand_in1com", 0 0, L_0x1137620; 1 drivers
v0x1045460_0 .net "ncom", 0 0, L_0x11378a0; 1 drivers
v0x1045500_0 .net "nor_wire", 0 0, L_0x1137ba0; 1 drivers
v0x10455a0_0 .alias "result", 0 0, v0x1046c70_0;
v0x1045620_0 .alias "sel0", 0 0, v0x1046a10_0;
S_0x1044900 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1044810;
 .timescale 0 0;
L_0x1137e70/d .functor NAND 1, C4<0>, L_0x11388a0, C4<1>, C4<1>;
L_0x1137e70 .delay (20,20,20) L_0x1137e70/d;
L_0x1137fd0/d .functor NOT 1, L_0x1137e70, C4<0>, C4<0>, C4<0>;
L_0x1137fd0 .delay (10,10,10) L_0x1137fd0/d;
L_0x1138100/d .functor NOT 1, L_0x11388a0, C4<0>, C4<0>, C4<0>;
L_0x1138100 .delay (10,10,10) L_0x1138100/d;
L_0x11381c0/d .functor NAND 1, L_0x1137d40, L_0x1138100, C4<1>, C4<1>;
L_0x11381c0 .delay (20,20,20) L_0x11381c0/d;
L_0x1138310/d .functor NOT 1, L_0x11381c0, C4<0>, C4<0>, C4<0>;
L_0x1138310 .delay (10,10,10) L_0x1138310/d;
L_0x1138400/d .functor NOR 1, L_0x1138310, L_0x1137fd0, C4<0>, C4<0>;
L_0x1138400 .delay (20,20,20) L_0x1138400/d;
L_0x11385a0/d .functor NOT 1, L_0x1138400, C4<0>, C4<0>, C4<0>;
L_0x11385a0 .delay (10,10,10) L_0x11385a0/d;
v0x10449f0_0 .net "and_in0ncom", 0 0, L_0x1138310; 1 drivers
v0x1044a70_0 .net "and_in1com", 0 0, L_0x1137fd0; 1 drivers
v0x1044b10_0 .alias "in0", 0 0, v0x1046c70_0;
v0x1044bb0_0 .alias "in1", 0 0, v0x1046860_0;
v0x1044c30_0 .net "nand_in0ncom", 0 0, L_0x11381c0; 1 drivers
v0x1044cd0_0 .net "nand_in1com", 0 0, L_0x1137e70; 1 drivers
v0x1044d70_0 .net "ncom", 0 0, L_0x1138100; 1 drivers
v0x1044e10_0 .net "nor_wire", 0 0, L_0x1138400; 1 drivers
v0x1044eb0_0 .alias "result", 0 0, v0x104bca0_0;
v0x1044f30_0 .alias "sel0", 0 0, v0x1046a90_0;
S_0x103dcb0 .scope module, "aluLast" "ALU_1bit" 2 62, 2 3, S_0xd4bb10;
 .timescale 0 0;
L_0x1133270/d .functor NOT 1, L_0x113e7e0, C4<0>, C4<0>, C4<0>;
L_0x1133270 .delay (10,10,10) L_0x1133270/d;
v0x1043bd0_0 .net "carryin", 0 0, L_0x113e9a0; 1 drivers
v0x1043c70_0 .alias "carryout", 0 0, v0x104b6c0_0;
v0x1043cf0_0 .alias "invertB", 0 0, v0x104b840_0;
v0x1043d70_0 .alias "muxIndex", 2 0, v0x104b8c0_0;
v0x1043e40_0 .net "notB", 0 0, L_0x1133270; 1 drivers
v0x1043ec0_0 .net "operandA", 0 0, L_0x113e6b0; 1 drivers
v0x1043f40_0 .net "operandB", 0 0, L_0x113e7e0; 1 drivers
v0x1044050_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x10440d0_0 .net "result", 0 0, L_0x113df60; 1 drivers
v0x10441a0_0 .net "trueB", 0 0, L_0x1139320; 1 drivers
v0x1044280_0 .net "wAddSub", 0 0, L_0x1139e40; 1 drivers
v0x1044390_0 .net "wNandAnd", 0 0, L_0x113b530; 1 drivers
v0x1044510_0 .net "wNorOr", 0 0, L_0x113bf70; 1 drivers
v0x1044620_0 .net "wXor", 0 0, L_0x113aad0; 1 drivers
L_0x113e090 .part v0x104b230_0, 0, 1;
L_0x113e130 .part v0x104b230_0, 1, 1;
L_0x112d000 .part v0x104b230_0, 2, 1;
S_0x1043390 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x103dcb0;
 .timescale 0 0;
L_0x1138d00/d .functor NAND 1, L_0x1133270, v0x104b1b0_0, C4<1>, C4<1>;
L_0x1138d00 .delay (20,20,20) L_0x1138d00/d;
L_0x1138de0/d .functor NOT 1, L_0x1138d00, C4<0>, C4<0>, C4<0>;
L_0x1138de0 .delay (10,10,10) L_0x1138de0/d;
L_0x1138ec0/d .functor NOT 1, v0x104b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1138ec0 .delay (10,10,10) L_0x1138ec0/d;
L_0x1138f80/d .functor NAND 1, L_0x113e7e0, L_0x1138ec0, C4<1>, C4<1>;
L_0x1138f80 .delay (20,20,20) L_0x1138f80/d;
L_0x1139090/d .functor NOT 1, L_0x1138f80, C4<0>, C4<0>, C4<0>;
L_0x1139090 .delay (10,10,10) L_0x1139090/d;
L_0x1139180/d .functor NOR 1, L_0x1139090, L_0x1138de0, C4<0>, C4<0>;
L_0x1139180 .delay (20,20,20) L_0x1139180/d;
L_0x1139320/d .functor NOT 1, L_0x1139180, C4<0>, C4<0>, C4<0>;
L_0x1139320 .delay (10,10,10) L_0x1139320/d;
v0x1043480_0 .net "and_in0ncom", 0 0, L_0x1139090; 1 drivers
v0x1043520_0 .net "and_in1com", 0 0, L_0x1138de0; 1 drivers
v0x10435c0_0 .alias "in0", 0 0, v0x1043f40_0;
v0x1043640_0 .alias "in1", 0 0, v0x1043e40_0;
v0x10436c0_0 .net "nand_in0ncom", 0 0, L_0x1138f80; 1 drivers
v0x1043760_0 .net "nand_in1com", 0 0, L_0x1138d00; 1 drivers
v0x1043800_0 .net "ncom", 0 0, L_0x1138ec0; 1 drivers
v0x10438a0_0 .net "nor_wire", 0 0, L_0x1139180; 1 drivers
v0x1043990_0 .alias "result", 0 0, v0x10441a0_0;
v0x1043a60_0 .alias "sel0", 0 0, v0x104b840_0;
S_0x10420c0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x103dcb0;
 .timescale 0 0;
L_0x1139f50/d .functor NAND 1, L_0x113e6b0, L_0x1139320, C4<1>, C4<1>;
L_0x1139f50 .delay (20,20,20) L_0x1139f50/d;
L_0x113a0c0/d .functor NOT 1, L_0x1139f50, C4<0>, C4<0>, C4<0>;
L_0x113a0c0 .delay (10,10,10) L_0x113a0c0/d;
L_0x113a1b0/d .functor NAND 1, L_0x113e9a0, L_0x11398a0, C4<1>, C4<1>;
L_0x113a1b0 .delay (20,20,20) L_0x113a1b0/d;
L_0x113a250/d .functor NOT 1, L_0x113a1b0, C4<0>, C4<0>, C4<0>;
L_0x113a250 .delay (10,10,10) L_0x113a250/d;
L_0x113a340/d .functor NOR 1, L_0x113a250, L_0x113a0c0, C4<0>, C4<0>;
L_0x113a340 .delay (20,20,20) L_0x113a340/d;
L_0x113a480/d .functor NOT 1, L_0x113a340, C4<0>, C4<0>, C4<0>;
L_0x113a480 .delay (10,10,10) L_0x113a480/d;
v0x1042ca0_0 .alias "a", 0 0, v0x1043ec0_0;
v0x1042db0_0 .net "and_ab", 0 0, L_0x113a0c0; 1 drivers
v0x1042e50_0 .net "and_xor_ab_c", 0 0, L_0x113a250; 1 drivers
v0x1042ef0_0 .alias "b", 0 0, v0x10441a0_0;
v0x1042f70_0 .alias "carryin", 0 0, v0x1043bd0_0;
v0x1042ff0_0 .alias "carryout", 0 0, v0x104b6c0_0;
v0x10430b0_0 .net "nand_ab", 0 0, L_0x1139f50; 1 drivers
v0x1043130_0 .net "nand_xor_ab_c", 0 0, L_0x113a1b0; 1 drivers
v0x10431b0_0 .net "nco", 0 0, L_0x113a340; 1 drivers
v0x1043230_0 .alias "sum", 0 0, v0x1044280_0;
v0x1043310_0 .net "xor_ab", 0 0, L_0x11398a0; 1 drivers
S_0x1042750 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10420c0;
 .timescale 0 0;
L_0x1139490/d .functor NAND 1, L_0x113e6b0, L_0x1139320, C4<1>, C4<1>;
L_0x1139490 .delay (20,20,20) L_0x1139490/d;
L_0x1139550/d .functor NOR 1, L_0x113e6b0, L_0x1139320, C4<0>, C4<0>;
L_0x1139550 .delay (20,20,20) L_0x1139550/d;
L_0x1139630/d .functor NOT 1, L_0x1139550, C4<0>, C4<0>, C4<0>;
L_0x1139630 .delay (10,10,10) L_0x1139630/d;
L_0x1139740/d .functor NAND 1, L_0x1139630, L_0x1139490, C4<1>, C4<1>;
L_0x1139740 .delay (20,20,20) L_0x1139740/d;
L_0x11398a0/d .functor NOT 1, L_0x1139740, C4<0>, C4<0>, C4<0>;
L_0x11398a0 .delay (10,10,10) L_0x11398a0/d;
v0x1042840_0 .alias "a", 0 0, v0x1043ec0_0;
v0x10428e0_0 .alias "b", 0 0, v0x10441a0_0;
v0x1042980_0 .net "nand_ab", 0 0, L_0x1139490; 1 drivers
v0x1042a20_0 .net "nor_ab", 0 0, L_0x1139550; 1 drivers
v0x1042aa0_0 .net "nxor_ab", 0 0, L_0x1139740; 1 drivers
v0x1042b40_0 .net "or_ab", 0 0, L_0x1139630; 1 drivers
v0x1042c20_0 .alias "result", 0 0, v0x1043310_0;
S_0x10421b0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10420c0;
 .timescale 0 0;
L_0x11399b0/d .functor NAND 1, L_0x11398a0, L_0x113e9a0, C4<1>, C4<1>;
L_0x11399b0 .delay (20,20,20) L_0x11399b0/d;
L_0x1139b00/d .functor NOR 1, L_0x11398a0, L_0x113e9a0, C4<0>, C4<0>;
L_0x1139b00 .delay (20,20,20) L_0x1139b00/d;
L_0x1139c70/d .functor NOT 1, L_0x1139b00, C4<0>, C4<0>, C4<0>;
L_0x1139c70 .delay (10,10,10) L_0x1139c70/d;
L_0x1139d30/d .functor NAND 1, L_0x1139c70, L_0x11399b0, C4<1>, C4<1>;
L_0x1139d30 .delay (20,20,20) L_0x1139d30/d;
L_0x1139e40/d .functor NOT 1, L_0x1139d30, C4<0>, C4<0>, C4<0>;
L_0x1139e40 .delay (10,10,10) L_0x1139e40/d;
v0x10422a0_0 .alias "a", 0 0, v0x1043310_0;
v0x1042340_0 .alias "b", 0 0, v0x1043bd0_0;
v0x10423e0_0 .net "nand_ab", 0 0, L_0x11399b0; 1 drivers
v0x1042480_0 .net "nor_ab", 0 0, L_0x1139b00; 1 drivers
v0x1042500_0 .net "nxor_ab", 0 0, L_0x1139d30; 1 drivers
v0x10425a0_0 .net "or_ab", 0 0, L_0x1139c70; 1 drivers
v0x1042680_0 .alias "result", 0 0, v0x1044280_0;
S_0x1041b70 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x103dcb0;
 .timescale 0 0;
L_0x113a610/d .functor NAND 1, L_0x113e6b0, L_0x113e7e0, C4<1>, C4<1>;
L_0x113a610 .delay (20,20,20) L_0x113a610/d;
L_0x113a6f0/d .functor NOR 1, L_0x113e6b0, L_0x113e7e0, C4<0>, C4<0>;
L_0x113a6f0 .delay (20,20,20) L_0x113a6f0/d;
L_0x113a880/d .functor NOT 1, L_0x113a6f0, C4<0>, C4<0>, C4<0>;
L_0x113a880 .delay (10,10,10) L_0x113a880/d;
L_0x113a970/d .functor NAND 1, L_0x113a880, L_0x113a610, C4<1>, C4<1>;
L_0x113a970 .delay (20,20,20) L_0x113a970/d;
L_0x113aad0/d .functor NOT 1, L_0x113a970, C4<0>, C4<0>, C4<0>;
L_0x113aad0 .delay (10,10,10) L_0x113aad0/d;
v0x1041c60_0 .alias "a", 0 0, v0x1043ec0_0;
v0x1041ce0_0 .alias "b", 0 0, v0x1043f40_0;
v0x1041db0_0 .net "nand_ab", 0 0, L_0x113a610; 1 drivers
v0x1041e30_0 .net "nor_ab", 0 0, L_0x113a6f0; 1 drivers
v0x1041eb0_0 .net "nxor_ab", 0 0, L_0x113a970; 1 drivers
v0x1041f30_0 .net "or_ab", 0 0, L_0x113a880; 1 drivers
v0x1041ff0_0 .alias "result", 0 0, v0x1044620_0;
S_0x1040f80 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x103dcb0;
 .timescale 0 0;
L_0x113ac20/d .functor NAND 1, L_0x113e6b0, L_0x113e7e0, C4<1>, C4<1>;
L_0x113ac20 .delay (20,20,20) L_0x113ac20/d;
L_0x113ad50/d .functor NOT 1, L_0x113ac20, C4<0>, C4<0>, C4<0>;
L_0x113ad50 .delay (10,10,10) L_0x113ad50/d;
v0x10417f0_0 .alias "a", 0 0, v0x1043ec0_0;
v0x1041890_0 .net "and_ab", 0 0, L_0x113ad50; 1 drivers
v0x1041910_0 .alias "b", 0 0, v0x1043f40_0;
v0x1041990_0 .net "nand_ab", 0 0, L_0x113ac20; 1 drivers
v0x1041a70_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1041af0_0 .alias "result", 0 0, v0x1044390_0;
S_0x1041070 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1040f80;
 .timescale 0 0;
L_0x113aea0/d .functor NAND 1, L_0x113ad50, v0x104b340_0, C4<1>, C4<1>;
L_0x113aea0 .delay (20,20,20) L_0x113aea0/d;
L_0x113af60/d .functor NOT 1, L_0x113aea0, C4<0>, C4<0>, C4<0>;
L_0x113af60 .delay (10,10,10) L_0x113af60/d;
L_0x113b090/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x113b090 .delay (10,10,10) L_0x113b090/d;
L_0x113b150/d .functor NAND 1, L_0x113ac20, L_0x113b090, C4<1>, C4<1>;
L_0x113b150 .delay (20,20,20) L_0x113b150/d;
L_0x113b2a0/d .functor NOT 1, L_0x113b150, C4<0>, C4<0>, C4<0>;
L_0x113b2a0 .delay (10,10,10) L_0x113b2a0/d;
L_0x113b390/d .functor NOR 1, L_0x113b2a0, L_0x113af60, C4<0>, C4<0>;
L_0x113b390 .delay (20,20,20) L_0x113b390/d;
L_0x113b530/d .functor NOT 1, L_0x113b390, C4<0>, C4<0>, C4<0>;
L_0x113b530 .delay (10,10,10) L_0x113b530/d;
v0x1041160_0 .net "and_in0ncom", 0 0, L_0x113b2a0; 1 drivers
v0x10411e0_0 .net "and_in1com", 0 0, L_0x113af60; 1 drivers
v0x1041260_0 .alias "in0", 0 0, v0x1041990_0;
v0x1041300_0 .alias "in1", 0 0, v0x1041890_0;
v0x1041380_0 .net "nand_in0ncom", 0 0, L_0x113b150; 1 drivers
v0x1041420_0 .net "nand_in1com", 0 0, L_0x113aea0; 1 drivers
v0x1041500_0 .net "ncom", 0 0, L_0x113b090; 1 drivers
v0x10415a0_0 .net "nor_wire", 0 0, L_0x113b390; 1 drivers
v0x1041640_0 .alias "result", 0 0, v0x1044390_0;
v0x1041710_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x10404e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x103dcb0;
 .timescale 0 0;
L_0x113b660/d .functor NOR 1, L_0x113e6b0, L_0x113e7e0, C4<0>, C4<0>;
L_0x113b660 .delay (20,20,20) L_0x113b660/d;
L_0x113b790/d .functor NOT 1, L_0x113b660, C4<0>, C4<0>, C4<0>;
L_0x113b790 .delay (10,10,10) L_0x113b790/d;
v0x1040c60_0 .alias "a", 0 0, v0x1043ec0_0;
v0x1040ce0_0 .alias "b", 0 0, v0x1043f40_0;
v0x1040d80_0 .net "nor_ab", 0 0, L_0x113b660; 1 drivers
v0x1040e00_0 .net "or_ab", 0 0, L_0x113b790; 1 drivers
v0x1040e80_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1040f00_0 .alias "result", 0 0, v0x1044510_0;
S_0x10405d0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10404e0;
 .timescale 0 0;
L_0x113b8e0/d .functor NAND 1, L_0x113b790, v0x104b340_0, C4<1>, C4<1>;
L_0x113b8e0 .delay (20,20,20) L_0x113b8e0/d;
L_0x113b9a0/d .functor NOT 1, L_0x113b8e0, C4<0>, C4<0>, C4<0>;
L_0x113b9a0 .delay (10,10,10) L_0x113b9a0/d;
L_0x113bad0/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x113bad0 .delay (10,10,10) L_0x113bad0/d;
L_0x113bb90/d .functor NAND 1, L_0x113b660, L_0x113bad0, C4<1>, C4<1>;
L_0x113bb90 .delay (20,20,20) L_0x113bb90/d;
L_0x113bce0/d .functor NOT 1, L_0x113bb90, C4<0>, C4<0>, C4<0>;
L_0x113bce0 .delay (10,10,10) L_0x113bce0/d;
L_0x113bdd0/d .functor NOR 1, L_0x113bce0, L_0x113b9a0, C4<0>, C4<0>;
L_0x113bdd0 .delay (20,20,20) L_0x113bdd0/d;
L_0x113bf70/d .functor NOT 1, L_0x113bdd0, C4<0>, C4<0>, C4<0>;
L_0x113bf70 .delay (10,10,10) L_0x113bf70/d;
v0x10406c0_0 .net "and_in0ncom", 0 0, L_0x113bce0; 1 drivers
v0x1040740_0 .net "and_in1com", 0 0, L_0x113b9a0; 1 drivers
v0x10407c0_0 .alias "in0", 0 0, v0x1040d80_0;
v0x1040840_0 .alias "in1", 0 0, v0x1040e00_0;
v0x10408c0_0 .net "nand_in0ncom", 0 0, L_0x113bb90; 1 drivers
v0x1040940_0 .net "nand_in1com", 0 0, L_0x113b8e0; 1 drivers
v0x10409c0_0 .net "ncom", 0 0, L_0x113bad0; 1 drivers
v0x1040a40_0 .net "nor_wire", 0 0, L_0x113bdd0; 1 drivers
v0x1040b10_0 .alias "result", 0 0, v0x1044510_0;
v0x1040be0_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x103dda0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x103dcb0;
 .timescale 0 0;
v0x103fc90_0 .alias "in0", 0 0, v0x1044280_0;
v0x103fd40_0 .alias "in1", 0 0, v0x1044620_0;
v0x103fdf0_0 .alias "in2", 0 0, v0x1044390_0;
v0x103fea0_0 .alias "in3", 0 0, v0x1044510_0;
v0x103ff80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1040030_0 .alias "result", 0 0, v0x10440d0_0;
v0x10400b0_0 .net "sel0", 0 0, L_0x113e090; 1 drivers
v0x1040130_0 .net "sel1", 0 0, L_0x113e130; 1 drivers
v0x10401b0_0 .net "sel2", 0 0, L_0x112d000; 1 drivers
v0x1040260_0 .net "w0", 0 0, L_0x113c730; 1 drivers
v0x1040340_0 .net "w1", 0 0, L_0x113ceb0; 1 drivers
v0x1040410_0 .net "w2", 0 0, L_0x113d700; 1 drivers
S_0x103f4e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x103dda0;
 .timescale 0 0;
L_0x113c0a0/d .functor NAND 1, L_0x113aad0, L_0x113e090, C4<1>, C4<1>;
L_0x113c0a0 .delay (20,20,20) L_0x113c0a0/d;
L_0x113c160/d .functor NOT 1, L_0x113c0a0, C4<0>, C4<0>, C4<0>;
L_0x113c160 .delay (10,10,10) L_0x113c160/d;
L_0x113c290/d .functor NOT 1, L_0x113e090, C4<0>, C4<0>, C4<0>;
L_0x113c290 .delay (10,10,10) L_0x113c290/d;
L_0x113c3e0/d .functor NAND 1, L_0x1139e40, L_0x113c290, C4<1>, C4<1>;
L_0x113c3e0 .delay (20,20,20) L_0x113c3e0/d;
L_0x113c4a0/d .functor NOT 1, L_0x113c3e0, C4<0>, C4<0>, C4<0>;
L_0x113c4a0 .delay (10,10,10) L_0x113c4a0/d;
L_0x113c590/d .functor NOR 1, L_0x113c4a0, L_0x113c160, C4<0>, C4<0>;
L_0x113c590 .delay (20,20,20) L_0x113c590/d;
L_0x113c730/d .functor NOT 1, L_0x113c590, C4<0>, C4<0>, C4<0>;
L_0x113c730 .delay (10,10,10) L_0x113c730/d;
v0x103f5d0_0 .net "and_in0ncom", 0 0, L_0x113c4a0; 1 drivers
v0x103f690_0 .net "and_in1com", 0 0, L_0x113c160; 1 drivers
v0x103f730_0 .alias "in0", 0 0, v0x1044280_0;
v0x103f7d0_0 .alias "in1", 0 0, v0x1044620_0;
v0x103f880_0 .net "nand_in0ncom", 0 0, L_0x113c3e0; 1 drivers
v0x103f920_0 .net "nand_in1com", 0 0, L_0x113c0a0; 1 drivers
v0x103f9c0_0 .net "ncom", 0 0, L_0x113c290; 1 drivers
v0x103fa60_0 .net "nor_wire", 0 0, L_0x113c590; 1 drivers
v0x103fb00_0 .alias "result", 0 0, v0x1040260_0;
v0x103fb80_0 .alias "sel0", 0 0, v0x10400b0_0;
S_0x103ed90 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x103dda0;
 .timescale 0 0;
L_0x113c860/d .functor NAND 1, L_0x113bf70, L_0x113e090, C4<1>, C4<1>;
L_0x113c860 .delay (20,20,20) L_0x113c860/d;
L_0x113c920/d .functor NOT 1, L_0x113c860, C4<0>, C4<0>, C4<0>;
L_0x113c920 .delay (10,10,10) L_0x113c920/d;
L_0x113ca50/d .functor NOT 1, L_0x113e090, C4<0>, C4<0>, C4<0>;
L_0x113ca50 .delay (10,10,10) L_0x113ca50/d;
L_0x113cb10/d .functor NAND 1, L_0x113b530, L_0x113ca50, C4<1>, C4<1>;
L_0x113cb10 .delay (20,20,20) L_0x113cb10/d;
L_0x113cc20/d .functor NOT 1, L_0x113cb10, C4<0>, C4<0>, C4<0>;
L_0x113cc20 .delay (10,10,10) L_0x113cc20/d;
L_0x113cd10/d .functor NOR 1, L_0x113cc20, L_0x113c920, C4<0>, C4<0>;
L_0x113cd10 .delay (20,20,20) L_0x113cd10/d;
L_0x113ceb0/d .functor NOT 1, L_0x113cd10, C4<0>, C4<0>, C4<0>;
L_0x113ceb0 .delay (10,10,10) L_0x113ceb0/d;
v0x103ee80_0 .net "and_in0ncom", 0 0, L_0x113cc20; 1 drivers
v0x103ef40_0 .net "and_in1com", 0 0, L_0x113c920; 1 drivers
v0x103efe0_0 .alias "in0", 0 0, v0x1044390_0;
v0x103f080_0 .alias "in1", 0 0, v0x1044510_0;
v0x103f100_0 .net "nand_in0ncom", 0 0, L_0x113cb10; 1 drivers
v0x103f1a0_0 .net "nand_in1com", 0 0, L_0x113c860; 1 drivers
v0x103f240_0 .net "ncom", 0 0, L_0x113ca50; 1 drivers
v0x103f2e0_0 .net "nor_wire", 0 0, L_0x113cd10; 1 drivers
v0x103f380_0 .alias "result", 0 0, v0x1040340_0;
v0x103f400_0 .alias "sel0", 0 0, v0x10400b0_0;
S_0x103e640 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x103dda0;
 .timescale 0 0;
L_0x113cfe0/d .functor NAND 1, L_0x113ceb0, L_0x113e130, C4<1>, C4<1>;
L_0x113cfe0 .delay (20,20,20) L_0x113cfe0/d;
L_0x113d130/d .functor NOT 1, L_0x113cfe0, C4<0>, C4<0>, C4<0>;
L_0x113d130 .delay (10,10,10) L_0x113d130/d;
L_0x113d260/d .functor NOT 1, L_0x113e130, C4<0>, C4<0>, C4<0>;
L_0x113d260 .delay (10,10,10) L_0x113d260/d;
L_0x113d320/d .functor NAND 1, L_0x113c730, L_0x113d260, C4<1>, C4<1>;
L_0x113d320 .delay (20,20,20) L_0x113d320/d;
L_0x113d470/d .functor NOT 1, L_0x113d320, C4<0>, C4<0>, C4<0>;
L_0x113d470 .delay (10,10,10) L_0x113d470/d;
L_0x113d560/d .functor NOR 1, L_0x113d470, L_0x113d130, C4<0>, C4<0>;
L_0x113d560 .delay (20,20,20) L_0x113d560/d;
L_0x113d700/d .functor NOT 1, L_0x113d560, C4<0>, C4<0>, C4<0>;
L_0x113d700 .delay (10,10,10) L_0x113d700/d;
v0x103e730_0 .net "and_in0ncom", 0 0, L_0x113d470; 1 drivers
v0x103e7f0_0 .net "and_in1com", 0 0, L_0x113d130; 1 drivers
v0x103e890_0 .alias "in0", 0 0, v0x1040260_0;
v0x103e930_0 .alias "in1", 0 0, v0x1040340_0;
v0x103e9b0_0 .net "nand_in0ncom", 0 0, L_0x113d320; 1 drivers
v0x103ea50_0 .net "nand_in1com", 0 0, L_0x113cfe0; 1 drivers
v0x103eaf0_0 .net "ncom", 0 0, L_0x113d260; 1 drivers
v0x103eb90_0 .net "nor_wire", 0 0, L_0x113d560; 1 drivers
v0x103ec30_0 .alias "result", 0 0, v0x1040410_0;
v0x103ecb0_0 .alias "sel0", 0 0, v0x1040130_0;
S_0x103de90 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x103dda0;
 .timescale 0 0;
L_0x113d830/d .functor NAND 1, C4<0>, L_0x112d000, C4<1>, C4<1>;
L_0x113d830 .delay (20,20,20) L_0x113d830/d;
L_0x113d990/d .functor NOT 1, L_0x113d830, C4<0>, C4<0>, C4<0>;
L_0x113d990 .delay (10,10,10) L_0x113d990/d;
L_0x113dac0/d .functor NOT 1, L_0x112d000, C4<0>, C4<0>, C4<0>;
L_0x113dac0 .delay (10,10,10) L_0x113dac0/d;
L_0x113db80/d .functor NAND 1, L_0x113d700, L_0x113dac0, C4<1>, C4<1>;
L_0x113db80 .delay (20,20,20) L_0x113db80/d;
L_0x113dcd0/d .functor NOT 1, L_0x113db80, C4<0>, C4<0>, C4<0>;
L_0x113dcd0 .delay (10,10,10) L_0x113dcd0/d;
L_0x113ddc0/d .functor NOR 1, L_0x113dcd0, L_0x113d990, C4<0>, C4<0>;
L_0x113ddc0 .delay (20,20,20) L_0x113ddc0/d;
L_0x113df60/d .functor NOT 1, L_0x113ddc0, C4<0>, C4<0>, C4<0>;
L_0x113df60 .delay (10,10,10) L_0x113df60/d;
v0x103df80_0 .net "and_in0ncom", 0 0, L_0x113dcd0; 1 drivers
v0x103e020_0 .net "and_in1com", 0 0, L_0x113d990; 1 drivers
v0x103e0c0_0 .alias "in0", 0 0, v0x1040410_0;
v0x103e160_0 .alias "in1", 0 0, v0x103ff80_0;
v0x103e1e0_0 .net "nand_in0ncom", 0 0, L_0x113db80; 1 drivers
v0x103e280_0 .net "nand_in1com", 0 0, L_0x113d830; 1 drivers
v0x103e360_0 .net "ncom", 0 0, L_0x113dac0; 1 drivers
v0x103e400_0 .net "nor_wire", 0 0, L_0x113ddc0; 1 drivers
v0x103e4a0_0 .alias "result", 0 0, v0x10440d0_0;
v0x103e540_0 .alias "sel0", 0 0, v0x10401b0_0;
S_0x103d780 .scope module, "xor_overflow" "xor_1bit" 2 65, 5 35, S_0xd4bb10;
 .timescale 0 0;
L_0x113ea40/d .functor NAND 1, L_0x113ede0, L_0x113a480, C4<1>, C4<1>;
L_0x113ea40 .delay (20,20,20) L_0x113ea40/d;
L_0x113eae0/d .functor NOR 1, L_0x113ede0, L_0x113a480, C4<0>, C4<0>;
L_0x113eae0 .delay (20,20,20) L_0x113eae0/d;
L_0x113eba0/d .functor NOT 1, L_0x113eae0, C4<0>, C4<0>, C4<0>;
L_0x113eba0 .delay (10,10,10) L_0x113eba0/d;
L_0x113ec60/d .functor NAND 1, L_0x113eba0, L_0x113ea40, C4<1>, C4<1>;
L_0x113ec60 .delay (20,20,20) L_0x113ec60/d;
L_0x113ed20/d .functor NOT 1, L_0x113ec60, C4<0>, C4<0>, C4<0>;
L_0x113ed20 .delay (10,10,10) L_0x113ed20/d;
v0x103d870_0 .net "a", 0 0, L_0x113ede0; 1 drivers
v0x103d930_0 .alias "b", 0 0, v0x104b6c0_0;
v0x103d9d0_0 .net "nand_ab", 0 0, L_0x113ea40; 1 drivers
v0x103da70_0 .net "nor_ab", 0 0, L_0x113eae0; 1 drivers
v0x103daf0_0 .net "nxor_ab", 0 0, L_0x113ec60; 1 drivers
v0x103db90_0 .net "or_ab", 0 0, L_0x113eba0; 1 drivers
v0x103dc30_0 .alias "result", 0 0, v0x104bb00_0;
S_0x103c500 .scope module, "aluSub" "adder_1bit" 2 70, 4 1, S_0xd4bb10;
 .timescale 0 0;
L_0x113fbb0/d .functor NAND 1, L_0x11402f0, L_0x113e910, C4<1>, C4<1>;
L_0x113fbb0 .delay (20,20,20) L_0x113fbb0/d;
L_0x113fd00/d .functor NOT 1, L_0x113fbb0, C4<0>, C4<0>, C4<0>;
L_0x113fd00 .delay (10,10,10) L_0x113fd00/d;
L_0x113fde0/d .functor NAND 1, L_0x113ee80, L_0x113f4b0, C4<1>, C4<1>;
L_0x113fde0 .delay (20,20,20) L_0x113fde0/d;
L_0x113ff30/d .functor NOT 1, L_0x113fde0, C4<0>, C4<0>, C4<0>;
L_0x113ff30 .delay (10,10,10) L_0x113ff30/d;
L_0x113fff0/d .functor NOR 1, L_0x113ff30, L_0x113fd00, C4<0>, C4<0>;
L_0x113fff0 .delay (20,20,20) L_0x113fff0/d;
L_0x1140130/d .functor NOT 1, L_0x113fff0, C4<0>, C4<0>, C4<0>;
L_0x1140130 .delay (10,10,10) L_0x1140130/d;
v0x103d090_0 .net "a", 0 0, L_0x11402f0; 1 drivers
v0x103d110_0 .net "and_ab", 0 0, L_0x113fd00; 1 drivers
v0x103d190_0 .net "and_xor_ab_c", 0 0, L_0x113ff30; 1 drivers
v0x103d230_0 .alias "b", 0 0, v0x104be40_0;
v0x103d310_0 .net "carryin", 0 0, L_0x113ee80; 1 drivers
v0x103d3c0_0 .alias "carryout", 0 0, v0x104bd20_0;
v0x103d480_0 .net "nand_ab", 0 0, L_0x113fbb0; 1 drivers
v0x103d500_0 .net "nand_xor_ab_c", 0 0, L_0x113fde0; 1 drivers
v0x103d580_0 .net "nco", 0 0, L_0x113fff0; 1 drivers
v0x103d620_0 .alias "sum", 0 0, v0x104bf60_0;
v0x103d700_0 .net "xor_ab", 0 0, L_0x113f4b0; 1 drivers
S_0x103cb40 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x103c500;
 .timescale 0 0;
L_0x113f010/d .functor NAND 1, L_0x11402f0, L_0x113e910, C4<1>, C4<1>;
L_0x113f010 .delay (20,20,20) L_0x113f010/d;
L_0x113f1b0/d .functor NOR 1, L_0x11402f0, L_0x113e910, C4<0>, C4<0>;
L_0x113f1b0 .delay (20,20,20) L_0x113f1b0/d;
L_0x113f290/d .functor NOT 1, L_0x113f1b0, C4<0>, C4<0>, C4<0>;
L_0x113f290 .delay (10,10,10) L_0x113f290/d;
L_0x113f350/d .functor NAND 1, L_0x113f290, L_0x113f010, C4<1>, C4<1>;
L_0x113f350 .delay (20,20,20) L_0x113f350/d;
L_0x113f4b0/d .functor NOT 1, L_0x113f350, C4<0>, C4<0>, C4<0>;
L_0x113f4b0 .delay (10,10,10) L_0x113f4b0/d;
v0x103cc30_0 .alias "a", 0 0, v0x103d090_0;
v0x103ccd0_0 .alias "b", 0 0, v0x104be40_0;
v0x103cd70_0 .net "nand_ab", 0 0, L_0x113f010; 1 drivers
v0x103ce10_0 .net "nor_ab", 0 0, L_0x113f1b0; 1 drivers
v0x103ce90_0 .net "nxor_ab", 0 0, L_0x113f350; 1 drivers
v0x103cf30_0 .net "or_ab", 0 0, L_0x113f290; 1 drivers
v0x103d010_0 .alias "result", 0 0, v0x103d700_0;
S_0x103c5f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x103c500;
 .timescale 0 0;
L_0x113f5c0/d .functor NAND 1, L_0x113f4b0, L_0x113ee80, C4<1>, C4<1>;
L_0x113f5c0 .delay (20,20,20) L_0x113f5c0/d;
L_0x113f710/d .functor NOR 1, L_0x113f4b0, L_0x113ee80, C4<0>, C4<0>;
L_0x113f710 .delay (20,20,20) L_0x113f710/d;
L_0x113f7f0/d .functor NOT 1, L_0x113f710, C4<0>, C4<0>, C4<0>;
L_0x113f7f0 .delay (10,10,10) L_0x113f7f0/d;
L_0x113f900/d .functor NAND 1, L_0x113f7f0, L_0x113f5c0, C4<1>, C4<1>;
L_0x113f900 .delay (20,20,20) L_0x113f900/d;
L_0x113fa60/d .functor NOT 1, L_0x113f900, C4<0>, C4<0>, C4<0>;
L_0x113fa60 .delay (10,10,10) L_0x113fa60/d;
v0x103c6e0_0 .alias "a", 0 0, v0x103d700_0;
v0x103c780_0 .alias "b", 0 0, v0x103d310_0;
v0x103c820_0 .net "nand_ab", 0 0, L_0x113f5c0; 1 drivers
v0x103c8c0_0 .net "nor_ab", 0 0, L_0x113f710; 1 drivers
v0x103c940_0 .net "nxor_ab", 0 0, L_0x113f900; 1 drivers
v0x103c9e0_0 .net "or_ab", 0 0, L_0x113f7f0; 1 drivers
v0x103cac0_0 .alias "result", 0 0, v0x104bf60_0;
S_0x103bfd0 .scope module, "xor_slt" "xor_1bit" 2 74, 5 35, S_0xd4bb10;
 .timescale 0 0;
L_0x11331e0/d .functor NAND 1, L_0x113fa60, L_0x113ed20, C4<1>, C4<1>;
L_0x11331e0 .delay (20,20,20) L_0x11331e0/d;
L_0x1140620/d .functor NOR 1, L_0x113fa60, L_0x113ed20, C4<0>, C4<0>;
L_0x1140620 .delay (20,20,20) L_0x1140620/d;
L_0x1140700/d .functor NOT 1, L_0x1140620, C4<0>, C4<0>, C4<0>;
L_0x1140700 .delay (10,10,10) L_0x1140700/d;
L_0x11407c0/d .functor NAND 1, L_0x1140700, L_0x11331e0, C4<1>, C4<1>;
L_0x11407c0 .delay (20,20,20) L_0x11407c0/d;
L_0x1140920/d .functor NOT 1, L_0x11407c0, C4<0>, C4<0>, C4<0>;
L_0x1140920 .delay (10,10,10) L_0x1140920/d;
v0x103c0c0_0 .alias "a", 0 0, v0x104bf60_0;
v0x103c180_0 .alias "b", 0 0, v0x104bb00_0;
v0x103c220_0 .net "nand_ab", 0 0, L_0x11331e0; 1 drivers
v0x103c2c0_0 .net "nor_ab", 0 0, L_0x1140620; 1 drivers
v0x103c340_0 .net "nxor_ab", 0 0, L_0x11407c0; 1 drivers
v0x103c3e0_0 .net "or_ab", 0 0, L_0x1140700; 1 drivers
v0x103c480_0 .alias "result", 0 0, v0x104bb80_0;
S_0x103b920 .scope module, "sltOut" "mux_1bit" 2 75, 3 2, S_0xd4bb10;
 .timescale 0 0;
L_0x1140a30/d .functor NAND 1, L_0x1140920, L_0x1140390, C4<1>, C4<1>;
L_0x1140a30 .delay (20,20,20) L_0x1140a30/d;
L_0x1140b60/d .functor NOT 1, L_0x1140a30, C4<0>, C4<0>, C4<0>;
L_0x1140b60 .delay (10,10,10) L_0x1140b60/d;
L_0x1140c40/d .functor NOT 1, L_0x1140390, C4<0>, C4<0>, C4<0>;
L_0x1140c40 .delay (10,10,10) L_0x1140c40/d;
L_0x1140d50/d .functor NAND 1, L_0x11385a0, L_0x1140c40, C4<1>, C4<1>;
L_0x1140d50 .delay (20,20,20) L_0x1140d50/d;
L_0x1140e60/d .functor NOT 1, L_0x1140d50, C4<0>, C4<0>, C4<0>;
L_0x1140e60 .delay (10,10,10) L_0x1140e60/d;
L_0x1140f50/d .functor NOR 1, L_0x1140e60, L_0x1140b60, C4<0>, C4<0>;
L_0x1140f50 .delay (20,20,20) L_0x1140f50/d;
L_0x11410f0/d .functor NOT 1, L_0x1140f50, C4<0>, C4<0>, C4<0>;
L_0x11410f0 .delay (10,10,10) L_0x11410f0/d;
v0x103ba10_0 .net "and_in0ncom", 0 0, L_0x1140e60; 1 drivers
v0x103ba90_0 .net "and_in1com", 0 0, L_0x1140b60; 1 drivers
v0x103bb10_0 .alias "in0", 0 0, v0x104bca0_0;
v0x103bb90_0 .alias "in1", 0 0, v0x104bb80_0;
v0x103bc10_0 .net "nand_in0ncom", 0 0, L_0x1140d50; 1 drivers
v0x103bcb0_0 .net "nand_in1com", 0 0, L_0x1140a30; 1 drivers
v0x103bd50_0 .net "ncom", 0 0, L_0x1140c40; 1 drivers
v0x103bdf0_0 .net "nor_wire", 0 0, L_0x1140f50; 1 drivers
v0x103be90_0 .net "result", 0 0, L_0x11410f0; 1 drivers
v0x103bf30_0 .net "sel0", 0 0, L_0x1140390; 1 drivers
S_0x1034e60 .scope generate, "ALU4[1]" "ALU4[1]" 2 55, 2 55, S_0xd4bb10;
 .timescale 0 0;
P_0x10337f8 .param/l "i" 2 55, +C4<01>;
S_0x1034f90 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x1034e60;
 .timescale 0 0;
L_0x1127770/d .functor NOT 1, L_0x112d380, C4<0>, C4<0>, C4<0>;
L_0x1127770 .delay (10,10,10) L_0x1127770/d;
v0x103add0_0 .net "carryin", 0 0, L_0x112d420; 1 drivers
v0x103aec0_0 .net "carryout", 0 0, L_0x11290e0; 1 drivers
v0x103af40_0 .alias "invertB", 0 0, v0x104b840_0;
v0x103afc0_0 .alias "muxIndex", 2 0, v0x104b8c0_0;
v0x103b040_0 .net "notB", 0 0, L_0x1127770; 1 drivers
v0x103b0c0_0 .net "operandA", 0 0, L_0x112d2e0; 1 drivers
v0x103b140_0 .net "operandB", 0 0, L_0x112d380; 1 drivers
v0x103b250_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x103b2d0_0 .net "result", 0 0, L_0x112cbd0; 1 drivers
v0x103b3a0_0 .net "trueB", 0 0, L_0x1127ec0; 1 drivers
v0x103b480_0 .net "wAddSub", 0 0, L_0x11289e0; 1 drivers
v0x103b590_0 .net "wNandAnd", 0 0, L_0x112a1a0; 1 drivers
v0x103b710_0 .net "wNorOr", 0 0, L_0x112abe0; 1 drivers
v0x103b820_0 .net "wXor", 0 0, L_0x1129740; 1 drivers
L_0x112cd00 .part v0x104b230_0, 0, 1;
L_0x112cda0 .part v0x104b230_0, 1, 1;
L_0x112ced0 .part v0x104b230_0, 2, 1;
S_0x103a600 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1034f90;
 .timescale 0 0;
L_0x1127820/d .functor NAND 1, L_0x1127770, v0x104b1b0_0, C4<1>, C4<1>;
L_0x1127820 .delay (20,20,20) L_0x1127820/d;
L_0x11278c0/d .functor NOT 1, L_0x1127820, C4<0>, C4<0>, C4<0>;
L_0x11278c0 .delay (10,10,10) L_0x11278c0/d;
L_0x1127a00/d .functor NOT 1, v0x104b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x1127a00 .delay (10,10,10) L_0x1127a00/d;
L_0x1127ac0/d .functor NAND 1, L_0x112d380, L_0x1127a00, C4<1>, C4<1>;
L_0x1127ac0 .delay (20,20,20) L_0x1127ac0/d;
L_0x1127c00/d .functor NOT 1, L_0x1127ac0, C4<0>, C4<0>, C4<0>;
L_0x1127c00 .delay (10,10,10) L_0x1127c00/d;
L_0x1127d20/d .functor NOR 1, L_0x1127c00, L_0x11278c0, C4<0>, C4<0>;
L_0x1127d20 .delay (20,20,20) L_0x1127d20/d;
L_0x1127ec0/d .functor NOT 1, L_0x1127d20, C4<0>, C4<0>, C4<0>;
L_0x1127ec0 .delay (10,10,10) L_0x1127ec0/d;
v0x103a6f0_0 .net "and_in0ncom", 0 0, L_0x1127c00; 1 drivers
v0x103a7b0_0 .net "and_in1com", 0 0, L_0x11278c0; 1 drivers
v0x103a850_0 .alias "in0", 0 0, v0x103b140_0;
v0x103a8d0_0 .alias "in1", 0 0, v0x103b040_0;
v0x103a950_0 .net "nand_in0ncom", 0 0, L_0x1127ac0; 1 drivers
v0x103a9f0_0 .net "nand_in1com", 0 0, L_0x1127820; 1 drivers
v0x103aa90_0 .net "ncom", 0 0, L_0x1127a00; 1 drivers
v0x103ab30_0 .net "nor_wire", 0 0, L_0x1127d20; 1 drivers
v0x103ac20_0 .alias "result", 0 0, v0x103b3a0_0;
v0x103acf0_0 .alias "sel0", 0 0, v0x104b840_0;
S_0x1039310 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1034f90;
 .timescale 0 0;
L_0x1128af0/d .functor NAND 1, L_0x112d2e0, L_0x1127ec0, C4<1>, C4<1>;
L_0x1128af0 .delay (20,20,20) L_0x1128af0/d;
L_0x1128c60/d .functor NOT 1, L_0x1128af0, C4<0>, C4<0>, C4<0>;
L_0x1128c60 .delay (10,10,10) L_0x1128c60/d;
L_0x1128d70/d .functor NAND 1, L_0x112d420, L_0x1128440, C4<1>, C4<1>;
L_0x1128d70 .delay (20,20,20) L_0x1128d70/d;
L_0x1128e30/d .functor NOT 1, L_0x1128d70, C4<0>, C4<0>, C4<0>;
L_0x1128e30 .delay (10,10,10) L_0x1128e30/d;
L_0x1128f70/d .functor NOR 1, L_0x1128e30, L_0x1128c60, C4<0>, C4<0>;
L_0x1128f70 .delay (20,20,20) L_0x1128f70/d;
L_0x11290e0/d .functor NOT 1, L_0x1128f70, C4<0>, C4<0>, C4<0>;
L_0x11290e0 .delay (10,10,10) L_0x11290e0/d;
v0x1039ef0_0 .alias "a", 0 0, v0x103b0c0_0;
v0x103a000_0 .net "and_ab", 0 0, L_0x1128c60; 1 drivers
v0x103a0a0_0 .net "and_xor_ab_c", 0 0, L_0x1128e30; 1 drivers
v0x103a140_0 .alias "b", 0 0, v0x103b3a0_0;
v0x103a1c0_0 .alias "carryin", 0 0, v0x103add0_0;
v0x103a240_0 .alias "carryout", 0 0, v0x103aec0_0;
v0x103a300_0 .net "nand_ab", 0 0, L_0x1128af0; 1 drivers
v0x103a380_0 .net "nand_xor_ab_c", 0 0, L_0x1128d70; 1 drivers
v0x103a400_0 .net "nco", 0 0, L_0x1128f70; 1 drivers
v0x103a4a0_0 .alias "sum", 0 0, v0x103b480_0;
v0x103a580_0 .net "xor_ab", 0 0, L_0x1128440; 1 drivers
S_0x10399a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1039310;
 .timescale 0 0;
L_0x1128030/d .functor NAND 1, L_0x112d2e0, L_0x1127ec0, C4<1>, C4<1>;
L_0x1128030 .delay (20,20,20) L_0x1128030/d;
L_0x11280f0/d .functor NOR 1, L_0x112d2e0, L_0x1127ec0, C4<0>, C4<0>;
L_0x11280f0 .delay (20,20,20) L_0x11280f0/d;
L_0x11281d0/d .functor NOT 1, L_0x11280f0, C4<0>, C4<0>, C4<0>;
L_0x11281d0 .delay (10,10,10) L_0x11281d0/d;
L_0x11282e0/d .functor NAND 1, L_0x11281d0, L_0x1128030, C4<1>, C4<1>;
L_0x11282e0 .delay (20,20,20) L_0x11282e0/d;
L_0x1128440/d .functor NOT 1, L_0x11282e0, C4<0>, C4<0>, C4<0>;
L_0x1128440 .delay (10,10,10) L_0x1128440/d;
v0x1039a90_0 .alias "a", 0 0, v0x103b0c0_0;
v0x1039b30_0 .alias "b", 0 0, v0x103b3a0_0;
v0x1039bd0_0 .net "nand_ab", 0 0, L_0x1128030; 1 drivers
v0x1039c70_0 .net "nor_ab", 0 0, L_0x11280f0; 1 drivers
v0x1039cf0_0 .net "nxor_ab", 0 0, L_0x11282e0; 1 drivers
v0x1039d90_0 .net "or_ab", 0 0, L_0x11281d0; 1 drivers
v0x1039e70_0 .alias "result", 0 0, v0x103a580_0;
S_0x1039400 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1039310;
 .timescale 0 0;
L_0x1128550/d .functor NAND 1, L_0x1128440, L_0x112d420, C4<1>, C4<1>;
L_0x1128550 .delay (20,20,20) L_0x1128550/d;
L_0x11286a0/d .functor NOR 1, L_0x1128440, L_0x112d420, C4<0>, C4<0>;
L_0x11286a0 .delay (20,20,20) L_0x11286a0/d;
L_0x1128810/d .functor NOT 1, L_0x11286a0, C4<0>, C4<0>, C4<0>;
L_0x1128810 .delay (10,10,10) L_0x1128810/d;
L_0x11288d0/d .functor NAND 1, L_0x1128810, L_0x1128550, C4<1>, C4<1>;
L_0x11288d0 .delay (20,20,20) L_0x11288d0/d;
L_0x11289e0/d .functor NOT 1, L_0x11288d0, C4<0>, C4<0>, C4<0>;
L_0x11289e0 .delay (10,10,10) L_0x11289e0/d;
v0x10394f0_0 .alias "a", 0 0, v0x103a580_0;
v0x1039590_0 .alias "b", 0 0, v0x103add0_0;
v0x1039630_0 .net "nand_ab", 0 0, L_0x1128550; 1 drivers
v0x10396d0_0 .net "nor_ab", 0 0, L_0x11286a0; 1 drivers
v0x1039750_0 .net "nxor_ab", 0 0, L_0x11288d0; 1 drivers
v0x10397f0_0 .net "or_ab", 0 0, L_0x1128810; 1 drivers
v0x10398d0_0 .alias "result", 0 0, v0x103b480_0;
S_0x1038dc0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1034f90;
 .timescale 0 0;
L_0x11292a0/d .functor NAND 1, L_0x112d2e0, L_0x112d380, C4<1>, C4<1>;
L_0x11292a0 .delay (20,20,20) L_0x11292a0/d;
L_0x1129360/d .functor NOR 1, L_0x112d2e0, L_0x112d380, C4<0>, C4<0>;
L_0x1129360 .delay (20,20,20) L_0x1129360/d;
L_0x11294f0/d .functor NOT 1, L_0x1129360, C4<0>, C4<0>, C4<0>;
L_0x11294f0 .delay (10,10,10) L_0x11294f0/d;
L_0x11295e0/d .functor NAND 1, L_0x11294f0, L_0x11292a0, C4<1>, C4<1>;
L_0x11295e0 .delay (20,20,20) L_0x11295e0/d;
L_0x1129740/d .functor NOT 1, L_0x11295e0, C4<0>, C4<0>, C4<0>;
L_0x1129740 .delay (10,10,10) L_0x1129740/d;
v0x1038eb0_0 .alias "a", 0 0, v0x103b0c0_0;
v0x1038f30_0 .alias "b", 0 0, v0x103b140_0;
v0x1039000_0 .net "nand_ab", 0 0, L_0x11292a0; 1 drivers
v0x1039080_0 .net "nor_ab", 0 0, L_0x1129360; 1 drivers
v0x1039100_0 .net "nxor_ab", 0 0, L_0x11295e0; 1 drivers
v0x1039180_0 .net "or_ab", 0 0, L_0x11294f0; 1 drivers
v0x1039240_0 .alias "result", 0 0, v0x103b820_0;
S_0x1038140 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1034f90;
 .timescale 0 0;
L_0x1129890/d .functor NAND 1, L_0x112d2e0, L_0x112d380, C4<1>, C4<1>;
L_0x1129890 .delay (20,20,20) L_0x1129890/d;
L_0x11299c0/d .functor NOT 1, L_0x1129890, C4<0>, C4<0>, C4<0>;
L_0x11299c0 .delay (10,10,10) L_0x11299c0/d;
v0x10389b0_0 .alias "a", 0 0, v0x103b0c0_0;
v0x1038a50_0 .net "and_ab", 0 0, L_0x11299c0; 1 drivers
v0x1038ad0_0 .alias "b", 0 0, v0x103b140_0;
v0x1038b50_0 .net "nand_ab", 0 0, L_0x1129890; 1 drivers
v0x1038c30_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x10347d0_0 .alias "result", 0 0, v0x103b590_0;
S_0x1038230 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1038140;
 .timescale 0 0;
L_0x1129b10/d .functor NAND 1, L_0x11299c0, v0x104b340_0, C4<1>, C4<1>;
L_0x1129b10 .delay (20,20,20) L_0x1129b10/d;
L_0x1129bd0/d .functor NOT 1, L_0x1129b10, C4<0>, C4<0>, C4<0>;
L_0x1129bd0 .delay (10,10,10) L_0x1129bd0/d;
L_0x1129d00/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x1129d00 .delay (10,10,10) L_0x1129d00/d;
L_0x1129dc0/d .functor NAND 1, L_0x1129890, L_0x1129d00, C4<1>, C4<1>;
L_0x1129dc0 .delay (20,20,20) L_0x1129dc0/d;
L_0x1129f10/d .functor NOT 1, L_0x1129dc0, C4<0>, C4<0>, C4<0>;
L_0x1129f10 .delay (10,10,10) L_0x1129f10/d;
L_0x112a000/d .functor NOR 1, L_0x1129f10, L_0x1129bd0, C4<0>, C4<0>;
L_0x112a000 .delay (20,20,20) L_0x112a000/d;
L_0x112a1a0/d .functor NOT 1, L_0x112a000, C4<0>, C4<0>, C4<0>;
L_0x112a1a0 .delay (10,10,10) L_0x112a1a0/d;
v0x1038320_0 .net "and_in0ncom", 0 0, L_0x1129f10; 1 drivers
v0x10383a0_0 .net "and_in1com", 0 0, L_0x1129bd0; 1 drivers
v0x1038420_0 .alias "in0", 0 0, v0x1038b50_0;
v0x10384c0_0 .alias "in1", 0 0, v0x1038a50_0;
v0x1038540_0 .net "nand_in0ncom", 0 0, L_0x1129dc0; 1 drivers
v0x10385e0_0 .net "nand_in1com", 0 0, L_0x1129b10; 1 drivers
v0x10386c0_0 .net "ncom", 0 0, L_0x1129d00; 1 drivers
v0x1038760_0 .net "nor_wire", 0 0, L_0x112a000; 1 drivers
v0x1038800_0 .alias "result", 0 0, v0x103b590_0;
v0x10388d0_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x10376a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1034f90;
 .timescale 0 0;
L_0x112a2d0/d .functor NOR 1, L_0x112d2e0, L_0x112d380, C4<0>, C4<0>;
L_0x112a2d0 .delay (20,20,20) L_0x112a2d0/d;
L_0x112a400/d .functor NOT 1, L_0x112a2d0, C4<0>, C4<0>, C4<0>;
L_0x112a400 .delay (10,10,10) L_0x112a400/d;
v0x1037e20_0 .alias "a", 0 0, v0x103b0c0_0;
v0x1037ea0_0 .alias "b", 0 0, v0x103b140_0;
v0x1037f40_0 .net "nor_ab", 0 0, L_0x112a2d0; 1 drivers
v0x1037fc0_0 .net "or_ab", 0 0, L_0x112a400; 1 drivers
v0x1038040_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x10380c0_0 .alias "result", 0 0, v0x103b710_0;
S_0x1037790 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10376a0;
 .timescale 0 0;
L_0x112a550/d .functor NAND 1, L_0x112a400, v0x104b340_0, C4<1>, C4<1>;
L_0x112a550 .delay (20,20,20) L_0x112a550/d;
L_0x112a610/d .functor NOT 1, L_0x112a550, C4<0>, C4<0>, C4<0>;
L_0x112a610 .delay (10,10,10) L_0x112a610/d;
L_0x112a740/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x112a740 .delay (10,10,10) L_0x112a740/d;
L_0x112a800/d .functor NAND 1, L_0x112a2d0, L_0x112a740, C4<1>, C4<1>;
L_0x112a800 .delay (20,20,20) L_0x112a800/d;
L_0x112a950/d .functor NOT 1, L_0x112a800, C4<0>, C4<0>, C4<0>;
L_0x112a950 .delay (10,10,10) L_0x112a950/d;
L_0x112aa40/d .functor NOR 1, L_0x112a950, L_0x112a610, C4<0>, C4<0>;
L_0x112aa40 .delay (20,20,20) L_0x112aa40/d;
L_0x112abe0/d .functor NOT 1, L_0x112aa40, C4<0>, C4<0>, C4<0>;
L_0x112abe0 .delay (10,10,10) L_0x112abe0/d;
v0x1037880_0 .net "and_in0ncom", 0 0, L_0x112a950; 1 drivers
v0x1037900_0 .net "and_in1com", 0 0, L_0x112a610; 1 drivers
v0x1037980_0 .alias "in0", 0 0, v0x1037f40_0;
v0x1037a00_0 .alias "in1", 0 0, v0x1037fc0_0;
v0x1037a80_0 .net "nand_in0ncom", 0 0, L_0x112a800; 1 drivers
v0x1037b00_0 .net "nand_in1com", 0 0, L_0x112a550; 1 drivers
v0x1037b80_0 .net "ncom", 0 0, L_0x112a740; 1 drivers
v0x1037c00_0 .net "nor_wire", 0 0, L_0x112aa40; 1 drivers
v0x1037cd0_0 .alias "result", 0 0, v0x103b710_0;
v0x1037da0_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x1035080 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1034f90;
 .timescale 0 0;
v0x1036ef0_0 .alias "in0", 0 0, v0x103b480_0;
v0x1036fa0_0 .alias "in1", 0 0, v0x103b820_0;
v0x1037050_0 .alias "in2", 0 0, v0x103b590_0;
v0x1037100_0 .alias "in3", 0 0, v0x103b710_0;
v0x10371e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1037290_0 .alias "result", 0 0, v0x103b2d0_0;
v0x1037310_0 .net "sel0", 0 0, L_0x112cd00; 1 drivers
v0x1037390_0 .net "sel1", 0 0, L_0x112cda0; 1 drivers
v0x1037410_0 .net "sel2", 0 0, L_0x112ced0; 1 drivers
v0x10374c0_0 .net "w0", 0 0, L_0x112b3a0; 1 drivers
v0x10375a0_0 .net "w1", 0 0, L_0x112bb20; 1 drivers
v0x1037620_0 .net "w2", 0 0, L_0x112c370; 1 drivers
S_0x1036740 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1035080;
 .timescale 0 0;
L_0x112ad10/d .functor NAND 1, L_0x1129740, L_0x112cd00, C4<1>, C4<1>;
L_0x112ad10 .delay (20,20,20) L_0x112ad10/d;
L_0x112add0/d .functor NOT 1, L_0x112ad10, C4<0>, C4<0>, C4<0>;
L_0x112add0 .delay (10,10,10) L_0x112add0/d;
L_0x112af00/d .functor NOT 1, L_0x112cd00, C4<0>, C4<0>, C4<0>;
L_0x112af00 .delay (10,10,10) L_0x112af00/d;
L_0x112b050/d .functor NAND 1, L_0x11289e0, L_0x112af00, C4<1>, C4<1>;
L_0x112b050 .delay (20,20,20) L_0x112b050/d;
L_0x112b110/d .functor NOT 1, L_0x112b050, C4<0>, C4<0>, C4<0>;
L_0x112b110 .delay (10,10,10) L_0x112b110/d;
L_0x112b200/d .functor NOR 1, L_0x112b110, L_0x112add0, C4<0>, C4<0>;
L_0x112b200 .delay (20,20,20) L_0x112b200/d;
L_0x112b3a0/d .functor NOT 1, L_0x112b200, C4<0>, C4<0>, C4<0>;
L_0x112b3a0 .delay (10,10,10) L_0x112b3a0/d;
v0x1036830_0 .net "and_in0ncom", 0 0, L_0x112b110; 1 drivers
v0x10368f0_0 .net "and_in1com", 0 0, L_0x112add0; 1 drivers
v0x1036990_0 .alias "in0", 0 0, v0x103b480_0;
v0x1036a30_0 .alias "in1", 0 0, v0x103b820_0;
v0x1036ae0_0 .net "nand_in0ncom", 0 0, L_0x112b050; 1 drivers
v0x1036b80_0 .net "nand_in1com", 0 0, L_0x112ad10; 1 drivers
v0x1036c20_0 .net "ncom", 0 0, L_0x112af00; 1 drivers
v0x1036cc0_0 .net "nor_wire", 0 0, L_0x112b200; 1 drivers
v0x1036d60_0 .alias "result", 0 0, v0x10374c0_0;
v0x1036de0_0 .alias "sel0", 0 0, v0x1037310_0;
S_0x1035ff0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1035080;
 .timescale 0 0;
L_0x112b4d0/d .functor NAND 1, L_0x112abe0, L_0x112cd00, C4<1>, C4<1>;
L_0x112b4d0 .delay (20,20,20) L_0x112b4d0/d;
L_0x112b590/d .functor NOT 1, L_0x112b4d0, C4<0>, C4<0>, C4<0>;
L_0x112b590 .delay (10,10,10) L_0x112b590/d;
L_0x112b6c0/d .functor NOT 1, L_0x112cd00, C4<0>, C4<0>, C4<0>;
L_0x112b6c0 .delay (10,10,10) L_0x112b6c0/d;
L_0x112b780/d .functor NAND 1, L_0x112a1a0, L_0x112b6c0, C4<1>, C4<1>;
L_0x112b780 .delay (20,20,20) L_0x112b780/d;
L_0x112b890/d .functor NOT 1, L_0x112b780, C4<0>, C4<0>, C4<0>;
L_0x112b890 .delay (10,10,10) L_0x112b890/d;
L_0x112b980/d .functor NOR 1, L_0x112b890, L_0x112b590, C4<0>, C4<0>;
L_0x112b980 .delay (20,20,20) L_0x112b980/d;
L_0x112bb20/d .functor NOT 1, L_0x112b980, C4<0>, C4<0>, C4<0>;
L_0x112bb20 .delay (10,10,10) L_0x112bb20/d;
v0x10360e0_0 .net "and_in0ncom", 0 0, L_0x112b890; 1 drivers
v0x10361a0_0 .net "and_in1com", 0 0, L_0x112b590; 1 drivers
v0x1036240_0 .alias "in0", 0 0, v0x103b590_0;
v0x10362e0_0 .alias "in1", 0 0, v0x103b710_0;
v0x1036360_0 .net "nand_in0ncom", 0 0, L_0x112b780; 1 drivers
v0x1036400_0 .net "nand_in1com", 0 0, L_0x112b4d0; 1 drivers
v0x10364a0_0 .net "ncom", 0 0, L_0x112b6c0; 1 drivers
v0x1036540_0 .net "nor_wire", 0 0, L_0x112b980; 1 drivers
v0x10365e0_0 .alias "result", 0 0, v0x10375a0_0;
v0x1036660_0 .alias "sel0", 0 0, v0x1037310_0;
S_0x10358a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1035080;
 .timescale 0 0;
L_0x112bc50/d .functor NAND 1, L_0x112bb20, L_0x112cda0, C4<1>, C4<1>;
L_0x112bc50 .delay (20,20,20) L_0x112bc50/d;
L_0x112bda0/d .functor NOT 1, L_0x112bc50, C4<0>, C4<0>, C4<0>;
L_0x112bda0 .delay (10,10,10) L_0x112bda0/d;
L_0x112bed0/d .functor NOT 1, L_0x112cda0, C4<0>, C4<0>, C4<0>;
L_0x112bed0 .delay (10,10,10) L_0x112bed0/d;
L_0x112bf90/d .functor NAND 1, L_0x112b3a0, L_0x112bed0, C4<1>, C4<1>;
L_0x112bf90 .delay (20,20,20) L_0x112bf90/d;
L_0x112c0e0/d .functor NOT 1, L_0x112bf90, C4<0>, C4<0>, C4<0>;
L_0x112c0e0 .delay (10,10,10) L_0x112c0e0/d;
L_0x112c1d0/d .functor NOR 1, L_0x112c0e0, L_0x112bda0, C4<0>, C4<0>;
L_0x112c1d0 .delay (20,20,20) L_0x112c1d0/d;
L_0x112c370/d .functor NOT 1, L_0x112c1d0, C4<0>, C4<0>, C4<0>;
L_0x112c370 .delay (10,10,10) L_0x112c370/d;
v0x1035990_0 .net "and_in0ncom", 0 0, L_0x112c0e0; 1 drivers
v0x1035a50_0 .net "and_in1com", 0 0, L_0x112bda0; 1 drivers
v0x1035af0_0 .alias "in0", 0 0, v0x10374c0_0;
v0x1035b90_0 .alias "in1", 0 0, v0x10375a0_0;
v0x1035c10_0 .net "nand_in0ncom", 0 0, L_0x112bf90; 1 drivers
v0x1035cb0_0 .net "nand_in1com", 0 0, L_0x112bc50; 1 drivers
v0x1035d50_0 .net "ncom", 0 0, L_0x112bed0; 1 drivers
v0x1035df0_0 .net "nor_wire", 0 0, L_0x112c1d0; 1 drivers
v0x1035e90_0 .alias "result", 0 0, v0x1037620_0;
v0x1035f10_0 .alias "sel0", 0 0, v0x1037390_0;
S_0x1035170 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1035080;
 .timescale 0 0;
L_0x112c4a0/d .functor NAND 1, C4<0>, L_0x112ced0, C4<1>, C4<1>;
L_0x112c4a0 .delay (20,20,20) L_0x112c4a0/d;
L_0x112c600/d .functor NOT 1, L_0x112c4a0, C4<0>, C4<0>, C4<0>;
L_0x112c600 .delay (10,10,10) L_0x112c600/d;
L_0x112c730/d .functor NOT 1, L_0x112ced0, C4<0>, C4<0>, C4<0>;
L_0x112c730 .delay (10,10,10) L_0x112c730/d;
L_0x112c7f0/d .functor NAND 1, L_0x112c370, L_0x112c730, C4<1>, C4<1>;
L_0x112c7f0 .delay (20,20,20) L_0x112c7f0/d;
L_0x112c940/d .functor NOT 1, L_0x112c7f0, C4<0>, C4<0>, C4<0>;
L_0x112c940 .delay (10,10,10) L_0x112c940/d;
L_0x112ca30/d .functor NOR 1, L_0x112c940, L_0x112c600, C4<0>, C4<0>;
L_0x112ca30 .delay (20,20,20) L_0x112ca30/d;
L_0x112cbd0/d .functor NOT 1, L_0x112ca30, C4<0>, C4<0>, C4<0>;
L_0x112cbd0 .delay (10,10,10) L_0x112cbd0/d;
v0x1035260_0 .net "and_in0ncom", 0 0, L_0x112c940; 1 drivers
v0x10352e0_0 .net "and_in1com", 0 0, L_0x112c600; 1 drivers
v0x1035380_0 .alias "in0", 0 0, v0x1037620_0;
v0x1035420_0 .alias "in1", 0 0, v0x10371e0_0;
v0x10354a0_0 .net "nand_in0ncom", 0 0, L_0x112c7f0; 1 drivers
v0x1035540_0 .net "nand_in1com", 0 0, L_0x112c4a0; 1 drivers
v0x1035620_0 .net "ncom", 0 0, L_0x112c730; 1 drivers
v0x10356c0_0 .net "nor_wire", 0 0, L_0x112ca30; 1 drivers
v0x1035760_0 .alias "result", 0 0, v0x103b2d0_0;
v0x1035800_0 .alias "sel0", 0 0, v0x1037410_0;
S_0x100b2a0 .scope generate, "ALU4[2]" "ALU4[2]" 2 55, 2 55, S_0xd4bb10;
 .timescale 0 0;
P_0xca35d8 .param/l "i" 2 55, +C4<010>;
S_0x100b030 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x100b2a0;
 .timescale 0 0;
L_0x112d4c0/d .functor NOT 1, L_0x1133050, C4<0>, C4<0>, C4<0>;
L_0x112d4c0 .delay (10,10,10) L_0x112d4c0/d;
v0x1034320_0 .net "carryin", 0 0, L_0x1133140; 1 drivers
v0x10343c0_0 .net "carryout", 0 0, L_0x112ee00; 1 drivers
v0x1034440_0 .alias "invertB", 0 0, v0x104b840_0;
v0x10344c0_0 .alias "muxIndex", 2 0, v0x104b8c0_0;
v0x1034540_0 .net "notB", 0 0, L_0x112d4c0; 1 drivers
v0x10345c0_0 .net "operandA", 0 0, L_0x1132fb0; 1 drivers
v0x1034640_0 .net "operandB", 0 0, L_0x1133050; 1 drivers
v0x1034750_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1034860_0 .net "result", 0 0, L_0x1132930; 1 drivers
v0x10348e0_0 .net "trueB", 0 0, L_0x112dc40; 1 drivers
v0x10349c0_0 .net "wAddSub", 0 0, L_0x112e760; 1 drivers
v0x1034ad0_0 .net "wNandAnd", 0 0, L_0x112fec0; 1 drivers
v0x1034c50_0 .net "wNorOr", 0 0, L_0x1130900; 1 drivers
v0x1034d60_0 .net "wXor", 0 0, L_0x112f460; 1 drivers
L_0x1132a60 .part v0x104b230_0, 0, 1;
L_0x1132b00 .part v0x104b230_0, 1, 1;
L_0x1132c30 .part v0x104b230_0, 2, 1;
S_0x1033b30 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x100b030;
 .timescale 0 0;
L_0x112d560/d .functor NAND 1, L_0x112d4c0, v0x104b1b0_0, C4<1>, C4<1>;
L_0x112d560 .delay (20,20,20) L_0x112d560/d;
L_0x112d600/d .functor NOT 1, L_0x112d560, C4<0>, C4<0>, C4<0>;
L_0x112d600 .delay (10,10,10) L_0x112d600/d;
L_0x112d6e0/d .functor NOT 1, v0x104b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x112d6e0 .delay (10,10,10) L_0x112d6e0/d;
L_0x104a540/d .functor NAND 1, L_0x1133050, L_0x112d6e0, C4<1>, C4<1>;
L_0x104a540 .delay (20,20,20) L_0x104a540/d;
L_0x112d9b0/d .functor NOT 1, L_0x104a540, C4<0>, C4<0>, C4<0>;
L_0x112d9b0 .delay (10,10,10) L_0x112d9b0/d;
L_0x112daa0/d .functor NOR 1, L_0x112d9b0, L_0x112d600, C4<0>, C4<0>;
L_0x112daa0 .delay (20,20,20) L_0x112daa0/d;
L_0x112dc40/d .functor NOT 1, L_0x112daa0, C4<0>, C4<0>, C4<0>;
L_0x112dc40 .delay (10,10,10) L_0x112dc40/d;
v0x1033c20_0 .net "and_in0ncom", 0 0, L_0x112d9b0; 1 drivers
v0x1033ce0_0 .net "and_in1com", 0 0, L_0x112d600; 1 drivers
v0x1033d80_0 .alias "in0", 0 0, v0x1034640_0;
v0x1033e00_0 .alias "in1", 0 0, v0x1034540_0;
v0x1033e80_0 .net "nand_in0ncom", 0 0, L_0x104a540; 1 drivers
v0x1033f20_0 .net "nand_in1com", 0 0, L_0x112d560; 1 drivers
v0x1033fc0_0 .net "ncom", 0 0, L_0x112d6e0; 1 drivers
v0x1034060_0 .net "nor_wire", 0 0, L_0x112daa0; 1 drivers
v0x1034150_0 .alias "result", 0 0, v0x10348e0_0;
v0x1034220_0 .alias "sel0", 0 0, v0x104b840_0;
S_0x1032840 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x100b030;
 .timescale 0 0;
L_0x112e870/d .functor NAND 1, L_0x1132fb0, L_0x112dc40, C4<1>, C4<1>;
L_0x112e870 .delay (20,20,20) L_0x112e870/d;
L_0x112e9e0/d .functor NOT 1, L_0x112e870, C4<0>, C4<0>, C4<0>;
L_0x112e9e0 .delay (10,10,10) L_0x112e9e0/d;
L_0x112eaf0/d .functor NAND 1, L_0x1133140, L_0x112e1c0, C4<1>, C4<1>;
L_0x112eaf0 .delay (20,20,20) L_0x112eaf0/d;
L_0x112ebb0/d .functor NOT 1, L_0x112eaf0, C4<0>, C4<0>, C4<0>;
L_0x112ebb0 .delay (10,10,10) L_0x112ebb0/d;
L_0x112ecc0/d .functor NOR 1, L_0x112ebb0, L_0x112e9e0, C4<0>, C4<0>;
L_0x112ecc0 .delay (20,20,20) L_0x112ecc0/d;
L_0x112ee00/d .functor NOT 1, L_0x112ecc0, C4<0>, C4<0>, C4<0>;
L_0x112ee00 .delay (10,10,10) L_0x112ee00/d;
v0x1033420_0 .alias "a", 0 0, v0x10345c0_0;
v0x1033530_0 .net "and_ab", 0 0, L_0x112e9e0; 1 drivers
v0x10335d0_0 .net "and_xor_ab_c", 0 0, L_0x112ebb0; 1 drivers
v0x1033670_0 .alias "b", 0 0, v0x10348e0_0;
v0x10336f0_0 .alias "carryin", 0 0, v0x1034320_0;
v0x1033770_0 .alias "carryout", 0 0, v0x10343c0_0;
v0x1033830_0 .net "nand_ab", 0 0, L_0x112e870; 1 drivers
v0x10338b0_0 .net "nand_xor_ab_c", 0 0, L_0x112eaf0; 1 drivers
v0x1033930_0 .net "nco", 0 0, L_0x112ecc0; 1 drivers
v0x10339d0_0 .alias "sum", 0 0, v0x10349c0_0;
v0x1033ab0_0 .net "xor_ab", 0 0, L_0x112e1c0; 1 drivers
S_0x1032ed0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1032840;
 .timescale 0 0;
L_0x112ddb0/d .functor NAND 1, L_0x1132fb0, L_0x112dc40, C4<1>, C4<1>;
L_0x112ddb0 .delay (20,20,20) L_0x112ddb0/d;
L_0x112de70/d .functor NOR 1, L_0x1132fb0, L_0x112dc40, C4<0>, C4<0>;
L_0x112de70 .delay (20,20,20) L_0x112de70/d;
L_0x112df50/d .functor NOT 1, L_0x112de70, C4<0>, C4<0>, C4<0>;
L_0x112df50 .delay (10,10,10) L_0x112df50/d;
L_0x112e060/d .functor NAND 1, L_0x112df50, L_0x112ddb0, C4<1>, C4<1>;
L_0x112e060 .delay (20,20,20) L_0x112e060/d;
L_0x112e1c0/d .functor NOT 1, L_0x112e060, C4<0>, C4<0>, C4<0>;
L_0x112e1c0 .delay (10,10,10) L_0x112e1c0/d;
v0x1032fc0_0 .alias "a", 0 0, v0x10345c0_0;
v0x1033060_0 .alias "b", 0 0, v0x10348e0_0;
v0x1033100_0 .net "nand_ab", 0 0, L_0x112ddb0; 1 drivers
v0x10331a0_0 .net "nor_ab", 0 0, L_0x112de70; 1 drivers
v0x1033220_0 .net "nxor_ab", 0 0, L_0x112e060; 1 drivers
v0x10332c0_0 .net "or_ab", 0 0, L_0x112df50; 1 drivers
v0x10333a0_0 .alias "result", 0 0, v0x1033ab0_0;
S_0x1032930 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1032840;
 .timescale 0 0;
L_0x112e2d0/d .functor NAND 1, L_0x112e1c0, L_0x1133140, C4<1>, C4<1>;
L_0x112e2d0 .delay (20,20,20) L_0x112e2d0/d;
L_0x112e420/d .functor NOR 1, L_0x112e1c0, L_0x1133140, C4<0>, C4<0>;
L_0x112e420 .delay (20,20,20) L_0x112e420/d;
L_0x112e590/d .functor NOT 1, L_0x112e420, C4<0>, C4<0>, C4<0>;
L_0x112e590 .delay (10,10,10) L_0x112e590/d;
L_0x112e650/d .functor NAND 1, L_0x112e590, L_0x112e2d0, C4<1>, C4<1>;
L_0x112e650 .delay (20,20,20) L_0x112e650/d;
L_0x112e760/d .functor NOT 1, L_0x112e650, C4<0>, C4<0>, C4<0>;
L_0x112e760 .delay (10,10,10) L_0x112e760/d;
v0x1032a20_0 .alias "a", 0 0, v0x1033ab0_0;
v0x1032ac0_0 .alias "b", 0 0, v0x1034320_0;
v0x1032b60_0 .net "nand_ab", 0 0, L_0x112e2d0; 1 drivers
v0x1032c00_0 .net "nor_ab", 0 0, L_0x112e420; 1 drivers
v0x1032c80_0 .net "nxor_ab", 0 0, L_0x112e650; 1 drivers
v0x1032d20_0 .net "or_ab", 0 0, L_0x112e590; 1 drivers
v0x1032e00_0 .alias "result", 0 0, v0x10349c0_0;
S_0x10322a0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x100b030;
 .timescale 0 0;
L_0x112efc0/d .functor NAND 1, L_0x1132fb0, L_0x1133050, C4<1>, C4<1>;
L_0x112efc0 .delay (20,20,20) L_0x112efc0/d;
L_0x112f080/d .functor NOR 1, L_0x1132fb0, L_0x1133050, C4<0>, C4<0>;
L_0x112f080 .delay (20,20,20) L_0x112f080/d;
L_0x112f210/d .functor NOT 1, L_0x112f080, C4<0>, C4<0>, C4<0>;
L_0x112f210 .delay (10,10,10) L_0x112f210/d;
L_0x112f300/d .functor NAND 1, L_0x112f210, L_0x112efc0, C4<1>, C4<1>;
L_0x112f300 .delay (20,20,20) L_0x112f300/d;
L_0x112f460/d .functor NOT 1, L_0x112f300, C4<0>, C4<0>, C4<0>;
L_0x112f460 .delay (10,10,10) L_0x112f460/d;
v0x1032390_0 .alias "a", 0 0, v0x10345c0_0;
v0x1032460_0 .alias "b", 0 0, v0x1034640_0;
v0x1032530_0 .net "nand_ab", 0 0, L_0x112efc0; 1 drivers
v0x10325b0_0 .net "nor_ab", 0 0, L_0x112f080; 1 drivers
v0x1032630_0 .net "nxor_ab", 0 0, L_0x112f300; 1 drivers
v0x10326b0_0 .net "or_ab", 0 0, L_0x112f210; 1 drivers
v0x1032770_0 .alias "result", 0 0, v0x1034d60_0;
S_0x1031700 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x100b030;
 .timescale 0 0;
L_0x112f5b0/d .functor NAND 1, L_0x1132fb0, L_0x1133050, C4<1>, C4<1>;
L_0x112f5b0 .delay (20,20,20) L_0x112f5b0/d;
L_0x112f6e0/d .functor NOT 1, L_0x112f5b0, C4<0>, C4<0>, C4<0>;
L_0x112f6e0 .delay (10,10,10) L_0x112f6e0/d;
v0x1031f50_0 .alias "a", 0 0, v0x10345c0_0;
v0x1031ff0_0 .net "and_ab", 0 0, L_0x112f6e0; 1 drivers
v0x1032070_0 .alias "b", 0 0, v0x1034640_0;
v0x10320f0_0 .net "nand_ab", 0 0, L_0x112f5b0; 1 drivers
v0x10321a0_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1032220_0 .alias "result", 0 0, v0x1034ad0_0;
S_0x10317f0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1031700;
 .timescale 0 0;
L_0x112f830/d .functor NAND 1, L_0x112f6e0, v0x104b340_0, C4<1>, C4<1>;
L_0x112f830 .delay (20,20,20) L_0x112f830/d;
L_0x112f8f0/d .functor NOT 1, L_0x112f830, C4<0>, C4<0>, C4<0>;
L_0x112f8f0 .delay (10,10,10) L_0x112f8f0/d;
L_0x112fa20/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x112fa20 .delay (10,10,10) L_0x112fa20/d;
L_0x112fae0/d .functor NAND 1, L_0x112f5b0, L_0x112fa20, C4<1>, C4<1>;
L_0x112fae0 .delay (20,20,20) L_0x112fae0/d;
L_0x112fc30/d .functor NOT 1, L_0x112fae0, C4<0>, C4<0>, C4<0>;
L_0x112fc30 .delay (10,10,10) L_0x112fc30/d;
L_0x112fd20/d .functor NOR 1, L_0x112fc30, L_0x112f8f0, C4<0>, C4<0>;
L_0x112fd20 .delay (20,20,20) L_0x112fd20/d;
L_0x112fec0/d .functor NOT 1, L_0x112fd20, C4<0>, C4<0>, C4<0>;
L_0x112fec0 .delay (10,10,10) L_0x112fec0/d;
v0x10318e0_0 .net "and_in0ncom", 0 0, L_0x112fc30; 1 drivers
v0x1031960_0 .net "and_in1com", 0 0, L_0x112f8f0; 1 drivers
v0x10319e0_0 .alias "in0", 0 0, v0x10320f0_0;
v0x1031a60_0 .alias "in1", 0 0, v0x1031ff0_0;
v0x1031ae0_0 .net "nand_in0ncom", 0 0, L_0x112fae0; 1 drivers
v0x1031b80_0 .net "nand_in1com", 0 0, L_0x112f830; 1 drivers
v0x1031c60_0 .net "ncom", 0 0, L_0x112fa20; 1 drivers
v0x1031d00_0 .net "nor_wire", 0 0, L_0x112fd20; 1 drivers
v0x1031da0_0 .alias "result", 0 0, v0x1034ad0_0;
v0x1031e70_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x1030c20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x100b030;
 .timescale 0 0;
L_0x112fff0/d .functor NOR 1, L_0x1132fb0, L_0x1133050, C4<0>, C4<0>;
L_0x112fff0 .delay (20,20,20) L_0x112fff0/d;
L_0x1130120/d .functor NOT 1, L_0x112fff0, C4<0>, C4<0>, C4<0>;
L_0x1130120 .delay (10,10,10) L_0x1130120/d;
v0x10313a0_0 .alias "a", 0 0, v0x10345c0_0;
v0x1031460_0 .alias "b", 0 0, v0x1034640_0;
v0x1031500_0 .net "nor_ab", 0 0, L_0x112fff0; 1 drivers
v0x1031580_0 .net "or_ab", 0 0, L_0x1130120; 1 drivers
v0x1031600_0 .alias "othercontrolsignal", 0 0, v0x104ba80_0;
v0x1031680_0 .alias "result", 0 0, v0x1034c50_0;
S_0x1030d10 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1030c20;
 .timescale 0 0;
L_0x1130270/d .functor NAND 1, L_0x1130120, v0x104b340_0, C4<1>, C4<1>;
L_0x1130270 .delay (20,20,20) L_0x1130270/d;
L_0x1130330/d .functor NOT 1, L_0x1130270, C4<0>, C4<0>, C4<0>;
L_0x1130330 .delay (10,10,10) L_0x1130330/d;
L_0x1130460/d .functor NOT 1, v0x104b340_0, C4<0>, C4<0>, C4<0>;
L_0x1130460 .delay (10,10,10) L_0x1130460/d;
L_0x1130520/d .functor NAND 1, L_0x112fff0, L_0x1130460, C4<1>, C4<1>;
L_0x1130520 .delay (20,20,20) L_0x1130520/d;
L_0x1130670/d .functor NOT 1, L_0x1130520, C4<0>, C4<0>, C4<0>;
L_0x1130670 .delay (10,10,10) L_0x1130670/d;
L_0x1130760/d .functor NOR 1, L_0x1130670, L_0x1130330, C4<0>, C4<0>;
L_0x1130760 .delay (20,20,20) L_0x1130760/d;
L_0x1130900/d .functor NOT 1, L_0x1130760, C4<0>, C4<0>, C4<0>;
L_0x1130900 .delay (10,10,10) L_0x1130900/d;
v0x1030e00_0 .net "and_in0ncom", 0 0, L_0x1130670; 1 drivers
v0x1030e80_0 .net "and_in1com", 0 0, L_0x1130330; 1 drivers
v0x1030f00_0 .alias "in0", 0 0, v0x1031500_0;
v0x1030f80_0 .alias "in1", 0 0, v0x1031580_0;
v0x1031000_0 .net "nand_in0ncom", 0 0, L_0x1130520; 1 drivers
v0x1031080_0 .net "nand_in1com", 0 0, L_0x1130270; 1 drivers
v0x1031100_0 .net "ncom", 0 0, L_0x1130460; 1 drivers
v0x1031180_0 .net "nor_wire", 0 0, L_0x1130760; 1 drivers
v0x1031250_0 .alias "result", 0 0, v0x1034c50_0;
v0x1031320_0 .alias "sel0", 0 0, v0x104ba80_0;
S_0x100ad90 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x100b030;
 .timescale 0 0;
v0x1030340_0 .alias "in0", 0 0, v0x10349c0_0;
v0x10303f0_0 .alias "in1", 0 0, v0x1034d60_0;
v0x1030470_0 .alias "in2", 0 0, v0x1034ad0_0;
v0x1030520_0 .alias "in3", 0 0, v0x1034c50_0;
v0x1030600_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10306b0_0 .alias "result", 0 0, v0x1034860_0;
v0x1030730_0 .net "sel0", 0 0, L_0x1132a60; 1 drivers
v0x10307b0_0 .net "sel1", 0 0, L_0x1132b00; 1 drivers
v0x1030880_0 .net "sel2", 0 0, L_0x1132c30; 1 drivers
v0x1030930_0 .net "w0", 0 0, L_0x11310e0; 1 drivers
v0x1030a10_0 .net "w1", 0 0, L_0x1131880; 1 drivers
v0x1030ae0_0 .net "w2", 0 0, L_0x11320d0; 1 drivers
S_0x102ee40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x100ad90;
 .timescale 0 0;
L_0x1130a30/d .functor NAND 1, L_0x112f460, L_0x1132a60, C4<1>, C4<1>;
L_0x1130a30 .delay (20,20,20) L_0x1130a30/d;
L_0x1130af0/d .functor NOT 1, L_0x1130a30, C4<0>, C4<0>, C4<0>;
L_0x1130af0 .delay (10,10,10) L_0x1130af0/d;
L_0x1130c20/d .functor NOT 1, L_0x1132a60, C4<0>, C4<0>, C4<0>;
L_0x1130c20 .delay (10,10,10) L_0x1130c20/d;
L_0x1130d70/d .functor NAND 1, L_0x112e760, L_0x1130c20, C4<1>, C4<1>;
L_0x1130d70 .delay (20,20,20) L_0x1130d70/d;
L_0x1130e30/d .functor NOT 1, L_0x1130d70, C4<0>, C4<0>, C4<0>;
L_0x1130e30 .delay (10,10,10) L_0x1130e30/d;
L_0x1130f20/d .functor NOR 1, L_0x1130e30, L_0x1130af0, C4<0>, C4<0>;
L_0x1130f20 .delay (20,20,20) L_0x1130f20/d;
L_0x11310e0/d .functor NOT 1, L_0x1130f20, C4<0>, C4<0>, C4<0>;
L_0x11310e0 .delay (10,10,10) L_0x11310e0/d;
v0x102ef30_0 .net "and_in0ncom", 0 0, L_0x1130e30; 1 drivers
v0x102eff0_0 .net "and_in1com", 0 0, L_0x1130af0; 1 drivers
v0x102feb0_0 .alias "in0", 0 0, v0x10349c0_0;
v0x102ff30_0 .alias "in1", 0 0, v0x1034d60_0;
v0x102ffb0_0 .net "nand_in0ncom", 0 0, L_0x1130d70; 1 drivers
v0x1030030_0 .net "nand_in1com", 0 0, L_0x1130a30; 1 drivers
v0x10300b0_0 .net "ncom", 0 0, L_0x1130c20; 1 drivers
v0x1030130_0 .net "nor_wire", 0 0, L_0x1130f20; 1 drivers
v0x10301b0_0 .alias "result", 0 0, v0x1030930_0;
v0x1030230_0 .alias "sel0", 0 0, v0x1030730_0;
S_0xc9d3c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x100ad90;
 .timescale 0 0;
L_0x1131210/d .functor NAND 1, L_0x1130900, L_0x1132a60, C4<1>, C4<1>;
L_0x1131210 .delay (20,20,20) L_0x1131210/d;
L_0x11312d0/d .functor NOT 1, L_0x1131210, C4<0>, C4<0>, C4<0>;
L_0x11312d0 .delay (10,10,10) L_0x11312d0/d;
L_0x1131400/d .functor NOT 1, L_0x1132a60, C4<0>, C4<0>, C4<0>;
L_0x1131400 .delay (10,10,10) L_0x1131400/d;
L_0x11314c0/d .functor NAND 1, L_0x112fec0, L_0x1131400, C4<1>, C4<1>;
L_0x11314c0 .delay (20,20,20) L_0x11314c0/d;
L_0x11315d0/d .functor NOT 1, L_0x11314c0, C4<0>, C4<0>, C4<0>;
L_0x11315d0 .delay (10,10,10) L_0x11315d0/d;
L_0x11316e0/d .functor NOR 1, L_0x11315d0, L_0x11312d0, C4<0>, C4<0>;
L_0x11316e0 .delay (20,20,20) L_0x11316e0/d;
L_0x1131880/d .functor NOT 1, L_0x11316e0, C4<0>, C4<0>, C4<0>;
L_0x1131880 .delay (10,10,10) L_0x1131880/d;
v0xc9d4b0_0 .net "and_in0ncom", 0 0, L_0x11315d0; 1 drivers
v0xcb4f90_0 .net "and_in1com", 0 0, L_0x11312d0; 1 drivers
v0xcb5030_0 .alias "in0", 0 0, v0x1034ad0_0;
v0xcb50d0_0 .alias "in1", 0 0, v0x1034c50_0;
v0xcb5180_0 .net "nand_in0ncom", 0 0, L_0x11314c0; 1 drivers
v0xc9fb60_0 .net "nand_in1com", 0 0, L_0x1131210; 1 drivers
v0xc9fc00_0 .net "ncom", 0 0, L_0x1131400; 1 drivers
v0xc9fca0_0 .net "nor_wire", 0 0, L_0x11316e0; 1 drivers
v0xc9fd40_0 .alias "result", 0 0, v0x1030a10_0;
v0x102ed60_0 .alias "sel0", 0 0, v0x1030730_0;
S_0xc8bfa0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x100ad90;
 .timescale 0 0;
L_0x11319b0/d .functor NAND 1, L_0x1131880, L_0x1132b00, C4<1>, C4<1>;
L_0x11319b0 .delay (20,20,20) L_0x11319b0/d;
L_0x1131b00/d .functor NOT 1, L_0x11319b0, C4<0>, C4<0>, C4<0>;
L_0x1131b00 .delay (10,10,10) L_0x1131b00/d;
L_0x1131c30/d .functor NOT 1, L_0x1132b00, C4<0>, C4<0>, C4<0>;
L_0x1131c30 .delay (10,10,10) L_0x1131c30/d;
L_0x1131cf0/d .functor NAND 1, L_0x11310e0, L_0x1131c30, C4<1>, C4<1>;
L_0x1131cf0 .delay (20,20,20) L_0x1131cf0/d;
L_0x1131e40/d .functor NOT 1, L_0x1131cf0, C4<0>, C4<0>, C4<0>;
L_0x1131e40 .delay (10,10,10) L_0x1131e40/d;
L_0x1131f30/d .functor NOR 1, L_0x1131e40, L_0x1131b00, C4<0>, C4<0>;
L_0x1131f30 .delay (20,20,20) L_0x1131f30/d;
L_0x11320d0/d .functor NOT 1, L_0x1131f30, C4<0>, C4<0>, C4<0>;
L_0x11320d0 .delay (10,10,10) L_0x11320d0/d;
v0xc8c090_0 .net "and_in0ncom", 0 0, L_0x1131e40; 1 drivers
v0xc8e280_0 .net "and_in1com", 0 0, L_0x1131b00; 1 drivers
v0xc8e320_0 .alias "in0", 0 0, v0x1030930_0;
v0xc8e3c0_0 .alias "in1", 0 0, v0x1030a10_0;
v0xc8e440_0 .net "nand_in0ncom", 0 0, L_0x1131cf0; 1 drivers
v0xc9e730_0 .net "nand_in1com", 0 0, L_0x11319b0; 1 drivers
v0xc9e810_0 .net "ncom", 0 0, L_0x1131c30; 1 drivers
v0xc9e8b0_0 .net "nor_wire", 0 0, L_0x1131f30; 1 drivers
v0xc9d2c0_0 .alias "result", 0 0, v0x1030ae0_0;
v0xc9d340_0 .alias "sel0", 0 0, v0x10307b0_0;
S_0x1002810 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x100ad90;
 .timescale 0 0;
L_0x1132200/d .functor NAND 1, C4<0>, L_0x1132c30, C4<1>, C4<1>;
L_0x1132200 .delay (20,20,20) L_0x1132200/d;
L_0x1132360/d .functor NOT 1, L_0x1132200, C4<0>, C4<0>, C4<0>;
L_0x1132360 .delay (10,10,10) L_0x1132360/d;
L_0x1132490/d .functor NOT 1, L_0x1132c30, C4<0>, C4<0>, C4<0>;
L_0x1132490 .delay (10,10,10) L_0x1132490/d;
L_0x1132550/d .functor NAND 1, L_0x11320d0, L_0x1132490, C4<1>, C4<1>;
L_0x1132550 .delay (20,20,20) L_0x1132550/d;
L_0x11326a0/d .functor NOT 1, L_0x1132550, C4<0>, C4<0>, C4<0>;
L_0x11326a0 .delay (10,10,10) L_0x11326a0/d;
L_0x1132790/d .functor NOR 1, L_0x11326a0, L_0x1132360, C4<0>, C4<0>;
L_0x1132790 .delay (20,20,20) L_0x1132790/d;
L_0x1132930/d .functor NOT 1, L_0x1132790, C4<0>, C4<0>, C4<0>;
L_0x1132930 .delay (10,10,10) L_0x1132930/d;
v0xca5700_0 .net "and_in0ncom", 0 0, L_0x11326a0; 1 drivers
v0xc9ad60_0 .net "and_in1com", 0 0, L_0x1132360; 1 drivers
v0xc903e0_0 .alias "in0", 0 0, v0x1030ae0_0;
v0xc90480_0 .alias "in1", 0 0, v0x1030600_0;
v0xc90530_0 .net "nand_in0ncom", 0 0, L_0x1132550; 1 drivers
v0xc905d0_0 .net "nand_in1com", 0 0, L_0x1132200; 1 drivers
v0xc91040_0 .net "ncom", 0 0, L_0x1132490; 1 drivers
v0xc910e0_0 .net "nor_wire", 0 0, L_0x1132790; 1 drivers
v0xc91160_0 .alias "result", 0 0, v0x1034860_0;
v0xc91200_0 .alias "sel0", 0 0, v0x1030880_0;
S_0x100f7f0 .scope module, "mux32to1by1" "mux32to1by1" 3 44;
 .timescale 0 0;
v0x104c090_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x104c130_0 .net "inputs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c1d0_0 .net "out", 0 0, L_0x11419d0; 1 drivers
L_0x11419d0 .part/v C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzz>, 1;
S_0x100df80 .scope module, "mux32to1by32" "mux32to1by32" 3 56;
 .timescale 0 0;
L_0x11412a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141a70 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141ad0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141b30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141c20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141ce0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141e40 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1141f50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11421c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11420d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11422e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11423a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142460 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11425b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142670 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142520 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142800 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142730 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11429a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11428c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142b50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142ce0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142e80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142da0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1143000 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1142f10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1143190 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1143300 .functor BUFZ 32, L_0x1143090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x104c270_0 .net *"_s96", 31 0, L_0x1143090; 1 drivers
v0x104c330_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x104c3d0_0 .net "input0", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c470_0 .net "input1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c4f0_0 .net "input10", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c590_0 .net "input11", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c630_0 .net "input12", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c6d0_0 .net "input13", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c770_0 .net "input14", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c810_0 .net "input15", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c8b0_0 .net "input16", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c950_0 .net "input17", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104c9f0_0 .net "input18", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104ca90_0 .net "input19", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cbb0_0 .net "input2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cc50_0 .net "input20", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cb10_0 .net "input21", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cda0_0 .net "input22", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cec0_0 .net "input23", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cf40_0 .net "input24", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104ce20_0 .net "input25", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d070_0 .net "input26", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104cfc0_0 .net "input27", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d1b0_0 .net "input28", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d110_0 .net "input29", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d300_0 .net "input3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d250_0 .net "input30", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d460_0 .net "input31", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d3a0_0 .net "input4", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d5d0_0 .net "input5", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d4e0_0 .net "input6", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d750_0 .net "input7", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d650_0 .net "input8", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d8e0_0 .net "input9", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x104d7d0 .array "mux", 0 31;
v0x104d7d0_0 .net v0x104d7d0 0, 31 0, L_0x11412a0; 1 drivers
v0x104d7d0_1 .net v0x104d7d0 1, 31 0, L_0x1141a70; 1 drivers
v0x104d7d0_2 .net v0x104d7d0 2, 31 0, L_0x1141ad0; 1 drivers
v0x104d7d0_3 .net v0x104d7d0 3, 31 0, L_0x1141b30; 1 drivers
v0x104d7d0_4 .net v0x104d7d0 4, 31 0, L_0x1141c20; 1 drivers
v0x104d7d0_5 .net v0x104d7d0 5, 31 0, L_0x1141ce0; 1 drivers
v0x104d7d0_6 .net v0x104d7d0 6, 31 0, L_0x1141de0; 1 drivers
v0x104d7d0_7 .net v0x104d7d0 7, 31 0, L_0x1141e40; 1 drivers
v0x104d7d0_8 .net v0x104d7d0 8, 31 0, L_0x1141f50; 1 drivers
v0x104d7d0_9 .net v0x104d7d0 9, 31 0, L_0x1142010; 1 drivers
v0x104d7d0_10 .net v0x104d7d0 10, 31 0, L_0x1142130; 1 drivers
v0x104d7d0_11 .net v0x104d7d0 11, 31 0, L_0x11421c0; 1 drivers
v0x104d7d0_12 .net v0x104d7d0 12, 31 0, L_0x11420d0; 1 drivers
v0x104d7d0_13 .net v0x104d7d0 13, 31 0, L_0x11422e0; 1 drivers
v0x104d7d0_14 .net v0x104d7d0 14, 31 0, L_0x11423a0; 1 drivers
v0x104d7d0_15 .net v0x104d7d0 15, 31 0, L_0x1142460; 1 drivers
v0x104d7d0_16 .net v0x104d7d0 16, 31 0, L_0x11425b0; 1 drivers
v0x104d7d0_17 .net v0x104d7d0 17, 31 0, L_0x1142670; 1 drivers
v0x104d7d0_18 .net v0x104d7d0 18, 31 0, L_0x1142520; 1 drivers
v0x104d7d0_19 .net v0x104d7d0 19, 31 0, L_0x1142800; 1 drivers
v0x104d7d0_20 .net v0x104d7d0 20, 31 0, L_0x1142730; 1 drivers
v0x104d7d0_21 .net v0x104d7d0 21, 31 0, L_0x11429a0; 1 drivers
v0x104d7d0_22 .net v0x104d7d0 22, 31 0, L_0x11428c0; 1 drivers
v0x104d7d0_23 .net v0x104d7d0 23, 31 0, L_0x1142b50; 1 drivers
v0x104d7d0_24 .net v0x104d7d0 24, 31 0, L_0x1142a60; 1 drivers
v0x104d7d0_25 .net v0x104d7d0 25, 31 0, L_0x1142ce0; 1 drivers
v0x104d7d0_26 .net v0x104d7d0 26, 31 0, L_0x1142c10; 1 drivers
v0x104d7d0_27 .net v0x104d7d0 27, 31 0, L_0x1142e80; 1 drivers
v0x104d7d0_28 .net v0x104d7d0 28, 31 0, L_0x1142da0; 1 drivers
v0x104d7d0_29 .net v0x104d7d0 29, 31 0, L_0x1143000; 1 drivers
v0x104d7d0_30 .net v0x104d7d0 30, 31 0, L_0x1142f10; 1 drivers
v0x104d7d0_31 .net v0x104d7d0 31, 31 0, L_0x1143190; 1 drivers
v0x104deb0_0 .net "out", 31 0, L_0x1143300; 1 drivers
L_0x1143090 .array/port v0x104d7d0, C4<zzzzz>;
S_0x100bd10 .scope module, "test_alu_32bit" "test_alu_32bit" 6 8;
 .timescale 0 0;
v0x1127250_0 .net "carryout", 0 0, L_0x11f7700; 1 drivers
v0x1127360_0 .var "command", 2 0;
v0x11273e0_0 .var "dutpassed", 0 0;
v0x1127460_0 .var "operandA", 31 0;
v0x11274e0_0 .var "operandB", 31 0;
v0x1127560_0 .net "overflow", 0 0, L_0x11f6050; 1 drivers
RS_0x7ff6f1dceeb8/0/0 .resolv tri, L_0x1148810, L_0x114e510, L_0x1154150, L_0x1159d50;
RS_0x7ff6f1dceeb8/0/4 .resolv tri, L_0x115f5d0, L_0x1165200, L_0x116ada0, L_0x1170b80;
RS_0x7ff6f1dceeb8/0/8 .resolv tri, L_0x1176810, L_0x117c350, L_0x1125340, L_0x1187a00;
RS_0x7ff6f1dceeb8/0/12 .resolv tri, L_0x118d5f0, L_0x1193260, L_0x1198de0, L_0x11931c0;
RS_0x7ff6f1dceeb8/0/16 .resolv tri, L_0x11a4600, L_0x119e830, L_0x11afdf0, L_0x11aa1f0;
RS_0x7ff6f1dceeb8/0/20 .resolv tri, L_0x11bb5d0, L_0x11b59f0, L_0x11c6970, L_0x11c0d50;
RS_0x7ff6f1dceeb8/0/24 .resolv tri, L_0x11d2ef0, L_0x11cd2b0, L_0x11de420, L_0x11d8ac0;
RS_0x7ff6f1dceeb8/0/28 .resolv tri, L_0x11e9ab0, L_0x11e3f70, L_0x1181ae0, L_0x11fef20;
RS_0x7ff6f1dceeb8/1/0 .resolv tri, RS_0x7ff6f1dceeb8/0/0, RS_0x7ff6f1dceeb8/0/4, RS_0x7ff6f1dceeb8/0/8, RS_0x7ff6f1dceeb8/0/12;
RS_0x7ff6f1dceeb8/1/4 .resolv tri, RS_0x7ff6f1dceeb8/0/16, RS_0x7ff6f1dceeb8/0/20, RS_0x7ff6f1dceeb8/0/24, RS_0x7ff6f1dceeb8/0/28;
RS_0x7ff6f1dceeb8 .resolv tri, RS_0x7ff6f1dceeb8/1/0, RS_0x7ff6f1dceeb8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1127620_0 .net8 "result", 31 0, RS_0x7ff6f1dceeb8; 32 drivers
v0x11276a0_0 .net "zero", 0 0, L_0x11fde10; 1 drivers
S_0x104d980 .scope module, "test" "ALU" 6 17, 2 81, S_0x100bd10;
 .timescale 0 0;
L_0x11f6240 .functor NOT 1, L_0x11fc9b0, C4<0>, C4<0>, C4<0>;
L_0x11fde10/0/0 .functor OR 1, L_0x11ff690, L_0x11ff010, L_0x11ff100, L_0x11ff1f0;
L_0x11fde10/0/4 .functor OR 1, L_0x11ff2e0, L_0x11ff3d0, L_0x11ffcd0, L_0x11ff780;
L_0x11fde10/0/8 .functor OR 1, L_0x11ff820, L_0x11ff910, L_0x11ffa00, L_0x11ffaf0;
L_0x11fde10/0/12 .functor OR 1, L_0x11ffbe0, L_0x1200300, L_0x12003a0, L_0x11fdfd0;
L_0x11fde10/0/16 .functor OR 1, L_0x11ffd70, L_0x11ffe10, L_0x11ffeb0, L_0x11fff50;
L_0x11fde10/0/20 .functor OR 1, L_0x1200040, L_0x1200130, L_0x1200220, L_0x1200a70;
L_0x11fde10/0/24 .functor OR 1, L_0x1200b60, L_0x11fe0c0, L_0x1200490, L_0x1200580;
L_0x11fde10/0/28 .functor OR 1, L_0x1200670, L_0x1200760, L_0x1200850, L_0x11fe1b0;
L_0x11fde10/1/0 .functor OR 1, L_0x11fde10/0/0, L_0x11fde10/0/4, L_0x11fde10/0/8, L_0x11fde10/0/12;
L_0x11fde10/1/4 .functor OR 1, L_0x11fde10/0/16, L_0x11fde10/0/20, L_0x11fde10/0/24, L_0x11fde10/0/28;
L_0x11fde10/d .functor NOR 1, L_0x11fde10/1/0, L_0x11fde10/1/4, C4<0>, C4<0>;
L_0x11fde10 .delay (320,320,320) L_0x11fde10/d;
v0x10be8d0_0 .net *"_s227", 0 0, L_0x11fc9b0; 1 drivers
v0x10be970_0 .net *"_s237", 0 0, L_0x11ff690; 1 drivers
v0x11254b0_0 .net *"_s239", 0 0, L_0x11ff010; 1 drivers
v0x1125530_0 .net *"_s241", 0 0, L_0x11ff100; 1 drivers
v0x11255b0_0 .net *"_s243", 0 0, L_0x11ff1f0; 1 drivers
v0x1125630_0 .net *"_s245", 0 0, L_0x11ff2e0; 1 drivers
v0x11256b0_0 .net *"_s247", 0 0, L_0x11ff3d0; 1 drivers
v0x1125730_0 .net *"_s249", 0 0, L_0x11ffcd0; 1 drivers
v0x11257b0_0 .net *"_s251", 0 0, L_0x11ff780; 1 drivers
v0x1125830_0 .net *"_s253", 0 0, L_0x11ff820; 1 drivers
v0x11258b0_0 .net *"_s255", 0 0, L_0x11ff910; 1 drivers
v0x1125930_0 .net *"_s257", 0 0, L_0x11ffa00; 1 drivers
v0x11259b0_0 .net *"_s259", 0 0, L_0x11ffaf0; 1 drivers
v0x1125a30_0 .net *"_s261", 0 0, L_0x11ffbe0; 1 drivers
v0x1125b30_0 .net *"_s263", 0 0, L_0x1200300; 1 drivers
v0x1125bb0_0 .net *"_s265", 0 0, L_0x12003a0; 1 drivers
v0x1125ab0_0 .net *"_s267", 0 0, L_0x11fdfd0; 1 drivers
v0x1125d00_0 .net *"_s269", 0 0, L_0x11ffd70; 1 drivers
v0x1125e20_0 .net *"_s271", 0 0, L_0x11ffe10; 1 drivers
v0x1125ea0_0 .net *"_s273", 0 0, L_0x11ffeb0; 1 drivers
v0x1125d80_0 .net *"_s275", 0 0, L_0x11fff50; 1 drivers
v0x1125fd0_0 .net *"_s277", 0 0, L_0x1200040; 1 drivers
v0x1125f20_0 .net *"_s279", 0 0, L_0x1200130; 1 drivers
v0x1126110_0 .net *"_s281", 0 0, L_0x1200220; 1 drivers
v0x1126070_0 .net *"_s283", 0 0, L_0x1200a70; 1 drivers
v0x1126260_0 .net *"_s285", 0 0, L_0x1200b60; 1 drivers
v0x11261b0_0 .net *"_s287", 0 0, L_0x11fe0c0; 1 drivers
v0x11263c0_0 .net *"_s289", 0 0, L_0x1200490; 1 drivers
v0x1126300_0 .net *"_s291", 0 0, L_0x1200580; 1 drivers
v0x1126530_0 .net *"_s293", 0 0, L_0x1200670; 1 drivers
v0x1126440_0 .net *"_s295", 0 0, L_0x1200760; 1 drivers
v0x11266b0_0 .net *"_s297", 0 0, L_0x1200850; 1 drivers
v0x11265b0_0 .net *"_s299", 0 0, L_0x11fe1b0; 1 drivers
v0x1126840_0 .alias "carryout", 0 0, v0x1127250_0;
v0x1126730_0 .net "command", 2 0, v0x1127360_0; 1 drivers
RS_0x7ff6f1dcee28/0/0 .resolv tri, L_0x1148960, L_0x114e680, L_0x1154310, L_0x1159f10;
RS_0x7ff6f1dcee28/0/4 .resolv tri, L_0x115f700, L_0x115f900, L_0x116af50, L_0x116b3c0;
RS_0x7ff6f1dcee28/0/8 .resolv tri, L_0x1176940, L_0x11769e0, L_0x1182050, L_0x11820f0;
RS_0x7ff6f1dcee28/0/12 .resolv tri, L_0x118d720, L_0x118d7c0, L_0x1199090, L_0x11997a0;
RS_0x7ff6f1dcee28/0/16 .resolv tri, L_0x11a4730, L_0x11a47d0, L_0x11aff20, L_0x11affc0;
RS_0x7ff6f1dcee28/0/20 .resolv tri, L_0x11bb700, L_0x11bb7a0, L_0x11c6aa0, L_0x11c6b40;
RS_0x7ff6f1dcee28/0/24 .resolv tri, L_0x11d3020, L_0x11d30c0, L_0x11de550, L_0x11de5f0;
RS_0x7ff6f1dcee28/0/28 .resolv tri, L_0x11e9be0, L_0x11e9c80, L_0x11f58e0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7ff6f1dcee28/1/0 .resolv tri, RS_0x7ff6f1dcee28/0/0, RS_0x7ff6f1dcee28/0/4, RS_0x7ff6f1dcee28/0/8, RS_0x7ff6f1dcee28/0/12;
RS_0x7ff6f1dcee28/1/4 .resolv tri, RS_0x7ff6f1dcee28/0/16, RS_0x7ff6f1dcee28/0/20, RS_0x7ff6f1dcee28/0/24, RS_0x7ff6f1dcee28/0/28;
RS_0x7ff6f1dcee28 .resolv tri, RS_0x7ff6f1dcee28/1/0, RS_0x7ff6f1dcee28/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x11267b0_0 .net8 "int_carryout", 30 0, RS_0x7ff6f1dcee28; 31 drivers
v0x11269f0_0 .net "invertB", 0 0, v0x1124fa0_0; 1 drivers
v0x1126a70_0 .net "muxIndex", 2 0, v0x1125020_0; 1 drivers
v0x11268c0_0 .net "operandA", 31 0, v0x1127460_0; 1 drivers
v0x1126960_0 .net "operandB", 31 0, v0x11274e0_0; 1 drivers
v0x1126c40_0 .net "othercontrolsignal", 0 0, v0x10be850_0; 1 drivers
v0x1126cc0_0 .alias "overflow", 0 0, v0x1127560_0;
v0x1126af0_0 .alias "result", 31 0, v0x1127620_0;
v0x1126b70_0 .net "resultFirst", 0 0, L_0x11f5470; 1 drivers
v0x1126f40_0 .net "sltValue", 0 0, L_0x11fc550; 1 drivers
v0x1126fc0_0 .net "sub_b", 0 0, L_0x11f6240; 1 drivers
v0x1126d40_0 .net "sub_carryout", 0 0, L_0x11fdb10; 1 drivers
v0x1126dc0_0 .net "sub_sumleft", 0 0, L_0x11fd3e0; 1 drivers
v0x11271d0_0 .alias "zero", 0 0, v0x11276a0_0;
L_0x1148810 .part/pv L_0x11483a0, 1, 1, 32;
L_0x1148960 .part/pv L_0x11449e0, 1, 1, 31;
L_0x1148a00 .part v0x1127460_0, 1, 1;
L_0x1148aa0 .part v0x11274e0_0, 1, 1;
L_0x1148b40 .part RS_0x7ff6f1dcee28, 0, 1;
L_0x114e510 .part/pv L_0x114e060, 2, 1, 32;
L_0x114e680 .part/pv L_0x114a570, 2, 1, 31;
L_0x114e720 .part v0x1127460_0, 2, 1;
L_0x114e7c0 .part v0x11274e0_0, 2, 1;
L_0x114e860 .part RS_0x7ff6f1dcee28, 1, 1;
L_0x1154150 .part/pv L_0x1153ce0, 3, 1, 32;
L_0x1154310 .part/pv L_0x11501f0, 3, 1, 31;
L_0x11543b0 .part v0x1127460_0, 3, 1;
L_0x11544e0 .part v0x11274e0_0, 3, 1;
L_0x1154610 .part RS_0x7ff6f1dcee28, 2, 1;
L_0x1159d50 .part/pv L_0x11598e0, 4, 1, 32;
L_0x1159f10 .part/pv L_0x1155df0, 4, 1, 31;
L_0x1159fb0 .part v0x1127460_0, 4, 1;
L_0x115a0f0 .part v0x11274e0_0, 4, 1;
L_0x115a190 .part RS_0x7ff6f1dcee28, 3, 1;
L_0x115f5d0 .part/pv L_0x115f160, 5, 1, 32;
L_0x115f700 .part/pv L_0x115b7b0, 5, 1, 31;
L_0x115a340 .part v0x1127460_0, 5, 1;
L_0x115f860 .part v0x11274e0_0, 5, 1;
L_0x115f7a0 .part RS_0x7ff6f1dcee28, 4, 1;
L_0x1165200 .part/pv L_0x1164d30, 6, 1, 32;
L_0x115f900 .part/pv L_0x1161240, 6, 1, 31;
L_0x1165410 .part v0x1127460_0, 6, 1;
L_0x1165330 .part v0x11274e0_0, 6, 1;
L_0x11655a0 .part RS_0x7ff6f1dcee28, 5, 1;
L_0x116ada0 .part/pv L_0x116a930, 7, 1, 32;
L_0x116af50 .part/pv L_0x1166e40, 7, 1, 31;
L_0x1165640 .part v0x1127460_0, 7, 1;
L_0x116b210 .part v0x11274e0_0, 7, 1;
L_0x116aff0 .part RS_0x7ff6f1dcee28, 6, 1;
L_0x1170b80 .part/pv L_0x11706a0, 8, 1, 32;
L_0x116b3c0 .part/pv L_0x116cbb0, 8, 1, 31;
L_0x1170de0 .part v0x1127460_0, 8, 1;
L_0x1170cb0 .part v0x11274e0_0, 8, 1;
L_0x1170fc0 .part RS_0x7ff6f1dcee28, 7, 1;
L_0x1176810 .part/pv L_0x11763a0, 9, 1, 32;
L_0x1176940 .part/pv L_0x11728b0, 9, 1, 31;
L_0x1171270 .part v0x1127460_0, 9, 1;
L_0x1171310 .part v0x11274e0_0, 9, 1;
L_0x1176b50 .part RS_0x7ff6f1dcee28, 8, 1;
L_0x117c350 .part/pv L_0x117bf70, 10, 1, 32;
L_0x11769e0 .part/pv L_0x1178480, 10, 1, 31;
L_0x1176a80 .part v0x1127460_0, 10, 1;
L_0x117c610 .part v0x11274e0_0, 10, 1;
L_0x117c6b0 .part RS_0x7ff6f1dcee28, 9, 1;
L_0x1125340 .part/pv L_0x1181670, 11, 1, 32;
L_0x1182050 .part/pv L_0x117dc00, 11, 1, 31;
L_0x117c750 .part v0x1127460_0, 11, 1;
L_0x117c7f0 .part v0x11274e0_0, 11, 1;
L_0x11822b0 .part RS_0x7ff6f1dcee28, 10, 1;
L_0x1187a00 .part/pv L_0x1187500, 12, 1, 32;
L_0x11820f0 .part/pv L_0x1183a10, 12, 1, 31;
L_0x1182190 .part v0x1127460_0, 12, 1;
L_0x1187d10 .part v0x11274e0_0, 12, 1;
L_0x1187db0 .part RS_0x7ff6f1dcee28, 11, 1;
L_0x118d5f0 .part/pv L_0x118d180, 13, 1, 32;
L_0x118d720 .part/pv L_0x1189670, 13, 1, 31;
L_0x1187e50 .part v0x1127460_0, 13, 1;
L_0x1187ef0 .part v0x11274e0_0, 13, 1;
L_0x1187f90 .part RS_0x7ff6f1dcee28, 12, 1;
L_0x1193260 .part/pv L_0x1192d50, 14, 1, 32;
L_0x118d7c0 .part/pv L_0x118f260, 14, 1, 31;
L_0x118d860 .part v0x1127460_0, 14, 1;
L_0x118d900 .part v0x11274e0_0, 14, 1;
L_0x1193530 .part RS_0x7ff6f1dcee28, 13, 1;
L_0x1198de0 .part/pv L_0x1198970, 15, 1, 32;
L_0x1199090 .part/pv L_0x1194e80, 15, 1, 31;
L_0x11935d0 .part v0x1127460_0, 15, 1;
L_0x116b100 .part v0x11274e0_0, 15, 1;
L_0x116b2b0 .part RS_0x7ff6f1dcee28, 14, 1;
L_0x11931c0 .part/pv L_0x119e3c0, 16, 1, 32;
L_0x11997a0 .part/pv L_0x119ad60, 16, 1, 31;
L_0x1199840 .part v0x1127460_0, 16, 1;
L_0x11998e0 .part v0x11274e0_0, 16, 1;
L_0x119ebf0 .part RS_0x7ff6f1dcee28, 15, 1;
L_0x11a4600 .part/pv L_0x11a4190, 17, 1, 32;
L_0x11a4730 .part/pv L_0x11a0660, 17, 1, 31;
L_0x119f0a0 .part v0x1127460_0, 17, 1;
L_0x119f140 .part v0x11274e0_0, 17, 1;
L_0x119f1e0 .part RS_0x7ff6f1dcee28, 16, 1;
L_0x119e830 .part/pv L_0x11a9d80, 18, 1, 32;
L_0x11a47d0 .part/pv L_0x11a6290, 18, 1, 31;
L_0x11a4870 .part v0x1127460_0, 18, 1;
L_0x11a4910 .part v0x11274e0_0, 18, 1;
L_0x11a49b0 .part RS_0x7ff6f1dcee28, 17, 1;
L_0x11afdf0 .part/pv L_0x11af980, 19, 1, 32;
L_0x11aff20 .part/pv L_0x11abe90, 19, 1, 31;
L_0x11aa340 .part v0x1127460_0, 19, 1;
L_0x11aa3e0 .part v0x11274e0_0, 19, 1;
L_0x11aa480 .part RS_0x7ff6f1dcee28, 18, 1;
L_0x11aa1f0 .part/pv L_0x11b5580, 20, 1, 32;
L_0x11affc0 .part/pv L_0x11b1a90, 20, 1, 31;
L_0x11b0060 .part v0x1127460_0, 20, 1;
L_0x11b0100 .part v0x11274e0_0, 20, 1;
L_0x11b01a0 .part RS_0x7ff6f1dcee28, 19, 1;
L_0x11bb5d0 .part/pv L_0x11bb160, 21, 1, 32;
L_0x11bb700 .part/pv L_0x11b7670, 21, 1, 31;
L_0x11b5b50 .part v0x1127460_0, 21, 1;
L_0x11b5bf0 .part v0x11274e0_0, 21, 1;
L_0x11b5c90 .part RS_0x7ff6f1dcee28, 20, 1;
L_0x11b59f0 .part/pv L_0x11c08e0, 22, 1, 32;
L_0x11bb7a0 .part/pv L_0x11bd240, 22, 1, 31;
L_0x11bb840 .part v0x1127460_0, 22, 1;
L_0x11bb8e0 .part v0x11274e0_0, 22, 1;
L_0x11bb980 .part RS_0x7ff6f1dcee28, 21, 1;
L_0x11c6970 .part/pv L_0x11c6500, 23, 1, 32;
L_0x11c6aa0 .part/pv L_0x11c2a10, 23, 1, 31;
L_0x11c0ec0 .part v0x1127460_0, 23, 1;
L_0x11c0f60 .part v0x11274e0_0, 23, 1;
L_0x11c1000 .part RS_0x7ff6f1dcee28, 22, 1;
L_0x11c0d50 .part/pv L_0x11cce40, 24, 1, 32;
L_0x11c6b40 .part/pv L_0x11c85d0, 24, 1, 31;
L_0x11c6be0 .part v0x1127460_0, 24, 1;
L_0x11c6c80 .part v0x11274e0_0, 24, 1;
L_0x11c6d20 .part RS_0x7ff6f1dcee28, 23, 1;
L_0x11d2ef0 .part/pv L_0x11d2a80, 25, 1, 32;
L_0x11d3020 .part/pv L_0x11cef90, 25, 1, 31;
L_0x11cd430 .part v0x1127460_0, 25, 1;
L_0x11cd4d0 .part v0x11274e0_0, 25, 1;
L_0x11cd570 .part RS_0x7ff6f1dcee28, 24, 1;
L_0x11cd2b0 .part/pv L_0x11d8650, 26, 1, 32;
L_0x11d30c0 .part/pv L_0x11d4b60, 26, 1, 31;
L_0x11d3160 .part v0x1127460_0, 26, 1;
L_0x11d3200 .part v0x11274e0_0, 26, 1;
L_0x11d32a0 .part RS_0x7ff6f1dcee28, 25, 1;
L_0x11de420 .part/pv L_0x11ddfb0, 27, 1, 32;
L_0x11de550 .part/pv L_0x11da4c0, 27, 1, 31;
L_0x11d8c50 .part v0x1127460_0, 27, 1;
L_0x11d8cf0 .part v0x11274e0_0, 27, 1;
L_0x11d8d90 .part RS_0x7ff6f1dcee28, 26, 1;
L_0x11d8ac0 .part/pv L_0x11e3b00, 28, 1, 32;
L_0x11de5f0 .part/pv L_0x11e0010, 28, 1, 31;
L_0x11de690 .part v0x1127460_0, 28, 1;
L_0x11de730 .part v0x11274e0_0, 28, 1;
L_0x11de7d0 .part RS_0x7ff6f1dcee28, 27, 1;
L_0x11e9ab0 .part/pv L_0x11e9640, 29, 1, 32;
L_0x11e9be0 .part/pv L_0x11e5b50, 29, 1, 31;
L_0x11e4110 .part v0x1127460_0, 29, 1;
L_0x11e41b0 .part v0x11274e0_0, 29, 1;
L_0x11e4250 .part RS_0x7ff6f1dcee28, 28, 1;
L_0x11e3f70 .part/pv L_0x11ef970, 30, 1, 32;
L_0x11e9c80 .part/pv L_0x11ebe80, 30, 1, 31;
L_0x11e9d20 .part v0x1127460_0, 30, 1;
L_0x11e9dc0 .part v0x11274e0_0, 30, 1;
L_0x11e9e60 .part RS_0x7ff6f1dcee28, 29, 1;
L_0x11f58e0 .part/pv L_0x11f1980, 0, 1, 31;
L_0x11f5980 .part v0x1127460_0, 0, 1;
L_0x1199380 .part v0x11274e0_0, 0, 1;
L_0x1181ae0 .part/pv L_0x11fb1a0, 31, 1, 32;
L_0x11efde0 .part v0x1127460_0, 31, 1;
L_0x1198e80 .part v0x11274e0_0, 31, 1;
L_0x1198f20 .part RS_0x7ff6f1dcee28, 30, 1;
L_0x11f61a0 .part RS_0x7ff6f1dcee28, 30, 1;
L_0x11fc9b0 .part v0x11274e0_0, 31, 1;
L_0x11fdcd0 .part v0x1127460_0, 31, 1;
L_0x11fc4b0 .part RS_0x7ff6f1dcee28, 30, 1;
L_0x11fef20 .part/pv L_0x11fee10, 0, 1, 32;
L_0x11fdd70 .part v0x1125020_0, 2, 1;
L_0x11ff690 .part RS_0x7ff6f1dceeb8, 0, 1;
L_0x11ff010 .part RS_0x7ff6f1dceeb8, 1, 1;
L_0x11ff100 .part RS_0x7ff6f1dceeb8, 2, 1;
L_0x11ff1f0 .part RS_0x7ff6f1dceeb8, 3, 1;
L_0x11ff2e0 .part RS_0x7ff6f1dceeb8, 4, 1;
L_0x11ff3d0 .part RS_0x7ff6f1dceeb8, 5, 1;
L_0x11ffcd0 .part RS_0x7ff6f1dceeb8, 6, 1;
L_0x11ff780 .part RS_0x7ff6f1dceeb8, 7, 1;
L_0x11ff820 .part RS_0x7ff6f1dceeb8, 8, 1;
L_0x11ff910 .part RS_0x7ff6f1dceeb8, 9, 1;
L_0x11ffa00 .part RS_0x7ff6f1dceeb8, 10, 1;
L_0x11ffaf0 .part RS_0x7ff6f1dceeb8, 11, 1;
L_0x11ffbe0 .part RS_0x7ff6f1dceeb8, 12, 1;
L_0x1200300 .part RS_0x7ff6f1dceeb8, 13, 1;
L_0x12003a0 .part RS_0x7ff6f1dceeb8, 14, 1;
L_0x11fdfd0 .part RS_0x7ff6f1dceeb8, 15, 1;
L_0x11ffd70 .part RS_0x7ff6f1dceeb8, 16, 1;
L_0x11ffe10 .part RS_0x7ff6f1dceeb8, 17, 1;
L_0x11ffeb0 .part RS_0x7ff6f1dceeb8, 18, 1;
L_0x11fff50 .part RS_0x7ff6f1dceeb8, 19, 1;
L_0x1200040 .part RS_0x7ff6f1dceeb8, 20, 1;
L_0x1200130 .part RS_0x7ff6f1dceeb8, 21, 1;
L_0x1200220 .part RS_0x7ff6f1dceeb8, 22, 1;
L_0x1200a70 .part RS_0x7ff6f1dceeb8, 23, 1;
L_0x1200b60 .part RS_0x7ff6f1dceeb8, 24, 1;
L_0x11fe0c0 .part RS_0x7ff6f1dceeb8, 25, 1;
L_0x1200490 .part RS_0x7ff6f1dceeb8, 26, 1;
L_0x1200580 .part RS_0x7ff6f1dceeb8, 27, 1;
L_0x1200670 .part RS_0x7ff6f1dceeb8, 28, 1;
L_0x1200760 .part RS_0x7ff6f1dceeb8, 29, 1;
L_0x1200850 .part RS_0x7ff6f1dceeb8, 30, 1;
L_0x11fe1b0 .part RS_0x7ff6f1dceeb8, 31, 1;
S_0x1124e30 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x104d980;
 .timescale 0 0;
v0x1124f20_0 .alias "ALUcommand", 2 0, v0x1126730_0;
v0x1124fa0_0 .var "invertB", 0 0;
v0x1125020_0 .var "muxindex", 2 0;
v0x10be850_0 .var "othercontrolsignal", 0 0;
E_0x1120200 .event edge, v0x1124f20_0;
S_0x111e300 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x104d980;
 .timescale 0 0;
L_0x11e9f00/d .functor NOT 1, L_0x1199380, C4<0>, C4<0>, C4<0>;
L_0x11e9f00 .delay (10,10,10) L_0x11e9f00/d;
v0x10be3c0_0 .alias "carryin", 0 0, v0x11269f0_0;
v0x10be460_0 .net "carryout", 0 0, L_0x11f1980; 1 drivers
v0x10be4e0_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10be560_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10be5e0_0 .net "notB", 0 0, L_0x11e9f00; 1 drivers
v0x10be660_0 .net "operandA", 0 0, L_0x11f5980; 1 drivers
v0x10be6e0_0 .net "operandB", 0 0, L_0x1199380; 1 drivers
v0x1124880_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1124900_0 .alias "result", 0 0, v0x1126b70_0;
v0x1124980_0 .net "trueB", 0 0, L_0x11f0850; 1 drivers
v0x1124a00_0 .net "wAddSub", 0 0, L_0x11f12b0; 1 drivers
v0x1124b10_0 .net "wNandAnd", 0 0, L_0x11f2a40; 1 drivers
v0x1124c20_0 .net "wNorOr", 0 0, L_0x11f3480; 1 drivers
v0x1124d30_0 .net "wXor", 0 0, L_0x11f1fe0; 1 drivers
L_0x11f55a0 .part v0x1125020_0, 0, 1;
L_0x11f5640 .part v0x1125020_0, 1, 1;
L_0x11f5770 .part v0x1125020_0, 2, 1;
S_0x1123810 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x111e300;
 .timescale 0 0;
L_0x11ea000/d .functor NAND 1, L_0x11e9f00, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11ea000 .delay (20,20,20) L_0x11ea000/d;
L_0x11e4010/d .functor NOT 1, L_0x11ea000, C4<0>, C4<0>, C4<0>;
L_0x11e4010 .delay (10,10,10) L_0x11e4010/d;
L_0x11f0450/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11f0450 .delay (10,10,10) L_0x11f0450/d;
L_0x11f04f0/d .functor NAND 1, L_0x1199380, L_0x11f0450, C4<1>, C4<1>;
L_0x11f04f0 .delay (20,20,20) L_0x11f04f0/d;
L_0x11f05e0/d .functor NOT 1, L_0x11f04f0, C4<0>, C4<0>, C4<0>;
L_0x11f05e0 .delay (10,10,10) L_0x11f05e0/d;
L_0x11f06d0/d .functor NOR 1, L_0x11f05e0, L_0x11e4010, C4<0>, C4<0>;
L_0x11f06d0 .delay (20,20,20) L_0x11f06d0/d;
L_0x11f0850/d .functor NOT 1, L_0x11f06d0, C4<0>, C4<0>, C4<0>;
L_0x11f0850 .delay (10,10,10) L_0x11f0850/d;
v0x1123900_0 .net "and_in0ncom", 0 0, L_0x11f05e0; 1 drivers
v0x11239c0_0 .net "and_in1com", 0 0, L_0x11e4010; 1 drivers
v0x1123a60_0 .alias "in0", 0 0, v0x10be6e0_0;
v0x1123ae0_0 .alias "in1", 0 0, v0x10be5e0_0;
v0x1123b60_0 .net "nand_in0ncom", 0 0, L_0x11f04f0; 1 drivers
v0x1123c00_0 .net "nand_in1com", 0 0, L_0x11ea000; 1 drivers
v0x1123ca0_0 .net "ncom", 0 0, L_0x11f0450; 1 drivers
v0x1123d40_0 .net "nor_wire", 0 0, L_0x11f06d0; 1 drivers
v0x1123e30_0 .alias "result", 0 0, v0x1124980_0;
v0x1123f00_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1122520 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x111e300;
 .timescale 0 0;
L_0x11f13c0/d .functor NAND 1, L_0x11f5980, L_0x11f0850, C4<1>, C4<1>;
L_0x11f13c0 .delay (20,20,20) L_0x11f13c0/d;
L_0x11f1530/d .functor NOT 1, L_0x11f13c0, C4<0>, C4<0>, C4<0>;
L_0x11f1530 .delay (10,10,10) L_0x11f1530/d;
L_0x11f1640/d .functor NAND 1, v0x1124fa0_0, L_0x11f0d50, C4<1>, C4<1>;
L_0x11f1640 .delay (20,20,20) L_0x11f1640/d;
L_0x11f1700/d .functor NOT 1, L_0x11f1640, C4<0>, C4<0>, C4<0>;
L_0x11f1700 .delay (10,10,10) L_0x11f1700/d;
L_0x11f1810/d .functor NOR 1, L_0x11f1700, L_0x11f1530, C4<0>, C4<0>;
L_0x11f1810 .delay (20,20,20) L_0x11f1810/d;
L_0x11f1980/d .functor NOT 1, L_0x11f1810, C4<0>, C4<0>, C4<0>;
L_0x11f1980 .delay (10,10,10) L_0x11f1980/d;
v0x11230e0_0 .alias "a", 0 0, v0x10be660_0;
v0x11231f0_0 .net "and_ab", 0 0, L_0x11f1530; 1 drivers
v0x1123290_0 .net "and_xor_ab_c", 0 0, L_0x11f1700; 1 drivers
v0x1123330_0 .alias "b", 0 0, v0x1124980_0;
v0x11233b0_0 .alias "carryin", 0 0, v0x11269f0_0;
v0x1123430_0 .alias "carryout", 0 0, v0x10be460_0;
v0x11234f0_0 .net "nand_ab", 0 0, L_0x11f13c0; 1 drivers
v0x1123570_0 .net "nand_xor_ab_c", 0 0, L_0x11f1640; 1 drivers
v0x1123610_0 .net "nco", 0 0, L_0x11f1810; 1 drivers
v0x11236b0_0 .alias "sum", 0 0, v0x1124a00_0;
v0x1123790_0 .net "xor_ab", 0 0, L_0x11f0d50; 1 drivers
S_0x1122b90 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1122520;
 .timescale 0 0;
L_0x11f0980/d .functor NAND 1, L_0x11f5980, L_0x11f0850, C4<1>, C4<1>;
L_0x11f0980 .delay (20,20,20) L_0x11f0980/d;
L_0x11f0a20/d .functor NOR 1, L_0x11f5980, L_0x11f0850, C4<0>, C4<0>;
L_0x11f0a20 .delay (20,20,20) L_0x11f0a20/d;
L_0x11f0ae0/d .functor NOT 1, L_0x11f0a20, C4<0>, C4<0>, C4<0>;
L_0x11f0ae0 .delay (10,10,10) L_0x11f0ae0/d;
L_0x11f0bf0/d .functor NAND 1, L_0x11f0ae0, L_0x11f0980, C4<1>, C4<1>;
L_0x11f0bf0 .delay (20,20,20) L_0x11f0bf0/d;
L_0x11f0d50/d .functor NOT 1, L_0x11f0bf0, C4<0>, C4<0>, C4<0>;
L_0x11f0d50 .delay (10,10,10) L_0x11f0d50/d;
v0x1122c80_0 .alias "a", 0 0, v0x10be660_0;
v0x1122d20_0 .alias "b", 0 0, v0x1124980_0;
v0x1122dc0_0 .net "nand_ab", 0 0, L_0x11f0980; 1 drivers
v0x1122e60_0 .net "nor_ab", 0 0, L_0x11f0a20; 1 drivers
v0x1122ee0_0 .net "nxor_ab", 0 0, L_0x11f0bf0; 1 drivers
v0x1122f80_0 .net "or_ab", 0 0, L_0x11f0ae0; 1 drivers
v0x1123060_0 .alias "result", 0 0, v0x1123790_0;
S_0x1122610 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1122520;
 .timescale 0 0;
L_0x11f0e60/d .functor NAND 1, L_0x11f0d50, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11f0e60 .delay (20,20,20) L_0x11f0e60/d;
L_0x11f0fb0/d .functor NOR 1, L_0x11f0d50, v0x1124fa0_0, C4<0>, C4<0>;
L_0x11f0fb0 .delay (20,20,20) L_0x11f0fb0/d;
L_0x11f1090/d .functor NOT 1, L_0x11f0fb0, C4<0>, C4<0>, C4<0>;
L_0x11f1090 .delay (10,10,10) L_0x11f1090/d;
L_0x11f1150/d .functor NAND 1, L_0x11f1090, L_0x11f0e60, C4<1>, C4<1>;
L_0x11f1150 .delay (20,20,20) L_0x11f1150/d;
L_0x11f12b0/d .functor NOT 1, L_0x11f1150, C4<0>, C4<0>, C4<0>;
L_0x11f12b0 .delay (10,10,10) L_0x11f12b0/d;
v0x1122700_0 .alias "a", 0 0, v0x1123790_0;
v0x11227a0_0 .alias "b", 0 0, v0x11269f0_0;
v0x1122820_0 .net "nand_ab", 0 0, L_0x11f0e60; 1 drivers
v0x11228c0_0 .net "nor_ab", 0 0, L_0x11f0fb0; 1 drivers
v0x1122940_0 .net "nxor_ab", 0 0, L_0x11f1150; 1 drivers
v0x11229e0_0 .net "or_ab", 0 0, L_0x11f1090; 1 drivers
v0x1122ac0_0 .alias "result", 0 0, v0x1124a00_0;
S_0x1121fd0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x111e300;
 .timescale 0 0;
L_0x11f1b40/d .functor NAND 1, L_0x11f5980, L_0x1199380, C4<1>, C4<1>;
L_0x11f1b40 .delay (20,20,20) L_0x11f1b40/d;
L_0x11f1c00/d .functor NOR 1, L_0x11f5980, L_0x1199380, C4<0>, C4<0>;
L_0x11f1c00 .delay (20,20,20) L_0x11f1c00/d;
L_0x11f1d90/d .functor NOT 1, L_0x11f1c00, C4<0>, C4<0>, C4<0>;
L_0x11f1d90 .delay (10,10,10) L_0x11f1d90/d;
L_0x11f1e80/d .functor NAND 1, L_0x11f1d90, L_0x11f1b40, C4<1>, C4<1>;
L_0x11f1e80 .delay (20,20,20) L_0x11f1e80/d;
L_0x11f1fe0/d .functor NOT 1, L_0x11f1e80, C4<0>, C4<0>, C4<0>;
L_0x11f1fe0 .delay (10,10,10) L_0x11f1fe0/d;
v0x11220c0_0 .alias "a", 0 0, v0x10be660_0;
v0x1122140_0 .alias "b", 0 0, v0x10be6e0_0;
v0x1122210_0 .net "nand_ab", 0 0, L_0x11f1b40; 1 drivers
v0x1122290_0 .net "nor_ab", 0 0, L_0x11f1c00; 1 drivers
v0x1122310_0 .net "nxor_ab", 0 0, L_0x11f1e80; 1 drivers
v0x1122390_0 .net "or_ab", 0 0, L_0x11f1d90; 1 drivers
v0x1122450_0 .alias "result", 0 0, v0x1124d30_0;
S_0x1121410 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x111e300;
 .timescale 0 0;
L_0x11f2130/d .functor NAND 1, L_0x11f5980, L_0x1199380, C4<1>, C4<1>;
L_0x11f2130 .delay (20,20,20) L_0x11f2130/d;
L_0x11f2260/d .functor NOT 1, L_0x11f2130, C4<0>, C4<0>, C4<0>;
L_0x11f2260 .delay (10,10,10) L_0x11f2260/d;
v0x1121c80_0 .alias "a", 0 0, v0x10be660_0;
v0x1121d20_0 .net "and_ab", 0 0, L_0x11f2260; 1 drivers
v0x1121da0_0 .alias "b", 0 0, v0x10be6e0_0;
v0x1121e20_0 .net "nand_ab", 0 0, L_0x11f2130; 1 drivers
v0x1121ed0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1121f50_0 .alias "result", 0 0, v0x1124b10_0;
S_0x1121500 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1121410;
 .timescale 0 0;
L_0x11f23b0/d .functor NAND 1, L_0x11f2260, v0x10be850_0, C4<1>, C4<1>;
L_0x11f23b0 .delay (20,20,20) L_0x11f23b0/d;
L_0x11f2470/d .functor NOT 1, L_0x11f23b0, C4<0>, C4<0>, C4<0>;
L_0x11f2470 .delay (10,10,10) L_0x11f2470/d;
L_0x11f25a0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11f25a0 .delay (10,10,10) L_0x11f25a0/d;
L_0x11f2660/d .functor NAND 1, L_0x11f2130, L_0x11f25a0, C4<1>, C4<1>;
L_0x11f2660 .delay (20,20,20) L_0x11f2660/d;
L_0x11f27b0/d .functor NOT 1, L_0x11f2660, C4<0>, C4<0>, C4<0>;
L_0x11f27b0 .delay (10,10,10) L_0x11f27b0/d;
L_0x11f28a0/d .functor NOR 1, L_0x11f27b0, L_0x11f2470, C4<0>, C4<0>;
L_0x11f28a0 .delay (20,20,20) L_0x11f28a0/d;
L_0x11f2a40/d .functor NOT 1, L_0x11f28a0, C4<0>, C4<0>, C4<0>;
L_0x11f2a40 .delay (10,10,10) L_0x11f2a40/d;
v0x11215f0_0 .net "and_in0ncom", 0 0, L_0x11f27b0; 1 drivers
v0x1121670_0 .net "and_in1com", 0 0, L_0x11f2470; 1 drivers
v0x11216f0_0 .alias "in0", 0 0, v0x1121e20_0;
v0x1121790_0 .alias "in1", 0 0, v0x1121d20_0;
v0x1121810_0 .net "nand_in0ncom", 0 0, L_0x11f2660; 1 drivers
v0x11218b0_0 .net "nand_in1com", 0 0, L_0x11f23b0; 1 drivers
v0x1121990_0 .net "ncom", 0 0, L_0x11f25a0; 1 drivers
v0x1121a30_0 .net "nor_wire", 0 0, L_0x11f28a0; 1 drivers
v0x1121ad0_0 .alias "result", 0 0, v0x1124b10_0;
v0x1121ba0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1120950 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x111e300;
 .timescale 0 0;
L_0x11f2b70/d .functor NOR 1, L_0x11f5980, L_0x1199380, C4<0>, C4<0>;
L_0x11f2b70 .delay (20,20,20) L_0x11f2b70/d;
L_0x11f2ca0/d .functor NOT 1, L_0x11f2b70, C4<0>, C4<0>, C4<0>;
L_0x11f2ca0 .delay (10,10,10) L_0x11f2ca0/d;
v0x11210d0_0 .alias "a", 0 0, v0x10be660_0;
v0x1121170_0 .alias "b", 0 0, v0x10be6e0_0;
v0x1121210_0 .net "nor_ab", 0 0, L_0x11f2b70; 1 drivers
v0x1121290_0 .net "or_ab", 0 0, L_0x11f2ca0; 1 drivers
v0x1121310_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1121390_0 .alias "result", 0 0, v0x1124c20_0;
S_0x1120a40 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1120950;
 .timescale 0 0;
L_0x11f2df0/d .functor NAND 1, L_0x11f2ca0, v0x10be850_0, C4<1>, C4<1>;
L_0x11f2df0 .delay (20,20,20) L_0x11f2df0/d;
L_0x11f2eb0/d .functor NOT 1, L_0x11f2df0, C4<0>, C4<0>, C4<0>;
L_0x11f2eb0 .delay (10,10,10) L_0x11f2eb0/d;
L_0x11f2fe0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11f2fe0 .delay (10,10,10) L_0x11f2fe0/d;
L_0x11f30a0/d .functor NAND 1, L_0x11f2b70, L_0x11f2fe0, C4<1>, C4<1>;
L_0x11f30a0 .delay (20,20,20) L_0x11f30a0/d;
L_0x11f31f0/d .functor NOT 1, L_0x11f30a0, C4<0>, C4<0>, C4<0>;
L_0x11f31f0 .delay (10,10,10) L_0x11f31f0/d;
L_0x11f32e0/d .functor NOR 1, L_0x11f31f0, L_0x11f2eb0, C4<0>, C4<0>;
L_0x11f32e0 .delay (20,20,20) L_0x11f32e0/d;
L_0x11f3480/d .functor NOT 1, L_0x11f32e0, C4<0>, C4<0>, C4<0>;
L_0x11f3480 .delay (10,10,10) L_0x11f3480/d;
v0x1120b30_0 .net "and_in0ncom", 0 0, L_0x11f31f0; 1 drivers
v0x1120bb0_0 .net "and_in1com", 0 0, L_0x11f2eb0; 1 drivers
v0x1120c30_0 .alias "in0", 0 0, v0x1121210_0;
v0x1120cb0_0 .alias "in1", 0 0, v0x1121290_0;
v0x1120d30_0 .net "nand_in0ncom", 0 0, L_0x11f30a0; 1 drivers
v0x1120db0_0 .net "nand_in1com", 0 0, L_0x11f2df0; 1 drivers
v0x1120e30_0 .net "ncom", 0 0, L_0x11f2fe0; 1 drivers
v0x1120eb0_0 .net "nor_wire", 0 0, L_0x11f32e0; 1 drivers
v0x1120f80_0 .alias "result", 0 0, v0x1124c20_0;
v0x1121050_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x111e3f0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x111e300;
 .timescale 0 0;
v0x1120180_0 .alias "in0", 0 0, v0x1124a00_0;
v0x1120230_0 .alias "in1", 0 0, v0x1124d30_0;
v0x11202e0_0 .alias "in2", 0 0, v0x1124b10_0;
v0x1120390_0 .alias "in3", 0 0, v0x1124c20_0;
v0x1120470_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1120520_0 .alias "result", 0 0, v0x1126b70_0;
v0x11205a0_0 .net "sel0", 0 0, L_0x11f55a0; 1 drivers
v0x1120620_0 .net "sel1", 0 0, L_0x11f5640; 1 drivers
v0x11206a0_0 .net "sel2", 0 0, L_0x11f5770; 1 drivers
v0x1120720_0 .net "w0", 0 0, L_0x11f3c40; 1 drivers
v0x1120800_0 .net "w1", 0 0, L_0x11f43c0; 1 drivers
v0x1120880_0 .net "w2", 0 0, L_0x11f4c10; 1 drivers
S_0x111fa30 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x111e3f0;
 .timescale 0 0;
L_0x11f35b0/d .functor NAND 1, L_0x11f1fe0, L_0x11f55a0, C4<1>, C4<1>;
L_0x11f35b0 .delay (20,20,20) L_0x11f35b0/d;
L_0x11f3670/d .functor NOT 1, L_0x11f35b0, C4<0>, C4<0>, C4<0>;
L_0x11f3670 .delay (10,10,10) L_0x11f3670/d;
L_0x11f37a0/d .functor NOT 1, L_0x11f55a0, C4<0>, C4<0>, C4<0>;
L_0x11f37a0 .delay (10,10,10) L_0x11f37a0/d;
L_0x11f38f0/d .functor NAND 1, L_0x11f12b0, L_0x11f37a0, C4<1>, C4<1>;
L_0x11f38f0 .delay (20,20,20) L_0x11f38f0/d;
L_0x11f39b0/d .functor NOT 1, L_0x11f38f0, C4<0>, C4<0>, C4<0>;
L_0x11f39b0 .delay (10,10,10) L_0x11f39b0/d;
L_0x11f3aa0/d .functor NOR 1, L_0x11f39b0, L_0x11f3670, C4<0>, C4<0>;
L_0x11f3aa0 .delay (20,20,20) L_0x11f3aa0/d;
L_0x11f3c40/d .functor NOT 1, L_0x11f3aa0, C4<0>, C4<0>, C4<0>;
L_0x11f3c40 .delay (10,10,10) L_0x11f3c40/d;
v0x111fb20_0 .net "and_in0ncom", 0 0, L_0x11f39b0; 1 drivers
v0x111fbe0_0 .net "and_in1com", 0 0, L_0x11f3670; 1 drivers
v0x111fc80_0 .alias "in0", 0 0, v0x1124a00_0;
v0x111fd20_0 .alias "in1", 0 0, v0x1124d30_0;
v0x111fda0_0 .net "nand_in0ncom", 0 0, L_0x11f38f0; 1 drivers
v0x111fe40_0 .net "nand_in1com", 0 0, L_0x11f35b0; 1 drivers
v0x111fee0_0 .net "ncom", 0 0, L_0x11f37a0; 1 drivers
v0x111ff80_0 .net "nor_wire", 0 0, L_0x11f3aa0; 1 drivers
v0x1120020_0 .alias "result", 0 0, v0x1120720_0;
v0x11200a0_0 .alias "sel0", 0 0, v0x11205a0_0;
S_0x111f2e0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x111e3f0;
 .timescale 0 0;
L_0x11f3d70/d .functor NAND 1, L_0x11f3480, L_0x11f55a0, C4<1>, C4<1>;
L_0x11f3d70 .delay (20,20,20) L_0x11f3d70/d;
L_0x11f3e30/d .functor NOT 1, L_0x11f3d70, C4<0>, C4<0>, C4<0>;
L_0x11f3e30 .delay (10,10,10) L_0x11f3e30/d;
L_0x11f3f60/d .functor NOT 1, L_0x11f55a0, C4<0>, C4<0>, C4<0>;
L_0x11f3f60 .delay (10,10,10) L_0x11f3f60/d;
L_0x11f4020/d .functor NAND 1, L_0x11f2a40, L_0x11f3f60, C4<1>, C4<1>;
L_0x11f4020 .delay (20,20,20) L_0x11f4020/d;
L_0x11f4130/d .functor NOT 1, L_0x11f4020, C4<0>, C4<0>, C4<0>;
L_0x11f4130 .delay (10,10,10) L_0x11f4130/d;
L_0x11f4220/d .functor NOR 1, L_0x11f4130, L_0x11f3e30, C4<0>, C4<0>;
L_0x11f4220 .delay (20,20,20) L_0x11f4220/d;
L_0x11f43c0/d .functor NOT 1, L_0x11f4220, C4<0>, C4<0>, C4<0>;
L_0x11f43c0 .delay (10,10,10) L_0x11f43c0/d;
v0x111f3d0_0 .net "and_in0ncom", 0 0, L_0x11f4130; 1 drivers
v0x111f490_0 .net "and_in1com", 0 0, L_0x11f3e30; 1 drivers
v0x111f530_0 .alias "in0", 0 0, v0x1124b10_0;
v0x111f5d0_0 .alias "in1", 0 0, v0x1124c20_0;
v0x111f650_0 .net "nand_in0ncom", 0 0, L_0x11f4020; 1 drivers
v0x111f6f0_0 .net "nand_in1com", 0 0, L_0x11f3d70; 1 drivers
v0x111f790_0 .net "ncom", 0 0, L_0x11f3f60; 1 drivers
v0x111f830_0 .net "nor_wire", 0 0, L_0x11f4220; 1 drivers
v0x111f8d0_0 .alias "result", 0 0, v0x1120800_0;
v0x111f950_0 .alias "sel0", 0 0, v0x11205a0_0;
S_0x111eb90 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x111e3f0;
 .timescale 0 0;
L_0x11f44f0/d .functor NAND 1, L_0x11f43c0, L_0x11f5640, C4<1>, C4<1>;
L_0x11f44f0 .delay (20,20,20) L_0x11f44f0/d;
L_0x11f4640/d .functor NOT 1, L_0x11f44f0, C4<0>, C4<0>, C4<0>;
L_0x11f4640 .delay (10,10,10) L_0x11f4640/d;
L_0x11f4770/d .functor NOT 1, L_0x11f5640, C4<0>, C4<0>, C4<0>;
L_0x11f4770 .delay (10,10,10) L_0x11f4770/d;
L_0x11f4830/d .functor NAND 1, L_0x11f3c40, L_0x11f4770, C4<1>, C4<1>;
L_0x11f4830 .delay (20,20,20) L_0x11f4830/d;
L_0x11f4980/d .functor NOT 1, L_0x11f4830, C4<0>, C4<0>, C4<0>;
L_0x11f4980 .delay (10,10,10) L_0x11f4980/d;
L_0x11f4a70/d .functor NOR 1, L_0x11f4980, L_0x11f4640, C4<0>, C4<0>;
L_0x11f4a70 .delay (20,20,20) L_0x11f4a70/d;
L_0x11f4c10/d .functor NOT 1, L_0x11f4a70, C4<0>, C4<0>, C4<0>;
L_0x11f4c10 .delay (10,10,10) L_0x11f4c10/d;
v0x111ec80_0 .net "and_in0ncom", 0 0, L_0x11f4980; 1 drivers
v0x111ed40_0 .net "and_in1com", 0 0, L_0x11f4640; 1 drivers
v0x111ede0_0 .alias "in0", 0 0, v0x1120720_0;
v0x111ee80_0 .alias "in1", 0 0, v0x1120800_0;
v0x111ef00_0 .net "nand_in0ncom", 0 0, L_0x11f4830; 1 drivers
v0x111efa0_0 .net "nand_in1com", 0 0, L_0x11f44f0; 1 drivers
v0x111f040_0 .net "ncom", 0 0, L_0x11f4770; 1 drivers
v0x111f0e0_0 .net "nor_wire", 0 0, L_0x11f4a70; 1 drivers
v0x111f180_0 .alias "result", 0 0, v0x1120880_0;
v0x111f200_0 .alias "sel0", 0 0, v0x1120620_0;
S_0x111e4e0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x111e3f0;
 .timescale 0 0;
L_0x11f4d40/d .functor NAND 1, C4<0>, L_0x11f5770, C4<1>, C4<1>;
L_0x11f4d40 .delay (20,20,20) L_0x11f4d40/d;
L_0x11f4ea0/d .functor NOT 1, L_0x11f4d40, C4<0>, C4<0>, C4<0>;
L_0x11f4ea0 .delay (10,10,10) L_0x11f4ea0/d;
L_0x11f4fd0/d .functor NOT 1, L_0x11f5770, C4<0>, C4<0>, C4<0>;
L_0x11f4fd0 .delay (10,10,10) L_0x11f4fd0/d;
L_0x11f5090/d .functor NAND 1, L_0x11f4c10, L_0x11f4fd0, C4<1>, C4<1>;
L_0x11f5090 .delay (20,20,20) L_0x11f5090/d;
L_0x11f51e0/d .functor NOT 1, L_0x11f5090, C4<0>, C4<0>, C4<0>;
L_0x11f51e0 .delay (10,10,10) L_0x11f51e0/d;
L_0x11f52d0/d .functor NOR 1, L_0x11f51e0, L_0x11f4ea0, C4<0>, C4<0>;
L_0x11f52d0 .delay (20,20,20) L_0x11f52d0/d;
L_0x11f5470/d .functor NOT 1, L_0x11f52d0, C4<0>, C4<0>, C4<0>;
L_0x11f5470 .delay (10,10,10) L_0x11f5470/d;
v0x111e5d0_0 .net "and_in0ncom", 0 0, L_0x11f51e0; 1 drivers
v0x111e650_0 .net "and_in1com", 0 0, L_0x11f4ea0; 1 drivers
v0x111e6f0_0 .alias "in0", 0 0, v0x1120880_0;
v0x111e790_0 .alias "in1", 0 0, v0x1120470_0;
v0x111e810_0 .net "nand_in0ncom", 0 0, L_0x11f5090; 1 drivers
v0x111e8b0_0 .net "nand_in1com", 0 0, L_0x11f4d40; 1 drivers
v0x111e950_0 .net "ncom", 0 0, L_0x11f4fd0; 1 drivers
v0x111e9f0_0 .net "nor_wire", 0 0, L_0x11f52d0; 1 drivers
v0x111ea90_0 .alias "result", 0 0, v0x1126b70_0;
v0x111eb10_0 .alias "sel0", 0 0, v0x11206a0_0;
S_0x1117910 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x104d980;
 .timescale 0 0;
L_0x1199420/d .functor NOT 1, L_0x1198e80, C4<0>, C4<0>, C4<0>;
L_0x1199420 .delay (10,10,10) L_0x1199420/d;
v0x111d7b0_0 .net "carryin", 0 0, L_0x1198f20; 1 drivers
v0x111d850_0 .alias "carryout", 0 0, v0x1127250_0;
v0x111d920_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x111d9a0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x111da20_0 .net "notB", 0 0, L_0x1199420; 1 drivers
v0x111daa0_0 .net "operandA", 0 0, L_0x11efde0; 1 drivers
v0x111db20_0 .net "operandB", 0 0, L_0x1198e80; 1 drivers
v0x111dc30_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x111dcb0_0 .net "result", 0 0, L_0x11fb1a0; 1 drivers
v0x111dd80_0 .net "trueB", 0 0, L_0x11f65b0; 1 drivers
v0x111de60_0 .net "wAddSub", 0 0, L_0x11f7030; 1 drivers
v0x111df70_0 .net "wNandAnd", 0 0, L_0x11f8770; 1 drivers
v0x111e0f0_0 .net "wNorOr", 0 0, L_0x11f91b0; 1 drivers
v0x111e200_0 .net "wXor", 0 0, L_0x11f7d10; 1 drivers
L_0x11fb2d0 .part v0x1125020_0, 0, 1;
L_0x11fb370 .part v0x1125020_0, 1, 1;
L_0x1181840 .part v0x1125020_0, 2, 1;
S_0x111d000 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1117910;
 .timescale 0 0;
L_0x1199520/d .functor NAND 1, L_0x1199420, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1199520 .delay (20,20,20) L_0x1199520/d;
L_0x1199600/d .functor NOT 1, L_0x1199520, C4<0>, C4<0>, C4<0>;
L_0x1199600 .delay (10,10,10) L_0x1199600/d;
L_0x11996e0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11996e0 .delay (10,10,10) L_0x11996e0/d;
L_0x11f03a0/d .functor NAND 1, L_0x1198e80, L_0x11996e0, C4<1>, C4<1>;
L_0x11f03a0 .delay (20,20,20) L_0x11f03a0/d;
L_0x11f6340/d .functor NOT 1, L_0x11f03a0, C4<0>, C4<0>, C4<0>;
L_0x11f6340 .delay (10,10,10) L_0x11f6340/d;
L_0x11f6430/d .functor NOR 1, L_0x11f6340, L_0x1199600, C4<0>, C4<0>;
L_0x11f6430 .delay (20,20,20) L_0x11f6430/d;
L_0x11f65b0/d .functor NOT 1, L_0x11f6430, C4<0>, C4<0>, C4<0>;
L_0x11f65b0 .delay (10,10,10) L_0x11f65b0/d;
v0x111d0f0_0 .net "and_in0ncom", 0 0, L_0x11f6340; 1 drivers
v0x111d190_0 .net "and_in1com", 0 0, L_0x1199600; 1 drivers
v0x111d230_0 .alias "in0", 0 0, v0x111db20_0;
v0x111d2b0_0 .alias "in1", 0 0, v0x111da20_0;
v0x111d330_0 .net "nand_in0ncom", 0 0, L_0x11f03a0; 1 drivers
v0x111d3d0_0 .net "nand_in1com", 0 0, L_0x1199520; 1 drivers
v0x111d470_0 .net "ncom", 0 0, L_0x11996e0; 1 drivers
v0x111d510_0 .net "nor_wire", 0 0, L_0x11f6430; 1 drivers
v0x111d600_0 .alias "result", 0 0, v0x111dd80_0;
v0x111d6d0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x111bd30 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1117910;
 .timescale 0 0;
L_0x11f7140/d .functor NAND 1, L_0x11efde0, L_0x11f65b0, C4<1>, C4<1>;
L_0x11f7140 .delay (20,20,20) L_0x11f7140/d;
L_0x11f72b0/d .functor NOT 1, L_0x11f7140, C4<0>, C4<0>, C4<0>;
L_0x11f72b0 .delay (10,10,10) L_0x11f72b0/d;
L_0x11f73c0/d .functor NAND 1, L_0x1198f20, L_0x11f6a90, C4<1>, C4<1>;
L_0x11f73c0 .delay (20,20,20) L_0x11f73c0/d;
L_0x11f7480/d .functor NOT 1, L_0x11f73c0, C4<0>, C4<0>, C4<0>;
L_0x11f7480 .delay (10,10,10) L_0x11f7480/d;
L_0x11f7590/d .functor NOR 1, L_0x11f7480, L_0x11f72b0, C4<0>, C4<0>;
L_0x11f7590 .delay (20,20,20) L_0x11f7590/d;
L_0x11f7700/d .functor NOT 1, L_0x11f7590, C4<0>, C4<0>, C4<0>;
L_0x11f7700 .delay (10,10,10) L_0x11f7700/d;
v0x111c910_0 .alias "a", 0 0, v0x111daa0_0;
v0x111ca20_0 .net "and_ab", 0 0, L_0x11f72b0; 1 drivers
v0x111cac0_0 .net "and_xor_ab_c", 0 0, L_0x11f7480; 1 drivers
v0x111cb60_0 .alias "b", 0 0, v0x111dd80_0;
v0x111cbe0_0 .alias "carryin", 0 0, v0x111d7b0_0;
v0x111cc60_0 .alias "carryout", 0 0, v0x1127250_0;
v0x111cd20_0 .net "nand_ab", 0 0, L_0x11f7140; 1 drivers
v0x111cda0_0 .net "nand_xor_ab_c", 0 0, L_0x11f73c0; 1 drivers
v0x111ce20_0 .net "nco", 0 0, L_0x11f7590; 1 drivers
v0x111cea0_0 .alias "sum", 0 0, v0x111de60_0;
v0x111cf80_0 .net "xor_ab", 0 0, L_0x11f6a90; 1 drivers
S_0x111c3c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x111bd30;
 .timescale 0 0;
L_0x11f66e0/d .functor NAND 1, L_0x11efde0, L_0x11f65b0, C4<1>, C4<1>;
L_0x11f66e0 .delay (20,20,20) L_0x11f66e0/d;
L_0x11f6780/d .functor NOR 1, L_0x11efde0, L_0x11f65b0, C4<0>, C4<0>;
L_0x11f6780 .delay (20,20,20) L_0x11f6780/d;
L_0x11f6820/d .functor NOT 1, L_0x11f6780, C4<0>, C4<0>, C4<0>;
L_0x11f6820 .delay (10,10,10) L_0x11f6820/d;
L_0x11f6930/d .functor NAND 1, L_0x11f6820, L_0x11f66e0, C4<1>, C4<1>;
L_0x11f6930 .delay (20,20,20) L_0x11f6930/d;
L_0x11f6a90/d .functor NOT 1, L_0x11f6930, C4<0>, C4<0>, C4<0>;
L_0x11f6a90 .delay (10,10,10) L_0x11f6a90/d;
v0x111c4b0_0 .alias "a", 0 0, v0x111daa0_0;
v0x111c550_0 .alias "b", 0 0, v0x111dd80_0;
v0x111c5f0_0 .net "nand_ab", 0 0, L_0x11f66e0; 1 drivers
v0x111c690_0 .net "nor_ab", 0 0, L_0x11f6780; 1 drivers
v0x111c710_0 .net "nxor_ab", 0 0, L_0x11f6930; 1 drivers
v0x111c7b0_0 .net "or_ab", 0 0, L_0x11f6820; 1 drivers
v0x111c890_0 .alias "result", 0 0, v0x111cf80_0;
S_0x111be20 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x111bd30;
 .timescale 0 0;
L_0x11f6ba0/d .functor NAND 1, L_0x11f6a90, L_0x1198f20, C4<1>, C4<1>;
L_0x11f6ba0 .delay (20,20,20) L_0x11f6ba0/d;
L_0x11f6cf0/d .functor NOR 1, L_0x11f6a90, L_0x1198f20, C4<0>, C4<0>;
L_0x11f6cf0 .delay (20,20,20) L_0x11f6cf0/d;
L_0x11f6e60/d .functor NOT 1, L_0x11f6cf0, C4<0>, C4<0>, C4<0>;
L_0x11f6e60 .delay (10,10,10) L_0x11f6e60/d;
L_0x11f6f20/d .functor NAND 1, L_0x11f6e60, L_0x11f6ba0, C4<1>, C4<1>;
L_0x11f6f20 .delay (20,20,20) L_0x11f6f20/d;
L_0x11f7030/d .functor NOT 1, L_0x11f6f20, C4<0>, C4<0>, C4<0>;
L_0x11f7030 .delay (10,10,10) L_0x11f7030/d;
v0x111bf10_0 .alias "a", 0 0, v0x111cf80_0;
v0x111bfb0_0 .alias "b", 0 0, v0x111d7b0_0;
v0x111c050_0 .net "nand_ab", 0 0, L_0x11f6ba0; 1 drivers
v0x111c0f0_0 .net "nor_ab", 0 0, L_0x11f6cf0; 1 drivers
v0x111c170_0 .net "nxor_ab", 0 0, L_0x11f6f20; 1 drivers
v0x111c210_0 .net "or_ab", 0 0, L_0x11f6e60; 1 drivers
v0x111c2f0_0 .alias "result", 0 0, v0x111de60_0;
S_0x111b7e0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1117910;
 .timescale 0 0;
L_0x11f7870/d .functor NAND 1, L_0x11efde0, L_0x1198e80, C4<1>, C4<1>;
L_0x11f7870 .delay (20,20,20) L_0x11f7870/d;
L_0x11f7930/d .functor NOR 1, L_0x11efde0, L_0x1198e80, C4<0>, C4<0>;
L_0x11f7930 .delay (20,20,20) L_0x11f7930/d;
L_0x11f7ac0/d .functor NOT 1, L_0x11f7930, C4<0>, C4<0>, C4<0>;
L_0x11f7ac0 .delay (10,10,10) L_0x11f7ac0/d;
L_0x11f7bb0/d .functor NAND 1, L_0x11f7ac0, L_0x11f7870, C4<1>, C4<1>;
L_0x11f7bb0 .delay (20,20,20) L_0x11f7bb0/d;
L_0x11f7d10/d .functor NOT 1, L_0x11f7bb0, C4<0>, C4<0>, C4<0>;
L_0x11f7d10 .delay (10,10,10) L_0x11f7d10/d;
v0x111b8d0_0 .alias "a", 0 0, v0x111daa0_0;
v0x111b950_0 .alias "b", 0 0, v0x111db20_0;
v0x111ba20_0 .net "nand_ab", 0 0, L_0x11f7870; 1 drivers
v0x111baa0_0 .net "nor_ab", 0 0, L_0x11f7930; 1 drivers
v0x111bb20_0 .net "nxor_ab", 0 0, L_0x11f7bb0; 1 drivers
v0x111bba0_0 .net "or_ab", 0 0, L_0x11f7ac0; 1 drivers
v0x111bc60_0 .alias "result", 0 0, v0x111e200_0;
S_0x111abf0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1117910;
 .timescale 0 0;
L_0x11f7e60/d .functor NAND 1, L_0x11efde0, L_0x1198e80, C4<1>, C4<1>;
L_0x11f7e60 .delay (20,20,20) L_0x11f7e60/d;
L_0x11f7f90/d .functor NOT 1, L_0x11f7e60, C4<0>, C4<0>, C4<0>;
L_0x11f7f90 .delay (10,10,10) L_0x11f7f90/d;
v0x111b460_0 .alias "a", 0 0, v0x111daa0_0;
v0x111b500_0 .net "and_ab", 0 0, L_0x11f7f90; 1 drivers
v0x111b580_0 .alias "b", 0 0, v0x111db20_0;
v0x111b600_0 .net "nand_ab", 0 0, L_0x11f7e60; 1 drivers
v0x111b6e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x111b760_0 .alias "result", 0 0, v0x111df70_0;
S_0x111ace0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x111abf0;
 .timescale 0 0;
L_0x11f80e0/d .functor NAND 1, L_0x11f7f90, v0x10be850_0, C4<1>, C4<1>;
L_0x11f80e0 .delay (20,20,20) L_0x11f80e0/d;
L_0x11f81a0/d .functor NOT 1, L_0x11f80e0, C4<0>, C4<0>, C4<0>;
L_0x11f81a0 .delay (10,10,10) L_0x11f81a0/d;
L_0x11f82d0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11f82d0 .delay (10,10,10) L_0x11f82d0/d;
L_0x11f8390/d .functor NAND 1, L_0x11f7e60, L_0x11f82d0, C4<1>, C4<1>;
L_0x11f8390 .delay (20,20,20) L_0x11f8390/d;
L_0x11f84e0/d .functor NOT 1, L_0x11f8390, C4<0>, C4<0>, C4<0>;
L_0x11f84e0 .delay (10,10,10) L_0x11f84e0/d;
L_0x11f85d0/d .functor NOR 1, L_0x11f84e0, L_0x11f81a0, C4<0>, C4<0>;
L_0x11f85d0 .delay (20,20,20) L_0x11f85d0/d;
L_0x11f8770/d .functor NOT 1, L_0x11f85d0, C4<0>, C4<0>, C4<0>;
L_0x11f8770 .delay (10,10,10) L_0x11f8770/d;
v0x111add0_0 .net "and_in0ncom", 0 0, L_0x11f84e0; 1 drivers
v0x111ae50_0 .net "and_in1com", 0 0, L_0x11f81a0; 1 drivers
v0x111aed0_0 .alias "in0", 0 0, v0x111b600_0;
v0x111af70_0 .alias "in1", 0 0, v0x111b500_0;
v0x111aff0_0 .net "nand_in0ncom", 0 0, L_0x11f8390; 1 drivers
v0x111b090_0 .net "nand_in1com", 0 0, L_0x11f80e0; 1 drivers
v0x111b170_0 .net "ncom", 0 0, L_0x11f82d0; 1 drivers
v0x111b210_0 .net "nor_wire", 0 0, L_0x11f85d0; 1 drivers
v0x111b2b0_0 .alias "result", 0 0, v0x111df70_0;
v0x111b380_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x111a130 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1117910;
 .timescale 0 0;
L_0x11f88a0/d .functor NOR 1, L_0x11efde0, L_0x1198e80, C4<0>, C4<0>;
L_0x11f88a0 .delay (20,20,20) L_0x11f88a0/d;
L_0x11f89d0/d .functor NOT 1, L_0x11f88a0, C4<0>, C4<0>, C4<0>;
L_0x11f89d0 .delay (10,10,10) L_0x11f89d0/d;
v0x111a8b0_0 .alias "a", 0 0, v0x111daa0_0;
v0x111a950_0 .alias "b", 0 0, v0x111db20_0;
v0x111a9f0_0 .net "nor_ab", 0 0, L_0x11f88a0; 1 drivers
v0x111aa70_0 .net "or_ab", 0 0, L_0x11f89d0; 1 drivers
v0x111aaf0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x111ab70_0 .alias "result", 0 0, v0x111e0f0_0;
S_0x111a220 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x111a130;
 .timescale 0 0;
L_0x11f8b20/d .functor NAND 1, L_0x11f89d0, v0x10be850_0, C4<1>, C4<1>;
L_0x11f8b20 .delay (20,20,20) L_0x11f8b20/d;
L_0x11f8be0/d .functor NOT 1, L_0x11f8b20, C4<0>, C4<0>, C4<0>;
L_0x11f8be0 .delay (10,10,10) L_0x11f8be0/d;
L_0x11f8d10/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11f8d10 .delay (10,10,10) L_0x11f8d10/d;
L_0x11f8dd0/d .functor NAND 1, L_0x11f88a0, L_0x11f8d10, C4<1>, C4<1>;
L_0x11f8dd0 .delay (20,20,20) L_0x11f8dd0/d;
L_0x11f8f20/d .functor NOT 1, L_0x11f8dd0, C4<0>, C4<0>, C4<0>;
L_0x11f8f20 .delay (10,10,10) L_0x11f8f20/d;
L_0x11f9010/d .functor NOR 1, L_0x11f8f20, L_0x11f8be0, C4<0>, C4<0>;
L_0x11f9010 .delay (20,20,20) L_0x11f9010/d;
L_0x11f91b0/d .functor NOT 1, L_0x11f9010, C4<0>, C4<0>, C4<0>;
L_0x11f91b0 .delay (10,10,10) L_0x11f91b0/d;
v0x111a310_0 .net "and_in0ncom", 0 0, L_0x11f8f20; 1 drivers
v0x111a390_0 .net "and_in1com", 0 0, L_0x11f8be0; 1 drivers
v0x111a410_0 .alias "in0", 0 0, v0x111a9f0_0;
v0x111a490_0 .alias "in1", 0 0, v0x111aa70_0;
v0x111a510_0 .net "nand_in0ncom", 0 0, L_0x11f8dd0; 1 drivers
v0x111a590_0 .net "nand_in1com", 0 0, L_0x11f8b20; 1 drivers
v0x111a610_0 .net "ncom", 0 0, L_0x11f8d10; 1 drivers
v0x111a690_0 .net "nor_wire", 0 0, L_0x11f9010; 1 drivers
v0x111a760_0 .alias "result", 0 0, v0x111e0f0_0;
v0x111a830_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1117a00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1117910;
 .timescale 0 0;
v0x1119850_0 .alias "in0", 0 0, v0x111de60_0;
v0x1119900_0 .alias "in1", 0 0, v0x111e200_0;
v0x1119980_0 .alias "in2", 0 0, v0x111df70_0;
v0x1119a30_0 .alias "in3", 0 0, v0x111e0f0_0;
v0x1119b10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1119bc0_0 .alias "result", 0 0, v0x111dcb0_0;
v0x1119c40_0 .net "sel0", 0 0, L_0x11fb2d0; 1 drivers
v0x1119cc0_0 .net "sel1", 0 0, L_0x11fb370; 1 drivers
v0x1119d90_0 .net "sel2", 0 0, L_0x1181840; 1 drivers
v0x1119e40_0 .net "w0", 0 0, L_0x11f9970; 1 drivers
v0x1119f20_0 .net "w1", 0 0, L_0x11fa0f0; 1 drivers
v0x1119ff0_0 .net "w2", 0 0, L_0x11fa940; 1 drivers
S_0x11190e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1117a00;
 .timescale 0 0;
L_0x11f92e0/d .functor NAND 1, L_0x11f7d10, L_0x11fb2d0, C4<1>, C4<1>;
L_0x11f92e0 .delay (20,20,20) L_0x11f92e0/d;
L_0x11f93a0/d .functor NOT 1, L_0x11f92e0, C4<0>, C4<0>, C4<0>;
L_0x11f93a0 .delay (10,10,10) L_0x11f93a0/d;
L_0x11f94d0/d .functor NOT 1, L_0x11fb2d0, C4<0>, C4<0>, C4<0>;
L_0x11f94d0 .delay (10,10,10) L_0x11f94d0/d;
L_0x11f9620/d .functor NAND 1, L_0x11f7030, L_0x11f94d0, C4<1>, C4<1>;
L_0x11f9620 .delay (20,20,20) L_0x11f9620/d;
L_0x11f96e0/d .functor NOT 1, L_0x11f9620, C4<0>, C4<0>, C4<0>;
L_0x11f96e0 .delay (10,10,10) L_0x11f96e0/d;
L_0x11f97d0/d .functor NOR 1, L_0x11f96e0, L_0x11f93a0, C4<0>, C4<0>;
L_0x11f97d0 .delay (20,20,20) L_0x11f97d0/d;
L_0x11f9970/d .functor NOT 1, L_0x11f97d0, C4<0>, C4<0>, C4<0>;
L_0x11f9970 .delay (10,10,10) L_0x11f9970/d;
v0x11191d0_0 .net "and_in0ncom", 0 0, L_0x11f96e0; 1 drivers
v0x1119250_0 .net "and_in1com", 0 0, L_0x11f93a0; 1 drivers
v0x11192d0_0 .alias "in0", 0 0, v0x111de60_0;
v0x1119350_0 .alias "in1", 0 0, v0x111e200_0;
v0x1119400_0 .net "nand_in0ncom", 0 0, L_0x11f9620; 1 drivers
v0x11194a0_0 .net "nand_in1com", 0 0, L_0x11f92e0; 1 drivers
v0x1119580_0 .net "ncom", 0 0, L_0x11f94d0; 1 drivers
v0x1119620_0 .net "nor_wire", 0 0, L_0x11f97d0; 1 drivers
v0x11196c0_0 .alias "result", 0 0, v0x1119e40_0;
v0x1119740_0 .alias "sel0", 0 0, v0x1119c40_0;
S_0x11189f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1117a00;
 .timescale 0 0;
L_0x11f9aa0/d .functor NAND 1, L_0x11f91b0, L_0x11fb2d0, C4<1>, C4<1>;
L_0x11f9aa0 .delay (20,20,20) L_0x11f9aa0/d;
L_0x11f9b60/d .functor NOT 1, L_0x11f9aa0, C4<0>, C4<0>, C4<0>;
L_0x11f9b60 .delay (10,10,10) L_0x11f9b60/d;
L_0x11f9c90/d .functor NOT 1, L_0x11fb2d0, C4<0>, C4<0>, C4<0>;
L_0x11f9c90 .delay (10,10,10) L_0x11f9c90/d;
L_0x11f9d50/d .functor NAND 1, L_0x11f8770, L_0x11f9c90, C4<1>, C4<1>;
L_0x11f9d50 .delay (20,20,20) L_0x11f9d50/d;
L_0x11f9e60/d .functor NOT 1, L_0x11f9d50, C4<0>, C4<0>, C4<0>;
L_0x11f9e60 .delay (10,10,10) L_0x11f9e60/d;
L_0x11f9f50/d .functor NOR 1, L_0x11f9e60, L_0x11f9b60, C4<0>, C4<0>;
L_0x11f9f50 .delay (20,20,20) L_0x11f9f50/d;
L_0x11fa0f0/d .functor NOT 1, L_0x11f9f50, C4<0>, C4<0>, C4<0>;
L_0x11fa0f0 .delay (10,10,10) L_0x11fa0f0/d;
v0x1118ae0_0 .net "and_in0ncom", 0 0, L_0x11f9e60; 1 drivers
v0x1118ba0_0 .net "and_in1com", 0 0, L_0x11f9b60; 1 drivers
v0x1118c40_0 .alias "in0", 0 0, v0x111df70_0;
v0x1118ce0_0 .alias "in1", 0 0, v0x111e0f0_0;
v0x1118d60_0 .net "nand_in0ncom", 0 0, L_0x11f9d50; 1 drivers
v0x1118e00_0 .net "nand_in1com", 0 0, L_0x11f9aa0; 1 drivers
v0x1118ea0_0 .net "ncom", 0 0, L_0x11f9c90; 1 drivers
v0x1118f40_0 .net "nor_wire", 0 0, L_0x11f9f50; 1 drivers
v0x1118fe0_0 .alias "result", 0 0, v0x1119f20_0;
v0x1119060_0 .alias "sel0", 0 0, v0x1119c40_0;
S_0x11182a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1117a00;
 .timescale 0 0;
L_0x11fa220/d .functor NAND 1, L_0x11fa0f0, L_0x11fb370, C4<1>, C4<1>;
L_0x11fa220 .delay (20,20,20) L_0x11fa220/d;
L_0x11fa370/d .functor NOT 1, L_0x11fa220, C4<0>, C4<0>, C4<0>;
L_0x11fa370 .delay (10,10,10) L_0x11fa370/d;
L_0x11fa4a0/d .functor NOT 1, L_0x11fb370, C4<0>, C4<0>, C4<0>;
L_0x11fa4a0 .delay (10,10,10) L_0x11fa4a0/d;
L_0x11fa560/d .functor NAND 1, L_0x11f9970, L_0x11fa4a0, C4<1>, C4<1>;
L_0x11fa560 .delay (20,20,20) L_0x11fa560/d;
L_0x11fa6b0/d .functor NOT 1, L_0x11fa560, C4<0>, C4<0>, C4<0>;
L_0x11fa6b0 .delay (10,10,10) L_0x11fa6b0/d;
L_0x11fa7a0/d .functor NOR 1, L_0x11fa6b0, L_0x11fa370, C4<0>, C4<0>;
L_0x11fa7a0 .delay (20,20,20) L_0x11fa7a0/d;
L_0x11fa940/d .functor NOT 1, L_0x11fa7a0, C4<0>, C4<0>, C4<0>;
L_0x11fa940 .delay (10,10,10) L_0x11fa940/d;
v0x1118390_0 .net "and_in0ncom", 0 0, L_0x11fa6b0; 1 drivers
v0x1118450_0 .net "and_in1com", 0 0, L_0x11fa370; 1 drivers
v0x11184f0_0 .alias "in0", 0 0, v0x1119e40_0;
v0x1118590_0 .alias "in1", 0 0, v0x1119f20_0;
v0x1118610_0 .net "nand_in0ncom", 0 0, L_0x11fa560; 1 drivers
v0x11186b0_0 .net "nand_in1com", 0 0, L_0x11fa220; 1 drivers
v0x1118750_0 .net "ncom", 0 0, L_0x11fa4a0; 1 drivers
v0x11187f0_0 .net "nor_wire", 0 0, L_0x11fa7a0; 1 drivers
v0x1118890_0 .alias "result", 0 0, v0x1119ff0_0;
v0x1118910_0 .alias "sel0", 0 0, v0x1119cc0_0;
S_0x1117af0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1117a00;
 .timescale 0 0;
L_0x11faa70/d .functor NAND 1, C4<0>, L_0x1181840, C4<1>, C4<1>;
L_0x11faa70 .delay (20,20,20) L_0x11faa70/d;
L_0x11fabd0/d .functor NOT 1, L_0x11faa70, C4<0>, C4<0>, C4<0>;
L_0x11fabd0 .delay (10,10,10) L_0x11fabd0/d;
L_0x11fad00/d .functor NOT 1, L_0x1181840, C4<0>, C4<0>, C4<0>;
L_0x11fad00 .delay (10,10,10) L_0x11fad00/d;
L_0x11fadc0/d .functor NAND 1, L_0x11fa940, L_0x11fad00, C4<1>, C4<1>;
L_0x11fadc0 .delay (20,20,20) L_0x11fadc0/d;
L_0x11faf10/d .functor NOT 1, L_0x11fadc0, C4<0>, C4<0>, C4<0>;
L_0x11faf10 .delay (10,10,10) L_0x11faf10/d;
L_0x11fb000/d .functor NOR 1, L_0x11faf10, L_0x11fabd0, C4<0>, C4<0>;
L_0x11fb000 .delay (20,20,20) L_0x11fb000/d;
L_0x11fb1a0/d .functor NOT 1, L_0x11fb000, C4<0>, C4<0>, C4<0>;
L_0x11fb1a0 .delay (10,10,10) L_0x11fb1a0/d;
v0x1117be0_0 .net "and_in0ncom", 0 0, L_0x11faf10; 1 drivers
v0x1117c80_0 .net "and_in1com", 0 0, L_0x11fabd0; 1 drivers
v0x1117d20_0 .alias "in0", 0 0, v0x1119ff0_0;
v0x1117dc0_0 .alias "in1", 0 0, v0x1119b10_0;
v0x1117e40_0 .net "nand_in0ncom", 0 0, L_0x11fadc0; 1 drivers
v0x1117ee0_0 .net "nand_in1com", 0 0, L_0x11faa70; 1 drivers
v0x1117fc0_0 .net "ncom", 0 0, L_0x11fad00; 1 drivers
v0x1118060_0 .net "nor_wire", 0 0, L_0x11fb000; 1 drivers
v0x1118100_0 .alias "result", 0 0, v0x111dcb0_0;
v0x11181a0_0 .alias "sel0", 0 0, v0x1119d90_0;
S_0x11173e0 .scope module, "xor_overflow" "xor_1bit" 2 115, 5 35, S_0x104d980;
 .timescale 0 0;
L_0x1198fc0/d .functor NAND 1, L_0x11f61a0, L_0x11f7700, C4<1>, C4<1>;
L_0x1198fc0 .delay (20,20,20) L_0x1198fc0/d;
L_0x11efe80/d .functor NOR 1, L_0x11f61a0, L_0x11f7700, C4<0>, C4<0>;
L_0x11efe80 .delay (20,20,20) L_0x11efe80/d;
L_0x11f5e30/d .functor NOT 1, L_0x11efe80, C4<0>, C4<0>, C4<0>;
L_0x11f5e30 .delay (10,10,10) L_0x11f5e30/d;
L_0x11f5ef0/d .functor NAND 1, L_0x11f5e30, L_0x1198fc0, C4<1>, C4<1>;
L_0x11f5ef0 .delay (20,20,20) L_0x11f5ef0/d;
L_0x11f6050/d .functor NOT 1, L_0x11f5ef0, C4<0>, C4<0>, C4<0>;
L_0x11f6050 .delay (10,10,10) L_0x11f6050/d;
v0x11174d0_0 .net "a", 0 0, L_0x11f61a0; 1 drivers
v0x1117590_0 .alias "b", 0 0, v0x1127250_0;
v0x1117630_0 .net "nand_ab", 0 0, L_0x1198fc0; 1 drivers
v0x11176d0_0 .net "nor_ab", 0 0, L_0x11efe80; 1 drivers
v0x1117750_0 .net "nxor_ab", 0 0, L_0x11f5ef0; 1 drivers
v0x11177f0_0 .net "or_ab", 0 0, L_0x11f5e30; 1 drivers
v0x1117890_0 .alias "result", 0 0, v0x1127560_0;
S_0x1116160 .scope module, "aluSub" "adder_1bit" 2 120, 4 1, S_0x104d980;
 .timescale 0 0;
L_0x11fd530/d .functor NAND 1, L_0x11fdcd0, L_0x11f6240, C4<1>, C4<1>;
L_0x11fd530 .delay (20,20,20) L_0x11fd530/d;
L_0x11fd680/d .functor NOT 1, L_0x11fd530, C4<0>, C4<0>, C4<0>;
L_0x11fd680 .delay (10,10,10) L_0x11fd680/d;
L_0x11fd760/d .functor NAND 1, L_0x11fc4b0, L_0x11fce50, C4<1>, C4<1>;
L_0x11fd760 .delay (20,20,20) L_0x11fd760/d;
L_0x11fd8b0/d .functor NOT 1, L_0x11fd760, C4<0>, C4<0>, C4<0>;
L_0x11fd8b0 .delay (10,10,10) L_0x11fd8b0/d;
L_0x11fd9a0/d .functor NOR 1, L_0x11fd8b0, L_0x11fd680, C4<0>, C4<0>;
L_0x11fd9a0 .delay (20,20,20) L_0x11fd9a0/d;
L_0x11fdb10/d .functor NOT 1, L_0x11fd9a0, C4<0>, C4<0>, C4<0>;
L_0x11fdb10 .delay (10,10,10) L_0x11fdb10/d;
v0x1116cf0_0 .net "a", 0 0, L_0x11fdcd0; 1 drivers
v0x1116d70_0 .net "and_ab", 0 0, L_0x11fd680; 1 drivers
v0x1116df0_0 .net "and_xor_ab_c", 0 0, L_0x11fd8b0; 1 drivers
v0x1116e90_0 .alias "b", 0 0, v0x1126fc0_0;
v0x1116f70_0 .net "carryin", 0 0, L_0x11fc4b0; 1 drivers
v0x1117020_0 .alias "carryout", 0 0, v0x1126d40_0;
v0x11170e0_0 .net "nand_ab", 0 0, L_0x11fd530; 1 drivers
v0x1117160_0 .net "nand_xor_ab_c", 0 0, L_0x11fd760; 1 drivers
v0x11171e0_0 .net "nco", 0 0, L_0x11fd9a0; 1 drivers
v0x1117280_0 .alias "sum", 0 0, v0x1126dc0_0;
v0x1117360_0 .net "xor_ab", 0 0, L_0x11fce50; 1 drivers
S_0x11167a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1116160;
 .timescale 0 0;
L_0x11fca50/d .functor NAND 1, L_0x11fdcd0, L_0x11f6240, C4<1>, C4<1>;
L_0x11fca50 .delay (20,20,20) L_0x11fca50/d;
L_0x11fcbd0/d .functor NOR 1, L_0x11fdcd0, L_0x11f6240, C4<0>, C4<0>;
L_0x11fcbd0 .delay (20,20,20) L_0x11fcbd0/d;
L_0x11fcc70/d .functor NOT 1, L_0x11fcbd0, C4<0>, C4<0>, C4<0>;
L_0x11fcc70 .delay (10,10,10) L_0x11fcc70/d;
L_0x11fcd10/d .functor NAND 1, L_0x11fcc70, L_0x11fca50, C4<1>, C4<1>;
L_0x11fcd10 .delay (20,20,20) L_0x11fcd10/d;
L_0x11fce50/d .functor NOT 1, L_0x11fcd10, C4<0>, C4<0>, C4<0>;
L_0x11fce50 .delay (10,10,10) L_0x11fce50/d;
v0x1116890_0 .alias "a", 0 0, v0x1116cf0_0;
v0x1116930_0 .alias "b", 0 0, v0x1126fc0_0;
v0x11169d0_0 .net "nand_ab", 0 0, L_0x11fca50; 1 drivers
v0x1116a70_0 .net "nor_ab", 0 0, L_0x11fcbd0; 1 drivers
v0x1116af0_0 .net "nxor_ab", 0 0, L_0x11fcd10; 1 drivers
v0x1116b90_0 .net "or_ab", 0 0, L_0x11fcc70; 1 drivers
v0x1116c70_0 .alias "result", 0 0, v0x1117360_0;
S_0x1116250 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1116160;
 .timescale 0 0;
L_0x11fcf40/d .functor NAND 1, L_0x11fce50, L_0x11fc4b0, C4<1>, C4<1>;
L_0x11fcf40 .delay (20,20,20) L_0x11fcf40/d;
L_0x11fd090/d .functor NOR 1, L_0x11fce50, L_0x11fc4b0, C4<0>, C4<0>;
L_0x11fd090 .delay (20,20,20) L_0x11fd090/d;
L_0x11fd170/d .functor NOT 1, L_0x11fd090, C4<0>, C4<0>, C4<0>;
L_0x11fd170 .delay (10,10,10) L_0x11fd170/d;
L_0x11fd280/d .functor NAND 1, L_0x11fd170, L_0x11fcf40, C4<1>, C4<1>;
L_0x11fd280 .delay (20,20,20) L_0x11fd280/d;
L_0x11fd3e0/d .functor NOT 1, L_0x11fd280, C4<0>, C4<0>, C4<0>;
L_0x11fd3e0 .delay (10,10,10) L_0x11fd3e0/d;
v0x1116340_0 .alias "a", 0 0, v0x1117360_0;
v0x11163e0_0 .alias "b", 0 0, v0x1116f70_0;
v0x1116480_0 .net "nand_ab", 0 0, L_0x11fcf40; 1 drivers
v0x1116520_0 .net "nor_ab", 0 0, L_0x11fd090; 1 drivers
v0x11165a0_0 .net "nxor_ab", 0 0, L_0x11fd280; 1 drivers
v0x1116640_0 .net "or_ab", 0 0, L_0x11fd170; 1 drivers
v0x1116720_0 .alias "result", 0 0, v0x1126dc0_0;
S_0x1115c30 .scope module, "xor_slt" "xor_1bit" 2 124, 5 35, S_0x104d980;
 .timescale 0 0;
L_0x119ec90/d .functor NAND 1, L_0x11fd3e0, L_0x11f6050, C4<1>, C4<1>;
L_0x119ec90 .delay (20,20,20) L_0x119ec90/d;
L_0x119ed50/d .functor NOR 1, L_0x11fd3e0, L_0x11f6050, C4<0>, C4<0>;
L_0x119ed50 .delay (20,20,20) L_0x119ed50/d;
L_0x119ee30/d .functor NOT 1, L_0x119ed50, C4<0>, C4<0>, C4<0>;
L_0x119ee30 .delay (10,10,10) L_0x119ee30/d;
L_0x119ef40/d .functor NAND 1, L_0x119ee30, L_0x119ec90, C4<1>, C4<1>;
L_0x119ef40 .delay (20,20,20) L_0x119ef40/d;
L_0x11fc550/d .functor NOT 1, L_0x119ef40, C4<0>, C4<0>, C4<0>;
L_0x11fc550 .delay (10,10,10) L_0x11fc550/d;
v0x1115d20_0 .alias "a", 0 0, v0x1126dc0_0;
v0x1115de0_0 .alias "b", 0 0, v0x1127560_0;
v0x1115e80_0 .net "nand_ab", 0 0, L_0x119ec90; 1 drivers
v0x1115f20_0 .net "nor_ab", 0 0, L_0x119ed50; 1 drivers
v0x1115fa0_0 .net "nxor_ab", 0 0, L_0x119ef40; 1 drivers
v0x1116040_0 .net "or_ab", 0 0, L_0x119ee30; 1 drivers
v0x11160e0_0 .alias "result", 0 0, v0x1126f40_0;
S_0x1115560 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x104d980;
 .timescale 0 0;
L_0x11fc660/d .functor NAND 1, L_0x11fc550, L_0x11fdd70, C4<1>, C4<1>;
L_0x11fc660 .delay (20,20,20) L_0x11fc660/d;
L_0x11fc790/d .functor NOT 1, L_0x11fc660, C4<0>, C4<0>, C4<0>;
L_0x11fc790 .delay (10,10,10) L_0x11fc790/d;
L_0x11fc870/d .functor NOT 1, L_0x11fdd70, C4<0>, C4<0>, C4<0>;
L_0x11fc870 .delay (10,10,10) L_0x11fc870/d;
L_0x11fea90/d .functor NAND 1, L_0x11f5470, L_0x11fc870, C4<1>, C4<1>;
L_0x11fea90 .delay (20,20,20) L_0x11fea90/d;
L_0x11feb80/d .functor NOT 1, L_0x11fea90, C4<0>, C4<0>, C4<0>;
L_0x11feb80 .delay (10,10,10) L_0x11feb80/d;
L_0x11fec70/d .functor NOR 1, L_0x11feb80, L_0x11fc790, C4<0>, C4<0>;
L_0x11fec70 .delay (20,20,20) L_0x11fec70/d;
L_0x11fee10/d .functor NOT 1, L_0x11fec70, C4<0>, C4<0>, C4<0>;
L_0x11fee10 .delay (10,10,10) L_0x11fee10/d;
v0x1115650_0 .net "and_in0ncom", 0 0, L_0x11feb80; 1 drivers
v0x11156d0_0 .net "and_in1com", 0 0, L_0x11fc790; 1 drivers
v0x1115750_0 .alias "in0", 0 0, v0x1126b70_0;
v0x11157f0_0 .alias "in1", 0 0, v0x1126f40_0;
v0x1115870_0 .net "nand_in0ncom", 0 0, L_0x11fea90; 1 drivers
v0x1115910_0 .net "nand_in1com", 0 0, L_0x11fc660; 1 drivers
v0x11159b0_0 .net "ncom", 0 0, L_0x11fc870; 1 drivers
v0x1115a50_0 .net "nor_wire", 0 0, L_0x11fec70; 1 drivers
v0x1115af0_0 .net "result", 0 0, L_0x11fee10; 1 drivers
v0x1115b90_0 .net "sel0", 0 0, L_0x11fdd70; 1 drivers
S_0x110ebe0 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x110d5d8 .param/l "i" 2 105, +C4<01>;
S_0x110ed10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x110ebe0;
 .timescale 0 0;
L_0x1143390/d .functor NOT 1, L_0x1148aa0, C4<0>, C4<0>, C4<0>;
L_0x1143390 .delay (10,10,10) L_0x1143390/d;
v0x1114a60_0 .net "carryin", 0 0, L_0x1148b40; 1 drivers
v0x1114b00_0 .net "carryout", 0 0, L_0x11449e0; 1 drivers
v0x1114b80_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1114c00_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1114c80_0 .net "notB", 0 0, L_0x1143390; 1 drivers
v0x1114d00_0 .net "operandA", 0 0, L_0x1148a00; 1 drivers
v0x1114d80_0 .net "operandB", 0 0, L_0x1148aa0; 1 drivers
v0x1114e90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1114f10_0 .net "result", 0 0, L_0x11483a0; 1 drivers
v0x1114fe0_0 .net "trueB", 0 0, L_0x1143a30; 1 drivers
v0x11150c0_0 .net "wAddSub", 0 0, L_0x11443b0; 1 drivers
v0x11151d0_0 .net "wNandAnd", 0 0, L_0x1145970; 1 drivers
v0x1115350_0 .net "wNorOr", 0 0, L_0x11463b0; 1 drivers
v0x1115460_0 .net "wXor", 0 0, L_0x1144f50; 1 drivers
L_0x11484d0 .part v0x1125020_0, 0, 1;
L_0x1148570 .part v0x1125020_0, 1, 1;
L_0x11486a0 .part v0x1125020_0, 2, 1;
S_0x1114290 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x110ed10;
 .timescale 0 0;
L_0x1143440/d .functor NAND 1, L_0x1143390, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1143440 .delay (20,20,20) L_0x1143440/d;
L_0x11434e0/d .functor NOT 1, L_0x1143440, C4<0>, C4<0>, C4<0>;
L_0x11434e0 .delay (10,10,10) L_0x11434e0/d;
L_0x11435d0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11435d0 .delay (10,10,10) L_0x11435d0/d;
L_0x1143670/d .functor NAND 1, L_0x1148aa0, L_0x11435d0, C4<1>, C4<1>;
L_0x1143670 .delay (20,20,20) L_0x1143670/d;
L_0x1143790/d .functor NOT 1, L_0x1143670, C4<0>, C4<0>, C4<0>;
L_0x1143790 .delay (10,10,10) L_0x1143790/d;
L_0x11438b0/d .functor NOR 1, L_0x1143790, L_0x11434e0, C4<0>, C4<0>;
L_0x11438b0 .delay (20,20,20) L_0x11438b0/d;
L_0x1143a30/d .functor NOT 1, L_0x11438b0, C4<0>, C4<0>, C4<0>;
L_0x1143a30 .delay (10,10,10) L_0x1143a30/d;
v0x1114380_0 .net "and_in0ncom", 0 0, L_0x1143790; 1 drivers
v0x1114440_0 .net "and_in1com", 0 0, L_0x11434e0; 1 drivers
v0x11144e0_0 .alias "in0", 0 0, v0x1114d80_0;
v0x1114560_0 .alias "in1", 0 0, v0x1114c80_0;
v0x11145e0_0 .net "nand_in0ncom", 0 0, L_0x1143670; 1 drivers
v0x1114680_0 .net "nand_in1com", 0 0, L_0x1143440; 1 drivers
v0x1114720_0 .net "ncom", 0 0, L_0x11435d0; 1 drivers
v0x11147c0_0 .net "nor_wire", 0 0, L_0x11438b0; 1 drivers
v0x11148b0_0 .alias "result", 0 0, v0x1114fe0_0;
v0x1114980_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1112fa0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x110ed10;
 .timescale 0 0;
L_0x11444a0/d .functor NAND 1, L_0x1148a00, L_0x1143a30, C4<1>, C4<1>;
L_0x11444a0 .delay (20,20,20) L_0x11444a0/d;
L_0x1144610/d .functor NOT 1, L_0x11444a0, C4<0>, C4<0>, C4<0>;
L_0x1144610 .delay (10,10,10) L_0x1144610/d;
L_0x11446b0/d .functor NAND 1, L_0x1148b40, L_0x1143ed0, C4<1>, C4<1>;
L_0x11446b0 .delay (20,20,20) L_0x11446b0/d;
L_0x1144750/d .functor NOT 1, L_0x11446b0, C4<0>, C4<0>, C4<0>;
L_0x1144750 .delay (10,10,10) L_0x1144750/d;
L_0x1144870/d .functor NOR 1, L_0x1144750, L_0x1144610, C4<0>, C4<0>;
L_0x1144870 .delay (20,20,20) L_0x1144870/d;
L_0x11449e0/d .functor NOT 1, L_0x1144870, C4<0>, C4<0>, C4<0>;
L_0x11449e0 .delay (10,10,10) L_0x11449e0/d;
v0x1113b80_0 .alias "a", 0 0, v0x1114d00_0;
v0x1113c90_0 .net "and_ab", 0 0, L_0x1144610; 1 drivers
v0x1113d30_0 .net "and_xor_ab_c", 0 0, L_0x1144750; 1 drivers
v0x1113dd0_0 .alias "b", 0 0, v0x1114fe0_0;
v0x1113e50_0 .alias "carryin", 0 0, v0x1114a60_0;
v0x1113ed0_0 .alias "carryout", 0 0, v0x1114b00_0;
v0x1113f90_0 .net "nand_ab", 0 0, L_0x11444a0; 1 drivers
v0x1114010_0 .net "nand_xor_ab_c", 0 0, L_0x11446b0; 1 drivers
v0x1114090_0 .net "nco", 0 0, L_0x1144870; 1 drivers
v0x1114130_0 .alias "sum", 0 0, v0x11150c0_0;
v0x1114210_0 .net "xor_ab", 0 0, L_0x1143ed0; 1 drivers
S_0x1113630 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1112fa0;
 .timescale 0 0;
L_0x1143b60/d .functor NAND 1, L_0x1148a00, L_0x1143a30, C4<1>, C4<1>;
L_0x1143b60 .delay (20,20,20) L_0x1143b60/d;
L_0x1143c00/d .functor NOR 1, L_0x1148a00, L_0x1143a30, C4<0>, C4<0>;
L_0x1143c00 .delay (20,20,20) L_0x1143c00/d;
L_0x1143ca0/d .functor NOT 1, L_0x1143c00, C4<0>, C4<0>, C4<0>;
L_0x1143ca0 .delay (10,10,10) L_0x1143ca0/d;
L_0x1143d90/d .functor NAND 1, L_0x1143ca0, L_0x1143b60, C4<1>, C4<1>;
L_0x1143d90 .delay (20,20,20) L_0x1143d90/d;
L_0x1143ed0/d .functor NOT 1, L_0x1143d90, C4<0>, C4<0>, C4<0>;
L_0x1143ed0 .delay (10,10,10) L_0x1143ed0/d;
v0x1113720_0 .alias "a", 0 0, v0x1114d00_0;
v0x11137c0_0 .alias "b", 0 0, v0x1114fe0_0;
v0x1113860_0 .net "nand_ab", 0 0, L_0x1143b60; 1 drivers
v0x1113900_0 .net "nor_ab", 0 0, L_0x1143c00; 1 drivers
v0x1113980_0 .net "nxor_ab", 0 0, L_0x1143d90; 1 drivers
v0x1113a20_0 .net "or_ab", 0 0, L_0x1143ca0; 1 drivers
v0x1113b00_0 .alias "result", 0 0, v0x1114210_0;
S_0x1113090 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1112fa0;
 .timescale 0 0;
L_0x1143fc0/d .functor NAND 1, L_0x1143ed0, L_0x1148b40, C4<1>, C4<1>;
L_0x1143fc0 .delay (20,20,20) L_0x1143fc0/d;
L_0x11440f0/d .functor NOR 1, L_0x1143ed0, L_0x1148b40, C4<0>, C4<0>;
L_0x11440f0 .delay (20,20,20) L_0x11440f0/d;
L_0x1144220/d .functor NOT 1, L_0x11440f0, C4<0>, C4<0>, C4<0>;
L_0x1144220 .delay (10,10,10) L_0x1144220/d;
L_0x11442c0/d .functor NAND 1, L_0x1144220, L_0x1143fc0, C4<1>, C4<1>;
L_0x11442c0 .delay (20,20,20) L_0x11442c0/d;
L_0x11443b0/d .functor NOT 1, L_0x11442c0, C4<0>, C4<0>, C4<0>;
L_0x11443b0 .delay (10,10,10) L_0x11443b0/d;
v0x1113180_0 .alias "a", 0 0, v0x1114210_0;
v0x1113220_0 .alias "b", 0 0, v0x1114a60_0;
v0x11132c0_0 .net "nand_ab", 0 0, L_0x1143fc0; 1 drivers
v0x1113360_0 .net "nor_ab", 0 0, L_0x11440f0; 1 drivers
v0x11133e0_0 .net "nxor_ab", 0 0, L_0x11442c0; 1 drivers
v0x1113480_0 .net "or_ab", 0 0, L_0x1144220; 1 drivers
v0x1113560_0 .alias "result", 0 0, v0x11150c0_0;
S_0x1112a50 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x110ed10;
 .timescale 0 0;
L_0x1144b60/d .functor NAND 1, L_0x1148a00, L_0x1148aa0, C4<1>, C4<1>;
L_0x1144b60 .delay (20,20,20) L_0x1144b60/d;
L_0x1144c00/d .functor NOR 1, L_0x1148a00, L_0x1148aa0, C4<0>, C4<0>;
L_0x1144c00 .delay (20,20,20) L_0x1144c00/d;
L_0x1144d70/d .functor NOT 1, L_0x1144c00, C4<0>, C4<0>, C4<0>;
L_0x1144d70 .delay (10,10,10) L_0x1144d70/d;
L_0x1144e10/d .functor NAND 1, L_0x1144d70, L_0x1144b60, C4<1>, C4<1>;
L_0x1144e10 .delay (20,20,20) L_0x1144e10/d;
L_0x1144f50/d .functor NOT 1, L_0x1144e10, C4<0>, C4<0>, C4<0>;
L_0x1144f50 .delay (10,10,10) L_0x1144f50/d;
v0x1112b40_0 .alias "a", 0 0, v0x1114d00_0;
v0x1112bc0_0 .alias "b", 0 0, v0x1114d80_0;
v0x1112c90_0 .net "nand_ab", 0 0, L_0x1144b60; 1 drivers
v0x1112d10_0 .net "nor_ab", 0 0, L_0x1144c00; 1 drivers
v0x1112d90_0 .net "nxor_ab", 0 0, L_0x1144e10; 1 drivers
v0x1112e10_0 .net "or_ab", 0 0, L_0x1144d70; 1 drivers
v0x1112ed0_0 .alias "result", 0 0, v0x1115460_0;
S_0x1111e60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x110ed10;
 .timescale 0 0;
L_0x1145080/d .functor NAND 1, L_0x1148a00, L_0x1148aa0, C4<1>, C4<1>;
L_0x1145080 .delay (20,20,20) L_0x1145080/d;
L_0x1145190/d .functor NOT 1, L_0x1145080, C4<0>, C4<0>, C4<0>;
L_0x1145190 .delay (10,10,10) L_0x1145190/d;
v0x11126d0_0 .alias "a", 0 0, v0x1114d00_0;
v0x1112770_0 .net "and_ab", 0 0, L_0x1145190; 1 drivers
v0x11127f0_0 .alias "b", 0 0, v0x1114d80_0;
v0x1112870_0 .net "nand_ab", 0 0, L_0x1145080; 1 drivers
v0x1112950_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x11129d0_0 .alias "result", 0 0, v0x11151d0_0;
S_0x1111f50 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1111e60;
 .timescale 0 0;
L_0x11452e0/d .functor NAND 1, L_0x1145190, v0x10be850_0, C4<1>, C4<1>;
L_0x11452e0 .delay (20,20,20) L_0x11452e0/d;
L_0x11453a0/d .functor NOT 1, L_0x11452e0, C4<0>, C4<0>, C4<0>;
L_0x11453a0 .delay (10,10,10) L_0x11453a0/d;
L_0x11454d0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11454d0 .delay (10,10,10) L_0x11454d0/d;
L_0x1145590/d .functor NAND 1, L_0x1145080, L_0x11454d0, C4<1>, C4<1>;
L_0x1145590 .delay (20,20,20) L_0x1145590/d;
L_0x11456e0/d .functor NOT 1, L_0x1145590, C4<0>, C4<0>, C4<0>;
L_0x11456e0 .delay (10,10,10) L_0x11456e0/d;
L_0x11457d0/d .functor NOR 1, L_0x11456e0, L_0x11453a0, C4<0>, C4<0>;
L_0x11457d0 .delay (20,20,20) L_0x11457d0/d;
L_0x1145970/d .functor NOT 1, L_0x11457d0, C4<0>, C4<0>, C4<0>;
L_0x1145970 .delay (10,10,10) L_0x1145970/d;
v0x1112040_0 .net "and_in0ncom", 0 0, L_0x11456e0; 1 drivers
v0x11120c0_0 .net "and_in1com", 0 0, L_0x11453a0; 1 drivers
v0x1112140_0 .alias "in0", 0 0, v0x1112870_0;
v0x11121e0_0 .alias "in1", 0 0, v0x1112770_0;
v0x1112260_0 .net "nand_in0ncom", 0 0, L_0x1145590; 1 drivers
v0x1112300_0 .net "nand_in1com", 0 0, L_0x11452e0; 1 drivers
v0x11123e0_0 .net "ncom", 0 0, L_0x11454d0; 1 drivers
v0x1112480_0 .net "nor_wire", 0 0, L_0x11457d0; 1 drivers
v0x1112520_0 .alias "result", 0 0, v0x11151d0_0;
v0x11125f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x11113c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x110ed10;
 .timescale 0 0;
L_0x1145aa0/d .functor NOR 1, L_0x1148a00, L_0x1148aa0, C4<0>, C4<0>;
L_0x1145aa0 .delay (20,20,20) L_0x1145aa0/d;
L_0x1145bd0/d .functor NOT 1, L_0x1145aa0, C4<0>, C4<0>, C4<0>;
L_0x1145bd0 .delay (10,10,10) L_0x1145bd0/d;
v0x1111b40_0 .alias "a", 0 0, v0x1114d00_0;
v0x1111bc0_0 .alias "b", 0 0, v0x1114d80_0;
v0x1111c60_0 .net "nor_ab", 0 0, L_0x1145aa0; 1 drivers
v0x1111ce0_0 .net "or_ab", 0 0, L_0x1145bd0; 1 drivers
v0x1111d60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1111de0_0 .alias "result", 0 0, v0x1115350_0;
S_0x11114b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x11113c0;
 .timescale 0 0;
L_0x1145d20/d .functor NAND 1, L_0x1145bd0, v0x10be850_0, C4<1>, C4<1>;
L_0x1145d20 .delay (20,20,20) L_0x1145d20/d;
L_0x1145de0/d .functor NOT 1, L_0x1145d20, C4<0>, C4<0>, C4<0>;
L_0x1145de0 .delay (10,10,10) L_0x1145de0/d;
L_0x1145f10/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1145f10 .delay (10,10,10) L_0x1145f10/d;
L_0x1145fd0/d .functor NAND 1, L_0x1145aa0, L_0x1145f10, C4<1>, C4<1>;
L_0x1145fd0 .delay (20,20,20) L_0x1145fd0/d;
L_0x1146120/d .functor NOT 1, L_0x1145fd0, C4<0>, C4<0>, C4<0>;
L_0x1146120 .delay (10,10,10) L_0x1146120/d;
L_0x1146210/d .functor NOR 1, L_0x1146120, L_0x1145de0, C4<0>, C4<0>;
L_0x1146210 .delay (20,20,20) L_0x1146210/d;
L_0x11463b0/d .functor NOT 1, L_0x1146210, C4<0>, C4<0>, C4<0>;
L_0x11463b0 .delay (10,10,10) L_0x11463b0/d;
v0x11115a0_0 .net "and_in0ncom", 0 0, L_0x1146120; 1 drivers
v0x1111620_0 .net "and_in1com", 0 0, L_0x1145de0; 1 drivers
v0x11116a0_0 .alias "in0", 0 0, v0x1111c60_0;
v0x1111720_0 .alias "in1", 0 0, v0x1111ce0_0;
v0x11117a0_0 .net "nand_in0ncom", 0 0, L_0x1145fd0; 1 drivers
v0x1111820_0 .net "nand_in1com", 0 0, L_0x1145d20; 1 drivers
v0x11118a0_0 .net "ncom", 0 0, L_0x1145f10; 1 drivers
v0x1111920_0 .net "nor_wire", 0 0, L_0x1146210; 1 drivers
v0x11119f0_0 .alias "result", 0 0, v0x1115350_0;
v0x1111ac0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x110ee00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x110ed10;
 .timescale 0 0;
v0x1110c10_0 .alias "in0", 0 0, v0x11150c0_0;
v0x1110cc0_0 .alias "in1", 0 0, v0x1115460_0;
v0x1110d70_0 .alias "in2", 0 0, v0x11151d0_0;
v0x1110e20_0 .alias "in3", 0 0, v0x1115350_0;
v0x1110f00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1110fb0_0 .alias "result", 0 0, v0x1114f10_0;
v0x1111030_0 .net "sel0", 0 0, L_0x11484d0; 1 drivers
v0x11110b0_0 .net "sel1", 0 0, L_0x1148570; 1 drivers
v0x1111130_0 .net "sel2", 0 0, L_0x11486a0; 1 drivers
v0x11111e0_0 .net "w0", 0 0, L_0x1146b70; 1 drivers
v0x11112c0_0 .net "w1", 0 0, L_0x11472f0; 1 drivers
v0x1111340_0 .net "w2", 0 0, L_0x1147b40; 1 drivers
S_0x11104c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x110ee00;
 .timescale 0 0;
L_0x11464e0/d .functor NAND 1, L_0x1144f50, L_0x11484d0, C4<1>, C4<1>;
L_0x11464e0 .delay (20,20,20) L_0x11464e0/d;
L_0x11465a0/d .functor NOT 1, L_0x11464e0, C4<0>, C4<0>, C4<0>;
L_0x11465a0 .delay (10,10,10) L_0x11465a0/d;
L_0x11466d0/d .functor NOT 1, L_0x11484d0, C4<0>, C4<0>, C4<0>;
L_0x11466d0 .delay (10,10,10) L_0x11466d0/d;
L_0x1146820/d .functor NAND 1, L_0x11443b0, L_0x11466d0, C4<1>, C4<1>;
L_0x1146820 .delay (20,20,20) L_0x1146820/d;
L_0x11468e0/d .functor NOT 1, L_0x1146820, C4<0>, C4<0>, C4<0>;
L_0x11468e0 .delay (10,10,10) L_0x11468e0/d;
L_0x11469d0/d .functor NOR 1, L_0x11468e0, L_0x11465a0, C4<0>, C4<0>;
L_0x11469d0 .delay (20,20,20) L_0x11469d0/d;
L_0x1146b70/d .functor NOT 1, L_0x11469d0, C4<0>, C4<0>, C4<0>;
L_0x1146b70 .delay (10,10,10) L_0x1146b70/d;
v0x11105b0_0 .net "and_in0ncom", 0 0, L_0x11468e0; 1 drivers
v0x1110670_0 .net "and_in1com", 0 0, L_0x11465a0; 1 drivers
v0x1110710_0 .alias "in0", 0 0, v0x11150c0_0;
v0x11107b0_0 .alias "in1", 0 0, v0x1115460_0;
v0x1110830_0 .net "nand_in0ncom", 0 0, L_0x1146820; 1 drivers
v0x11108d0_0 .net "nand_in1com", 0 0, L_0x11464e0; 1 drivers
v0x1110970_0 .net "ncom", 0 0, L_0x11466d0; 1 drivers
v0x1110a10_0 .net "nor_wire", 0 0, L_0x11469d0; 1 drivers
v0x1110ab0_0 .alias "result", 0 0, v0x11111e0_0;
v0x1110b30_0 .alias "sel0", 0 0, v0x1111030_0;
S_0x110fd70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x110ee00;
 .timescale 0 0;
L_0x1146ca0/d .functor NAND 1, L_0x11463b0, L_0x11484d0, C4<1>, C4<1>;
L_0x1146ca0 .delay (20,20,20) L_0x1146ca0/d;
L_0x1146d60/d .functor NOT 1, L_0x1146ca0, C4<0>, C4<0>, C4<0>;
L_0x1146d60 .delay (10,10,10) L_0x1146d60/d;
L_0x1146e90/d .functor NOT 1, L_0x11484d0, C4<0>, C4<0>, C4<0>;
L_0x1146e90 .delay (10,10,10) L_0x1146e90/d;
L_0x1146f50/d .functor NAND 1, L_0x1145970, L_0x1146e90, C4<1>, C4<1>;
L_0x1146f50 .delay (20,20,20) L_0x1146f50/d;
L_0x1147060/d .functor NOT 1, L_0x1146f50, C4<0>, C4<0>, C4<0>;
L_0x1147060 .delay (10,10,10) L_0x1147060/d;
L_0x1147150/d .functor NOR 1, L_0x1147060, L_0x1146d60, C4<0>, C4<0>;
L_0x1147150 .delay (20,20,20) L_0x1147150/d;
L_0x11472f0/d .functor NOT 1, L_0x1147150, C4<0>, C4<0>, C4<0>;
L_0x11472f0 .delay (10,10,10) L_0x11472f0/d;
v0x110fe60_0 .net "and_in0ncom", 0 0, L_0x1147060; 1 drivers
v0x110ff20_0 .net "and_in1com", 0 0, L_0x1146d60; 1 drivers
v0x110ffc0_0 .alias "in0", 0 0, v0x11151d0_0;
v0x1110060_0 .alias "in1", 0 0, v0x1115350_0;
v0x11100e0_0 .net "nand_in0ncom", 0 0, L_0x1146f50; 1 drivers
v0x1110180_0 .net "nand_in1com", 0 0, L_0x1146ca0; 1 drivers
v0x1110220_0 .net "ncom", 0 0, L_0x1146e90; 1 drivers
v0x11102c0_0 .net "nor_wire", 0 0, L_0x1147150; 1 drivers
v0x1110360_0 .alias "result", 0 0, v0x11112c0_0;
v0x11103e0_0 .alias "sel0", 0 0, v0x1111030_0;
S_0x110f620 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x110ee00;
 .timescale 0 0;
L_0x1147420/d .functor NAND 1, L_0x11472f0, L_0x1148570, C4<1>, C4<1>;
L_0x1147420 .delay (20,20,20) L_0x1147420/d;
L_0x1147570/d .functor NOT 1, L_0x1147420, C4<0>, C4<0>, C4<0>;
L_0x1147570 .delay (10,10,10) L_0x1147570/d;
L_0x11476a0/d .functor NOT 1, L_0x1148570, C4<0>, C4<0>, C4<0>;
L_0x11476a0 .delay (10,10,10) L_0x11476a0/d;
L_0x1147760/d .functor NAND 1, L_0x1146b70, L_0x11476a0, C4<1>, C4<1>;
L_0x1147760 .delay (20,20,20) L_0x1147760/d;
L_0x11478b0/d .functor NOT 1, L_0x1147760, C4<0>, C4<0>, C4<0>;
L_0x11478b0 .delay (10,10,10) L_0x11478b0/d;
L_0x11479a0/d .functor NOR 1, L_0x11478b0, L_0x1147570, C4<0>, C4<0>;
L_0x11479a0 .delay (20,20,20) L_0x11479a0/d;
L_0x1147b40/d .functor NOT 1, L_0x11479a0, C4<0>, C4<0>, C4<0>;
L_0x1147b40 .delay (10,10,10) L_0x1147b40/d;
v0x110f710_0 .net "and_in0ncom", 0 0, L_0x11478b0; 1 drivers
v0x110f7d0_0 .net "and_in1com", 0 0, L_0x1147570; 1 drivers
v0x110f870_0 .alias "in0", 0 0, v0x11111e0_0;
v0x110f910_0 .alias "in1", 0 0, v0x11112c0_0;
v0x110f990_0 .net "nand_in0ncom", 0 0, L_0x1147760; 1 drivers
v0x110fa30_0 .net "nand_in1com", 0 0, L_0x1147420; 1 drivers
v0x110fad0_0 .net "ncom", 0 0, L_0x11476a0; 1 drivers
v0x110fb70_0 .net "nor_wire", 0 0, L_0x11479a0; 1 drivers
v0x110fc10_0 .alias "result", 0 0, v0x1111340_0;
v0x110fc90_0 .alias "sel0", 0 0, v0x11110b0_0;
S_0x110eef0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x110ee00;
 .timescale 0 0;
L_0x1147c70/d .functor NAND 1, C4<0>, L_0x11486a0, C4<1>, C4<1>;
L_0x1147c70 .delay (20,20,20) L_0x1147c70/d;
L_0x1147dd0/d .functor NOT 1, L_0x1147c70, C4<0>, C4<0>, C4<0>;
L_0x1147dd0 .delay (10,10,10) L_0x1147dd0/d;
L_0x1147f00/d .functor NOT 1, L_0x11486a0, C4<0>, C4<0>, C4<0>;
L_0x1147f00 .delay (10,10,10) L_0x1147f00/d;
L_0x1147fc0/d .functor NAND 1, L_0x1147b40, L_0x1147f00, C4<1>, C4<1>;
L_0x1147fc0 .delay (20,20,20) L_0x1147fc0/d;
L_0x1148110/d .functor NOT 1, L_0x1147fc0, C4<0>, C4<0>, C4<0>;
L_0x1148110 .delay (10,10,10) L_0x1148110/d;
L_0x1148200/d .functor NOR 1, L_0x1148110, L_0x1147dd0, C4<0>, C4<0>;
L_0x1148200 .delay (20,20,20) L_0x1148200/d;
L_0x11483a0/d .functor NOT 1, L_0x1148200, C4<0>, C4<0>, C4<0>;
L_0x11483a0 .delay (10,10,10) L_0x11483a0/d;
v0x110efe0_0 .net "and_in0ncom", 0 0, L_0x1148110; 1 drivers
v0x110f060_0 .net "and_in1com", 0 0, L_0x1147dd0; 1 drivers
v0x110f100_0 .alias "in0", 0 0, v0x1111340_0;
v0x110f1a0_0 .alias "in1", 0 0, v0x1110f00_0;
v0x110f220_0 .net "nand_in0ncom", 0 0, L_0x1147fc0; 1 drivers
v0x110f2c0_0 .net "nand_in1com", 0 0, L_0x1147c70; 1 drivers
v0x110f3a0_0 .net "ncom", 0 0, L_0x1147f00; 1 drivers
v0x110f440_0 .net "nor_wire", 0 0, L_0x1148200; 1 drivers
v0x110f4e0_0 .alias "result", 0 0, v0x1114f10_0;
v0x110f580_0 .alias "sel0", 0 0, v0x1111130_0;
S_0x1108260 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1106c58 .param/l "i" 2 105, +C4<010>;
S_0x1108390 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1108260;
 .timescale 0 0;
L_0x1148c30/d .functor NOT 1, L_0x114e7c0, C4<0>, C4<0>, C4<0>;
L_0x1148c30 .delay (10,10,10) L_0x1148c30/d;
v0x110e0e0_0 .net "carryin", 0 0, L_0x114e860; 1 drivers
v0x110e180_0 .net "carryout", 0 0, L_0x114a570; 1 drivers
v0x110e200_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x110e280_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x110e300_0 .net "notB", 0 0, L_0x1148c30; 1 drivers
v0x110e380_0 .net "operandA", 0 0, L_0x114e720; 1 drivers
v0x110e400_0 .net "operandB", 0 0, L_0x114e7c0; 1 drivers
v0x110e510_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x110e590_0 .net "result", 0 0, L_0x114e060; 1 drivers
v0x110e660_0 .net "trueB", 0 0, L_0x11493b0; 1 drivers
v0x110e740_0 .net "wAddSub", 0 0, L_0x1149ed0; 1 drivers
v0x110e850_0 .net "wNandAnd", 0 0, L_0x114b630; 1 drivers
v0x110e9d0_0 .net "wNorOr", 0 0, L_0x114c070; 1 drivers
v0x110eae0_0 .net "wXor", 0 0, L_0x114abd0; 1 drivers
L_0x114e190 .part v0x1125020_0, 0, 1;
L_0x114e230 .part v0x1125020_0, 1, 1;
L_0x114e360 .part v0x1125020_0, 2, 1;
S_0x110d910 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1108390;
 .timescale 0 0;
L_0x1148d40/d .functor NAND 1, L_0x1148c30, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1148d40 .delay (20,20,20) L_0x1148d40/d;
L_0x1148e20/d .functor NOT 1, L_0x1148d40, C4<0>, C4<0>, C4<0>;
L_0x1148e20 .delay (10,10,10) L_0x1148e20/d;
L_0x1148f50/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1148f50 .delay (10,10,10) L_0x1148f50/d;
L_0x1149010/d .functor NAND 1, L_0x114e7c0, L_0x1148f50, C4<1>, C4<1>;
L_0x1149010 .delay (20,20,20) L_0x1149010/d;
L_0x1149120/d .functor NOT 1, L_0x1149010, C4<0>, C4<0>, C4<0>;
L_0x1149120 .delay (10,10,10) L_0x1149120/d;
L_0x1149210/d .functor NOR 1, L_0x1149120, L_0x1148e20, C4<0>, C4<0>;
L_0x1149210 .delay (20,20,20) L_0x1149210/d;
L_0x11493b0/d .functor NOT 1, L_0x1149210, C4<0>, C4<0>, C4<0>;
L_0x11493b0 .delay (10,10,10) L_0x11493b0/d;
v0x110da00_0 .net "and_in0ncom", 0 0, L_0x1149120; 1 drivers
v0x110dac0_0 .net "and_in1com", 0 0, L_0x1148e20; 1 drivers
v0x110db60_0 .alias "in0", 0 0, v0x110e400_0;
v0x110dbe0_0 .alias "in1", 0 0, v0x110e300_0;
v0x110dc60_0 .net "nand_in0ncom", 0 0, L_0x1149010; 1 drivers
v0x110dd00_0 .net "nand_in1com", 0 0, L_0x1148d40; 1 drivers
v0x110dda0_0 .net "ncom", 0 0, L_0x1148f50; 1 drivers
v0x110de40_0 .net "nor_wire", 0 0, L_0x1149210; 1 drivers
v0x110df30_0 .alias "result", 0 0, v0x110e660_0;
v0x110e000_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x110c620 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1108390;
 .timescale 0 0;
L_0x1149fe0/d .functor NAND 1, L_0x114e720, L_0x11493b0, C4<1>, C4<1>;
L_0x1149fe0 .delay (20,20,20) L_0x1149fe0/d;
L_0x114a150/d .functor NOT 1, L_0x1149fe0, C4<0>, C4<0>, C4<0>;
L_0x114a150 .delay (10,10,10) L_0x114a150/d;
L_0x114a260/d .functor NAND 1, L_0x114e860, L_0x1149930, C4<1>, C4<1>;
L_0x114a260 .delay (20,20,20) L_0x114a260/d;
L_0x114a320/d .functor NOT 1, L_0x114a260, C4<0>, C4<0>, C4<0>;
L_0x114a320 .delay (10,10,10) L_0x114a320/d;
L_0x114a430/d .functor NOR 1, L_0x114a320, L_0x114a150, C4<0>, C4<0>;
L_0x114a430 .delay (20,20,20) L_0x114a430/d;
L_0x114a570/d .functor NOT 1, L_0x114a430, C4<0>, C4<0>, C4<0>;
L_0x114a570 .delay (10,10,10) L_0x114a570/d;
v0x110d200_0 .alias "a", 0 0, v0x110e380_0;
v0x110d310_0 .net "and_ab", 0 0, L_0x114a150; 1 drivers
v0x110d3b0_0 .net "and_xor_ab_c", 0 0, L_0x114a320; 1 drivers
v0x110d450_0 .alias "b", 0 0, v0x110e660_0;
v0x110d4d0_0 .alias "carryin", 0 0, v0x110e0e0_0;
v0x110d550_0 .alias "carryout", 0 0, v0x110e180_0;
v0x110d610_0 .net "nand_ab", 0 0, L_0x1149fe0; 1 drivers
v0x110d690_0 .net "nand_xor_ab_c", 0 0, L_0x114a260; 1 drivers
v0x110d710_0 .net "nco", 0 0, L_0x114a430; 1 drivers
v0x110d7b0_0 .alias "sum", 0 0, v0x110e740_0;
v0x110d890_0 .net "xor_ab", 0 0, L_0x1149930; 1 drivers
S_0x110ccb0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x110c620;
 .timescale 0 0;
L_0x1149520/d .functor NAND 1, L_0x114e720, L_0x11493b0, C4<1>, C4<1>;
L_0x1149520 .delay (20,20,20) L_0x1149520/d;
L_0x11495e0/d .functor NOR 1, L_0x114e720, L_0x11493b0, C4<0>, C4<0>;
L_0x11495e0 .delay (20,20,20) L_0x11495e0/d;
L_0x11496c0/d .functor NOT 1, L_0x11495e0, C4<0>, C4<0>, C4<0>;
L_0x11496c0 .delay (10,10,10) L_0x11496c0/d;
L_0x11497d0/d .functor NAND 1, L_0x11496c0, L_0x1149520, C4<1>, C4<1>;
L_0x11497d0 .delay (20,20,20) L_0x11497d0/d;
L_0x1149930/d .functor NOT 1, L_0x11497d0, C4<0>, C4<0>, C4<0>;
L_0x1149930 .delay (10,10,10) L_0x1149930/d;
v0x110cda0_0 .alias "a", 0 0, v0x110e380_0;
v0x110ce40_0 .alias "b", 0 0, v0x110e660_0;
v0x110cee0_0 .net "nand_ab", 0 0, L_0x1149520; 1 drivers
v0x110cf80_0 .net "nor_ab", 0 0, L_0x11495e0; 1 drivers
v0x110d000_0 .net "nxor_ab", 0 0, L_0x11497d0; 1 drivers
v0x110d0a0_0 .net "or_ab", 0 0, L_0x11496c0; 1 drivers
v0x110d180_0 .alias "result", 0 0, v0x110d890_0;
S_0x110c710 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x110c620;
 .timescale 0 0;
L_0x1149a40/d .functor NAND 1, L_0x1149930, L_0x114e860, C4<1>, C4<1>;
L_0x1149a40 .delay (20,20,20) L_0x1149a40/d;
L_0x1149b90/d .functor NOR 1, L_0x1149930, L_0x114e860, C4<0>, C4<0>;
L_0x1149b90 .delay (20,20,20) L_0x1149b90/d;
L_0x1149d00/d .functor NOT 1, L_0x1149b90, C4<0>, C4<0>, C4<0>;
L_0x1149d00 .delay (10,10,10) L_0x1149d00/d;
L_0x1149dc0/d .functor NAND 1, L_0x1149d00, L_0x1149a40, C4<1>, C4<1>;
L_0x1149dc0 .delay (20,20,20) L_0x1149dc0/d;
L_0x1149ed0/d .functor NOT 1, L_0x1149dc0, C4<0>, C4<0>, C4<0>;
L_0x1149ed0 .delay (10,10,10) L_0x1149ed0/d;
v0x110c800_0 .alias "a", 0 0, v0x110d890_0;
v0x110c8a0_0 .alias "b", 0 0, v0x110e0e0_0;
v0x110c940_0 .net "nand_ab", 0 0, L_0x1149a40; 1 drivers
v0x110c9e0_0 .net "nor_ab", 0 0, L_0x1149b90; 1 drivers
v0x110ca60_0 .net "nxor_ab", 0 0, L_0x1149dc0; 1 drivers
v0x110cb00_0 .net "or_ab", 0 0, L_0x1149d00; 1 drivers
v0x110cbe0_0 .alias "result", 0 0, v0x110e740_0;
S_0x110c0d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1108390;
 .timescale 0 0;
L_0x114a730/d .functor NAND 1, L_0x114e720, L_0x114e7c0, C4<1>, C4<1>;
L_0x114a730 .delay (20,20,20) L_0x114a730/d;
L_0x114a7f0/d .functor NOR 1, L_0x114e720, L_0x114e7c0, C4<0>, C4<0>;
L_0x114a7f0 .delay (20,20,20) L_0x114a7f0/d;
L_0x114a980/d .functor NOT 1, L_0x114a7f0, C4<0>, C4<0>, C4<0>;
L_0x114a980 .delay (10,10,10) L_0x114a980/d;
L_0x114aa70/d .functor NAND 1, L_0x114a980, L_0x114a730, C4<1>, C4<1>;
L_0x114aa70 .delay (20,20,20) L_0x114aa70/d;
L_0x114abd0/d .functor NOT 1, L_0x114aa70, C4<0>, C4<0>, C4<0>;
L_0x114abd0 .delay (10,10,10) L_0x114abd0/d;
v0x110c1c0_0 .alias "a", 0 0, v0x110e380_0;
v0x110c240_0 .alias "b", 0 0, v0x110e400_0;
v0x110c310_0 .net "nand_ab", 0 0, L_0x114a730; 1 drivers
v0x110c390_0 .net "nor_ab", 0 0, L_0x114a7f0; 1 drivers
v0x110c410_0 .net "nxor_ab", 0 0, L_0x114aa70; 1 drivers
v0x110c490_0 .net "or_ab", 0 0, L_0x114a980; 1 drivers
v0x110c550_0 .alias "result", 0 0, v0x110eae0_0;
S_0x110b4e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1108390;
 .timescale 0 0;
L_0x114ad20/d .functor NAND 1, L_0x114e720, L_0x114e7c0, C4<1>, C4<1>;
L_0x114ad20 .delay (20,20,20) L_0x114ad20/d;
L_0x114ae50/d .functor NOT 1, L_0x114ad20, C4<0>, C4<0>, C4<0>;
L_0x114ae50 .delay (10,10,10) L_0x114ae50/d;
v0x110bd50_0 .alias "a", 0 0, v0x110e380_0;
v0x110bdf0_0 .net "and_ab", 0 0, L_0x114ae50; 1 drivers
v0x110be70_0 .alias "b", 0 0, v0x110e400_0;
v0x110bef0_0 .net "nand_ab", 0 0, L_0x114ad20; 1 drivers
v0x110bfd0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x110c050_0 .alias "result", 0 0, v0x110e850_0;
S_0x110b5d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x110b4e0;
 .timescale 0 0;
L_0x114afa0/d .functor NAND 1, L_0x114ae50, v0x10be850_0, C4<1>, C4<1>;
L_0x114afa0 .delay (20,20,20) L_0x114afa0/d;
L_0x114b060/d .functor NOT 1, L_0x114afa0, C4<0>, C4<0>, C4<0>;
L_0x114b060 .delay (10,10,10) L_0x114b060/d;
L_0x114b190/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x114b190 .delay (10,10,10) L_0x114b190/d;
L_0x114b250/d .functor NAND 1, L_0x114ad20, L_0x114b190, C4<1>, C4<1>;
L_0x114b250 .delay (20,20,20) L_0x114b250/d;
L_0x114b3a0/d .functor NOT 1, L_0x114b250, C4<0>, C4<0>, C4<0>;
L_0x114b3a0 .delay (10,10,10) L_0x114b3a0/d;
L_0x114b490/d .functor NOR 1, L_0x114b3a0, L_0x114b060, C4<0>, C4<0>;
L_0x114b490 .delay (20,20,20) L_0x114b490/d;
L_0x114b630/d .functor NOT 1, L_0x114b490, C4<0>, C4<0>, C4<0>;
L_0x114b630 .delay (10,10,10) L_0x114b630/d;
v0x110b6c0_0 .net "and_in0ncom", 0 0, L_0x114b3a0; 1 drivers
v0x110b740_0 .net "and_in1com", 0 0, L_0x114b060; 1 drivers
v0x110b7c0_0 .alias "in0", 0 0, v0x110bef0_0;
v0x110b860_0 .alias "in1", 0 0, v0x110bdf0_0;
v0x110b8e0_0 .net "nand_in0ncom", 0 0, L_0x114b250; 1 drivers
v0x110b980_0 .net "nand_in1com", 0 0, L_0x114afa0; 1 drivers
v0x110ba60_0 .net "ncom", 0 0, L_0x114b190; 1 drivers
v0x110bb00_0 .net "nor_wire", 0 0, L_0x114b490; 1 drivers
v0x110bba0_0 .alias "result", 0 0, v0x110e850_0;
v0x110bc70_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x110aa40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1108390;
 .timescale 0 0;
L_0x114b760/d .functor NOR 1, L_0x114e720, L_0x114e7c0, C4<0>, C4<0>;
L_0x114b760 .delay (20,20,20) L_0x114b760/d;
L_0x114b890/d .functor NOT 1, L_0x114b760, C4<0>, C4<0>, C4<0>;
L_0x114b890 .delay (10,10,10) L_0x114b890/d;
v0x110b1c0_0 .alias "a", 0 0, v0x110e380_0;
v0x110b240_0 .alias "b", 0 0, v0x110e400_0;
v0x110b2e0_0 .net "nor_ab", 0 0, L_0x114b760; 1 drivers
v0x110b360_0 .net "or_ab", 0 0, L_0x114b890; 1 drivers
v0x110b3e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x110b460_0 .alias "result", 0 0, v0x110e9d0_0;
S_0x110ab30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x110aa40;
 .timescale 0 0;
L_0x114b9e0/d .functor NAND 1, L_0x114b890, v0x10be850_0, C4<1>, C4<1>;
L_0x114b9e0 .delay (20,20,20) L_0x114b9e0/d;
L_0x114baa0/d .functor NOT 1, L_0x114b9e0, C4<0>, C4<0>, C4<0>;
L_0x114baa0 .delay (10,10,10) L_0x114baa0/d;
L_0x114bbd0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x114bbd0 .delay (10,10,10) L_0x114bbd0/d;
L_0x114bc90/d .functor NAND 1, L_0x114b760, L_0x114bbd0, C4<1>, C4<1>;
L_0x114bc90 .delay (20,20,20) L_0x114bc90/d;
L_0x114bde0/d .functor NOT 1, L_0x114bc90, C4<0>, C4<0>, C4<0>;
L_0x114bde0 .delay (10,10,10) L_0x114bde0/d;
L_0x114bed0/d .functor NOR 1, L_0x114bde0, L_0x114baa0, C4<0>, C4<0>;
L_0x114bed0 .delay (20,20,20) L_0x114bed0/d;
L_0x114c070/d .functor NOT 1, L_0x114bed0, C4<0>, C4<0>, C4<0>;
L_0x114c070 .delay (10,10,10) L_0x114c070/d;
v0x110ac20_0 .net "and_in0ncom", 0 0, L_0x114bde0; 1 drivers
v0x110aca0_0 .net "and_in1com", 0 0, L_0x114baa0; 1 drivers
v0x110ad20_0 .alias "in0", 0 0, v0x110b2e0_0;
v0x110ada0_0 .alias "in1", 0 0, v0x110b360_0;
v0x110ae20_0 .net "nand_in0ncom", 0 0, L_0x114bc90; 1 drivers
v0x110aea0_0 .net "nand_in1com", 0 0, L_0x114b9e0; 1 drivers
v0x110af20_0 .net "ncom", 0 0, L_0x114bbd0; 1 drivers
v0x110afa0_0 .net "nor_wire", 0 0, L_0x114bed0; 1 drivers
v0x110b070_0 .alias "result", 0 0, v0x110e9d0_0;
v0x110b140_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1108480 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1108390;
 .timescale 0 0;
v0x110a290_0 .alias "in0", 0 0, v0x110e740_0;
v0x110a340_0 .alias "in1", 0 0, v0x110eae0_0;
v0x110a3f0_0 .alias "in2", 0 0, v0x110e850_0;
v0x110a4a0_0 .alias "in3", 0 0, v0x110e9d0_0;
v0x110a580_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x110a630_0 .alias "result", 0 0, v0x110e590_0;
v0x110a6b0_0 .net "sel0", 0 0, L_0x114e190; 1 drivers
v0x110a730_0 .net "sel1", 0 0, L_0x114e230; 1 drivers
v0x110a7b0_0 .net "sel2", 0 0, L_0x114e360; 1 drivers
v0x110a860_0 .net "w0", 0 0, L_0x114c830; 1 drivers
v0x110a940_0 .net "w1", 0 0, L_0x114cfb0; 1 drivers
v0x110a9c0_0 .net "w2", 0 0, L_0x114d800; 1 drivers
S_0x1109b40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1108480;
 .timescale 0 0;
L_0x114c1a0/d .functor NAND 1, L_0x114abd0, L_0x114e190, C4<1>, C4<1>;
L_0x114c1a0 .delay (20,20,20) L_0x114c1a0/d;
L_0x114c260/d .functor NOT 1, L_0x114c1a0, C4<0>, C4<0>, C4<0>;
L_0x114c260 .delay (10,10,10) L_0x114c260/d;
L_0x114c390/d .functor NOT 1, L_0x114e190, C4<0>, C4<0>, C4<0>;
L_0x114c390 .delay (10,10,10) L_0x114c390/d;
L_0x114c4e0/d .functor NAND 1, L_0x1149ed0, L_0x114c390, C4<1>, C4<1>;
L_0x114c4e0 .delay (20,20,20) L_0x114c4e0/d;
L_0x114c5a0/d .functor NOT 1, L_0x114c4e0, C4<0>, C4<0>, C4<0>;
L_0x114c5a0 .delay (10,10,10) L_0x114c5a0/d;
L_0x114c690/d .functor NOR 1, L_0x114c5a0, L_0x114c260, C4<0>, C4<0>;
L_0x114c690 .delay (20,20,20) L_0x114c690/d;
L_0x114c830/d .functor NOT 1, L_0x114c690, C4<0>, C4<0>, C4<0>;
L_0x114c830 .delay (10,10,10) L_0x114c830/d;
v0x1109c30_0 .net "and_in0ncom", 0 0, L_0x114c5a0; 1 drivers
v0x1109cf0_0 .net "and_in1com", 0 0, L_0x114c260; 1 drivers
v0x1109d90_0 .alias "in0", 0 0, v0x110e740_0;
v0x1109e30_0 .alias "in1", 0 0, v0x110eae0_0;
v0x1109eb0_0 .net "nand_in0ncom", 0 0, L_0x114c4e0; 1 drivers
v0x1109f50_0 .net "nand_in1com", 0 0, L_0x114c1a0; 1 drivers
v0x1109ff0_0 .net "ncom", 0 0, L_0x114c390; 1 drivers
v0x110a090_0 .net "nor_wire", 0 0, L_0x114c690; 1 drivers
v0x110a130_0 .alias "result", 0 0, v0x110a860_0;
v0x110a1b0_0 .alias "sel0", 0 0, v0x110a6b0_0;
S_0x11093f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1108480;
 .timescale 0 0;
L_0x114c960/d .functor NAND 1, L_0x114c070, L_0x114e190, C4<1>, C4<1>;
L_0x114c960 .delay (20,20,20) L_0x114c960/d;
L_0x114ca20/d .functor NOT 1, L_0x114c960, C4<0>, C4<0>, C4<0>;
L_0x114ca20 .delay (10,10,10) L_0x114ca20/d;
L_0x114cb50/d .functor NOT 1, L_0x114e190, C4<0>, C4<0>, C4<0>;
L_0x114cb50 .delay (10,10,10) L_0x114cb50/d;
L_0x114cc10/d .functor NAND 1, L_0x114b630, L_0x114cb50, C4<1>, C4<1>;
L_0x114cc10 .delay (20,20,20) L_0x114cc10/d;
L_0x114cd20/d .functor NOT 1, L_0x114cc10, C4<0>, C4<0>, C4<0>;
L_0x114cd20 .delay (10,10,10) L_0x114cd20/d;
L_0x114ce10/d .functor NOR 1, L_0x114cd20, L_0x114ca20, C4<0>, C4<0>;
L_0x114ce10 .delay (20,20,20) L_0x114ce10/d;
L_0x114cfb0/d .functor NOT 1, L_0x114ce10, C4<0>, C4<0>, C4<0>;
L_0x114cfb0 .delay (10,10,10) L_0x114cfb0/d;
v0x11094e0_0 .net "and_in0ncom", 0 0, L_0x114cd20; 1 drivers
v0x11095a0_0 .net "and_in1com", 0 0, L_0x114ca20; 1 drivers
v0x1109640_0 .alias "in0", 0 0, v0x110e850_0;
v0x11096e0_0 .alias "in1", 0 0, v0x110e9d0_0;
v0x1109760_0 .net "nand_in0ncom", 0 0, L_0x114cc10; 1 drivers
v0x1109800_0 .net "nand_in1com", 0 0, L_0x114c960; 1 drivers
v0x11098a0_0 .net "ncom", 0 0, L_0x114cb50; 1 drivers
v0x1109940_0 .net "nor_wire", 0 0, L_0x114ce10; 1 drivers
v0x11099e0_0 .alias "result", 0 0, v0x110a940_0;
v0x1109a60_0 .alias "sel0", 0 0, v0x110a6b0_0;
S_0x1108ca0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1108480;
 .timescale 0 0;
L_0x114d0e0/d .functor NAND 1, L_0x114cfb0, L_0x114e230, C4<1>, C4<1>;
L_0x114d0e0 .delay (20,20,20) L_0x114d0e0/d;
L_0x114d230/d .functor NOT 1, L_0x114d0e0, C4<0>, C4<0>, C4<0>;
L_0x114d230 .delay (10,10,10) L_0x114d230/d;
L_0x114d360/d .functor NOT 1, L_0x114e230, C4<0>, C4<0>, C4<0>;
L_0x114d360 .delay (10,10,10) L_0x114d360/d;
L_0x114d420/d .functor NAND 1, L_0x114c830, L_0x114d360, C4<1>, C4<1>;
L_0x114d420 .delay (20,20,20) L_0x114d420/d;
L_0x114d570/d .functor NOT 1, L_0x114d420, C4<0>, C4<0>, C4<0>;
L_0x114d570 .delay (10,10,10) L_0x114d570/d;
L_0x114d660/d .functor NOR 1, L_0x114d570, L_0x114d230, C4<0>, C4<0>;
L_0x114d660 .delay (20,20,20) L_0x114d660/d;
L_0x114d800/d .functor NOT 1, L_0x114d660, C4<0>, C4<0>, C4<0>;
L_0x114d800 .delay (10,10,10) L_0x114d800/d;
v0x1108d90_0 .net "and_in0ncom", 0 0, L_0x114d570; 1 drivers
v0x1108e50_0 .net "and_in1com", 0 0, L_0x114d230; 1 drivers
v0x1108ef0_0 .alias "in0", 0 0, v0x110a860_0;
v0x1108f90_0 .alias "in1", 0 0, v0x110a940_0;
v0x1109010_0 .net "nand_in0ncom", 0 0, L_0x114d420; 1 drivers
v0x11090b0_0 .net "nand_in1com", 0 0, L_0x114d0e0; 1 drivers
v0x1109150_0 .net "ncom", 0 0, L_0x114d360; 1 drivers
v0x11091f0_0 .net "nor_wire", 0 0, L_0x114d660; 1 drivers
v0x1109290_0 .alias "result", 0 0, v0x110a9c0_0;
v0x1109310_0 .alias "sel0", 0 0, v0x110a730_0;
S_0x1108570 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1108480;
 .timescale 0 0;
L_0x114d930/d .functor NAND 1, C4<0>, L_0x114e360, C4<1>, C4<1>;
L_0x114d930 .delay (20,20,20) L_0x114d930/d;
L_0x114da90/d .functor NOT 1, L_0x114d930, C4<0>, C4<0>, C4<0>;
L_0x114da90 .delay (10,10,10) L_0x114da90/d;
L_0x114dbc0/d .functor NOT 1, L_0x114e360, C4<0>, C4<0>, C4<0>;
L_0x114dbc0 .delay (10,10,10) L_0x114dbc0/d;
L_0x114dc80/d .functor NAND 1, L_0x114d800, L_0x114dbc0, C4<1>, C4<1>;
L_0x114dc80 .delay (20,20,20) L_0x114dc80/d;
L_0x114ddd0/d .functor NOT 1, L_0x114dc80, C4<0>, C4<0>, C4<0>;
L_0x114ddd0 .delay (10,10,10) L_0x114ddd0/d;
L_0x114dec0/d .functor NOR 1, L_0x114ddd0, L_0x114da90, C4<0>, C4<0>;
L_0x114dec0 .delay (20,20,20) L_0x114dec0/d;
L_0x114e060/d .functor NOT 1, L_0x114dec0, C4<0>, C4<0>, C4<0>;
L_0x114e060 .delay (10,10,10) L_0x114e060/d;
v0x1108660_0 .net "and_in0ncom", 0 0, L_0x114ddd0; 1 drivers
v0x11086e0_0 .net "and_in1com", 0 0, L_0x114da90; 1 drivers
v0x1108780_0 .alias "in0", 0 0, v0x110a9c0_0;
v0x1108820_0 .alias "in1", 0 0, v0x110a580_0;
v0x11088a0_0 .net "nand_in0ncom", 0 0, L_0x114dc80; 1 drivers
v0x1108940_0 .net "nand_in1com", 0 0, L_0x114d930; 1 drivers
v0x1108a20_0 .net "ncom", 0 0, L_0x114dbc0; 1 drivers
v0x1108ac0_0 .net "nor_wire", 0 0, L_0x114dec0; 1 drivers
v0x1108b60_0 .alias "result", 0 0, v0x110e590_0;
v0x1108c00_0 .alias "sel0", 0 0, v0x110a7b0_0;
S_0x11018e0 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x11002d8 .param/l "i" 2 105, +C4<011>;
S_0x1101a10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x11018e0;
 .timescale 0 0;
L_0x114e9f0/d .functor NOT 1, L_0x11544e0, C4<0>, C4<0>, C4<0>;
L_0x114e9f0 .delay (10,10,10) L_0x114e9f0/d;
v0x1107760_0 .net "carryin", 0 0, L_0x1154610; 1 drivers
v0x1107800_0 .net "carryout", 0 0, L_0x11501f0; 1 drivers
v0x1107880_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1107900_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1107980_0 .net "notB", 0 0, L_0x114e9f0; 1 drivers
v0x1107a00_0 .net "operandA", 0 0, L_0x11543b0; 1 drivers
v0x1107a80_0 .net "operandB", 0 0, L_0x11544e0; 1 drivers
v0x1107b90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1107c10_0 .net "result", 0 0, L_0x1153ce0; 1 drivers
v0x1107ce0_0 .net "trueB", 0 0, L_0x114f030; 1 drivers
v0x1107dc0_0 .net "wAddSub", 0 0, L_0x114fb50; 1 drivers
v0x1107ed0_0 .net "wNandAnd", 0 0, L_0x11512b0; 1 drivers
v0x1108050_0 .net "wNorOr", 0 0, L_0x1151cf0; 1 drivers
v0x1108160_0 .net "wXor", 0 0, L_0x1150850; 1 drivers
L_0x1153e10 .part v0x1125020_0, 0, 1;
L_0x1153eb0 .part v0x1125020_0, 1, 1;
L_0x1153fe0 .part v0x1125020_0, 2, 1;
S_0x1106f90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1101a10;
 .timescale 0 0;
L_0x114eab0/d .functor NAND 1, L_0x114e9f0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x114eab0 .delay (20,20,20) L_0x114eab0/d;
L_0x114eb90/d .functor NOT 1, L_0x114eab0, C4<0>, C4<0>, C4<0>;
L_0x114eb90 .delay (10,10,10) L_0x114eb90/d;
L_0x114ec70/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x114ec70 .delay (10,10,10) L_0x114ec70/d;
L_0x114ed30/d .functor NAND 1, L_0x11544e0, L_0x114ec70, C4<1>, C4<1>;
L_0x114ed30 .delay (20,20,20) L_0x114ed30/d;
L_0x114edf0/d .functor NOT 1, L_0x114ed30, C4<0>, C4<0>, C4<0>;
L_0x114edf0 .delay (10,10,10) L_0x114edf0/d;
L_0x114ee90/d .functor NOR 1, L_0x114edf0, L_0x114eb90, C4<0>, C4<0>;
L_0x114ee90 .delay (20,20,20) L_0x114ee90/d;
L_0x114f030/d .functor NOT 1, L_0x114ee90, C4<0>, C4<0>, C4<0>;
L_0x114f030 .delay (10,10,10) L_0x114f030/d;
v0x1107080_0 .net "and_in0ncom", 0 0, L_0x114edf0; 1 drivers
v0x1107140_0 .net "and_in1com", 0 0, L_0x114eb90; 1 drivers
v0x11071e0_0 .alias "in0", 0 0, v0x1107a80_0;
v0x1107260_0 .alias "in1", 0 0, v0x1107980_0;
v0x11072e0_0 .net "nand_in0ncom", 0 0, L_0x114ed30; 1 drivers
v0x1107380_0 .net "nand_in1com", 0 0, L_0x114eab0; 1 drivers
v0x1107420_0 .net "ncom", 0 0, L_0x114ec70; 1 drivers
v0x11074c0_0 .net "nor_wire", 0 0, L_0x114ee90; 1 drivers
v0x11075b0_0 .alias "result", 0 0, v0x1107ce0_0;
v0x1107680_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1105ca0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1101a10;
 .timescale 0 0;
L_0x114fc60/d .functor NAND 1, L_0x11543b0, L_0x114f030, C4<1>, C4<1>;
L_0x114fc60 .delay (20,20,20) L_0x114fc60/d;
L_0x114fdd0/d .functor NOT 1, L_0x114fc60, C4<0>, C4<0>, C4<0>;
L_0x114fdd0 .delay (10,10,10) L_0x114fdd0/d;
L_0x114fee0/d .functor NAND 1, L_0x1154610, L_0x114f5b0, C4<1>, C4<1>;
L_0x114fee0 .delay (20,20,20) L_0x114fee0/d;
L_0x114ffa0/d .functor NOT 1, L_0x114fee0, C4<0>, C4<0>, C4<0>;
L_0x114ffa0 .delay (10,10,10) L_0x114ffa0/d;
L_0x11500b0/d .functor NOR 1, L_0x114ffa0, L_0x114fdd0, C4<0>, C4<0>;
L_0x11500b0 .delay (20,20,20) L_0x11500b0/d;
L_0x11501f0/d .functor NOT 1, L_0x11500b0, C4<0>, C4<0>, C4<0>;
L_0x11501f0 .delay (10,10,10) L_0x11501f0/d;
v0x1106880_0 .alias "a", 0 0, v0x1107a00_0;
v0x1106990_0 .net "and_ab", 0 0, L_0x114fdd0; 1 drivers
v0x1106a30_0 .net "and_xor_ab_c", 0 0, L_0x114ffa0; 1 drivers
v0x1106ad0_0 .alias "b", 0 0, v0x1107ce0_0;
v0x1106b50_0 .alias "carryin", 0 0, v0x1107760_0;
v0x1106bd0_0 .alias "carryout", 0 0, v0x1107800_0;
v0x1106c90_0 .net "nand_ab", 0 0, L_0x114fc60; 1 drivers
v0x1106d10_0 .net "nand_xor_ab_c", 0 0, L_0x114fee0; 1 drivers
v0x1106d90_0 .net "nco", 0 0, L_0x11500b0; 1 drivers
v0x1106e30_0 .alias "sum", 0 0, v0x1107dc0_0;
v0x1106f10_0 .net "xor_ab", 0 0, L_0x114f5b0; 1 drivers
S_0x1106330 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1105ca0;
 .timescale 0 0;
L_0x114f1a0/d .functor NAND 1, L_0x11543b0, L_0x114f030, C4<1>, C4<1>;
L_0x114f1a0 .delay (20,20,20) L_0x114f1a0/d;
L_0x114f260/d .functor NOR 1, L_0x11543b0, L_0x114f030, C4<0>, C4<0>;
L_0x114f260 .delay (20,20,20) L_0x114f260/d;
L_0x114f340/d .functor NOT 1, L_0x114f260, C4<0>, C4<0>, C4<0>;
L_0x114f340 .delay (10,10,10) L_0x114f340/d;
L_0x114f450/d .functor NAND 1, L_0x114f340, L_0x114f1a0, C4<1>, C4<1>;
L_0x114f450 .delay (20,20,20) L_0x114f450/d;
L_0x114f5b0/d .functor NOT 1, L_0x114f450, C4<0>, C4<0>, C4<0>;
L_0x114f5b0 .delay (10,10,10) L_0x114f5b0/d;
v0x1106420_0 .alias "a", 0 0, v0x1107a00_0;
v0x11064c0_0 .alias "b", 0 0, v0x1107ce0_0;
v0x1106560_0 .net "nand_ab", 0 0, L_0x114f1a0; 1 drivers
v0x1106600_0 .net "nor_ab", 0 0, L_0x114f260; 1 drivers
v0x1106680_0 .net "nxor_ab", 0 0, L_0x114f450; 1 drivers
v0x1106720_0 .net "or_ab", 0 0, L_0x114f340; 1 drivers
v0x1106800_0 .alias "result", 0 0, v0x1106f10_0;
S_0x1105d90 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1105ca0;
 .timescale 0 0;
L_0x114f6c0/d .functor NAND 1, L_0x114f5b0, L_0x1154610, C4<1>, C4<1>;
L_0x114f6c0 .delay (20,20,20) L_0x114f6c0/d;
L_0x114f810/d .functor NOR 1, L_0x114f5b0, L_0x1154610, C4<0>, C4<0>;
L_0x114f810 .delay (20,20,20) L_0x114f810/d;
L_0x114f980/d .functor NOT 1, L_0x114f810, C4<0>, C4<0>, C4<0>;
L_0x114f980 .delay (10,10,10) L_0x114f980/d;
L_0x114fa40/d .functor NAND 1, L_0x114f980, L_0x114f6c0, C4<1>, C4<1>;
L_0x114fa40 .delay (20,20,20) L_0x114fa40/d;
L_0x114fb50/d .functor NOT 1, L_0x114fa40, C4<0>, C4<0>, C4<0>;
L_0x114fb50 .delay (10,10,10) L_0x114fb50/d;
v0x1105e80_0 .alias "a", 0 0, v0x1106f10_0;
v0x1105f20_0 .alias "b", 0 0, v0x1107760_0;
v0x1105fc0_0 .net "nand_ab", 0 0, L_0x114f6c0; 1 drivers
v0x1106060_0 .net "nor_ab", 0 0, L_0x114f810; 1 drivers
v0x11060e0_0 .net "nxor_ab", 0 0, L_0x114fa40; 1 drivers
v0x1106180_0 .net "or_ab", 0 0, L_0x114f980; 1 drivers
v0x1106260_0 .alias "result", 0 0, v0x1107dc0_0;
S_0x1105750 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1101a10;
 .timescale 0 0;
L_0x11503b0/d .functor NAND 1, L_0x11543b0, L_0x11544e0, C4<1>, C4<1>;
L_0x11503b0 .delay (20,20,20) L_0x11503b0/d;
L_0x1150470/d .functor NOR 1, L_0x11543b0, L_0x11544e0, C4<0>, C4<0>;
L_0x1150470 .delay (20,20,20) L_0x1150470/d;
L_0x1150600/d .functor NOT 1, L_0x1150470, C4<0>, C4<0>, C4<0>;
L_0x1150600 .delay (10,10,10) L_0x1150600/d;
L_0x11506f0/d .functor NAND 1, L_0x1150600, L_0x11503b0, C4<1>, C4<1>;
L_0x11506f0 .delay (20,20,20) L_0x11506f0/d;
L_0x1150850/d .functor NOT 1, L_0x11506f0, C4<0>, C4<0>, C4<0>;
L_0x1150850 .delay (10,10,10) L_0x1150850/d;
v0x1105840_0 .alias "a", 0 0, v0x1107a00_0;
v0x11058c0_0 .alias "b", 0 0, v0x1107a80_0;
v0x1105990_0 .net "nand_ab", 0 0, L_0x11503b0; 1 drivers
v0x1105a10_0 .net "nor_ab", 0 0, L_0x1150470; 1 drivers
v0x1105a90_0 .net "nxor_ab", 0 0, L_0x11506f0; 1 drivers
v0x1105b10_0 .net "or_ab", 0 0, L_0x1150600; 1 drivers
v0x1105bd0_0 .alias "result", 0 0, v0x1108160_0;
S_0x1104b60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1101a10;
 .timescale 0 0;
L_0x11509a0/d .functor NAND 1, L_0x11543b0, L_0x11544e0, C4<1>, C4<1>;
L_0x11509a0 .delay (20,20,20) L_0x11509a0/d;
L_0x1150ad0/d .functor NOT 1, L_0x11509a0, C4<0>, C4<0>, C4<0>;
L_0x1150ad0 .delay (10,10,10) L_0x1150ad0/d;
v0x11053d0_0 .alias "a", 0 0, v0x1107a00_0;
v0x1105470_0 .net "and_ab", 0 0, L_0x1150ad0; 1 drivers
v0x11054f0_0 .alias "b", 0 0, v0x1107a80_0;
v0x1105570_0 .net "nand_ab", 0 0, L_0x11509a0; 1 drivers
v0x1105650_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x11056d0_0 .alias "result", 0 0, v0x1107ed0_0;
S_0x1104c50 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1104b60;
 .timescale 0 0;
L_0x1150c20/d .functor NAND 1, L_0x1150ad0, v0x10be850_0, C4<1>, C4<1>;
L_0x1150c20 .delay (20,20,20) L_0x1150c20/d;
L_0x1150ce0/d .functor NOT 1, L_0x1150c20, C4<0>, C4<0>, C4<0>;
L_0x1150ce0 .delay (10,10,10) L_0x1150ce0/d;
L_0x1150e10/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1150e10 .delay (10,10,10) L_0x1150e10/d;
L_0x1150ed0/d .functor NAND 1, L_0x11509a0, L_0x1150e10, C4<1>, C4<1>;
L_0x1150ed0 .delay (20,20,20) L_0x1150ed0/d;
L_0x1151020/d .functor NOT 1, L_0x1150ed0, C4<0>, C4<0>, C4<0>;
L_0x1151020 .delay (10,10,10) L_0x1151020/d;
L_0x1151110/d .functor NOR 1, L_0x1151020, L_0x1150ce0, C4<0>, C4<0>;
L_0x1151110 .delay (20,20,20) L_0x1151110/d;
L_0x11512b0/d .functor NOT 1, L_0x1151110, C4<0>, C4<0>, C4<0>;
L_0x11512b0 .delay (10,10,10) L_0x11512b0/d;
v0x1104d40_0 .net "and_in0ncom", 0 0, L_0x1151020; 1 drivers
v0x1104dc0_0 .net "and_in1com", 0 0, L_0x1150ce0; 1 drivers
v0x1104e40_0 .alias "in0", 0 0, v0x1105570_0;
v0x1104ee0_0 .alias "in1", 0 0, v0x1105470_0;
v0x1104f60_0 .net "nand_in0ncom", 0 0, L_0x1150ed0; 1 drivers
v0x1105000_0 .net "nand_in1com", 0 0, L_0x1150c20; 1 drivers
v0x11050e0_0 .net "ncom", 0 0, L_0x1150e10; 1 drivers
v0x1105180_0 .net "nor_wire", 0 0, L_0x1151110; 1 drivers
v0x1105220_0 .alias "result", 0 0, v0x1107ed0_0;
v0x11052f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x11040c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1101a10;
 .timescale 0 0;
L_0x11513e0/d .functor NOR 1, L_0x11543b0, L_0x11544e0, C4<0>, C4<0>;
L_0x11513e0 .delay (20,20,20) L_0x11513e0/d;
L_0x1151510/d .functor NOT 1, L_0x11513e0, C4<0>, C4<0>, C4<0>;
L_0x1151510 .delay (10,10,10) L_0x1151510/d;
v0x1104840_0 .alias "a", 0 0, v0x1107a00_0;
v0x11048c0_0 .alias "b", 0 0, v0x1107a80_0;
v0x1104960_0 .net "nor_ab", 0 0, L_0x11513e0; 1 drivers
v0x11049e0_0 .net "or_ab", 0 0, L_0x1151510; 1 drivers
v0x1104a60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1104ae0_0 .alias "result", 0 0, v0x1108050_0;
S_0x11041b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x11040c0;
 .timescale 0 0;
L_0x1151660/d .functor NAND 1, L_0x1151510, v0x10be850_0, C4<1>, C4<1>;
L_0x1151660 .delay (20,20,20) L_0x1151660/d;
L_0x1151720/d .functor NOT 1, L_0x1151660, C4<0>, C4<0>, C4<0>;
L_0x1151720 .delay (10,10,10) L_0x1151720/d;
L_0x1151850/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1151850 .delay (10,10,10) L_0x1151850/d;
L_0x1151910/d .functor NAND 1, L_0x11513e0, L_0x1151850, C4<1>, C4<1>;
L_0x1151910 .delay (20,20,20) L_0x1151910/d;
L_0x1151a60/d .functor NOT 1, L_0x1151910, C4<0>, C4<0>, C4<0>;
L_0x1151a60 .delay (10,10,10) L_0x1151a60/d;
L_0x1151b50/d .functor NOR 1, L_0x1151a60, L_0x1151720, C4<0>, C4<0>;
L_0x1151b50 .delay (20,20,20) L_0x1151b50/d;
L_0x1151cf0/d .functor NOT 1, L_0x1151b50, C4<0>, C4<0>, C4<0>;
L_0x1151cf0 .delay (10,10,10) L_0x1151cf0/d;
v0x11042a0_0 .net "and_in0ncom", 0 0, L_0x1151a60; 1 drivers
v0x1104320_0 .net "and_in1com", 0 0, L_0x1151720; 1 drivers
v0x11043a0_0 .alias "in0", 0 0, v0x1104960_0;
v0x1104420_0 .alias "in1", 0 0, v0x11049e0_0;
v0x11044a0_0 .net "nand_in0ncom", 0 0, L_0x1151910; 1 drivers
v0x1104520_0 .net "nand_in1com", 0 0, L_0x1151660; 1 drivers
v0x11045a0_0 .net "ncom", 0 0, L_0x1151850; 1 drivers
v0x1104620_0 .net "nor_wire", 0 0, L_0x1151b50; 1 drivers
v0x11046f0_0 .alias "result", 0 0, v0x1108050_0;
v0x11047c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1101b00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1101a10;
 .timescale 0 0;
v0x1103910_0 .alias "in0", 0 0, v0x1107dc0_0;
v0x11039c0_0 .alias "in1", 0 0, v0x1108160_0;
v0x1103a70_0 .alias "in2", 0 0, v0x1107ed0_0;
v0x1103b20_0 .alias "in3", 0 0, v0x1108050_0;
v0x1103c00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1103cb0_0 .alias "result", 0 0, v0x1107c10_0;
v0x1103d30_0 .net "sel0", 0 0, L_0x1153e10; 1 drivers
v0x1103db0_0 .net "sel1", 0 0, L_0x1153eb0; 1 drivers
v0x1103e30_0 .net "sel2", 0 0, L_0x1153fe0; 1 drivers
v0x1103ee0_0 .net "w0", 0 0, L_0x11524b0; 1 drivers
v0x1103fc0_0 .net "w1", 0 0, L_0x1152c30; 1 drivers
v0x1104040_0 .net "w2", 0 0, L_0x1153480; 1 drivers
S_0x11031c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1101b00;
 .timescale 0 0;
L_0x1151e20/d .functor NAND 1, L_0x1150850, L_0x1153e10, C4<1>, C4<1>;
L_0x1151e20 .delay (20,20,20) L_0x1151e20/d;
L_0x1151ee0/d .functor NOT 1, L_0x1151e20, C4<0>, C4<0>, C4<0>;
L_0x1151ee0 .delay (10,10,10) L_0x1151ee0/d;
L_0x1152010/d .functor NOT 1, L_0x1153e10, C4<0>, C4<0>, C4<0>;
L_0x1152010 .delay (10,10,10) L_0x1152010/d;
L_0x1152160/d .functor NAND 1, L_0x114fb50, L_0x1152010, C4<1>, C4<1>;
L_0x1152160 .delay (20,20,20) L_0x1152160/d;
L_0x1152220/d .functor NOT 1, L_0x1152160, C4<0>, C4<0>, C4<0>;
L_0x1152220 .delay (10,10,10) L_0x1152220/d;
L_0x1152310/d .functor NOR 1, L_0x1152220, L_0x1151ee0, C4<0>, C4<0>;
L_0x1152310 .delay (20,20,20) L_0x1152310/d;
L_0x11524b0/d .functor NOT 1, L_0x1152310, C4<0>, C4<0>, C4<0>;
L_0x11524b0 .delay (10,10,10) L_0x11524b0/d;
v0x11032b0_0 .net "and_in0ncom", 0 0, L_0x1152220; 1 drivers
v0x1103370_0 .net "and_in1com", 0 0, L_0x1151ee0; 1 drivers
v0x1103410_0 .alias "in0", 0 0, v0x1107dc0_0;
v0x11034b0_0 .alias "in1", 0 0, v0x1108160_0;
v0x1103530_0 .net "nand_in0ncom", 0 0, L_0x1152160; 1 drivers
v0x11035d0_0 .net "nand_in1com", 0 0, L_0x1151e20; 1 drivers
v0x1103670_0 .net "ncom", 0 0, L_0x1152010; 1 drivers
v0x1103710_0 .net "nor_wire", 0 0, L_0x1152310; 1 drivers
v0x11037b0_0 .alias "result", 0 0, v0x1103ee0_0;
v0x1103830_0 .alias "sel0", 0 0, v0x1103d30_0;
S_0x1102a70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1101b00;
 .timescale 0 0;
L_0x11525e0/d .functor NAND 1, L_0x1151cf0, L_0x1153e10, C4<1>, C4<1>;
L_0x11525e0 .delay (20,20,20) L_0x11525e0/d;
L_0x11526a0/d .functor NOT 1, L_0x11525e0, C4<0>, C4<0>, C4<0>;
L_0x11526a0 .delay (10,10,10) L_0x11526a0/d;
L_0x11527d0/d .functor NOT 1, L_0x1153e10, C4<0>, C4<0>, C4<0>;
L_0x11527d0 .delay (10,10,10) L_0x11527d0/d;
L_0x1152890/d .functor NAND 1, L_0x11512b0, L_0x11527d0, C4<1>, C4<1>;
L_0x1152890 .delay (20,20,20) L_0x1152890/d;
L_0x11529a0/d .functor NOT 1, L_0x1152890, C4<0>, C4<0>, C4<0>;
L_0x11529a0 .delay (10,10,10) L_0x11529a0/d;
L_0x1152a90/d .functor NOR 1, L_0x11529a0, L_0x11526a0, C4<0>, C4<0>;
L_0x1152a90 .delay (20,20,20) L_0x1152a90/d;
L_0x1152c30/d .functor NOT 1, L_0x1152a90, C4<0>, C4<0>, C4<0>;
L_0x1152c30 .delay (10,10,10) L_0x1152c30/d;
v0x1102b60_0 .net "and_in0ncom", 0 0, L_0x11529a0; 1 drivers
v0x1102c20_0 .net "and_in1com", 0 0, L_0x11526a0; 1 drivers
v0x1102cc0_0 .alias "in0", 0 0, v0x1107ed0_0;
v0x1102d60_0 .alias "in1", 0 0, v0x1108050_0;
v0x1102de0_0 .net "nand_in0ncom", 0 0, L_0x1152890; 1 drivers
v0x1102e80_0 .net "nand_in1com", 0 0, L_0x11525e0; 1 drivers
v0x1102f20_0 .net "ncom", 0 0, L_0x11527d0; 1 drivers
v0x1102fc0_0 .net "nor_wire", 0 0, L_0x1152a90; 1 drivers
v0x1103060_0 .alias "result", 0 0, v0x1103fc0_0;
v0x11030e0_0 .alias "sel0", 0 0, v0x1103d30_0;
S_0x1102320 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1101b00;
 .timescale 0 0;
L_0x1152d60/d .functor NAND 1, L_0x1152c30, L_0x1153eb0, C4<1>, C4<1>;
L_0x1152d60 .delay (20,20,20) L_0x1152d60/d;
L_0x1152eb0/d .functor NOT 1, L_0x1152d60, C4<0>, C4<0>, C4<0>;
L_0x1152eb0 .delay (10,10,10) L_0x1152eb0/d;
L_0x1152fe0/d .functor NOT 1, L_0x1153eb0, C4<0>, C4<0>, C4<0>;
L_0x1152fe0 .delay (10,10,10) L_0x1152fe0/d;
L_0x11530a0/d .functor NAND 1, L_0x11524b0, L_0x1152fe0, C4<1>, C4<1>;
L_0x11530a0 .delay (20,20,20) L_0x11530a0/d;
L_0x11531f0/d .functor NOT 1, L_0x11530a0, C4<0>, C4<0>, C4<0>;
L_0x11531f0 .delay (10,10,10) L_0x11531f0/d;
L_0x11532e0/d .functor NOR 1, L_0x11531f0, L_0x1152eb0, C4<0>, C4<0>;
L_0x11532e0 .delay (20,20,20) L_0x11532e0/d;
L_0x1153480/d .functor NOT 1, L_0x11532e0, C4<0>, C4<0>, C4<0>;
L_0x1153480 .delay (10,10,10) L_0x1153480/d;
v0x1102410_0 .net "and_in0ncom", 0 0, L_0x11531f0; 1 drivers
v0x11024d0_0 .net "and_in1com", 0 0, L_0x1152eb0; 1 drivers
v0x1102570_0 .alias "in0", 0 0, v0x1103ee0_0;
v0x1102610_0 .alias "in1", 0 0, v0x1103fc0_0;
v0x1102690_0 .net "nand_in0ncom", 0 0, L_0x11530a0; 1 drivers
v0x1102730_0 .net "nand_in1com", 0 0, L_0x1152d60; 1 drivers
v0x11027d0_0 .net "ncom", 0 0, L_0x1152fe0; 1 drivers
v0x1102870_0 .net "nor_wire", 0 0, L_0x11532e0; 1 drivers
v0x1102910_0 .alias "result", 0 0, v0x1104040_0;
v0x1102990_0 .alias "sel0", 0 0, v0x1103db0_0;
S_0x1101bf0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1101b00;
 .timescale 0 0;
L_0x11535b0/d .functor NAND 1, C4<0>, L_0x1153fe0, C4<1>, C4<1>;
L_0x11535b0 .delay (20,20,20) L_0x11535b0/d;
L_0x1153710/d .functor NOT 1, L_0x11535b0, C4<0>, C4<0>, C4<0>;
L_0x1153710 .delay (10,10,10) L_0x1153710/d;
L_0x1153840/d .functor NOT 1, L_0x1153fe0, C4<0>, C4<0>, C4<0>;
L_0x1153840 .delay (10,10,10) L_0x1153840/d;
L_0x1153900/d .functor NAND 1, L_0x1153480, L_0x1153840, C4<1>, C4<1>;
L_0x1153900 .delay (20,20,20) L_0x1153900/d;
L_0x1153a50/d .functor NOT 1, L_0x1153900, C4<0>, C4<0>, C4<0>;
L_0x1153a50 .delay (10,10,10) L_0x1153a50/d;
L_0x1153b40/d .functor NOR 1, L_0x1153a50, L_0x1153710, C4<0>, C4<0>;
L_0x1153b40 .delay (20,20,20) L_0x1153b40/d;
L_0x1153ce0/d .functor NOT 1, L_0x1153b40, C4<0>, C4<0>, C4<0>;
L_0x1153ce0 .delay (10,10,10) L_0x1153ce0/d;
v0x1101ce0_0 .net "and_in0ncom", 0 0, L_0x1153a50; 1 drivers
v0x1101d60_0 .net "and_in1com", 0 0, L_0x1153710; 1 drivers
v0x1101e00_0 .alias "in0", 0 0, v0x1104040_0;
v0x1101ea0_0 .alias "in1", 0 0, v0x1103c00_0;
v0x1101f20_0 .net "nand_in0ncom", 0 0, L_0x1153900; 1 drivers
v0x1101fc0_0 .net "nand_in1com", 0 0, L_0x11535b0; 1 drivers
v0x11020a0_0 .net "ncom", 0 0, L_0x1153840; 1 drivers
v0x1102140_0 .net "nor_wire", 0 0, L_0x1153b40; 1 drivers
v0x11021e0_0 .alias "result", 0 0, v0x1107c10_0;
v0x1102280_0 .alias "sel0", 0 0, v0x1103e30_0;
S_0x10faf60 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10f9958 .param/l "i" 2 105, +C4<0100>;
S_0x10fb090 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10faf60;
 .timescale 0 0;
L_0x114e990/d .functor NOT 1, L_0x115a0f0, C4<0>, C4<0>, C4<0>;
L_0x114e990 .delay (10,10,10) L_0x114e990/d;
v0x1100de0_0 .net "carryin", 0 0, L_0x115a190; 1 drivers
v0x1100e80_0 .net "carryout", 0 0, L_0x1155df0; 1 drivers
v0x1100f00_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1100f80_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1101000_0 .net "notB", 0 0, L_0x114e990; 1 drivers
v0x1101080_0 .net "operandA", 0 0, L_0x1159fb0; 1 drivers
v0x1101100_0 .net "operandB", 0 0, L_0x115a0f0; 1 drivers
v0x1101210_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1101290_0 .net "result", 0 0, L_0x11598e0; 1 drivers
v0x1101360_0 .net "trueB", 0 0, L_0x1154c30; 1 drivers
v0x1101440_0 .net "wAddSub", 0 0, L_0x1155750; 1 drivers
v0x1101550_0 .net "wNandAnd", 0 0, L_0x1156eb0; 1 drivers
v0x11016d0_0 .net "wNorOr", 0 0, L_0x11578f0; 1 drivers
v0x11017e0_0 .net "wXor", 0 0, L_0x1156450; 1 drivers
L_0x1159a10 .part v0x1125020_0, 0, 1;
L_0x1159ab0 .part v0x1125020_0, 1, 1;
L_0x1159be0 .part v0x1125020_0, 2, 1;
S_0x1100610 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10fb090;
 .timescale 0 0;
L_0x1154750/d .functor NAND 1, L_0x114e990, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1154750 .delay (20,20,20) L_0x1154750/d;
L_0x1154830/d .functor NOT 1, L_0x1154750, C4<0>, C4<0>, C4<0>;
L_0x1154830 .delay (10,10,10) L_0x1154830/d;
L_0x1154910/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1154910 .delay (10,10,10) L_0x1154910/d;
L_0x11549d0/d .functor NAND 1, L_0x115a0f0, L_0x1154910, C4<1>, C4<1>;
L_0x11549d0 .delay (20,20,20) L_0x11549d0/d;
L_0x1154a90/d .functor NOT 1, L_0x11549d0, C4<0>, C4<0>, C4<0>;
L_0x1154a90 .delay (10,10,10) L_0x1154a90/d;
L_0x1154b30/d .functor NOR 1, L_0x1154a90, L_0x1154830, C4<0>, C4<0>;
L_0x1154b30 .delay (20,20,20) L_0x1154b30/d;
L_0x1154c30/d .functor NOT 1, L_0x1154b30, C4<0>, C4<0>, C4<0>;
L_0x1154c30 .delay (10,10,10) L_0x1154c30/d;
v0x1100700_0 .net "and_in0ncom", 0 0, L_0x1154a90; 1 drivers
v0x11007c0_0 .net "and_in1com", 0 0, L_0x1154830; 1 drivers
v0x1100860_0 .alias "in0", 0 0, v0x1101100_0;
v0x11008e0_0 .alias "in1", 0 0, v0x1101000_0;
v0x1100960_0 .net "nand_in0ncom", 0 0, L_0x11549d0; 1 drivers
v0x1100a00_0 .net "nand_in1com", 0 0, L_0x1154750; 1 drivers
v0x1100aa0_0 .net "ncom", 0 0, L_0x1154910; 1 drivers
v0x1100b40_0 .net "nor_wire", 0 0, L_0x1154b30; 1 drivers
v0x1100c30_0 .alias "result", 0 0, v0x1101360_0;
v0x1100d00_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10ff320 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10fb090;
 .timescale 0 0;
L_0x1155860/d .functor NAND 1, L_0x1159fb0, L_0x1154c30, C4<1>, C4<1>;
L_0x1155860 .delay (20,20,20) L_0x1155860/d;
L_0x11559d0/d .functor NOT 1, L_0x1155860, C4<0>, C4<0>, C4<0>;
L_0x11559d0 .delay (10,10,10) L_0x11559d0/d;
L_0x1155ae0/d .functor NAND 1, L_0x115a190, L_0x11551b0, C4<1>, C4<1>;
L_0x1155ae0 .delay (20,20,20) L_0x1155ae0/d;
L_0x1155ba0/d .functor NOT 1, L_0x1155ae0, C4<0>, C4<0>, C4<0>;
L_0x1155ba0 .delay (10,10,10) L_0x1155ba0/d;
L_0x1155cb0/d .functor NOR 1, L_0x1155ba0, L_0x11559d0, C4<0>, C4<0>;
L_0x1155cb0 .delay (20,20,20) L_0x1155cb0/d;
L_0x1155df0/d .functor NOT 1, L_0x1155cb0, C4<0>, C4<0>, C4<0>;
L_0x1155df0 .delay (10,10,10) L_0x1155df0/d;
v0x10fff00_0 .alias "a", 0 0, v0x1101080_0;
v0x1100010_0 .net "and_ab", 0 0, L_0x11559d0; 1 drivers
v0x11000b0_0 .net "and_xor_ab_c", 0 0, L_0x1155ba0; 1 drivers
v0x1100150_0 .alias "b", 0 0, v0x1101360_0;
v0x11001d0_0 .alias "carryin", 0 0, v0x1100de0_0;
v0x1100250_0 .alias "carryout", 0 0, v0x1100e80_0;
v0x1100310_0 .net "nand_ab", 0 0, L_0x1155860; 1 drivers
v0x1100390_0 .net "nand_xor_ab_c", 0 0, L_0x1155ae0; 1 drivers
v0x1100410_0 .net "nco", 0 0, L_0x1155cb0; 1 drivers
v0x11004b0_0 .alias "sum", 0 0, v0x1101440_0;
v0x1100590_0 .net "xor_ab", 0 0, L_0x11551b0; 1 drivers
S_0x10ff9b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10ff320;
 .timescale 0 0;
L_0x1154da0/d .functor NAND 1, L_0x1159fb0, L_0x1154c30, C4<1>, C4<1>;
L_0x1154da0 .delay (20,20,20) L_0x1154da0/d;
L_0x1154e60/d .functor NOR 1, L_0x1159fb0, L_0x1154c30, C4<0>, C4<0>;
L_0x1154e60 .delay (20,20,20) L_0x1154e60/d;
L_0x1154f40/d .functor NOT 1, L_0x1154e60, C4<0>, C4<0>, C4<0>;
L_0x1154f40 .delay (10,10,10) L_0x1154f40/d;
L_0x1155050/d .functor NAND 1, L_0x1154f40, L_0x1154da0, C4<1>, C4<1>;
L_0x1155050 .delay (20,20,20) L_0x1155050/d;
L_0x11551b0/d .functor NOT 1, L_0x1155050, C4<0>, C4<0>, C4<0>;
L_0x11551b0 .delay (10,10,10) L_0x11551b0/d;
v0x10ffaa0_0 .alias "a", 0 0, v0x1101080_0;
v0x10ffb40_0 .alias "b", 0 0, v0x1101360_0;
v0x10ffbe0_0 .net "nand_ab", 0 0, L_0x1154da0; 1 drivers
v0x10ffc80_0 .net "nor_ab", 0 0, L_0x1154e60; 1 drivers
v0x10ffd00_0 .net "nxor_ab", 0 0, L_0x1155050; 1 drivers
v0x10ffda0_0 .net "or_ab", 0 0, L_0x1154f40; 1 drivers
v0x10ffe80_0 .alias "result", 0 0, v0x1100590_0;
S_0x10ff410 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10ff320;
 .timescale 0 0;
L_0x11552c0/d .functor NAND 1, L_0x11551b0, L_0x115a190, C4<1>, C4<1>;
L_0x11552c0 .delay (20,20,20) L_0x11552c0/d;
L_0x1155410/d .functor NOR 1, L_0x11551b0, L_0x115a190, C4<0>, C4<0>;
L_0x1155410 .delay (20,20,20) L_0x1155410/d;
L_0x1155580/d .functor NOT 1, L_0x1155410, C4<0>, C4<0>, C4<0>;
L_0x1155580 .delay (10,10,10) L_0x1155580/d;
L_0x1155640/d .functor NAND 1, L_0x1155580, L_0x11552c0, C4<1>, C4<1>;
L_0x1155640 .delay (20,20,20) L_0x1155640/d;
L_0x1155750/d .functor NOT 1, L_0x1155640, C4<0>, C4<0>, C4<0>;
L_0x1155750 .delay (10,10,10) L_0x1155750/d;
v0x10ff500_0 .alias "a", 0 0, v0x1100590_0;
v0x10ff5a0_0 .alias "b", 0 0, v0x1100de0_0;
v0x10ff640_0 .net "nand_ab", 0 0, L_0x11552c0; 1 drivers
v0x10ff6e0_0 .net "nor_ab", 0 0, L_0x1155410; 1 drivers
v0x10ff760_0 .net "nxor_ab", 0 0, L_0x1155640; 1 drivers
v0x10ff800_0 .net "or_ab", 0 0, L_0x1155580; 1 drivers
v0x10ff8e0_0 .alias "result", 0 0, v0x1101440_0;
S_0x10fedd0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10fb090;
 .timescale 0 0;
L_0x1155fb0/d .functor NAND 1, L_0x1159fb0, L_0x115a0f0, C4<1>, C4<1>;
L_0x1155fb0 .delay (20,20,20) L_0x1155fb0/d;
L_0x1156070/d .functor NOR 1, L_0x1159fb0, L_0x115a0f0, C4<0>, C4<0>;
L_0x1156070 .delay (20,20,20) L_0x1156070/d;
L_0x1156200/d .functor NOT 1, L_0x1156070, C4<0>, C4<0>, C4<0>;
L_0x1156200 .delay (10,10,10) L_0x1156200/d;
L_0x11562f0/d .functor NAND 1, L_0x1156200, L_0x1155fb0, C4<1>, C4<1>;
L_0x11562f0 .delay (20,20,20) L_0x11562f0/d;
L_0x1156450/d .functor NOT 1, L_0x11562f0, C4<0>, C4<0>, C4<0>;
L_0x1156450 .delay (10,10,10) L_0x1156450/d;
v0x10feec0_0 .alias "a", 0 0, v0x1101080_0;
v0x10fef40_0 .alias "b", 0 0, v0x1101100_0;
v0x10ff010_0 .net "nand_ab", 0 0, L_0x1155fb0; 1 drivers
v0x10ff090_0 .net "nor_ab", 0 0, L_0x1156070; 1 drivers
v0x10ff110_0 .net "nxor_ab", 0 0, L_0x11562f0; 1 drivers
v0x10ff190_0 .net "or_ab", 0 0, L_0x1156200; 1 drivers
v0x10ff250_0 .alias "result", 0 0, v0x11017e0_0;
S_0x10fe1e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10fb090;
 .timescale 0 0;
L_0x11565a0/d .functor NAND 1, L_0x1159fb0, L_0x115a0f0, C4<1>, C4<1>;
L_0x11565a0 .delay (20,20,20) L_0x11565a0/d;
L_0x11566d0/d .functor NOT 1, L_0x11565a0, C4<0>, C4<0>, C4<0>;
L_0x11566d0 .delay (10,10,10) L_0x11566d0/d;
v0x10fea50_0 .alias "a", 0 0, v0x1101080_0;
v0x10feaf0_0 .net "and_ab", 0 0, L_0x11566d0; 1 drivers
v0x10feb70_0 .alias "b", 0 0, v0x1101100_0;
v0x10febf0_0 .net "nand_ab", 0 0, L_0x11565a0; 1 drivers
v0x10fecd0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10fed50_0 .alias "result", 0 0, v0x1101550_0;
S_0x10fe2d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10fe1e0;
 .timescale 0 0;
L_0x1156820/d .functor NAND 1, L_0x11566d0, v0x10be850_0, C4<1>, C4<1>;
L_0x1156820 .delay (20,20,20) L_0x1156820/d;
L_0x11568e0/d .functor NOT 1, L_0x1156820, C4<0>, C4<0>, C4<0>;
L_0x11568e0 .delay (10,10,10) L_0x11568e0/d;
L_0x1156a10/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1156a10 .delay (10,10,10) L_0x1156a10/d;
L_0x1156ad0/d .functor NAND 1, L_0x11565a0, L_0x1156a10, C4<1>, C4<1>;
L_0x1156ad0 .delay (20,20,20) L_0x1156ad0/d;
L_0x1156c20/d .functor NOT 1, L_0x1156ad0, C4<0>, C4<0>, C4<0>;
L_0x1156c20 .delay (10,10,10) L_0x1156c20/d;
L_0x1156d10/d .functor NOR 1, L_0x1156c20, L_0x11568e0, C4<0>, C4<0>;
L_0x1156d10 .delay (20,20,20) L_0x1156d10/d;
L_0x1156eb0/d .functor NOT 1, L_0x1156d10, C4<0>, C4<0>, C4<0>;
L_0x1156eb0 .delay (10,10,10) L_0x1156eb0/d;
v0x10fe3c0_0 .net "and_in0ncom", 0 0, L_0x1156c20; 1 drivers
v0x10fe440_0 .net "and_in1com", 0 0, L_0x11568e0; 1 drivers
v0x10fe4c0_0 .alias "in0", 0 0, v0x10febf0_0;
v0x10fe560_0 .alias "in1", 0 0, v0x10feaf0_0;
v0x10fe5e0_0 .net "nand_in0ncom", 0 0, L_0x1156ad0; 1 drivers
v0x10fe680_0 .net "nand_in1com", 0 0, L_0x1156820; 1 drivers
v0x10fe760_0 .net "ncom", 0 0, L_0x1156a10; 1 drivers
v0x10fe800_0 .net "nor_wire", 0 0, L_0x1156d10; 1 drivers
v0x10fe8a0_0 .alias "result", 0 0, v0x1101550_0;
v0x10fe970_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10fd740 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10fb090;
 .timescale 0 0;
L_0x1156fe0/d .functor NOR 1, L_0x1159fb0, L_0x115a0f0, C4<0>, C4<0>;
L_0x1156fe0 .delay (20,20,20) L_0x1156fe0/d;
L_0x1157110/d .functor NOT 1, L_0x1156fe0, C4<0>, C4<0>, C4<0>;
L_0x1157110 .delay (10,10,10) L_0x1157110/d;
v0x10fdec0_0 .alias "a", 0 0, v0x1101080_0;
v0x10fdf40_0 .alias "b", 0 0, v0x1101100_0;
v0x10fdfe0_0 .net "nor_ab", 0 0, L_0x1156fe0; 1 drivers
v0x10fe060_0 .net "or_ab", 0 0, L_0x1157110; 1 drivers
v0x10fe0e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10fe160_0 .alias "result", 0 0, v0x11016d0_0;
S_0x10fd830 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10fd740;
 .timescale 0 0;
L_0x1157260/d .functor NAND 1, L_0x1157110, v0x10be850_0, C4<1>, C4<1>;
L_0x1157260 .delay (20,20,20) L_0x1157260/d;
L_0x1157320/d .functor NOT 1, L_0x1157260, C4<0>, C4<0>, C4<0>;
L_0x1157320 .delay (10,10,10) L_0x1157320/d;
L_0x1157450/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1157450 .delay (10,10,10) L_0x1157450/d;
L_0x1157510/d .functor NAND 1, L_0x1156fe0, L_0x1157450, C4<1>, C4<1>;
L_0x1157510 .delay (20,20,20) L_0x1157510/d;
L_0x1157660/d .functor NOT 1, L_0x1157510, C4<0>, C4<0>, C4<0>;
L_0x1157660 .delay (10,10,10) L_0x1157660/d;
L_0x1157750/d .functor NOR 1, L_0x1157660, L_0x1157320, C4<0>, C4<0>;
L_0x1157750 .delay (20,20,20) L_0x1157750/d;
L_0x11578f0/d .functor NOT 1, L_0x1157750, C4<0>, C4<0>, C4<0>;
L_0x11578f0 .delay (10,10,10) L_0x11578f0/d;
v0x10fd920_0 .net "and_in0ncom", 0 0, L_0x1157660; 1 drivers
v0x10fd9a0_0 .net "and_in1com", 0 0, L_0x1157320; 1 drivers
v0x10fda20_0 .alias "in0", 0 0, v0x10fdfe0_0;
v0x10fdaa0_0 .alias "in1", 0 0, v0x10fe060_0;
v0x10fdb20_0 .net "nand_in0ncom", 0 0, L_0x1157510; 1 drivers
v0x10fdba0_0 .net "nand_in1com", 0 0, L_0x1157260; 1 drivers
v0x10fdc20_0 .net "ncom", 0 0, L_0x1157450; 1 drivers
v0x10fdca0_0 .net "nor_wire", 0 0, L_0x1157750; 1 drivers
v0x10fdd70_0 .alias "result", 0 0, v0x11016d0_0;
v0x10fde40_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10fb180 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10fb090;
 .timescale 0 0;
v0x10fcf90_0 .alias "in0", 0 0, v0x1101440_0;
v0x10fd040_0 .alias "in1", 0 0, v0x11017e0_0;
v0x10fd0f0_0 .alias "in2", 0 0, v0x1101550_0;
v0x10fd1a0_0 .alias "in3", 0 0, v0x11016d0_0;
v0x10fd280_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10fd330_0 .alias "result", 0 0, v0x1101290_0;
v0x10fd3b0_0 .net "sel0", 0 0, L_0x1159a10; 1 drivers
v0x10fd430_0 .net "sel1", 0 0, L_0x1159ab0; 1 drivers
v0x10fd4b0_0 .net "sel2", 0 0, L_0x1159be0; 1 drivers
v0x10fd560_0 .net "w0", 0 0, L_0x11580b0; 1 drivers
v0x10fd640_0 .net "w1", 0 0, L_0x1158830; 1 drivers
v0x10fd6c0_0 .net "w2", 0 0, L_0x1159080; 1 drivers
S_0x10fc840 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10fb180;
 .timescale 0 0;
L_0x1157a20/d .functor NAND 1, L_0x1156450, L_0x1159a10, C4<1>, C4<1>;
L_0x1157a20 .delay (20,20,20) L_0x1157a20/d;
L_0x1157ae0/d .functor NOT 1, L_0x1157a20, C4<0>, C4<0>, C4<0>;
L_0x1157ae0 .delay (10,10,10) L_0x1157ae0/d;
L_0x1157c10/d .functor NOT 1, L_0x1159a10, C4<0>, C4<0>, C4<0>;
L_0x1157c10 .delay (10,10,10) L_0x1157c10/d;
L_0x1157d60/d .functor NAND 1, L_0x1155750, L_0x1157c10, C4<1>, C4<1>;
L_0x1157d60 .delay (20,20,20) L_0x1157d60/d;
L_0x1157e20/d .functor NOT 1, L_0x1157d60, C4<0>, C4<0>, C4<0>;
L_0x1157e20 .delay (10,10,10) L_0x1157e20/d;
L_0x1157f10/d .functor NOR 1, L_0x1157e20, L_0x1157ae0, C4<0>, C4<0>;
L_0x1157f10 .delay (20,20,20) L_0x1157f10/d;
L_0x11580b0/d .functor NOT 1, L_0x1157f10, C4<0>, C4<0>, C4<0>;
L_0x11580b0 .delay (10,10,10) L_0x11580b0/d;
v0x10fc930_0 .net "and_in0ncom", 0 0, L_0x1157e20; 1 drivers
v0x10fc9f0_0 .net "and_in1com", 0 0, L_0x1157ae0; 1 drivers
v0x10fca90_0 .alias "in0", 0 0, v0x1101440_0;
v0x10fcb30_0 .alias "in1", 0 0, v0x11017e0_0;
v0x10fcbb0_0 .net "nand_in0ncom", 0 0, L_0x1157d60; 1 drivers
v0x10fcc50_0 .net "nand_in1com", 0 0, L_0x1157a20; 1 drivers
v0x10fccf0_0 .net "ncom", 0 0, L_0x1157c10; 1 drivers
v0x10fcd90_0 .net "nor_wire", 0 0, L_0x1157f10; 1 drivers
v0x10fce30_0 .alias "result", 0 0, v0x10fd560_0;
v0x10fceb0_0 .alias "sel0", 0 0, v0x10fd3b0_0;
S_0x10fc0f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10fb180;
 .timescale 0 0;
L_0x11581e0/d .functor NAND 1, L_0x11578f0, L_0x1159a10, C4<1>, C4<1>;
L_0x11581e0 .delay (20,20,20) L_0x11581e0/d;
L_0x11582a0/d .functor NOT 1, L_0x11581e0, C4<0>, C4<0>, C4<0>;
L_0x11582a0 .delay (10,10,10) L_0x11582a0/d;
L_0x11583d0/d .functor NOT 1, L_0x1159a10, C4<0>, C4<0>, C4<0>;
L_0x11583d0 .delay (10,10,10) L_0x11583d0/d;
L_0x1158490/d .functor NAND 1, L_0x1156eb0, L_0x11583d0, C4<1>, C4<1>;
L_0x1158490 .delay (20,20,20) L_0x1158490/d;
L_0x11585a0/d .functor NOT 1, L_0x1158490, C4<0>, C4<0>, C4<0>;
L_0x11585a0 .delay (10,10,10) L_0x11585a0/d;
L_0x1158690/d .functor NOR 1, L_0x11585a0, L_0x11582a0, C4<0>, C4<0>;
L_0x1158690 .delay (20,20,20) L_0x1158690/d;
L_0x1158830/d .functor NOT 1, L_0x1158690, C4<0>, C4<0>, C4<0>;
L_0x1158830 .delay (10,10,10) L_0x1158830/d;
v0x10fc1e0_0 .net "and_in0ncom", 0 0, L_0x11585a0; 1 drivers
v0x10fc2a0_0 .net "and_in1com", 0 0, L_0x11582a0; 1 drivers
v0x10fc340_0 .alias "in0", 0 0, v0x1101550_0;
v0x10fc3e0_0 .alias "in1", 0 0, v0x11016d0_0;
v0x10fc460_0 .net "nand_in0ncom", 0 0, L_0x1158490; 1 drivers
v0x10fc500_0 .net "nand_in1com", 0 0, L_0x11581e0; 1 drivers
v0x10fc5a0_0 .net "ncom", 0 0, L_0x11583d0; 1 drivers
v0x10fc640_0 .net "nor_wire", 0 0, L_0x1158690; 1 drivers
v0x10fc6e0_0 .alias "result", 0 0, v0x10fd640_0;
v0x10fc760_0 .alias "sel0", 0 0, v0x10fd3b0_0;
S_0x10fb9a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10fb180;
 .timescale 0 0;
L_0x1158960/d .functor NAND 1, L_0x1158830, L_0x1159ab0, C4<1>, C4<1>;
L_0x1158960 .delay (20,20,20) L_0x1158960/d;
L_0x1158ab0/d .functor NOT 1, L_0x1158960, C4<0>, C4<0>, C4<0>;
L_0x1158ab0 .delay (10,10,10) L_0x1158ab0/d;
L_0x1158be0/d .functor NOT 1, L_0x1159ab0, C4<0>, C4<0>, C4<0>;
L_0x1158be0 .delay (10,10,10) L_0x1158be0/d;
L_0x1158ca0/d .functor NAND 1, L_0x11580b0, L_0x1158be0, C4<1>, C4<1>;
L_0x1158ca0 .delay (20,20,20) L_0x1158ca0/d;
L_0x1158df0/d .functor NOT 1, L_0x1158ca0, C4<0>, C4<0>, C4<0>;
L_0x1158df0 .delay (10,10,10) L_0x1158df0/d;
L_0x1158ee0/d .functor NOR 1, L_0x1158df0, L_0x1158ab0, C4<0>, C4<0>;
L_0x1158ee0 .delay (20,20,20) L_0x1158ee0/d;
L_0x1159080/d .functor NOT 1, L_0x1158ee0, C4<0>, C4<0>, C4<0>;
L_0x1159080 .delay (10,10,10) L_0x1159080/d;
v0x10fba90_0 .net "and_in0ncom", 0 0, L_0x1158df0; 1 drivers
v0x10fbb50_0 .net "and_in1com", 0 0, L_0x1158ab0; 1 drivers
v0x10fbbf0_0 .alias "in0", 0 0, v0x10fd560_0;
v0x10fbc90_0 .alias "in1", 0 0, v0x10fd640_0;
v0x10fbd10_0 .net "nand_in0ncom", 0 0, L_0x1158ca0; 1 drivers
v0x10fbdb0_0 .net "nand_in1com", 0 0, L_0x1158960; 1 drivers
v0x10fbe50_0 .net "ncom", 0 0, L_0x1158be0; 1 drivers
v0x10fbef0_0 .net "nor_wire", 0 0, L_0x1158ee0; 1 drivers
v0x10fbf90_0 .alias "result", 0 0, v0x10fd6c0_0;
v0x10fc010_0 .alias "sel0", 0 0, v0x10fd430_0;
S_0x10fb270 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10fb180;
 .timescale 0 0;
L_0x11591b0/d .functor NAND 1, C4<0>, L_0x1159be0, C4<1>, C4<1>;
L_0x11591b0 .delay (20,20,20) L_0x11591b0/d;
L_0x1159310/d .functor NOT 1, L_0x11591b0, C4<0>, C4<0>, C4<0>;
L_0x1159310 .delay (10,10,10) L_0x1159310/d;
L_0x1159440/d .functor NOT 1, L_0x1159be0, C4<0>, C4<0>, C4<0>;
L_0x1159440 .delay (10,10,10) L_0x1159440/d;
L_0x1159500/d .functor NAND 1, L_0x1159080, L_0x1159440, C4<1>, C4<1>;
L_0x1159500 .delay (20,20,20) L_0x1159500/d;
L_0x1159650/d .functor NOT 1, L_0x1159500, C4<0>, C4<0>, C4<0>;
L_0x1159650 .delay (10,10,10) L_0x1159650/d;
L_0x1159740/d .functor NOR 1, L_0x1159650, L_0x1159310, C4<0>, C4<0>;
L_0x1159740 .delay (20,20,20) L_0x1159740/d;
L_0x11598e0/d .functor NOT 1, L_0x1159740, C4<0>, C4<0>, C4<0>;
L_0x11598e0 .delay (10,10,10) L_0x11598e0/d;
v0x10fb360_0 .net "and_in0ncom", 0 0, L_0x1159650; 1 drivers
v0x10fb3e0_0 .net "and_in1com", 0 0, L_0x1159310; 1 drivers
v0x10fb480_0 .alias "in0", 0 0, v0x10fd6c0_0;
v0x10fb520_0 .alias "in1", 0 0, v0x10fd280_0;
v0x10fb5a0_0 .net "nand_in0ncom", 0 0, L_0x1159500; 1 drivers
v0x10fb640_0 .net "nand_in1com", 0 0, L_0x11591b0; 1 drivers
v0x10fb720_0 .net "ncom", 0 0, L_0x1159440; 1 drivers
v0x10fb7c0_0 .net "nor_wire", 0 0, L_0x1159740; 1 drivers
v0x10fb860_0 .alias "result", 0 0, v0x1101290_0;
v0x10fb900_0 .alias "sel0", 0 0, v0x10fd4b0_0;
S_0x10f3de0 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10f27d8 .param/l "i" 2 105, +C4<0101>;
S_0x10f3f10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10f3de0;
 .timescale 0 0;
L_0x1159e80/d .functor NOT 1, L_0x115f860, C4<0>, C4<0>, C4<0>;
L_0x1159e80 .delay (10,10,10) L_0x1159e80/d;
v0x10fa460_0 .net "carryin", 0 0, L_0x115f7a0; 1 drivers
v0x10fa500_0 .net "carryout", 0 0, L_0x115b7b0; 1 drivers
v0x10fa580_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10fa600_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10fa680_0 .net "notB", 0 0, L_0x1159e80; 1 drivers
v0x10fa700_0 .net "operandA", 0 0, L_0x115a340; 1 drivers
v0x10fa780_0 .net "operandB", 0 0, L_0x115f860; 1 drivers
v0x10fa890_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10fa910_0 .net "result", 0 0, L_0x115f160; 1 drivers
v0x10fa9e0_0 .net "trueB", 0 0, L_0x115a930; 1 drivers
v0x10faac0_0 .net "wAddSub", 0 0, L_0x115b190; 1 drivers
v0x10fabd0_0 .net "wNandAnd", 0 0, L_0x115c730; 1 drivers
v0x10fad50_0 .net "wNorOr", 0 0, L_0x115d170; 1 drivers
v0x10fae60_0 .net "wXor", 0 0, L_0x115bd70; 1 drivers
L_0x115f290 .part v0x1125020_0, 0, 1;
L_0x115f330 .part v0x1125020_0, 1, 1;
L_0x115f460 .part v0x1125020_0, 2, 1;
S_0x10f9c90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10f3f10;
 .timescale 0 0;
L_0x115a050/d .functor NAND 1, L_0x1159e80, v0x1124fa0_0, C4<1>, C4<1>;
L_0x115a050 .delay (20,20,20) L_0x115a050/d;
L_0x115a3f0/d .functor NOT 1, L_0x115a050, C4<0>, C4<0>, C4<0>;
L_0x115a3f0 .delay (10,10,10) L_0x115a3f0/d;
L_0x115a4d0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x115a4d0 .delay (10,10,10) L_0x115a4d0/d;
L_0x115a590/d .functor NAND 1, L_0x115f860, L_0x115a4d0, C4<1>, C4<1>;
L_0x115a590 .delay (20,20,20) L_0x115a590/d;
L_0x115a6a0/d .functor NOT 1, L_0x115a590, C4<0>, C4<0>, C4<0>;
L_0x115a6a0 .delay (10,10,10) L_0x115a6a0/d;
L_0x115a790/d .functor NOR 1, L_0x115a6a0, L_0x115a3f0, C4<0>, C4<0>;
L_0x115a790 .delay (20,20,20) L_0x115a790/d;
L_0x115a930/d .functor NOT 1, L_0x115a790, C4<0>, C4<0>, C4<0>;
L_0x115a930 .delay (10,10,10) L_0x115a930/d;
v0x10f9d80_0 .net "and_in0ncom", 0 0, L_0x115a6a0; 1 drivers
v0x10f9e40_0 .net "and_in1com", 0 0, L_0x115a3f0; 1 drivers
v0x10f9ee0_0 .alias "in0", 0 0, v0x10fa780_0;
v0x10f9f60_0 .alias "in1", 0 0, v0x10fa680_0;
v0x10f9fe0_0 .net "nand_in0ncom", 0 0, L_0x115a590; 1 drivers
v0x10fa080_0 .net "nand_in1com", 0 0, L_0x115a050; 1 drivers
v0x10fa120_0 .net "ncom", 0 0, L_0x115a4d0; 1 drivers
v0x10fa1c0_0 .net "nor_wire", 0 0, L_0x115a790; 1 drivers
v0x10fa2b0_0 .alias "result", 0 0, v0x10fa9e0_0;
v0x10fa380_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10a4410 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10f3f10;
 .timescale 0 0;
L_0x115b280/d .functor NAND 1, L_0x115a340, L_0x115a930, C4<1>, C4<1>;
L_0x115b280 .delay (20,20,20) L_0x115b280/d;
L_0x115b3f0/d .functor NOT 1, L_0x115b280, C4<0>, C4<0>, C4<0>;
L_0x115b3f0 .delay (10,10,10) L_0x115b3f0/d;
L_0x115b4e0/d .functor NAND 1, L_0x115f7a0, L_0x115aeb0, C4<1>, C4<1>;
L_0x115b4e0 .delay (20,20,20) L_0x115b4e0/d;
L_0x115b580/d .functor NOT 1, L_0x115b4e0, C4<0>, C4<0>, C4<0>;
L_0x115b580 .delay (10,10,10) L_0x115b580/d;
L_0x115b670/d .functor NOR 1, L_0x115b580, L_0x115b3f0, C4<0>, C4<0>;
L_0x115b670 .delay (20,20,20) L_0x115b670/d;
L_0x115b7b0/d .functor NOT 1, L_0x115b670, C4<0>, C4<0>, C4<0>;
L_0x115b7b0 .delay (10,10,10) L_0x115b7b0/d;
v0x10f9580_0 .alias "a", 0 0, v0x10fa700_0;
v0x10f9690_0 .net "and_ab", 0 0, L_0x115b3f0; 1 drivers
v0x10f9730_0 .net "and_xor_ab_c", 0 0, L_0x115b580; 1 drivers
v0x10f97d0_0 .alias "b", 0 0, v0x10fa9e0_0;
v0x10f9850_0 .alias "carryin", 0 0, v0x10fa460_0;
v0x10f98d0_0 .alias "carryout", 0 0, v0x10fa500_0;
v0x10f9990_0 .net "nand_ab", 0 0, L_0x115b280; 1 drivers
v0x10f9a10_0 .net "nand_xor_ab_c", 0 0, L_0x115b4e0; 1 drivers
v0x10f9a90_0 .net "nco", 0 0, L_0x115b670; 1 drivers
v0x10f9b30_0 .alias "sum", 0 0, v0x10faac0_0;
v0x10f9c10_0 .net "xor_ab", 0 0, L_0x115aeb0; 1 drivers
S_0x10f9030 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10a4410;
 .timescale 0 0;
L_0x115aaa0/d .functor NAND 1, L_0x115a340, L_0x115a930, C4<1>, C4<1>;
L_0x115aaa0 .delay (20,20,20) L_0x115aaa0/d;
L_0x115ab60/d .functor NOR 1, L_0x115a340, L_0x115a930, C4<0>, C4<0>;
L_0x115ab60 .delay (20,20,20) L_0x115ab60/d;
L_0x115ac40/d .functor NOT 1, L_0x115ab60, C4<0>, C4<0>, C4<0>;
L_0x115ac40 .delay (10,10,10) L_0x115ac40/d;
L_0x115ad50/d .functor NAND 1, L_0x115ac40, L_0x115aaa0, C4<1>, C4<1>;
L_0x115ad50 .delay (20,20,20) L_0x115ad50/d;
L_0x115aeb0/d .functor NOT 1, L_0x115ad50, C4<0>, C4<0>, C4<0>;
L_0x115aeb0 .delay (10,10,10) L_0x115aeb0/d;
v0x10f9120_0 .alias "a", 0 0, v0x10fa700_0;
v0x10f91c0_0 .alias "b", 0 0, v0x10fa9e0_0;
v0x10f9260_0 .net "nand_ab", 0 0, L_0x115aaa0; 1 drivers
v0x10f9300_0 .net "nor_ab", 0 0, L_0x115ab60; 1 drivers
v0x10f9380_0 .net "nxor_ab", 0 0, L_0x115ad50; 1 drivers
v0x10f9420_0 .net "or_ab", 0 0, L_0x115ac40; 1 drivers
v0x10f9500_0 .alias "result", 0 0, v0x10f9c10_0;
S_0x10a4500 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10a4410;
 .timescale 0 0;
L_0x10fec70/d .functor NAND 1, L_0x115aeb0, L_0x115f7a0, C4<1>, C4<1>;
L_0x10fec70 .delay (20,20,20) L_0x10fec70/d;
L_0x110bf70/d .functor NOR 1, L_0x115aeb0, L_0x115f7a0, C4<0>, C4<0>;
L_0x110bf70 .delay (20,20,20) L_0x110bf70/d;
L_0x1138b50/d .functor NOT 1, L_0x110bf70, C4<0>, C4<0>, C4<0>;
L_0x1138b50 .delay (10,10,10) L_0x1138b50/d;
L_0x115b0e0/d .functor NAND 1, L_0x1138b50, L_0x10fec70, C4<1>, C4<1>;
L_0x115b0e0 .delay (20,20,20) L_0x115b0e0/d;
L_0x115b190/d .functor NOT 1, L_0x115b0e0, C4<0>, C4<0>, C4<0>;
L_0x115b190 .delay (10,10,10) L_0x115b190/d;
v0x10f8be0_0 .alias "a", 0 0, v0x10f9c10_0;
v0x10f8c60_0 .alias "b", 0 0, v0x10fa460_0;
v0x10f8ce0_0 .net "nand_ab", 0 0, L_0x10fec70; 1 drivers
v0x10f8d60_0 .net "nor_ab", 0 0, L_0x110bf70; 1 drivers
v0x10f8de0_0 .net "nxor_ab", 0 0, L_0x115b0e0; 1 drivers
v0x10f8e80_0 .net "or_ab", 0 0, L_0x1138b50; 1 drivers
v0x10f8f60_0 .alias "result", 0 0, v0x10faac0_0;
S_0x10a3ec0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10f3f10;
 .timescale 0 0;
L_0x115b930/d .functor NAND 1, L_0x115a340, L_0x115f860, C4<1>, C4<1>;
L_0x115b930 .delay (20,20,20) L_0x115b930/d;
L_0x115b9d0/d .functor NOR 1, L_0x115a340, L_0x115f860, C4<0>, C4<0>;
L_0x115b9d0 .delay (20,20,20) L_0x115b9d0/d;
L_0x115bb40/d .functor NOT 1, L_0x115b9d0, C4<0>, C4<0>, C4<0>;
L_0x115bb40 .delay (10,10,10) L_0x115bb40/d;
L_0x115bc30/d .functor NAND 1, L_0x115bb40, L_0x115b930, C4<1>, C4<1>;
L_0x115bc30 .delay (20,20,20) L_0x115bc30/d;
L_0x115bd70/d .functor NOT 1, L_0x115bc30, C4<0>, C4<0>, C4<0>;
L_0x115bd70 .delay (10,10,10) L_0x115bd70/d;
v0x10a3fb0_0 .alias "a", 0 0, v0x10fa700_0;
v0x10a4030_0 .alias "b", 0 0, v0x10fa780_0;
v0x10a4100_0 .net "nand_ab", 0 0, L_0x115b930; 1 drivers
v0x10a4180_0 .net "nor_ab", 0 0, L_0x115b9d0; 1 drivers
v0x10a4200_0 .net "nxor_ab", 0 0, L_0x115bc30; 1 drivers
v0x10a4280_0 .net "or_ab", 0 0, L_0x115bb40; 1 drivers
v0x10a4340_0 .alias "result", 0 0, v0x10fae60_0;
S_0x10f7060 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10f3f10;
 .timescale 0 0;
L_0x115bea0/d .functor NAND 1, L_0x115a340, L_0x115f860, C4<1>, C4<1>;
L_0x115bea0 .delay (20,20,20) L_0x115bea0/d;
L_0x115bf90/d .functor NOT 1, L_0x115bea0, C4<0>, C4<0>, C4<0>;
L_0x115bf90 .delay (10,10,10) L_0x115bf90/d;
v0x10f78d0_0 .alias "a", 0 0, v0x10fa700_0;
v0x10f7970_0 .net "and_ab", 0 0, L_0x115bf90; 1 drivers
v0x10f79f0_0 .alias "b", 0 0, v0x10fa780_0;
v0x10f7a70_0 .net "nand_ab", 0 0, L_0x115bea0; 1 drivers
v0x10f7b50_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10a3e40_0 .alias "result", 0 0, v0x10fabd0_0;
S_0x10f7150 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10f7060;
 .timescale 0 0;
L_0x115c080/d .functor NAND 1, L_0x115bf90, v0x10be850_0, C4<1>, C4<1>;
L_0x115c080 .delay (20,20,20) L_0x115c080/d;
L_0x115c160/d .functor NOT 1, L_0x115c080, C4<0>, C4<0>, C4<0>;
L_0x115c160 .delay (10,10,10) L_0x115c160/d;
L_0x115c290/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x115c290 .delay (10,10,10) L_0x115c290/d;
L_0x115c350/d .functor NAND 1, L_0x115bea0, L_0x115c290, C4<1>, C4<1>;
L_0x115c350 .delay (20,20,20) L_0x115c350/d;
L_0x115c4a0/d .functor NOT 1, L_0x115c350, C4<0>, C4<0>, C4<0>;
L_0x115c4a0 .delay (10,10,10) L_0x115c4a0/d;
L_0x115c590/d .functor NOR 1, L_0x115c4a0, L_0x115c160, C4<0>, C4<0>;
L_0x115c590 .delay (20,20,20) L_0x115c590/d;
L_0x115c730/d .functor NOT 1, L_0x115c590, C4<0>, C4<0>, C4<0>;
L_0x115c730 .delay (10,10,10) L_0x115c730/d;
v0x10f7240_0 .net "and_in0ncom", 0 0, L_0x115c4a0; 1 drivers
v0x10f72c0_0 .net "and_in1com", 0 0, L_0x115c160; 1 drivers
v0x10f7340_0 .alias "in0", 0 0, v0x10f7a70_0;
v0x10f73e0_0 .alias "in1", 0 0, v0x10f7970_0;
v0x10f7460_0 .net "nand_in0ncom", 0 0, L_0x115c350; 1 drivers
v0x10f7500_0 .net "nand_in1com", 0 0, L_0x115c080; 1 drivers
v0x10f75e0_0 .net "ncom", 0 0, L_0x115c290; 1 drivers
v0x10f7680_0 .net "nor_wire", 0 0, L_0x115c590; 1 drivers
v0x10f7720_0 .alias "result", 0 0, v0x10fabd0_0;
v0x10f77f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10f65c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10f3f10;
 .timescale 0 0;
L_0x115c860/d .functor NOR 1, L_0x115a340, L_0x115f860, C4<0>, C4<0>;
L_0x115c860 .delay (20,20,20) L_0x115c860/d;
L_0x115c990/d .functor NOT 1, L_0x115c860, C4<0>, C4<0>, C4<0>;
L_0x115c990 .delay (10,10,10) L_0x115c990/d;
v0x10f6d40_0 .alias "a", 0 0, v0x10fa700_0;
v0x10f6dc0_0 .alias "b", 0 0, v0x10fa780_0;
v0x10f6e60_0 .net "nor_ab", 0 0, L_0x115c860; 1 drivers
v0x10f6ee0_0 .net "or_ab", 0 0, L_0x115c990; 1 drivers
v0x10f6f60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10f6fe0_0 .alias "result", 0 0, v0x10fad50_0;
S_0x10f66b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10f65c0;
 .timescale 0 0;
L_0x115cae0/d .functor NAND 1, L_0x115c990, v0x10be850_0, C4<1>, C4<1>;
L_0x115cae0 .delay (20,20,20) L_0x115cae0/d;
L_0x115cba0/d .functor NOT 1, L_0x115cae0, C4<0>, C4<0>, C4<0>;
L_0x115cba0 .delay (10,10,10) L_0x115cba0/d;
L_0x115ccd0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x115ccd0 .delay (10,10,10) L_0x115ccd0/d;
L_0x115cd90/d .functor NAND 1, L_0x115c860, L_0x115ccd0, C4<1>, C4<1>;
L_0x115cd90 .delay (20,20,20) L_0x115cd90/d;
L_0x115cee0/d .functor NOT 1, L_0x115cd90, C4<0>, C4<0>, C4<0>;
L_0x115cee0 .delay (10,10,10) L_0x115cee0/d;
L_0x115cfd0/d .functor NOR 1, L_0x115cee0, L_0x115cba0, C4<0>, C4<0>;
L_0x115cfd0 .delay (20,20,20) L_0x115cfd0/d;
L_0x115d170/d .functor NOT 1, L_0x115cfd0, C4<0>, C4<0>, C4<0>;
L_0x115d170 .delay (10,10,10) L_0x115d170/d;
v0x10f67a0_0 .net "and_in0ncom", 0 0, L_0x115cee0; 1 drivers
v0x10f6820_0 .net "and_in1com", 0 0, L_0x115cba0; 1 drivers
v0x10f68a0_0 .alias "in0", 0 0, v0x10f6e60_0;
v0x10f6920_0 .alias "in1", 0 0, v0x10f6ee0_0;
v0x10f69a0_0 .net "nand_in0ncom", 0 0, L_0x115cd90; 1 drivers
v0x10f6a20_0 .net "nand_in1com", 0 0, L_0x115cae0; 1 drivers
v0x10f6aa0_0 .net "ncom", 0 0, L_0x115ccd0; 1 drivers
v0x10f6b20_0 .net "nor_wire", 0 0, L_0x115cfd0; 1 drivers
v0x10f6bf0_0 .alias "result", 0 0, v0x10fad50_0;
v0x10f6cc0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10f4000 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10f3f10;
 .timescale 0 0;
v0x10f5e10_0 .alias "in0", 0 0, v0x10faac0_0;
v0x10f5ec0_0 .alias "in1", 0 0, v0x10fae60_0;
v0x10f5f70_0 .alias "in2", 0 0, v0x10fabd0_0;
v0x10f6020_0 .alias "in3", 0 0, v0x10fad50_0;
v0x10f6100_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10f61b0_0 .alias "result", 0 0, v0x10fa910_0;
v0x10f6230_0 .net "sel0", 0 0, L_0x115f290; 1 drivers
v0x10f62b0_0 .net "sel1", 0 0, L_0x115f330; 1 drivers
v0x10f6330_0 .net "sel2", 0 0, L_0x115f460; 1 drivers
v0x10f63e0_0 .net "w0", 0 0, L_0x115d930; 1 drivers
v0x10f64c0_0 .net "w1", 0 0, L_0x115e0b0; 1 drivers
v0x10f6540_0 .net "w2", 0 0, L_0x115e900; 1 drivers
S_0x10f56c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10f4000;
 .timescale 0 0;
L_0x115d2a0/d .functor NAND 1, L_0x115bd70, L_0x115f290, C4<1>, C4<1>;
L_0x115d2a0 .delay (20,20,20) L_0x115d2a0/d;
L_0x115d360/d .functor NOT 1, L_0x115d2a0, C4<0>, C4<0>, C4<0>;
L_0x115d360 .delay (10,10,10) L_0x115d360/d;
L_0x115d490/d .functor NOT 1, L_0x115f290, C4<0>, C4<0>, C4<0>;
L_0x115d490 .delay (10,10,10) L_0x115d490/d;
L_0x115d5e0/d .functor NAND 1, L_0x115b190, L_0x115d490, C4<1>, C4<1>;
L_0x115d5e0 .delay (20,20,20) L_0x115d5e0/d;
L_0x115d6a0/d .functor NOT 1, L_0x115d5e0, C4<0>, C4<0>, C4<0>;
L_0x115d6a0 .delay (10,10,10) L_0x115d6a0/d;
L_0x115d790/d .functor NOR 1, L_0x115d6a0, L_0x115d360, C4<0>, C4<0>;
L_0x115d790 .delay (20,20,20) L_0x115d790/d;
L_0x115d930/d .functor NOT 1, L_0x115d790, C4<0>, C4<0>, C4<0>;
L_0x115d930 .delay (10,10,10) L_0x115d930/d;
v0x10f57b0_0 .net "and_in0ncom", 0 0, L_0x115d6a0; 1 drivers
v0x10f5870_0 .net "and_in1com", 0 0, L_0x115d360; 1 drivers
v0x10f5910_0 .alias "in0", 0 0, v0x10faac0_0;
v0x10f59b0_0 .alias "in1", 0 0, v0x10fae60_0;
v0x10f5a30_0 .net "nand_in0ncom", 0 0, L_0x115d5e0; 1 drivers
v0x10f5ad0_0 .net "nand_in1com", 0 0, L_0x115d2a0; 1 drivers
v0x10f5b70_0 .net "ncom", 0 0, L_0x115d490; 1 drivers
v0x10f5c10_0 .net "nor_wire", 0 0, L_0x115d790; 1 drivers
v0x10f5cb0_0 .alias "result", 0 0, v0x10f63e0_0;
v0x10f5d30_0 .alias "sel0", 0 0, v0x10f6230_0;
S_0x10f4f70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10f4000;
 .timescale 0 0;
L_0x115da60/d .functor NAND 1, L_0x115d170, L_0x115f290, C4<1>, C4<1>;
L_0x115da60 .delay (20,20,20) L_0x115da60/d;
L_0x115db20/d .functor NOT 1, L_0x115da60, C4<0>, C4<0>, C4<0>;
L_0x115db20 .delay (10,10,10) L_0x115db20/d;
L_0x115dc50/d .functor NOT 1, L_0x115f290, C4<0>, C4<0>, C4<0>;
L_0x115dc50 .delay (10,10,10) L_0x115dc50/d;
L_0x115dd10/d .functor NAND 1, L_0x115c730, L_0x115dc50, C4<1>, C4<1>;
L_0x115dd10 .delay (20,20,20) L_0x115dd10/d;
L_0x115de20/d .functor NOT 1, L_0x115dd10, C4<0>, C4<0>, C4<0>;
L_0x115de20 .delay (10,10,10) L_0x115de20/d;
L_0x115df10/d .functor NOR 1, L_0x115de20, L_0x115db20, C4<0>, C4<0>;
L_0x115df10 .delay (20,20,20) L_0x115df10/d;
L_0x115e0b0/d .functor NOT 1, L_0x115df10, C4<0>, C4<0>, C4<0>;
L_0x115e0b0 .delay (10,10,10) L_0x115e0b0/d;
v0x10f5060_0 .net "and_in0ncom", 0 0, L_0x115de20; 1 drivers
v0x10f5120_0 .net "and_in1com", 0 0, L_0x115db20; 1 drivers
v0x10f51c0_0 .alias "in0", 0 0, v0x10fabd0_0;
v0x10f5260_0 .alias "in1", 0 0, v0x10fad50_0;
v0x10f52e0_0 .net "nand_in0ncom", 0 0, L_0x115dd10; 1 drivers
v0x10f5380_0 .net "nand_in1com", 0 0, L_0x115da60; 1 drivers
v0x10f5420_0 .net "ncom", 0 0, L_0x115dc50; 1 drivers
v0x10f54c0_0 .net "nor_wire", 0 0, L_0x115df10; 1 drivers
v0x10f5560_0 .alias "result", 0 0, v0x10f64c0_0;
v0x10f55e0_0 .alias "sel0", 0 0, v0x10f6230_0;
S_0x10f4820 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10f4000;
 .timescale 0 0;
L_0x115e1e0/d .functor NAND 1, L_0x115e0b0, L_0x115f330, C4<1>, C4<1>;
L_0x115e1e0 .delay (20,20,20) L_0x115e1e0/d;
L_0x115e330/d .functor NOT 1, L_0x115e1e0, C4<0>, C4<0>, C4<0>;
L_0x115e330 .delay (10,10,10) L_0x115e330/d;
L_0x115e460/d .functor NOT 1, L_0x115f330, C4<0>, C4<0>, C4<0>;
L_0x115e460 .delay (10,10,10) L_0x115e460/d;
L_0x115e520/d .functor NAND 1, L_0x115d930, L_0x115e460, C4<1>, C4<1>;
L_0x115e520 .delay (20,20,20) L_0x115e520/d;
L_0x115e670/d .functor NOT 1, L_0x115e520, C4<0>, C4<0>, C4<0>;
L_0x115e670 .delay (10,10,10) L_0x115e670/d;
L_0x115e760/d .functor NOR 1, L_0x115e670, L_0x115e330, C4<0>, C4<0>;
L_0x115e760 .delay (20,20,20) L_0x115e760/d;
L_0x115e900/d .functor NOT 1, L_0x115e760, C4<0>, C4<0>, C4<0>;
L_0x115e900 .delay (10,10,10) L_0x115e900/d;
v0x10f4910_0 .net "and_in0ncom", 0 0, L_0x115e670; 1 drivers
v0x10f49d0_0 .net "and_in1com", 0 0, L_0x115e330; 1 drivers
v0x10f4a70_0 .alias "in0", 0 0, v0x10f63e0_0;
v0x10f4b10_0 .alias "in1", 0 0, v0x10f64c0_0;
v0x10f4b90_0 .net "nand_in0ncom", 0 0, L_0x115e520; 1 drivers
v0x10f4c30_0 .net "nand_in1com", 0 0, L_0x115e1e0; 1 drivers
v0x10f4cd0_0 .net "ncom", 0 0, L_0x115e460; 1 drivers
v0x10f4d70_0 .net "nor_wire", 0 0, L_0x115e760; 1 drivers
v0x10f4e10_0 .alias "result", 0 0, v0x10f6540_0;
v0x10f4e90_0 .alias "sel0", 0 0, v0x10f62b0_0;
S_0x10f40f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10f4000;
 .timescale 0 0;
L_0x115ea30/d .functor NAND 1, C4<0>, L_0x115f460, C4<1>, C4<1>;
L_0x115ea30 .delay (20,20,20) L_0x115ea30/d;
L_0x115eb90/d .functor NOT 1, L_0x115ea30, C4<0>, C4<0>, C4<0>;
L_0x115eb90 .delay (10,10,10) L_0x115eb90/d;
L_0x115ecc0/d .functor NOT 1, L_0x115f460, C4<0>, C4<0>, C4<0>;
L_0x115ecc0 .delay (10,10,10) L_0x115ecc0/d;
L_0x115ed80/d .functor NAND 1, L_0x115e900, L_0x115ecc0, C4<1>, C4<1>;
L_0x115ed80 .delay (20,20,20) L_0x115ed80/d;
L_0x115eed0/d .functor NOT 1, L_0x115ed80, C4<0>, C4<0>, C4<0>;
L_0x115eed0 .delay (10,10,10) L_0x115eed0/d;
L_0x115efc0/d .functor NOR 1, L_0x115eed0, L_0x115eb90, C4<0>, C4<0>;
L_0x115efc0 .delay (20,20,20) L_0x115efc0/d;
L_0x115f160/d .functor NOT 1, L_0x115efc0, C4<0>, C4<0>, C4<0>;
L_0x115f160 .delay (10,10,10) L_0x115f160/d;
v0x10f41e0_0 .net "and_in0ncom", 0 0, L_0x115eed0; 1 drivers
v0x10f4260_0 .net "and_in1com", 0 0, L_0x115eb90; 1 drivers
v0x10f4300_0 .alias "in0", 0 0, v0x10f6540_0;
v0x10f43a0_0 .alias "in1", 0 0, v0x10f6100_0;
v0x10f4420_0 .net "nand_in0ncom", 0 0, L_0x115ed80; 1 drivers
v0x10f44c0_0 .net "nand_in1com", 0 0, L_0x115ea30; 1 drivers
v0x10f45a0_0 .net "ncom", 0 0, L_0x115ecc0; 1 drivers
v0x10f4640_0 .net "nor_wire", 0 0, L_0x115efc0; 1 drivers
v0x10f46e0_0 .alias "result", 0 0, v0x10fa910_0;
v0x10f4780_0 .alias "sel0", 0 0, v0x10f6330_0;
S_0x10ed460 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10ebe58 .param/l "i" 2 105, +C4<0110>;
S_0x10ed590 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10ed460;
 .timescale 0 0;
L_0x115f9d0/d .functor NOT 1, L_0x1165330, C4<0>, C4<0>, C4<0>;
L_0x115f9d0 .delay (10,10,10) L_0x115f9d0/d;
v0x10f32e0_0 .net "carryin", 0 0, L_0x11655a0; 1 drivers
v0x10f3380_0 .net "carryout", 0 0, L_0x1161240; 1 drivers
v0x10f3400_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10f3480_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10f3500_0 .net "notB", 0 0, L_0x115f9d0; 1 drivers
v0x10f3580_0 .net "operandA", 0 0, L_0x1165410; 1 drivers
v0x10f3600_0 .net "operandB", 0 0, L_0x1165330; 1 drivers
v0x10f3710_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10f3790_0 .net "result", 0 0, L_0x1164d30; 1 drivers
v0x10f3860_0 .net "trueB", 0 0, L_0x1160080; 1 drivers
v0x10f3940_0 .net "wAddSub", 0 0, L_0x1160ba0; 1 drivers
v0x10f3a50_0 .net "wNandAnd", 0 0, L_0x1162300; 1 drivers
v0x10f3bd0_0 .net "wNorOr", 0 0, L_0x1162d40; 1 drivers
v0x10f3ce0_0 .net "wXor", 0 0, L_0x11618a0; 1 drivers
L_0x1164e60 .part v0x1125020_0, 0, 1;
L_0x1164f00 .part v0x1125020_0, 1, 1;
L_0x1165030 .part v0x1125020_0, 2, 1;
S_0x10f2b10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10ed590;
 .timescale 0 0;
L_0x115fab0/d .functor NAND 1, L_0x115f9d0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x115fab0 .delay (20,20,20) L_0x115fab0/d;
L_0x115fb90/d .functor NOT 1, L_0x115fab0, C4<0>, C4<0>, C4<0>;
L_0x115fb90 .delay (10,10,10) L_0x115fb90/d;
L_0x115fc70/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x115fc70 .delay (10,10,10) L_0x115fc70/d;
L_0x115fd30/d .functor NAND 1, L_0x1165330, L_0x115fc70, C4<1>, C4<1>;
L_0x115fd30 .delay (20,20,20) L_0x115fd30/d;
L_0x115fdf0/d .functor NOT 1, L_0x115fd30, C4<0>, C4<0>, C4<0>;
L_0x115fdf0 .delay (10,10,10) L_0x115fdf0/d;
L_0x115fee0/d .functor NOR 1, L_0x115fdf0, L_0x115fb90, C4<0>, C4<0>;
L_0x115fee0 .delay (20,20,20) L_0x115fee0/d;
L_0x1160080/d .functor NOT 1, L_0x115fee0, C4<0>, C4<0>, C4<0>;
L_0x1160080 .delay (10,10,10) L_0x1160080/d;
v0x10f2c00_0 .net "and_in0ncom", 0 0, L_0x115fdf0; 1 drivers
v0x10f2cc0_0 .net "and_in1com", 0 0, L_0x115fb90; 1 drivers
v0x10f2d60_0 .alias "in0", 0 0, v0x10f3600_0;
v0x10f2de0_0 .alias "in1", 0 0, v0x10f3500_0;
v0x10f2e60_0 .net "nand_in0ncom", 0 0, L_0x115fd30; 1 drivers
v0x10f2f00_0 .net "nand_in1com", 0 0, L_0x115fab0; 1 drivers
v0x10f2fa0_0 .net "ncom", 0 0, L_0x115fc70; 1 drivers
v0x10f3040_0 .net "nor_wire", 0 0, L_0x115fee0; 1 drivers
v0x10f3130_0 .alias "result", 0 0, v0x10f3860_0;
v0x10f3200_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10f1820 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10ed590;
 .timescale 0 0;
L_0x1160cb0/d .functor NAND 1, L_0x1165410, L_0x1160080, C4<1>, C4<1>;
L_0x1160cb0 .delay (20,20,20) L_0x1160cb0/d;
L_0x1160e20/d .functor NOT 1, L_0x1160cb0, C4<0>, C4<0>, C4<0>;
L_0x1160e20 .delay (10,10,10) L_0x1160e20/d;
L_0x1160f30/d .functor NAND 1, L_0x11655a0, L_0x1160600, C4<1>, C4<1>;
L_0x1160f30 .delay (20,20,20) L_0x1160f30/d;
L_0x1160ff0/d .functor NOT 1, L_0x1160f30, C4<0>, C4<0>, C4<0>;
L_0x1160ff0 .delay (10,10,10) L_0x1160ff0/d;
L_0x1161100/d .functor NOR 1, L_0x1160ff0, L_0x1160e20, C4<0>, C4<0>;
L_0x1161100 .delay (20,20,20) L_0x1161100/d;
L_0x1161240/d .functor NOT 1, L_0x1161100, C4<0>, C4<0>, C4<0>;
L_0x1161240 .delay (10,10,10) L_0x1161240/d;
v0x10f2400_0 .alias "a", 0 0, v0x10f3580_0;
v0x10f2510_0 .net "and_ab", 0 0, L_0x1160e20; 1 drivers
v0x10f25b0_0 .net "and_xor_ab_c", 0 0, L_0x1160ff0; 1 drivers
v0x10f2650_0 .alias "b", 0 0, v0x10f3860_0;
v0x10f26d0_0 .alias "carryin", 0 0, v0x10f32e0_0;
v0x10f2750_0 .alias "carryout", 0 0, v0x10f3380_0;
v0x10f2810_0 .net "nand_ab", 0 0, L_0x1160cb0; 1 drivers
v0x10f2890_0 .net "nand_xor_ab_c", 0 0, L_0x1160f30; 1 drivers
v0x10f2910_0 .net "nco", 0 0, L_0x1161100; 1 drivers
v0x10f29b0_0 .alias "sum", 0 0, v0x10f3940_0;
v0x10f2a90_0 .net "xor_ab", 0 0, L_0x1160600; 1 drivers
S_0x10f1eb0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10f1820;
 .timescale 0 0;
L_0x11601f0/d .functor NAND 1, L_0x1165410, L_0x1160080, C4<1>, C4<1>;
L_0x11601f0 .delay (20,20,20) L_0x11601f0/d;
L_0x11602b0/d .functor NOR 1, L_0x1165410, L_0x1160080, C4<0>, C4<0>;
L_0x11602b0 .delay (20,20,20) L_0x11602b0/d;
L_0x1160390/d .functor NOT 1, L_0x11602b0, C4<0>, C4<0>, C4<0>;
L_0x1160390 .delay (10,10,10) L_0x1160390/d;
L_0x11604a0/d .functor NAND 1, L_0x1160390, L_0x11601f0, C4<1>, C4<1>;
L_0x11604a0 .delay (20,20,20) L_0x11604a0/d;
L_0x1160600/d .functor NOT 1, L_0x11604a0, C4<0>, C4<0>, C4<0>;
L_0x1160600 .delay (10,10,10) L_0x1160600/d;
v0x10f1fa0_0 .alias "a", 0 0, v0x10f3580_0;
v0x10f2040_0 .alias "b", 0 0, v0x10f3860_0;
v0x10f20e0_0 .net "nand_ab", 0 0, L_0x11601f0; 1 drivers
v0x10f2180_0 .net "nor_ab", 0 0, L_0x11602b0; 1 drivers
v0x10f2200_0 .net "nxor_ab", 0 0, L_0x11604a0; 1 drivers
v0x10f22a0_0 .net "or_ab", 0 0, L_0x1160390; 1 drivers
v0x10f2380_0 .alias "result", 0 0, v0x10f2a90_0;
S_0x10f1910 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10f1820;
 .timescale 0 0;
L_0x1160710/d .functor NAND 1, L_0x1160600, L_0x11655a0, C4<1>, C4<1>;
L_0x1160710 .delay (20,20,20) L_0x1160710/d;
L_0x1160860/d .functor NOR 1, L_0x1160600, L_0x11655a0, C4<0>, C4<0>;
L_0x1160860 .delay (20,20,20) L_0x1160860/d;
L_0x11609d0/d .functor NOT 1, L_0x1160860, C4<0>, C4<0>, C4<0>;
L_0x11609d0 .delay (10,10,10) L_0x11609d0/d;
L_0x1160a90/d .functor NAND 1, L_0x11609d0, L_0x1160710, C4<1>, C4<1>;
L_0x1160a90 .delay (20,20,20) L_0x1160a90/d;
L_0x1160ba0/d .functor NOT 1, L_0x1160a90, C4<0>, C4<0>, C4<0>;
L_0x1160ba0 .delay (10,10,10) L_0x1160ba0/d;
v0x10f1a00_0 .alias "a", 0 0, v0x10f2a90_0;
v0x10f1aa0_0 .alias "b", 0 0, v0x10f32e0_0;
v0x10f1b40_0 .net "nand_ab", 0 0, L_0x1160710; 1 drivers
v0x10f1be0_0 .net "nor_ab", 0 0, L_0x1160860; 1 drivers
v0x10f1c60_0 .net "nxor_ab", 0 0, L_0x1160a90; 1 drivers
v0x10f1d00_0 .net "or_ab", 0 0, L_0x11609d0; 1 drivers
v0x10f1de0_0 .alias "result", 0 0, v0x10f3940_0;
S_0x10f12d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10ed590;
 .timescale 0 0;
L_0x1161400/d .functor NAND 1, L_0x1165410, L_0x1165330, C4<1>, C4<1>;
L_0x1161400 .delay (20,20,20) L_0x1161400/d;
L_0x11614c0/d .functor NOR 1, L_0x1165410, L_0x1165330, C4<0>, C4<0>;
L_0x11614c0 .delay (20,20,20) L_0x11614c0/d;
L_0x1161650/d .functor NOT 1, L_0x11614c0, C4<0>, C4<0>, C4<0>;
L_0x1161650 .delay (10,10,10) L_0x1161650/d;
L_0x1161740/d .functor NAND 1, L_0x1161650, L_0x1161400, C4<1>, C4<1>;
L_0x1161740 .delay (20,20,20) L_0x1161740/d;
L_0x11618a0/d .functor NOT 1, L_0x1161740, C4<0>, C4<0>, C4<0>;
L_0x11618a0 .delay (10,10,10) L_0x11618a0/d;
v0x10f13c0_0 .alias "a", 0 0, v0x10f3580_0;
v0x10f1440_0 .alias "b", 0 0, v0x10f3600_0;
v0x10f1510_0 .net "nand_ab", 0 0, L_0x1161400; 1 drivers
v0x10f1590_0 .net "nor_ab", 0 0, L_0x11614c0; 1 drivers
v0x10f1610_0 .net "nxor_ab", 0 0, L_0x1161740; 1 drivers
v0x10f1690_0 .net "or_ab", 0 0, L_0x1161650; 1 drivers
v0x10f1750_0 .alias "result", 0 0, v0x10f3ce0_0;
S_0x10f06e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10ed590;
 .timescale 0 0;
L_0x11619f0/d .functor NAND 1, L_0x1165410, L_0x1165330, C4<1>, C4<1>;
L_0x11619f0 .delay (20,20,20) L_0x11619f0/d;
L_0x1161b20/d .functor NOT 1, L_0x11619f0, C4<0>, C4<0>, C4<0>;
L_0x1161b20 .delay (10,10,10) L_0x1161b20/d;
v0x10f0f50_0 .alias "a", 0 0, v0x10f3580_0;
v0x10f0ff0_0 .net "and_ab", 0 0, L_0x1161b20; 1 drivers
v0x10f1070_0 .alias "b", 0 0, v0x10f3600_0;
v0x10f10f0_0 .net "nand_ab", 0 0, L_0x11619f0; 1 drivers
v0x10f11d0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10f1250_0 .alias "result", 0 0, v0x10f3a50_0;
S_0x10f07d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10f06e0;
 .timescale 0 0;
L_0x1161c70/d .functor NAND 1, L_0x1161b20, v0x10be850_0, C4<1>, C4<1>;
L_0x1161c70 .delay (20,20,20) L_0x1161c70/d;
L_0x1161d30/d .functor NOT 1, L_0x1161c70, C4<0>, C4<0>, C4<0>;
L_0x1161d30 .delay (10,10,10) L_0x1161d30/d;
L_0x1161e60/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1161e60 .delay (10,10,10) L_0x1161e60/d;
L_0x1161f20/d .functor NAND 1, L_0x11619f0, L_0x1161e60, C4<1>, C4<1>;
L_0x1161f20 .delay (20,20,20) L_0x1161f20/d;
L_0x1162070/d .functor NOT 1, L_0x1161f20, C4<0>, C4<0>, C4<0>;
L_0x1162070 .delay (10,10,10) L_0x1162070/d;
L_0x1162160/d .functor NOR 1, L_0x1162070, L_0x1161d30, C4<0>, C4<0>;
L_0x1162160 .delay (20,20,20) L_0x1162160/d;
L_0x1162300/d .functor NOT 1, L_0x1162160, C4<0>, C4<0>, C4<0>;
L_0x1162300 .delay (10,10,10) L_0x1162300/d;
v0x10f08c0_0 .net "and_in0ncom", 0 0, L_0x1162070; 1 drivers
v0x10f0940_0 .net "and_in1com", 0 0, L_0x1161d30; 1 drivers
v0x10f09c0_0 .alias "in0", 0 0, v0x10f10f0_0;
v0x10f0a60_0 .alias "in1", 0 0, v0x10f0ff0_0;
v0x10f0ae0_0 .net "nand_in0ncom", 0 0, L_0x1161f20; 1 drivers
v0x10f0b80_0 .net "nand_in1com", 0 0, L_0x1161c70; 1 drivers
v0x10f0c60_0 .net "ncom", 0 0, L_0x1161e60; 1 drivers
v0x10f0d00_0 .net "nor_wire", 0 0, L_0x1162160; 1 drivers
v0x10f0da0_0 .alias "result", 0 0, v0x10f3a50_0;
v0x10f0e70_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10efc40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10ed590;
 .timescale 0 0;
L_0x1162430/d .functor NOR 1, L_0x1165410, L_0x1165330, C4<0>, C4<0>;
L_0x1162430 .delay (20,20,20) L_0x1162430/d;
L_0x1162560/d .functor NOT 1, L_0x1162430, C4<0>, C4<0>, C4<0>;
L_0x1162560 .delay (10,10,10) L_0x1162560/d;
v0x10f03c0_0 .alias "a", 0 0, v0x10f3580_0;
v0x10f0440_0 .alias "b", 0 0, v0x10f3600_0;
v0x10f04e0_0 .net "nor_ab", 0 0, L_0x1162430; 1 drivers
v0x10f0560_0 .net "or_ab", 0 0, L_0x1162560; 1 drivers
v0x10f05e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10f0660_0 .alias "result", 0 0, v0x10f3bd0_0;
S_0x10efd30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10efc40;
 .timescale 0 0;
L_0x11626b0/d .functor NAND 1, L_0x1162560, v0x10be850_0, C4<1>, C4<1>;
L_0x11626b0 .delay (20,20,20) L_0x11626b0/d;
L_0x1162770/d .functor NOT 1, L_0x11626b0, C4<0>, C4<0>, C4<0>;
L_0x1162770 .delay (10,10,10) L_0x1162770/d;
L_0x11628a0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11628a0 .delay (10,10,10) L_0x11628a0/d;
L_0x1162960/d .functor NAND 1, L_0x1162430, L_0x11628a0, C4<1>, C4<1>;
L_0x1162960 .delay (20,20,20) L_0x1162960/d;
L_0x1162ab0/d .functor NOT 1, L_0x1162960, C4<0>, C4<0>, C4<0>;
L_0x1162ab0 .delay (10,10,10) L_0x1162ab0/d;
L_0x1162ba0/d .functor NOR 1, L_0x1162ab0, L_0x1162770, C4<0>, C4<0>;
L_0x1162ba0 .delay (20,20,20) L_0x1162ba0/d;
L_0x1162d40/d .functor NOT 1, L_0x1162ba0, C4<0>, C4<0>, C4<0>;
L_0x1162d40 .delay (10,10,10) L_0x1162d40/d;
v0x10efe20_0 .net "and_in0ncom", 0 0, L_0x1162ab0; 1 drivers
v0x10efea0_0 .net "and_in1com", 0 0, L_0x1162770; 1 drivers
v0x10eff20_0 .alias "in0", 0 0, v0x10f04e0_0;
v0x10effa0_0 .alias "in1", 0 0, v0x10f0560_0;
v0x10f0020_0 .net "nand_in0ncom", 0 0, L_0x1162960; 1 drivers
v0x10f00a0_0 .net "nand_in1com", 0 0, L_0x11626b0; 1 drivers
v0x10f0120_0 .net "ncom", 0 0, L_0x11628a0; 1 drivers
v0x10f01a0_0 .net "nor_wire", 0 0, L_0x1162ba0; 1 drivers
v0x10f0270_0 .alias "result", 0 0, v0x10f3bd0_0;
v0x10f0340_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10ed680 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10ed590;
 .timescale 0 0;
v0x10ef490_0 .alias "in0", 0 0, v0x10f3940_0;
v0x10ef540_0 .alias "in1", 0 0, v0x10f3ce0_0;
v0x10ef5f0_0 .alias "in2", 0 0, v0x10f3a50_0;
v0x10ef6a0_0 .alias "in3", 0 0, v0x10f3bd0_0;
v0x10ef780_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10ef830_0 .alias "result", 0 0, v0x10f3790_0;
v0x10ef8b0_0 .net "sel0", 0 0, L_0x1164e60; 1 drivers
v0x10ef930_0 .net "sel1", 0 0, L_0x1164f00; 1 drivers
v0x10ef9b0_0 .net "sel2", 0 0, L_0x1165030; 1 drivers
v0x10efa60_0 .net "w0", 0 0, L_0x1163500; 1 drivers
v0x10efb40_0 .net "w1", 0 0, L_0x1163c80; 1 drivers
v0x10efbc0_0 .net "w2", 0 0, L_0x11644d0; 1 drivers
S_0x10eed40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10ed680;
 .timescale 0 0;
L_0x1162e70/d .functor NAND 1, L_0x11618a0, L_0x1164e60, C4<1>, C4<1>;
L_0x1162e70 .delay (20,20,20) L_0x1162e70/d;
L_0x1162f30/d .functor NOT 1, L_0x1162e70, C4<0>, C4<0>, C4<0>;
L_0x1162f30 .delay (10,10,10) L_0x1162f30/d;
L_0x1163060/d .functor NOT 1, L_0x1164e60, C4<0>, C4<0>, C4<0>;
L_0x1163060 .delay (10,10,10) L_0x1163060/d;
L_0x11631b0/d .functor NAND 1, L_0x1160ba0, L_0x1163060, C4<1>, C4<1>;
L_0x11631b0 .delay (20,20,20) L_0x11631b0/d;
L_0x1163270/d .functor NOT 1, L_0x11631b0, C4<0>, C4<0>, C4<0>;
L_0x1163270 .delay (10,10,10) L_0x1163270/d;
L_0x1163360/d .functor NOR 1, L_0x1163270, L_0x1162f30, C4<0>, C4<0>;
L_0x1163360 .delay (20,20,20) L_0x1163360/d;
L_0x1163500/d .functor NOT 1, L_0x1163360, C4<0>, C4<0>, C4<0>;
L_0x1163500 .delay (10,10,10) L_0x1163500/d;
v0x10eee30_0 .net "and_in0ncom", 0 0, L_0x1163270; 1 drivers
v0x10eeef0_0 .net "and_in1com", 0 0, L_0x1162f30; 1 drivers
v0x10eef90_0 .alias "in0", 0 0, v0x10f3940_0;
v0x10ef030_0 .alias "in1", 0 0, v0x10f3ce0_0;
v0x10ef0b0_0 .net "nand_in0ncom", 0 0, L_0x11631b0; 1 drivers
v0x10ef150_0 .net "nand_in1com", 0 0, L_0x1162e70; 1 drivers
v0x10ef1f0_0 .net "ncom", 0 0, L_0x1163060; 1 drivers
v0x10ef290_0 .net "nor_wire", 0 0, L_0x1163360; 1 drivers
v0x10ef330_0 .alias "result", 0 0, v0x10efa60_0;
v0x10ef3b0_0 .alias "sel0", 0 0, v0x10ef8b0_0;
S_0x10ee5f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10ed680;
 .timescale 0 0;
L_0x1163630/d .functor NAND 1, L_0x1162d40, L_0x1164e60, C4<1>, C4<1>;
L_0x1163630 .delay (20,20,20) L_0x1163630/d;
L_0x11636f0/d .functor NOT 1, L_0x1163630, C4<0>, C4<0>, C4<0>;
L_0x11636f0 .delay (10,10,10) L_0x11636f0/d;
L_0x1163820/d .functor NOT 1, L_0x1164e60, C4<0>, C4<0>, C4<0>;
L_0x1163820 .delay (10,10,10) L_0x1163820/d;
L_0x11638e0/d .functor NAND 1, L_0x1162300, L_0x1163820, C4<1>, C4<1>;
L_0x11638e0 .delay (20,20,20) L_0x11638e0/d;
L_0x11639f0/d .functor NOT 1, L_0x11638e0, C4<0>, C4<0>, C4<0>;
L_0x11639f0 .delay (10,10,10) L_0x11639f0/d;
L_0x1163ae0/d .functor NOR 1, L_0x11639f0, L_0x11636f0, C4<0>, C4<0>;
L_0x1163ae0 .delay (20,20,20) L_0x1163ae0/d;
L_0x1163c80/d .functor NOT 1, L_0x1163ae0, C4<0>, C4<0>, C4<0>;
L_0x1163c80 .delay (10,10,10) L_0x1163c80/d;
v0x10ee6e0_0 .net "and_in0ncom", 0 0, L_0x11639f0; 1 drivers
v0x10ee7a0_0 .net "and_in1com", 0 0, L_0x11636f0; 1 drivers
v0x10ee840_0 .alias "in0", 0 0, v0x10f3a50_0;
v0x10ee8e0_0 .alias "in1", 0 0, v0x10f3bd0_0;
v0x10ee960_0 .net "nand_in0ncom", 0 0, L_0x11638e0; 1 drivers
v0x10eea00_0 .net "nand_in1com", 0 0, L_0x1163630; 1 drivers
v0x10eeaa0_0 .net "ncom", 0 0, L_0x1163820; 1 drivers
v0x10eeb40_0 .net "nor_wire", 0 0, L_0x1163ae0; 1 drivers
v0x10eebe0_0 .alias "result", 0 0, v0x10efb40_0;
v0x10eec60_0 .alias "sel0", 0 0, v0x10ef8b0_0;
S_0x10edea0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10ed680;
 .timescale 0 0;
L_0x1163db0/d .functor NAND 1, L_0x1163c80, L_0x1164f00, C4<1>, C4<1>;
L_0x1163db0 .delay (20,20,20) L_0x1163db0/d;
L_0x1163f00/d .functor NOT 1, L_0x1163db0, C4<0>, C4<0>, C4<0>;
L_0x1163f00 .delay (10,10,10) L_0x1163f00/d;
L_0x1164030/d .functor NOT 1, L_0x1164f00, C4<0>, C4<0>, C4<0>;
L_0x1164030 .delay (10,10,10) L_0x1164030/d;
L_0x11640f0/d .functor NAND 1, L_0x1163500, L_0x1164030, C4<1>, C4<1>;
L_0x11640f0 .delay (20,20,20) L_0x11640f0/d;
L_0x1164240/d .functor NOT 1, L_0x11640f0, C4<0>, C4<0>, C4<0>;
L_0x1164240 .delay (10,10,10) L_0x1164240/d;
L_0x1164330/d .functor NOR 1, L_0x1164240, L_0x1163f00, C4<0>, C4<0>;
L_0x1164330 .delay (20,20,20) L_0x1164330/d;
L_0x11644d0/d .functor NOT 1, L_0x1164330, C4<0>, C4<0>, C4<0>;
L_0x11644d0 .delay (10,10,10) L_0x11644d0/d;
v0x10edf90_0 .net "and_in0ncom", 0 0, L_0x1164240; 1 drivers
v0x10ee050_0 .net "and_in1com", 0 0, L_0x1163f00; 1 drivers
v0x10ee0f0_0 .alias "in0", 0 0, v0x10efa60_0;
v0x10ee190_0 .alias "in1", 0 0, v0x10efb40_0;
v0x10ee210_0 .net "nand_in0ncom", 0 0, L_0x11640f0; 1 drivers
v0x10ee2b0_0 .net "nand_in1com", 0 0, L_0x1163db0; 1 drivers
v0x10ee350_0 .net "ncom", 0 0, L_0x1164030; 1 drivers
v0x10ee3f0_0 .net "nor_wire", 0 0, L_0x1164330; 1 drivers
v0x10ee490_0 .alias "result", 0 0, v0x10efbc0_0;
v0x10ee510_0 .alias "sel0", 0 0, v0x10ef930_0;
S_0x10ed770 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10ed680;
 .timescale 0 0;
L_0x1164600/d .functor NAND 1, C4<0>, L_0x1165030, C4<1>, C4<1>;
L_0x1164600 .delay (20,20,20) L_0x1164600/d;
L_0x1164760/d .functor NOT 1, L_0x1164600, C4<0>, C4<0>, C4<0>;
L_0x1164760 .delay (10,10,10) L_0x1164760/d;
L_0x1164890/d .functor NOT 1, L_0x1165030, C4<0>, C4<0>, C4<0>;
L_0x1164890 .delay (10,10,10) L_0x1164890/d;
L_0x1164950/d .functor NAND 1, L_0x11644d0, L_0x1164890, C4<1>, C4<1>;
L_0x1164950 .delay (20,20,20) L_0x1164950/d;
L_0x1164aa0/d .functor NOT 1, L_0x1164950, C4<0>, C4<0>, C4<0>;
L_0x1164aa0 .delay (10,10,10) L_0x1164aa0/d;
L_0x1164b90/d .functor NOR 1, L_0x1164aa0, L_0x1164760, C4<0>, C4<0>;
L_0x1164b90 .delay (20,20,20) L_0x1164b90/d;
L_0x1164d30/d .functor NOT 1, L_0x1164b90, C4<0>, C4<0>, C4<0>;
L_0x1164d30 .delay (10,10,10) L_0x1164d30/d;
v0x10ed860_0 .net "and_in0ncom", 0 0, L_0x1164aa0; 1 drivers
v0x10ed8e0_0 .net "and_in1com", 0 0, L_0x1164760; 1 drivers
v0x10ed980_0 .alias "in0", 0 0, v0x10efbc0_0;
v0x10eda20_0 .alias "in1", 0 0, v0x10ef780_0;
v0x10edaa0_0 .net "nand_in0ncom", 0 0, L_0x1164950; 1 drivers
v0x10edb40_0 .net "nand_in1com", 0 0, L_0x1164600; 1 drivers
v0x10edc20_0 .net "ncom", 0 0, L_0x1164890; 1 drivers
v0x10edcc0_0 .net "nor_wire", 0 0, L_0x1164b90; 1 drivers
v0x10edd60_0 .alias "result", 0 0, v0x10f3790_0;
v0x10ede00_0 .alias "sel0", 0 0, v0x10ef9b0_0;
S_0x10e6ae0 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10e54d8 .param/l "i" 2 105, +C4<0111>;
S_0x10e6c10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10e6ae0;
 .timescale 0 0;
L_0x11654b0/d .functor NOT 1, L_0x116b210, C4<0>, C4<0>, C4<0>;
L_0x11654b0 .delay (10,10,10) L_0x11654b0/d;
v0x10ec960_0 .net "carryin", 0 0, L_0x116aff0; 1 drivers
v0x10eca00_0 .net "carryout", 0 0, L_0x1166e40; 1 drivers
v0x10eca80_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10ecb00_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10ecb80_0 .net "notB", 0 0, L_0x11654b0; 1 drivers
v0x10ecc00_0 .net "operandA", 0 0, L_0x1165640; 1 drivers
v0x10ecc80_0 .net "operandB", 0 0, L_0x116b210; 1 drivers
v0x10ecd90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10ece10_0 .net "result", 0 0, L_0x116a930; 1 drivers
v0x10ecee0_0 .net "trueB", 0 0, L_0x1165c80; 1 drivers
v0x10ecfc0_0 .net "wAddSub", 0 0, L_0x11667a0; 1 drivers
v0x10ed0d0_0 .net "wNandAnd", 0 0, L_0x1167f00; 1 drivers
v0x10ed250_0 .net "wNorOr", 0 0, L_0x1168940; 1 drivers
v0x10ed360_0 .net "wXor", 0 0, L_0x11674a0; 1 drivers
L_0x116aa60 .part v0x1125020_0, 0, 1;
L_0x116ab00 .part v0x1125020_0, 1, 1;
L_0x116ac30 .part v0x1125020_0, 2, 1;
S_0x10ec190 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10e6c10;
 .timescale 0 0;
L_0x1165740/d .functor NAND 1, L_0x11654b0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1165740 .delay (20,20,20) L_0x1165740/d;
L_0x11657e0/d .functor NOT 1, L_0x1165740, C4<0>, C4<0>, C4<0>;
L_0x11657e0 .delay (10,10,10) L_0x11657e0/d;
L_0x11658c0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11658c0 .delay (10,10,10) L_0x11658c0/d;
L_0x1165980/d .functor NAND 1, L_0x116b210, L_0x11658c0, C4<1>, C4<1>;
L_0x1165980 .delay (20,20,20) L_0x1165980/d;
L_0x1165a40/d .functor NOT 1, L_0x1165980, C4<0>, C4<0>, C4<0>;
L_0x1165a40 .delay (10,10,10) L_0x1165a40/d;
L_0x1165ae0/d .functor NOR 1, L_0x1165a40, L_0x11657e0, C4<0>, C4<0>;
L_0x1165ae0 .delay (20,20,20) L_0x1165ae0/d;
L_0x1165c80/d .functor NOT 1, L_0x1165ae0, C4<0>, C4<0>, C4<0>;
L_0x1165c80 .delay (10,10,10) L_0x1165c80/d;
v0x10ec280_0 .net "and_in0ncom", 0 0, L_0x1165a40; 1 drivers
v0x10ec340_0 .net "and_in1com", 0 0, L_0x11657e0; 1 drivers
v0x10ec3e0_0 .alias "in0", 0 0, v0x10ecc80_0;
v0x10ec460_0 .alias "in1", 0 0, v0x10ecb80_0;
v0x10ec4e0_0 .net "nand_in0ncom", 0 0, L_0x1165980; 1 drivers
v0x10ec580_0 .net "nand_in1com", 0 0, L_0x1165740; 1 drivers
v0x10ec620_0 .net "ncom", 0 0, L_0x11658c0; 1 drivers
v0x10ec6c0_0 .net "nor_wire", 0 0, L_0x1165ae0; 1 drivers
v0x10ec7b0_0 .alias "result", 0 0, v0x10ecee0_0;
v0x10ec880_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10eaea0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10e6c10;
 .timescale 0 0;
L_0x11668b0/d .functor NAND 1, L_0x1165640, L_0x1165c80, C4<1>, C4<1>;
L_0x11668b0 .delay (20,20,20) L_0x11668b0/d;
L_0x1166a20/d .functor NOT 1, L_0x11668b0, C4<0>, C4<0>, C4<0>;
L_0x1166a20 .delay (10,10,10) L_0x1166a20/d;
L_0x1166b30/d .functor NAND 1, L_0x116aff0, L_0x1166200, C4<1>, C4<1>;
L_0x1166b30 .delay (20,20,20) L_0x1166b30/d;
L_0x1166bf0/d .functor NOT 1, L_0x1166b30, C4<0>, C4<0>, C4<0>;
L_0x1166bf0 .delay (10,10,10) L_0x1166bf0/d;
L_0x1166d00/d .functor NOR 1, L_0x1166bf0, L_0x1166a20, C4<0>, C4<0>;
L_0x1166d00 .delay (20,20,20) L_0x1166d00/d;
L_0x1166e40/d .functor NOT 1, L_0x1166d00, C4<0>, C4<0>, C4<0>;
L_0x1166e40 .delay (10,10,10) L_0x1166e40/d;
v0x10eba80_0 .alias "a", 0 0, v0x10ecc00_0;
v0x10ebb90_0 .net "and_ab", 0 0, L_0x1166a20; 1 drivers
v0x10ebc30_0 .net "and_xor_ab_c", 0 0, L_0x1166bf0; 1 drivers
v0x10ebcd0_0 .alias "b", 0 0, v0x10ecee0_0;
v0x10ebd50_0 .alias "carryin", 0 0, v0x10ec960_0;
v0x10ebdd0_0 .alias "carryout", 0 0, v0x10eca00_0;
v0x10ebe90_0 .net "nand_ab", 0 0, L_0x11668b0; 1 drivers
v0x10ebf10_0 .net "nand_xor_ab_c", 0 0, L_0x1166b30; 1 drivers
v0x10ebf90_0 .net "nco", 0 0, L_0x1166d00; 1 drivers
v0x10ec030_0 .alias "sum", 0 0, v0x10ecfc0_0;
v0x10ec110_0 .net "xor_ab", 0 0, L_0x1166200; 1 drivers
S_0x10eb530 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10eaea0;
 .timescale 0 0;
L_0x1165df0/d .functor NAND 1, L_0x1165640, L_0x1165c80, C4<1>, C4<1>;
L_0x1165df0 .delay (20,20,20) L_0x1165df0/d;
L_0x1165eb0/d .functor NOR 1, L_0x1165640, L_0x1165c80, C4<0>, C4<0>;
L_0x1165eb0 .delay (20,20,20) L_0x1165eb0/d;
L_0x1165f90/d .functor NOT 1, L_0x1165eb0, C4<0>, C4<0>, C4<0>;
L_0x1165f90 .delay (10,10,10) L_0x1165f90/d;
L_0x11660a0/d .functor NAND 1, L_0x1165f90, L_0x1165df0, C4<1>, C4<1>;
L_0x11660a0 .delay (20,20,20) L_0x11660a0/d;
L_0x1166200/d .functor NOT 1, L_0x11660a0, C4<0>, C4<0>, C4<0>;
L_0x1166200 .delay (10,10,10) L_0x1166200/d;
v0x10eb620_0 .alias "a", 0 0, v0x10ecc00_0;
v0x10eb6c0_0 .alias "b", 0 0, v0x10ecee0_0;
v0x10eb760_0 .net "nand_ab", 0 0, L_0x1165df0; 1 drivers
v0x10eb800_0 .net "nor_ab", 0 0, L_0x1165eb0; 1 drivers
v0x10eb880_0 .net "nxor_ab", 0 0, L_0x11660a0; 1 drivers
v0x10eb920_0 .net "or_ab", 0 0, L_0x1165f90; 1 drivers
v0x10eba00_0 .alias "result", 0 0, v0x10ec110_0;
S_0x10eaf90 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10eaea0;
 .timescale 0 0;
L_0x1166310/d .functor NAND 1, L_0x1166200, L_0x116aff0, C4<1>, C4<1>;
L_0x1166310 .delay (20,20,20) L_0x1166310/d;
L_0x1166460/d .functor NOR 1, L_0x1166200, L_0x116aff0, C4<0>, C4<0>;
L_0x1166460 .delay (20,20,20) L_0x1166460/d;
L_0x11665d0/d .functor NOT 1, L_0x1166460, C4<0>, C4<0>, C4<0>;
L_0x11665d0 .delay (10,10,10) L_0x11665d0/d;
L_0x1166690/d .functor NAND 1, L_0x11665d0, L_0x1166310, C4<1>, C4<1>;
L_0x1166690 .delay (20,20,20) L_0x1166690/d;
L_0x11667a0/d .functor NOT 1, L_0x1166690, C4<0>, C4<0>, C4<0>;
L_0x11667a0 .delay (10,10,10) L_0x11667a0/d;
v0x10eb080_0 .alias "a", 0 0, v0x10ec110_0;
v0x10eb120_0 .alias "b", 0 0, v0x10ec960_0;
v0x10eb1c0_0 .net "nand_ab", 0 0, L_0x1166310; 1 drivers
v0x10eb260_0 .net "nor_ab", 0 0, L_0x1166460; 1 drivers
v0x10eb2e0_0 .net "nxor_ab", 0 0, L_0x1166690; 1 drivers
v0x10eb380_0 .net "or_ab", 0 0, L_0x11665d0; 1 drivers
v0x10eb460_0 .alias "result", 0 0, v0x10ecfc0_0;
S_0x10ea950 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10e6c10;
 .timescale 0 0;
L_0x1167000/d .functor NAND 1, L_0x1165640, L_0x116b210, C4<1>, C4<1>;
L_0x1167000 .delay (20,20,20) L_0x1167000/d;
L_0x11670c0/d .functor NOR 1, L_0x1165640, L_0x116b210, C4<0>, C4<0>;
L_0x11670c0 .delay (20,20,20) L_0x11670c0/d;
L_0x1167250/d .functor NOT 1, L_0x11670c0, C4<0>, C4<0>, C4<0>;
L_0x1167250 .delay (10,10,10) L_0x1167250/d;
L_0x1167340/d .functor NAND 1, L_0x1167250, L_0x1167000, C4<1>, C4<1>;
L_0x1167340 .delay (20,20,20) L_0x1167340/d;
L_0x11674a0/d .functor NOT 1, L_0x1167340, C4<0>, C4<0>, C4<0>;
L_0x11674a0 .delay (10,10,10) L_0x11674a0/d;
v0x10eaa40_0 .alias "a", 0 0, v0x10ecc00_0;
v0x10eaac0_0 .alias "b", 0 0, v0x10ecc80_0;
v0x10eab90_0 .net "nand_ab", 0 0, L_0x1167000; 1 drivers
v0x10eac10_0 .net "nor_ab", 0 0, L_0x11670c0; 1 drivers
v0x10eac90_0 .net "nxor_ab", 0 0, L_0x1167340; 1 drivers
v0x10ead10_0 .net "or_ab", 0 0, L_0x1167250; 1 drivers
v0x10eadd0_0 .alias "result", 0 0, v0x10ed360_0;
S_0x10e9d60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10e6c10;
 .timescale 0 0;
L_0x11675f0/d .functor NAND 1, L_0x1165640, L_0x116b210, C4<1>, C4<1>;
L_0x11675f0 .delay (20,20,20) L_0x11675f0/d;
L_0x1167720/d .functor NOT 1, L_0x11675f0, C4<0>, C4<0>, C4<0>;
L_0x1167720 .delay (10,10,10) L_0x1167720/d;
v0x10ea5d0_0 .alias "a", 0 0, v0x10ecc00_0;
v0x10ea670_0 .net "and_ab", 0 0, L_0x1167720; 1 drivers
v0x10ea6f0_0 .alias "b", 0 0, v0x10ecc80_0;
v0x10ea770_0 .net "nand_ab", 0 0, L_0x11675f0; 1 drivers
v0x10ea850_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10ea8d0_0 .alias "result", 0 0, v0x10ed0d0_0;
S_0x10e9e50 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10e9d60;
 .timescale 0 0;
L_0x1167870/d .functor NAND 1, L_0x1167720, v0x10be850_0, C4<1>, C4<1>;
L_0x1167870 .delay (20,20,20) L_0x1167870/d;
L_0x1167930/d .functor NOT 1, L_0x1167870, C4<0>, C4<0>, C4<0>;
L_0x1167930 .delay (10,10,10) L_0x1167930/d;
L_0x1167a60/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1167a60 .delay (10,10,10) L_0x1167a60/d;
L_0x1167b20/d .functor NAND 1, L_0x11675f0, L_0x1167a60, C4<1>, C4<1>;
L_0x1167b20 .delay (20,20,20) L_0x1167b20/d;
L_0x1167c70/d .functor NOT 1, L_0x1167b20, C4<0>, C4<0>, C4<0>;
L_0x1167c70 .delay (10,10,10) L_0x1167c70/d;
L_0x1167d60/d .functor NOR 1, L_0x1167c70, L_0x1167930, C4<0>, C4<0>;
L_0x1167d60 .delay (20,20,20) L_0x1167d60/d;
L_0x1167f00/d .functor NOT 1, L_0x1167d60, C4<0>, C4<0>, C4<0>;
L_0x1167f00 .delay (10,10,10) L_0x1167f00/d;
v0x10e9f40_0 .net "and_in0ncom", 0 0, L_0x1167c70; 1 drivers
v0x10e9fc0_0 .net "and_in1com", 0 0, L_0x1167930; 1 drivers
v0x10ea040_0 .alias "in0", 0 0, v0x10ea770_0;
v0x10ea0e0_0 .alias "in1", 0 0, v0x10ea670_0;
v0x10ea160_0 .net "nand_in0ncom", 0 0, L_0x1167b20; 1 drivers
v0x10ea200_0 .net "nand_in1com", 0 0, L_0x1167870; 1 drivers
v0x10ea2e0_0 .net "ncom", 0 0, L_0x1167a60; 1 drivers
v0x10ea380_0 .net "nor_wire", 0 0, L_0x1167d60; 1 drivers
v0x10ea420_0 .alias "result", 0 0, v0x10ed0d0_0;
v0x10ea4f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10e92c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10e6c10;
 .timescale 0 0;
L_0x1168030/d .functor NOR 1, L_0x1165640, L_0x116b210, C4<0>, C4<0>;
L_0x1168030 .delay (20,20,20) L_0x1168030/d;
L_0x1168160/d .functor NOT 1, L_0x1168030, C4<0>, C4<0>, C4<0>;
L_0x1168160 .delay (10,10,10) L_0x1168160/d;
v0x10e9a40_0 .alias "a", 0 0, v0x10ecc00_0;
v0x10e9ac0_0 .alias "b", 0 0, v0x10ecc80_0;
v0x10e9b60_0 .net "nor_ab", 0 0, L_0x1168030; 1 drivers
v0x10e9be0_0 .net "or_ab", 0 0, L_0x1168160; 1 drivers
v0x10e9c60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10e9ce0_0 .alias "result", 0 0, v0x10ed250_0;
S_0x10e93b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10e92c0;
 .timescale 0 0;
L_0x11682b0/d .functor NAND 1, L_0x1168160, v0x10be850_0, C4<1>, C4<1>;
L_0x11682b0 .delay (20,20,20) L_0x11682b0/d;
L_0x1168370/d .functor NOT 1, L_0x11682b0, C4<0>, C4<0>, C4<0>;
L_0x1168370 .delay (10,10,10) L_0x1168370/d;
L_0x11684a0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11684a0 .delay (10,10,10) L_0x11684a0/d;
L_0x1168560/d .functor NAND 1, L_0x1168030, L_0x11684a0, C4<1>, C4<1>;
L_0x1168560 .delay (20,20,20) L_0x1168560/d;
L_0x11686b0/d .functor NOT 1, L_0x1168560, C4<0>, C4<0>, C4<0>;
L_0x11686b0 .delay (10,10,10) L_0x11686b0/d;
L_0x11687a0/d .functor NOR 1, L_0x11686b0, L_0x1168370, C4<0>, C4<0>;
L_0x11687a0 .delay (20,20,20) L_0x11687a0/d;
L_0x1168940/d .functor NOT 1, L_0x11687a0, C4<0>, C4<0>, C4<0>;
L_0x1168940 .delay (10,10,10) L_0x1168940/d;
v0x10e94a0_0 .net "and_in0ncom", 0 0, L_0x11686b0; 1 drivers
v0x10e9520_0 .net "and_in1com", 0 0, L_0x1168370; 1 drivers
v0x10e95a0_0 .alias "in0", 0 0, v0x10e9b60_0;
v0x10e9620_0 .alias "in1", 0 0, v0x10e9be0_0;
v0x10e96a0_0 .net "nand_in0ncom", 0 0, L_0x1168560; 1 drivers
v0x10e9720_0 .net "nand_in1com", 0 0, L_0x11682b0; 1 drivers
v0x10e97a0_0 .net "ncom", 0 0, L_0x11684a0; 1 drivers
v0x10e9820_0 .net "nor_wire", 0 0, L_0x11687a0; 1 drivers
v0x10e98f0_0 .alias "result", 0 0, v0x10ed250_0;
v0x10e99c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10e6d00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10e6c10;
 .timescale 0 0;
v0x10e8b10_0 .alias "in0", 0 0, v0x10ecfc0_0;
v0x10e8bc0_0 .alias "in1", 0 0, v0x10ed360_0;
v0x10e8c70_0 .alias "in2", 0 0, v0x10ed0d0_0;
v0x10e8d20_0 .alias "in3", 0 0, v0x10ed250_0;
v0x10e8e00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10e8eb0_0 .alias "result", 0 0, v0x10ece10_0;
v0x10e8f30_0 .net "sel0", 0 0, L_0x116aa60; 1 drivers
v0x10e8fb0_0 .net "sel1", 0 0, L_0x116ab00; 1 drivers
v0x10e9030_0 .net "sel2", 0 0, L_0x116ac30; 1 drivers
v0x10e90e0_0 .net "w0", 0 0, L_0x1169100; 1 drivers
v0x10e91c0_0 .net "w1", 0 0, L_0x1169880; 1 drivers
v0x10e9240_0 .net "w2", 0 0, L_0x116a0d0; 1 drivers
S_0x10e83c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10e6d00;
 .timescale 0 0;
L_0x1168a70/d .functor NAND 1, L_0x11674a0, L_0x116aa60, C4<1>, C4<1>;
L_0x1168a70 .delay (20,20,20) L_0x1168a70/d;
L_0x1168b30/d .functor NOT 1, L_0x1168a70, C4<0>, C4<0>, C4<0>;
L_0x1168b30 .delay (10,10,10) L_0x1168b30/d;
L_0x1168c60/d .functor NOT 1, L_0x116aa60, C4<0>, C4<0>, C4<0>;
L_0x1168c60 .delay (10,10,10) L_0x1168c60/d;
L_0x1168db0/d .functor NAND 1, L_0x11667a0, L_0x1168c60, C4<1>, C4<1>;
L_0x1168db0 .delay (20,20,20) L_0x1168db0/d;
L_0x1168e70/d .functor NOT 1, L_0x1168db0, C4<0>, C4<0>, C4<0>;
L_0x1168e70 .delay (10,10,10) L_0x1168e70/d;
L_0x1168f60/d .functor NOR 1, L_0x1168e70, L_0x1168b30, C4<0>, C4<0>;
L_0x1168f60 .delay (20,20,20) L_0x1168f60/d;
L_0x1169100/d .functor NOT 1, L_0x1168f60, C4<0>, C4<0>, C4<0>;
L_0x1169100 .delay (10,10,10) L_0x1169100/d;
v0x10e84b0_0 .net "and_in0ncom", 0 0, L_0x1168e70; 1 drivers
v0x10e8570_0 .net "and_in1com", 0 0, L_0x1168b30; 1 drivers
v0x10e8610_0 .alias "in0", 0 0, v0x10ecfc0_0;
v0x10e86b0_0 .alias "in1", 0 0, v0x10ed360_0;
v0x10e8730_0 .net "nand_in0ncom", 0 0, L_0x1168db0; 1 drivers
v0x10e87d0_0 .net "nand_in1com", 0 0, L_0x1168a70; 1 drivers
v0x10e8870_0 .net "ncom", 0 0, L_0x1168c60; 1 drivers
v0x10e8910_0 .net "nor_wire", 0 0, L_0x1168f60; 1 drivers
v0x10e89b0_0 .alias "result", 0 0, v0x10e90e0_0;
v0x10e8a30_0 .alias "sel0", 0 0, v0x10e8f30_0;
S_0x10e7c70 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10e6d00;
 .timescale 0 0;
L_0x1169230/d .functor NAND 1, L_0x1168940, L_0x116aa60, C4<1>, C4<1>;
L_0x1169230 .delay (20,20,20) L_0x1169230/d;
L_0x11692f0/d .functor NOT 1, L_0x1169230, C4<0>, C4<0>, C4<0>;
L_0x11692f0 .delay (10,10,10) L_0x11692f0/d;
L_0x1169420/d .functor NOT 1, L_0x116aa60, C4<0>, C4<0>, C4<0>;
L_0x1169420 .delay (10,10,10) L_0x1169420/d;
L_0x11694e0/d .functor NAND 1, L_0x1167f00, L_0x1169420, C4<1>, C4<1>;
L_0x11694e0 .delay (20,20,20) L_0x11694e0/d;
L_0x11695f0/d .functor NOT 1, L_0x11694e0, C4<0>, C4<0>, C4<0>;
L_0x11695f0 .delay (10,10,10) L_0x11695f0/d;
L_0x11696e0/d .functor NOR 1, L_0x11695f0, L_0x11692f0, C4<0>, C4<0>;
L_0x11696e0 .delay (20,20,20) L_0x11696e0/d;
L_0x1169880/d .functor NOT 1, L_0x11696e0, C4<0>, C4<0>, C4<0>;
L_0x1169880 .delay (10,10,10) L_0x1169880/d;
v0x10e7d60_0 .net "and_in0ncom", 0 0, L_0x11695f0; 1 drivers
v0x10e7e20_0 .net "and_in1com", 0 0, L_0x11692f0; 1 drivers
v0x10e7ec0_0 .alias "in0", 0 0, v0x10ed0d0_0;
v0x10e7f60_0 .alias "in1", 0 0, v0x10ed250_0;
v0x10e7fe0_0 .net "nand_in0ncom", 0 0, L_0x11694e0; 1 drivers
v0x10e8080_0 .net "nand_in1com", 0 0, L_0x1169230; 1 drivers
v0x10e8120_0 .net "ncom", 0 0, L_0x1169420; 1 drivers
v0x10e81c0_0 .net "nor_wire", 0 0, L_0x11696e0; 1 drivers
v0x10e8260_0 .alias "result", 0 0, v0x10e91c0_0;
v0x10e82e0_0 .alias "sel0", 0 0, v0x10e8f30_0;
S_0x10e7520 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10e6d00;
 .timescale 0 0;
L_0x11699b0/d .functor NAND 1, L_0x1169880, L_0x116ab00, C4<1>, C4<1>;
L_0x11699b0 .delay (20,20,20) L_0x11699b0/d;
L_0x1169b00/d .functor NOT 1, L_0x11699b0, C4<0>, C4<0>, C4<0>;
L_0x1169b00 .delay (10,10,10) L_0x1169b00/d;
L_0x1169c30/d .functor NOT 1, L_0x116ab00, C4<0>, C4<0>, C4<0>;
L_0x1169c30 .delay (10,10,10) L_0x1169c30/d;
L_0x1169cf0/d .functor NAND 1, L_0x1169100, L_0x1169c30, C4<1>, C4<1>;
L_0x1169cf0 .delay (20,20,20) L_0x1169cf0/d;
L_0x1169e40/d .functor NOT 1, L_0x1169cf0, C4<0>, C4<0>, C4<0>;
L_0x1169e40 .delay (10,10,10) L_0x1169e40/d;
L_0x1169f30/d .functor NOR 1, L_0x1169e40, L_0x1169b00, C4<0>, C4<0>;
L_0x1169f30 .delay (20,20,20) L_0x1169f30/d;
L_0x116a0d0/d .functor NOT 1, L_0x1169f30, C4<0>, C4<0>, C4<0>;
L_0x116a0d0 .delay (10,10,10) L_0x116a0d0/d;
v0x10e7610_0 .net "and_in0ncom", 0 0, L_0x1169e40; 1 drivers
v0x10e76d0_0 .net "and_in1com", 0 0, L_0x1169b00; 1 drivers
v0x10e7770_0 .alias "in0", 0 0, v0x10e90e0_0;
v0x10e7810_0 .alias "in1", 0 0, v0x10e91c0_0;
v0x10e7890_0 .net "nand_in0ncom", 0 0, L_0x1169cf0; 1 drivers
v0x10e7930_0 .net "nand_in1com", 0 0, L_0x11699b0; 1 drivers
v0x10e79d0_0 .net "ncom", 0 0, L_0x1169c30; 1 drivers
v0x10e7a70_0 .net "nor_wire", 0 0, L_0x1169f30; 1 drivers
v0x10e7b10_0 .alias "result", 0 0, v0x10e9240_0;
v0x10e7b90_0 .alias "sel0", 0 0, v0x10e8fb0_0;
S_0x10e6df0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10e6d00;
 .timescale 0 0;
L_0x116a200/d .functor NAND 1, C4<0>, L_0x116ac30, C4<1>, C4<1>;
L_0x116a200 .delay (20,20,20) L_0x116a200/d;
L_0x116a360/d .functor NOT 1, L_0x116a200, C4<0>, C4<0>, C4<0>;
L_0x116a360 .delay (10,10,10) L_0x116a360/d;
L_0x116a490/d .functor NOT 1, L_0x116ac30, C4<0>, C4<0>, C4<0>;
L_0x116a490 .delay (10,10,10) L_0x116a490/d;
L_0x116a550/d .functor NAND 1, L_0x116a0d0, L_0x116a490, C4<1>, C4<1>;
L_0x116a550 .delay (20,20,20) L_0x116a550/d;
L_0x116a6a0/d .functor NOT 1, L_0x116a550, C4<0>, C4<0>, C4<0>;
L_0x116a6a0 .delay (10,10,10) L_0x116a6a0/d;
L_0x116a790/d .functor NOR 1, L_0x116a6a0, L_0x116a360, C4<0>, C4<0>;
L_0x116a790 .delay (20,20,20) L_0x116a790/d;
L_0x116a930/d .functor NOT 1, L_0x116a790, C4<0>, C4<0>, C4<0>;
L_0x116a930 .delay (10,10,10) L_0x116a930/d;
v0x10e6ee0_0 .net "and_in0ncom", 0 0, L_0x116a6a0; 1 drivers
v0x10e6f60_0 .net "and_in1com", 0 0, L_0x116a360; 1 drivers
v0x10e7000_0 .alias "in0", 0 0, v0x10e9240_0;
v0x10e70a0_0 .alias "in1", 0 0, v0x10e8e00_0;
v0x10e7120_0 .net "nand_in0ncom", 0 0, L_0x116a550; 1 drivers
v0x10e71c0_0 .net "nand_in1com", 0 0, L_0x116a200; 1 drivers
v0x10e72a0_0 .net "ncom", 0 0, L_0x116a490; 1 drivers
v0x10e7340_0 .net "nor_wire", 0 0, L_0x116a790; 1 drivers
v0x10e73e0_0 .alias "result", 0 0, v0x10ece10_0;
v0x10e7480_0 .alias "sel0", 0 0, v0x10e9030_0;
S_0x10e0160 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10deb58 .param/l "i" 2 105, +C4<01000>;
S_0x10e0290 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10e0160;
 .timescale 0 0;
L_0x11656e0/d .functor NOT 1, L_0x1170cb0, C4<0>, C4<0>, C4<0>;
L_0x11656e0 .delay (10,10,10) L_0x11656e0/d;
v0x10e5fe0_0 .net "carryin", 0 0, L_0x1170fc0; 1 drivers
v0x10e6080_0 .net "carryout", 0 0, L_0x116cbb0; 1 drivers
v0x10e6100_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10e6180_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10e6200_0 .net "notB", 0 0, L_0x11656e0; 1 drivers
v0x10e6280_0 .net "operandA", 0 0, L_0x1170de0; 1 drivers
v0x10e6300_0 .net "operandB", 0 0, L_0x1170cb0; 1 drivers
v0x10e6410_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10e6490_0 .net "result", 0 0, L_0x11706a0; 1 drivers
v0x10e6560_0 .net "trueB", 0 0, L_0x116b9f0; 1 drivers
v0x10e6640_0 .net "wAddSub", 0 0, L_0x116c510; 1 drivers
v0x10e6750_0 .net "wNandAnd", 0 0, L_0x116dc70; 1 drivers
v0x10e68d0_0 .net "wNorOr", 0 0, L_0x116e6b0; 1 drivers
v0x10e69e0_0 .net "wXor", 0 0, L_0x116d210; 1 drivers
L_0x11707d0 .part v0x1125020_0, 0, 1;
L_0x1170870 .part v0x1125020_0, 1, 1;
L_0x11709a0 .part v0x1125020_0, 2, 1;
S_0x10e5810 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10e0290;
 .timescale 0 0;
L_0x1154580/d .functor NAND 1, L_0x11656e0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1154580 .delay (20,20,20) L_0x1154580/d;
L_0x116b500/d .functor NOT 1, L_0x1154580, C4<0>, C4<0>, C4<0>;
L_0x116b500 .delay (10,10,10) L_0x116b500/d;
L_0x116b5e0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x116b5e0 .delay (10,10,10) L_0x116b5e0/d;
L_0x116b6a0/d .functor NAND 1, L_0x1170cb0, L_0x116b5e0, C4<1>, C4<1>;
L_0x116b6a0 .delay (20,20,20) L_0x116b6a0/d;
L_0x116b760/d .functor NOT 1, L_0x116b6a0, C4<0>, C4<0>, C4<0>;
L_0x116b760 .delay (10,10,10) L_0x116b760/d;
L_0x116b850/d .functor NOR 1, L_0x116b760, L_0x116b500, C4<0>, C4<0>;
L_0x116b850 .delay (20,20,20) L_0x116b850/d;
L_0x116b9f0/d .functor NOT 1, L_0x116b850, C4<0>, C4<0>, C4<0>;
L_0x116b9f0 .delay (10,10,10) L_0x116b9f0/d;
v0x10e5900_0 .net "and_in0ncom", 0 0, L_0x116b760; 1 drivers
v0x10e59c0_0 .net "and_in1com", 0 0, L_0x116b500; 1 drivers
v0x10e5a60_0 .alias "in0", 0 0, v0x10e6300_0;
v0x10e5ae0_0 .alias "in1", 0 0, v0x10e6200_0;
v0x10e5b60_0 .net "nand_in0ncom", 0 0, L_0x116b6a0; 1 drivers
v0x10e5c00_0 .net "nand_in1com", 0 0, L_0x1154580; 1 drivers
v0x10e5ca0_0 .net "ncom", 0 0, L_0x116b5e0; 1 drivers
v0x10e5d40_0 .net "nor_wire", 0 0, L_0x116b850; 1 drivers
v0x10e5e30_0 .alias "result", 0 0, v0x10e6560_0;
v0x10e5f00_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10e4520 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10e0290;
 .timescale 0 0;
L_0x116c620/d .functor NAND 1, L_0x1170de0, L_0x116b9f0, C4<1>, C4<1>;
L_0x116c620 .delay (20,20,20) L_0x116c620/d;
L_0x116c790/d .functor NOT 1, L_0x116c620, C4<0>, C4<0>, C4<0>;
L_0x116c790 .delay (10,10,10) L_0x116c790/d;
L_0x116c8a0/d .functor NAND 1, L_0x1170fc0, L_0x116bf70, C4<1>, C4<1>;
L_0x116c8a0 .delay (20,20,20) L_0x116c8a0/d;
L_0x116c960/d .functor NOT 1, L_0x116c8a0, C4<0>, C4<0>, C4<0>;
L_0x116c960 .delay (10,10,10) L_0x116c960/d;
L_0x116ca70/d .functor NOR 1, L_0x116c960, L_0x116c790, C4<0>, C4<0>;
L_0x116ca70 .delay (20,20,20) L_0x116ca70/d;
L_0x116cbb0/d .functor NOT 1, L_0x116ca70, C4<0>, C4<0>, C4<0>;
L_0x116cbb0 .delay (10,10,10) L_0x116cbb0/d;
v0x10e5100_0 .alias "a", 0 0, v0x10e6280_0;
v0x10e5210_0 .net "and_ab", 0 0, L_0x116c790; 1 drivers
v0x10e52b0_0 .net "and_xor_ab_c", 0 0, L_0x116c960; 1 drivers
v0x10e5350_0 .alias "b", 0 0, v0x10e6560_0;
v0x10e53d0_0 .alias "carryin", 0 0, v0x10e5fe0_0;
v0x10e5450_0 .alias "carryout", 0 0, v0x10e6080_0;
v0x10e5510_0 .net "nand_ab", 0 0, L_0x116c620; 1 drivers
v0x10e5590_0 .net "nand_xor_ab_c", 0 0, L_0x116c8a0; 1 drivers
v0x10e5610_0 .net "nco", 0 0, L_0x116ca70; 1 drivers
v0x10e56b0_0 .alias "sum", 0 0, v0x10e6640_0;
v0x10e5790_0 .net "xor_ab", 0 0, L_0x116bf70; 1 drivers
S_0x10e4bb0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10e4520;
 .timescale 0 0;
L_0x116bb60/d .functor NAND 1, L_0x1170de0, L_0x116b9f0, C4<1>, C4<1>;
L_0x116bb60 .delay (20,20,20) L_0x116bb60/d;
L_0x116bc20/d .functor NOR 1, L_0x1170de0, L_0x116b9f0, C4<0>, C4<0>;
L_0x116bc20 .delay (20,20,20) L_0x116bc20/d;
L_0x116bd00/d .functor NOT 1, L_0x116bc20, C4<0>, C4<0>, C4<0>;
L_0x116bd00 .delay (10,10,10) L_0x116bd00/d;
L_0x116be10/d .functor NAND 1, L_0x116bd00, L_0x116bb60, C4<1>, C4<1>;
L_0x116be10 .delay (20,20,20) L_0x116be10/d;
L_0x116bf70/d .functor NOT 1, L_0x116be10, C4<0>, C4<0>, C4<0>;
L_0x116bf70 .delay (10,10,10) L_0x116bf70/d;
v0x10e4ca0_0 .alias "a", 0 0, v0x10e6280_0;
v0x10e4d40_0 .alias "b", 0 0, v0x10e6560_0;
v0x10e4de0_0 .net "nand_ab", 0 0, L_0x116bb60; 1 drivers
v0x10e4e80_0 .net "nor_ab", 0 0, L_0x116bc20; 1 drivers
v0x10e4f00_0 .net "nxor_ab", 0 0, L_0x116be10; 1 drivers
v0x10e4fa0_0 .net "or_ab", 0 0, L_0x116bd00; 1 drivers
v0x10e5080_0 .alias "result", 0 0, v0x10e5790_0;
S_0x10e4610 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10e4520;
 .timescale 0 0;
L_0x116c080/d .functor NAND 1, L_0x116bf70, L_0x1170fc0, C4<1>, C4<1>;
L_0x116c080 .delay (20,20,20) L_0x116c080/d;
L_0x116c1d0/d .functor NOR 1, L_0x116bf70, L_0x1170fc0, C4<0>, C4<0>;
L_0x116c1d0 .delay (20,20,20) L_0x116c1d0/d;
L_0x116c340/d .functor NOT 1, L_0x116c1d0, C4<0>, C4<0>, C4<0>;
L_0x116c340 .delay (10,10,10) L_0x116c340/d;
L_0x116c400/d .functor NAND 1, L_0x116c340, L_0x116c080, C4<1>, C4<1>;
L_0x116c400 .delay (20,20,20) L_0x116c400/d;
L_0x116c510/d .functor NOT 1, L_0x116c400, C4<0>, C4<0>, C4<0>;
L_0x116c510 .delay (10,10,10) L_0x116c510/d;
v0x10e4700_0 .alias "a", 0 0, v0x10e5790_0;
v0x10e47a0_0 .alias "b", 0 0, v0x10e5fe0_0;
v0x10e4840_0 .net "nand_ab", 0 0, L_0x116c080; 1 drivers
v0x10e48e0_0 .net "nor_ab", 0 0, L_0x116c1d0; 1 drivers
v0x10e4960_0 .net "nxor_ab", 0 0, L_0x116c400; 1 drivers
v0x10e4a00_0 .net "or_ab", 0 0, L_0x116c340; 1 drivers
v0x10e4ae0_0 .alias "result", 0 0, v0x10e6640_0;
S_0x10e3fd0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10e0290;
 .timescale 0 0;
L_0x116cd70/d .functor NAND 1, L_0x1170de0, L_0x1170cb0, C4<1>, C4<1>;
L_0x116cd70 .delay (20,20,20) L_0x116cd70/d;
L_0x116ce30/d .functor NOR 1, L_0x1170de0, L_0x1170cb0, C4<0>, C4<0>;
L_0x116ce30 .delay (20,20,20) L_0x116ce30/d;
L_0x116cfc0/d .functor NOT 1, L_0x116ce30, C4<0>, C4<0>, C4<0>;
L_0x116cfc0 .delay (10,10,10) L_0x116cfc0/d;
L_0x116d0b0/d .functor NAND 1, L_0x116cfc0, L_0x116cd70, C4<1>, C4<1>;
L_0x116d0b0 .delay (20,20,20) L_0x116d0b0/d;
L_0x116d210/d .functor NOT 1, L_0x116d0b0, C4<0>, C4<0>, C4<0>;
L_0x116d210 .delay (10,10,10) L_0x116d210/d;
v0x10e40c0_0 .alias "a", 0 0, v0x10e6280_0;
v0x10e4140_0 .alias "b", 0 0, v0x10e6300_0;
v0x10e4210_0 .net "nand_ab", 0 0, L_0x116cd70; 1 drivers
v0x10e4290_0 .net "nor_ab", 0 0, L_0x116ce30; 1 drivers
v0x10e4310_0 .net "nxor_ab", 0 0, L_0x116d0b0; 1 drivers
v0x10e4390_0 .net "or_ab", 0 0, L_0x116cfc0; 1 drivers
v0x10e4450_0 .alias "result", 0 0, v0x10e69e0_0;
S_0x10e33e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10e0290;
 .timescale 0 0;
L_0x116d360/d .functor NAND 1, L_0x1170de0, L_0x1170cb0, C4<1>, C4<1>;
L_0x116d360 .delay (20,20,20) L_0x116d360/d;
L_0x116d490/d .functor NOT 1, L_0x116d360, C4<0>, C4<0>, C4<0>;
L_0x116d490 .delay (10,10,10) L_0x116d490/d;
v0x10e3c50_0 .alias "a", 0 0, v0x10e6280_0;
v0x10e3cf0_0 .net "and_ab", 0 0, L_0x116d490; 1 drivers
v0x10e3d70_0 .alias "b", 0 0, v0x10e6300_0;
v0x10e3df0_0 .net "nand_ab", 0 0, L_0x116d360; 1 drivers
v0x10e3ed0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10e3f50_0 .alias "result", 0 0, v0x10e6750_0;
S_0x10e34d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10e33e0;
 .timescale 0 0;
L_0x116d5e0/d .functor NAND 1, L_0x116d490, v0x10be850_0, C4<1>, C4<1>;
L_0x116d5e0 .delay (20,20,20) L_0x116d5e0/d;
L_0x116d6a0/d .functor NOT 1, L_0x116d5e0, C4<0>, C4<0>, C4<0>;
L_0x116d6a0 .delay (10,10,10) L_0x116d6a0/d;
L_0x116d7d0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x116d7d0 .delay (10,10,10) L_0x116d7d0/d;
L_0x116d890/d .functor NAND 1, L_0x116d360, L_0x116d7d0, C4<1>, C4<1>;
L_0x116d890 .delay (20,20,20) L_0x116d890/d;
L_0x116d9e0/d .functor NOT 1, L_0x116d890, C4<0>, C4<0>, C4<0>;
L_0x116d9e0 .delay (10,10,10) L_0x116d9e0/d;
L_0x116dad0/d .functor NOR 1, L_0x116d9e0, L_0x116d6a0, C4<0>, C4<0>;
L_0x116dad0 .delay (20,20,20) L_0x116dad0/d;
L_0x116dc70/d .functor NOT 1, L_0x116dad0, C4<0>, C4<0>, C4<0>;
L_0x116dc70 .delay (10,10,10) L_0x116dc70/d;
v0x10e35c0_0 .net "and_in0ncom", 0 0, L_0x116d9e0; 1 drivers
v0x10e3640_0 .net "and_in1com", 0 0, L_0x116d6a0; 1 drivers
v0x10e36c0_0 .alias "in0", 0 0, v0x10e3df0_0;
v0x10e3760_0 .alias "in1", 0 0, v0x10e3cf0_0;
v0x10e37e0_0 .net "nand_in0ncom", 0 0, L_0x116d890; 1 drivers
v0x10e3880_0 .net "nand_in1com", 0 0, L_0x116d5e0; 1 drivers
v0x10e3960_0 .net "ncom", 0 0, L_0x116d7d0; 1 drivers
v0x10e3a00_0 .net "nor_wire", 0 0, L_0x116dad0; 1 drivers
v0x10e3aa0_0 .alias "result", 0 0, v0x10e6750_0;
v0x10e3b70_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10e2940 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10e0290;
 .timescale 0 0;
L_0x116dda0/d .functor NOR 1, L_0x1170de0, L_0x1170cb0, C4<0>, C4<0>;
L_0x116dda0 .delay (20,20,20) L_0x116dda0/d;
L_0x116ded0/d .functor NOT 1, L_0x116dda0, C4<0>, C4<0>, C4<0>;
L_0x116ded0 .delay (10,10,10) L_0x116ded0/d;
v0x10e30c0_0 .alias "a", 0 0, v0x10e6280_0;
v0x10e3140_0 .alias "b", 0 0, v0x10e6300_0;
v0x10e31e0_0 .net "nor_ab", 0 0, L_0x116dda0; 1 drivers
v0x10e3260_0 .net "or_ab", 0 0, L_0x116ded0; 1 drivers
v0x10e32e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10e3360_0 .alias "result", 0 0, v0x10e68d0_0;
S_0x10e2a30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10e2940;
 .timescale 0 0;
L_0x116e020/d .functor NAND 1, L_0x116ded0, v0x10be850_0, C4<1>, C4<1>;
L_0x116e020 .delay (20,20,20) L_0x116e020/d;
L_0x116e0e0/d .functor NOT 1, L_0x116e020, C4<0>, C4<0>, C4<0>;
L_0x116e0e0 .delay (10,10,10) L_0x116e0e0/d;
L_0x116e210/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x116e210 .delay (10,10,10) L_0x116e210/d;
L_0x116e2d0/d .functor NAND 1, L_0x116dda0, L_0x116e210, C4<1>, C4<1>;
L_0x116e2d0 .delay (20,20,20) L_0x116e2d0/d;
L_0x116e420/d .functor NOT 1, L_0x116e2d0, C4<0>, C4<0>, C4<0>;
L_0x116e420 .delay (10,10,10) L_0x116e420/d;
L_0x116e510/d .functor NOR 1, L_0x116e420, L_0x116e0e0, C4<0>, C4<0>;
L_0x116e510 .delay (20,20,20) L_0x116e510/d;
L_0x116e6b0/d .functor NOT 1, L_0x116e510, C4<0>, C4<0>, C4<0>;
L_0x116e6b0 .delay (10,10,10) L_0x116e6b0/d;
v0x10e2b20_0 .net "and_in0ncom", 0 0, L_0x116e420; 1 drivers
v0x10e2ba0_0 .net "and_in1com", 0 0, L_0x116e0e0; 1 drivers
v0x10e2c20_0 .alias "in0", 0 0, v0x10e31e0_0;
v0x10e2ca0_0 .alias "in1", 0 0, v0x10e3260_0;
v0x10e2d20_0 .net "nand_in0ncom", 0 0, L_0x116e2d0; 1 drivers
v0x10e2da0_0 .net "nand_in1com", 0 0, L_0x116e020; 1 drivers
v0x10e2e20_0 .net "ncom", 0 0, L_0x116e210; 1 drivers
v0x10e2ea0_0 .net "nor_wire", 0 0, L_0x116e510; 1 drivers
v0x10e2f70_0 .alias "result", 0 0, v0x10e68d0_0;
v0x10e3040_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10e0380 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10e0290;
 .timescale 0 0;
v0x10e2190_0 .alias "in0", 0 0, v0x10e6640_0;
v0x10e2240_0 .alias "in1", 0 0, v0x10e69e0_0;
v0x10e22f0_0 .alias "in2", 0 0, v0x10e6750_0;
v0x10e23a0_0 .alias "in3", 0 0, v0x10e68d0_0;
v0x10e2480_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10e2530_0 .alias "result", 0 0, v0x10e6490_0;
v0x10e25b0_0 .net "sel0", 0 0, L_0x11707d0; 1 drivers
v0x10e2630_0 .net "sel1", 0 0, L_0x1170870; 1 drivers
v0x10e26b0_0 .net "sel2", 0 0, L_0x11709a0; 1 drivers
v0x10e2760_0 .net "w0", 0 0, L_0x116ee70; 1 drivers
v0x10e2840_0 .net "w1", 0 0, L_0x116f5f0; 1 drivers
v0x10e28c0_0 .net "w2", 0 0, L_0x116fe40; 1 drivers
S_0x10e1a40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10e0380;
 .timescale 0 0;
L_0x116e7e0/d .functor NAND 1, L_0x116d210, L_0x11707d0, C4<1>, C4<1>;
L_0x116e7e0 .delay (20,20,20) L_0x116e7e0/d;
L_0x116e8a0/d .functor NOT 1, L_0x116e7e0, C4<0>, C4<0>, C4<0>;
L_0x116e8a0 .delay (10,10,10) L_0x116e8a0/d;
L_0x116e9d0/d .functor NOT 1, L_0x11707d0, C4<0>, C4<0>, C4<0>;
L_0x116e9d0 .delay (10,10,10) L_0x116e9d0/d;
L_0x116eb20/d .functor NAND 1, L_0x116c510, L_0x116e9d0, C4<1>, C4<1>;
L_0x116eb20 .delay (20,20,20) L_0x116eb20/d;
L_0x116ebe0/d .functor NOT 1, L_0x116eb20, C4<0>, C4<0>, C4<0>;
L_0x116ebe0 .delay (10,10,10) L_0x116ebe0/d;
L_0x116ecd0/d .functor NOR 1, L_0x116ebe0, L_0x116e8a0, C4<0>, C4<0>;
L_0x116ecd0 .delay (20,20,20) L_0x116ecd0/d;
L_0x116ee70/d .functor NOT 1, L_0x116ecd0, C4<0>, C4<0>, C4<0>;
L_0x116ee70 .delay (10,10,10) L_0x116ee70/d;
v0x10e1b30_0 .net "and_in0ncom", 0 0, L_0x116ebe0; 1 drivers
v0x10e1bf0_0 .net "and_in1com", 0 0, L_0x116e8a0; 1 drivers
v0x10e1c90_0 .alias "in0", 0 0, v0x10e6640_0;
v0x10e1d30_0 .alias "in1", 0 0, v0x10e69e0_0;
v0x10e1db0_0 .net "nand_in0ncom", 0 0, L_0x116eb20; 1 drivers
v0x10e1e50_0 .net "nand_in1com", 0 0, L_0x116e7e0; 1 drivers
v0x10e1ef0_0 .net "ncom", 0 0, L_0x116e9d0; 1 drivers
v0x10e1f90_0 .net "nor_wire", 0 0, L_0x116ecd0; 1 drivers
v0x10e2030_0 .alias "result", 0 0, v0x10e2760_0;
v0x10e20b0_0 .alias "sel0", 0 0, v0x10e25b0_0;
S_0x10e12f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10e0380;
 .timescale 0 0;
L_0x116efa0/d .functor NAND 1, L_0x116e6b0, L_0x11707d0, C4<1>, C4<1>;
L_0x116efa0 .delay (20,20,20) L_0x116efa0/d;
L_0x116f060/d .functor NOT 1, L_0x116efa0, C4<0>, C4<0>, C4<0>;
L_0x116f060 .delay (10,10,10) L_0x116f060/d;
L_0x116f190/d .functor NOT 1, L_0x11707d0, C4<0>, C4<0>, C4<0>;
L_0x116f190 .delay (10,10,10) L_0x116f190/d;
L_0x116f250/d .functor NAND 1, L_0x116dc70, L_0x116f190, C4<1>, C4<1>;
L_0x116f250 .delay (20,20,20) L_0x116f250/d;
L_0x116f360/d .functor NOT 1, L_0x116f250, C4<0>, C4<0>, C4<0>;
L_0x116f360 .delay (10,10,10) L_0x116f360/d;
L_0x116f450/d .functor NOR 1, L_0x116f360, L_0x116f060, C4<0>, C4<0>;
L_0x116f450 .delay (20,20,20) L_0x116f450/d;
L_0x116f5f0/d .functor NOT 1, L_0x116f450, C4<0>, C4<0>, C4<0>;
L_0x116f5f0 .delay (10,10,10) L_0x116f5f0/d;
v0x10e13e0_0 .net "and_in0ncom", 0 0, L_0x116f360; 1 drivers
v0x10e14a0_0 .net "and_in1com", 0 0, L_0x116f060; 1 drivers
v0x10e1540_0 .alias "in0", 0 0, v0x10e6750_0;
v0x10e15e0_0 .alias "in1", 0 0, v0x10e68d0_0;
v0x10e1660_0 .net "nand_in0ncom", 0 0, L_0x116f250; 1 drivers
v0x10e1700_0 .net "nand_in1com", 0 0, L_0x116efa0; 1 drivers
v0x10e17a0_0 .net "ncom", 0 0, L_0x116f190; 1 drivers
v0x10e1840_0 .net "nor_wire", 0 0, L_0x116f450; 1 drivers
v0x10e18e0_0 .alias "result", 0 0, v0x10e2840_0;
v0x10e1960_0 .alias "sel0", 0 0, v0x10e25b0_0;
S_0x10e0ba0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10e0380;
 .timescale 0 0;
L_0x116f720/d .functor NAND 1, L_0x116f5f0, L_0x1170870, C4<1>, C4<1>;
L_0x116f720 .delay (20,20,20) L_0x116f720/d;
L_0x116f870/d .functor NOT 1, L_0x116f720, C4<0>, C4<0>, C4<0>;
L_0x116f870 .delay (10,10,10) L_0x116f870/d;
L_0x116f9a0/d .functor NOT 1, L_0x1170870, C4<0>, C4<0>, C4<0>;
L_0x116f9a0 .delay (10,10,10) L_0x116f9a0/d;
L_0x116fa60/d .functor NAND 1, L_0x116ee70, L_0x116f9a0, C4<1>, C4<1>;
L_0x116fa60 .delay (20,20,20) L_0x116fa60/d;
L_0x116fbb0/d .functor NOT 1, L_0x116fa60, C4<0>, C4<0>, C4<0>;
L_0x116fbb0 .delay (10,10,10) L_0x116fbb0/d;
L_0x116fca0/d .functor NOR 1, L_0x116fbb0, L_0x116f870, C4<0>, C4<0>;
L_0x116fca0 .delay (20,20,20) L_0x116fca0/d;
L_0x116fe40/d .functor NOT 1, L_0x116fca0, C4<0>, C4<0>, C4<0>;
L_0x116fe40 .delay (10,10,10) L_0x116fe40/d;
v0x10e0c90_0 .net "and_in0ncom", 0 0, L_0x116fbb0; 1 drivers
v0x10e0d50_0 .net "and_in1com", 0 0, L_0x116f870; 1 drivers
v0x10e0df0_0 .alias "in0", 0 0, v0x10e2760_0;
v0x10e0e90_0 .alias "in1", 0 0, v0x10e2840_0;
v0x10e0f10_0 .net "nand_in0ncom", 0 0, L_0x116fa60; 1 drivers
v0x10e0fb0_0 .net "nand_in1com", 0 0, L_0x116f720; 1 drivers
v0x10e1050_0 .net "ncom", 0 0, L_0x116f9a0; 1 drivers
v0x10e10f0_0 .net "nor_wire", 0 0, L_0x116fca0; 1 drivers
v0x10e1190_0 .alias "result", 0 0, v0x10e28c0_0;
v0x10e1210_0 .alias "sel0", 0 0, v0x10e2630_0;
S_0x10e0470 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10e0380;
 .timescale 0 0;
L_0x116ff70/d .functor NAND 1, C4<0>, L_0x11709a0, C4<1>, C4<1>;
L_0x116ff70 .delay (20,20,20) L_0x116ff70/d;
L_0x11700d0/d .functor NOT 1, L_0x116ff70, C4<0>, C4<0>, C4<0>;
L_0x11700d0 .delay (10,10,10) L_0x11700d0/d;
L_0x1170200/d .functor NOT 1, L_0x11709a0, C4<0>, C4<0>, C4<0>;
L_0x1170200 .delay (10,10,10) L_0x1170200/d;
L_0x11702c0/d .functor NAND 1, L_0x116fe40, L_0x1170200, C4<1>, C4<1>;
L_0x11702c0 .delay (20,20,20) L_0x11702c0/d;
L_0x1170410/d .functor NOT 1, L_0x11702c0, C4<0>, C4<0>, C4<0>;
L_0x1170410 .delay (10,10,10) L_0x1170410/d;
L_0x1170500/d .functor NOR 1, L_0x1170410, L_0x11700d0, C4<0>, C4<0>;
L_0x1170500 .delay (20,20,20) L_0x1170500/d;
L_0x11706a0/d .functor NOT 1, L_0x1170500, C4<0>, C4<0>, C4<0>;
L_0x11706a0 .delay (10,10,10) L_0x11706a0/d;
v0x10e0560_0 .net "and_in0ncom", 0 0, L_0x1170410; 1 drivers
v0x10e05e0_0 .net "and_in1com", 0 0, L_0x11700d0; 1 drivers
v0x10e0680_0 .alias "in0", 0 0, v0x10e28c0_0;
v0x10e0720_0 .alias "in1", 0 0, v0x10e2480_0;
v0x10e07a0_0 .net "nand_in0ncom", 0 0, L_0x11702c0; 1 drivers
v0x10e0840_0 .net "nand_in1com", 0 0, L_0x116ff70; 1 drivers
v0x10e0920_0 .net "ncom", 0 0, L_0x1170200; 1 drivers
v0x10e09c0_0 .net "nor_wire", 0 0, L_0x1170500; 1 drivers
v0x10e0a60_0 .alias "result", 0 0, v0x10e6490_0;
v0x10e0b00_0 .alias "sel0", 0 0, v0x10e26b0_0;
S_0x10d97e0 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10d81b8 .param/l "i" 2 105, +C4<01001>;
S_0x10d9910 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10d97e0;
 .timescale 0 0;
L_0x11651a0/d .functor NOT 1, L_0x1171310, C4<0>, C4<0>, C4<0>;
L_0x11651a0 .delay (10,10,10) L_0x11651a0/d;
v0x10df660_0 .net "carryin", 0 0, L_0x1176b50; 1 drivers
v0x10df700_0 .net "carryout", 0 0, L_0x11728b0; 1 drivers
v0x10df780_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10df800_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10df880_0 .net "notB", 0 0, L_0x11651a0; 1 drivers
v0x10df900_0 .net "operandA", 0 0, L_0x1171270; 1 drivers
v0x10df980_0 .net "operandB", 0 0, L_0x1171310; 1 drivers
v0x10dfa90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10dfb10_0 .net "result", 0 0, L_0x11763a0; 1 drivers
v0x10dfbe0_0 .net "trueB", 0 0, L_0x11716f0; 1 drivers
v0x10dfcc0_0 .net "wAddSub", 0 0, L_0x1172210; 1 drivers
v0x10dfdd0_0 .net "wNandAnd", 0 0, L_0x1173970; 1 drivers
v0x10dff50_0 .net "wNorOr", 0 0, L_0x11743b0; 1 drivers
v0x10e0060_0 .net "wXor", 0 0, L_0x1172f10; 1 drivers
L_0x11764d0 .part v0x1125020_0, 0, 1;
L_0x1176570 .part v0x1125020_0, 1, 1;
L_0x11766a0 .part v0x1125020_0, 2, 1;
S_0x10dee90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10d9910;
 .timescale 0 0;
L_0x1170d70/d .functor NAND 1, L_0x11651a0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1170d70 .delay (20,20,20) L_0x1170d70/d;
L_0x115a2b0/d .functor NOT 1, L_0x1170d70, C4<0>, C4<0>, C4<0>;
L_0x115a2b0 .delay (10,10,10) L_0x115a2b0/d;
L_0x1170ee0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1170ee0 .delay (10,10,10) L_0x1170ee0/d;
L_0x11713c0/d .functor NAND 1, L_0x1171310, L_0x1170ee0, C4<1>, C4<1>;
L_0x11713c0 .delay (20,20,20) L_0x11713c0/d;
L_0x1171460/d .functor NOT 1, L_0x11713c0, C4<0>, C4<0>, C4<0>;
L_0x1171460 .delay (10,10,10) L_0x1171460/d;
L_0x1171550/d .functor NOR 1, L_0x1171460, L_0x115a2b0, C4<0>, C4<0>;
L_0x1171550 .delay (20,20,20) L_0x1171550/d;
L_0x11716f0/d .functor NOT 1, L_0x1171550, C4<0>, C4<0>, C4<0>;
L_0x11716f0 .delay (10,10,10) L_0x11716f0/d;
v0x10def80_0 .net "and_in0ncom", 0 0, L_0x1171460; 1 drivers
v0x10df040_0 .net "and_in1com", 0 0, L_0x115a2b0; 1 drivers
v0x10df0e0_0 .alias "in0", 0 0, v0x10df980_0;
v0x10df160_0 .alias "in1", 0 0, v0x10df880_0;
v0x10df1e0_0 .net "nand_in0ncom", 0 0, L_0x11713c0; 1 drivers
v0x10df280_0 .net "nand_in1com", 0 0, L_0x1170d70; 1 drivers
v0x10df320_0 .net "ncom", 0 0, L_0x1170ee0; 1 drivers
v0x10df3c0_0 .net "nor_wire", 0 0, L_0x1171550; 1 drivers
v0x10df4b0_0 .alias "result", 0 0, v0x10dfbe0_0;
v0x10df580_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10ddba0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10d9910;
 .timescale 0 0;
L_0x1172320/d .functor NAND 1, L_0x1171270, L_0x11716f0, C4<1>, C4<1>;
L_0x1172320 .delay (20,20,20) L_0x1172320/d;
L_0x1172490/d .functor NOT 1, L_0x1172320, C4<0>, C4<0>, C4<0>;
L_0x1172490 .delay (10,10,10) L_0x1172490/d;
L_0x11725a0/d .functor NAND 1, L_0x1176b50, L_0x1171c70, C4<1>, C4<1>;
L_0x11725a0 .delay (20,20,20) L_0x11725a0/d;
L_0x1172660/d .functor NOT 1, L_0x11725a0, C4<0>, C4<0>, C4<0>;
L_0x1172660 .delay (10,10,10) L_0x1172660/d;
L_0x1172770/d .functor NOR 1, L_0x1172660, L_0x1172490, C4<0>, C4<0>;
L_0x1172770 .delay (20,20,20) L_0x1172770/d;
L_0x11728b0/d .functor NOT 1, L_0x1172770, C4<0>, C4<0>, C4<0>;
L_0x11728b0 .delay (10,10,10) L_0x11728b0/d;
v0x10de780_0 .alias "a", 0 0, v0x10df900_0;
v0x10de890_0 .net "and_ab", 0 0, L_0x1172490; 1 drivers
v0x10de930_0 .net "and_xor_ab_c", 0 0, L_0x1172660; 1 drivers
v0x10de9d0_0 .alias "b", 0 0, v0x10dfbe0_0;
v0x10dea50_0 .alias "carryin", 0 0, v0x10df660_0;
v0x10dead0_0 .alias "carryout", 0 0, v0x10df700_0;
v0x10deb90_0 .net "nand_ab", 0 0, L_0x1172320; 1 drivers
v0x10dec10_0 .net "nand_xor_ab_c", 0 0, L_0x11725a0; 1 drivers
v0x10dec90_0 .net "nco", 0 0, L_0x1172770; 1 drivers
v0x10ded30_0 .alias "sum", 0 0, v0x10dfcc0_0;
v0x10dee10_0 .net "xor_ab", 0 0, L_0x1171c70; 1 drivers
S_0x10de230 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10ddba0;
 .timescale 0 0;
L_0x1171860/d .functor NAND 1, L_0x1171270, L_0x11716f0, C4<1>, C4<1>;
L_0x1171860 .delay (20,20,20) L_0x1171860/d;
L_0x1171920/d .functor NOR 1, L_0x1171270, L_0x11716f0, C4<0>, C4<0>;
L_0x1171920 .delay (20,20,20) L_0x1171920/d;
L_0x1171a00/d .functor NOT 1, L_0x1171920, C4<0>, C4<0>, C4<0>;
L_0x1171a00 .delay (10,10,10) L_0x1171a00/d;
L_0x1171b10/d .functor NAND 1, L_0x1171a00, L_0x1171860, C4<1>, C4<1>;
L_0x1171b10 .delay (20,20,20) L_0x1171b10/d;
L_0x1171c70/d .functor NOT 1, L_0x1171b10, C4<0>, C4<0>, C4<0>;
L_0x1171c70 .delay (10,10,10) L_0x1171c70/d;
v0x10de320_0 .alias "a", 0 0, v0x10df900_0;
v0x10de3c0_0 .alias "b", 0 0, v0x10dfbe0_0;
v0x10de460_0 .net "nand_ab", 0 0, L_0x1171860; 1 drivers
v0x10de500_0 .net "nor_ab", 0 0, L_0x1171920; 1 drivers
v0x10de580_0 .net "nxor_ab", 0 0, L_0x1171b10; 1 drivers
v0x10de620_0 .net "or_ab", 0 0, L_0x1171a00; 1 drivers
v0x10de700_0 .alias "result", 0 0, v0x10dee10_0;
S_0x10ddc90 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10ddba0;
 .timescale 0 0;
L_0x1171d80/d .functor NAND 1, L_0x1171c70, L_0x1176b50, C4<1>, C4<1>;
L_0x1171d80 .delay (20,20,20) L_0x1171d80/d;
L_0x1171ed0/d .functor NOR 1, L_0x1171c70, L_0x1176b50, C4<0>, C4<0>;
L_0x1171ed0 .delay (20,20,20) L_0x1171ed0/d;
L_0x1172040/d .functor NOT 1, L_0x1171ed0, C4<0>, C4<0>, C4<0>;
L_0x1172040 .delay (10,10,10) L_0x1172040/d;
L_0x1172100/d .functor NAND 1, L_0x1172040, L_0x1171d80, C4<1>, C4<1>;
L_0x1172100 .delay (20,20,20) L_0x1172100/d;
L_0x1172210/d .functor NOT 1, L_0x1172100, C4<0>, C4<0>, C4<0>;
L_0x1172210 .delay (10,10,10) L_0x1172210/d;
v0x10ddd80_0 .alias "a", 0 0, v0x10dee10_0;
v0x10dde20_0 .alias "b", 0 0, v0x10df660_0;
v0x10ddec0_0 .net "nand_ab", 0 0, L_0x1171d80; 1 drivers
v0x10ddf60_0 .net "nor_ab", 0 0, L_0x1171ed0; 1 drivers
v0x10ddfe0_0 .net "nxor_ab", 0 0, L_0x1172100; 1 drivers
v0x10de080_0 .net "or_ab", 0 0, L_0x1172040; 1 drivers
v0x10de160_0 .alias "result", 0 0, v0x10dfcc0_0;
S_0x10dd650 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10d9910;
 .timescale 0 0;
L_0x1172a70/d .functor NAND 1, L_0x1171270, L_0x1171310, C4<1>, C4<1>;
L_0x1172a70 .delay (20,20,20) L_0x1172a70/d;
L_0x1172b30/d .functor NOR 1, L_0x1171270, L_0x1171310, C4<0>, C4<0>;
L_0x1172b30 .delay (20,20,20) L_0x1172b30/d;
L_0x1172cc0/d .functor NOT 1, L_0x1172b30, C4<0>, C4<0>, C4<0>;
L_0x1172cc0 .delay (10,10,10) L_0x1172cc0/d;
L_0x1172db0/d .functor NAND 1, L_0x1172cc0, L_0x1172a70, C4<1>, C4<1>;
L_0x1172db0 .delay (20,20,20) L_0x1172db0/d;
L_0x1172f10/d .functor NOT 1, L_0x1172db0, C4<0>, C4<0>, C4<0>;
L_0x1172f10 .delay (10,10,10) L_0x1172f10/d;
v0x10dd740_0 .alias "a", 0 0, v0x10df900_0;
v0x10dd7c0_0 .alias "b", 0 0, v0x10df980_0;
v0x10dd890_0 .net "nand_ab", 0 0, L_0x1172a70; 1 drivers
v0x10dd910_0 .net "nor_ab", 0 0, L_0x1172b30; 1 drivers
v0x10dd990_0 .net "nxor_ab", 0 0, L_0x1172db0; 1 drivers
v0x10dda10_0 .net "or_ab", 0 0, L_0x1172cc0; 1 drivers
v0x10ddad0_0 .alias "result", 0 0, v0x10e0060_0;
S_0x10dca60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10d9910;
 .timescale 0 0;
L_0x1173060/d .functor NAND 1, L_0x1171270, L_0x1171310, C4<1>, C4<1>;
L_0x1173060 .delay (20,20,20) L_0x1173060/d;
L_0x1173190/d .functor NOT 1, L_0x1173060, C4<0>, C4<0>, C4<0>;
L_0x1173190 .delay (10,10,10) L_0x1173190/d;
v0x10dd2d0_0 .alias "a", 0 0, v0x10df900_0;
v0x10dd370_0 .net "and_ab", 0 0, L_0x1173190; 1 drivers
v0x10dd3f0_0 .alias "b", 0 0, v0x10df980_0;
v0x10dd470_0 .net "nand_ab", 0 0, L_0x1173060; 1 drivers
v0x10dd550_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10dd5d0_0 .alias "result", 0 0, v0x10dfdd0_0;
S_0x10dcb50 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10dca60;
 .timescale 0 0;
L_0x11732e0/d .functor NAND 1, L_0x1173190, v0x10be850_0, C4<1>, C4<1>;
L_0x11732e0 .delay (20,20,20) L_0x11732e0/d;
L_0x11733a0/d .functor NOT 1, L_0x11732e0, C4<0>, C4<0>, C4<0>;
L_0x11733a0 .delay (10,10,10) L_0x11733a0/d;
L_0x11734d0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11734d0 .delay (10,10,10) L_0x11734d0/d;
L_0x1173590/d .functor NAND 1, L_0x1173060, L_0x11734d0, C4<1>, C4<1>;
L_0x1173590 .delay (20,20,20) L_0x1173590/d;
L_0x11736e0/d .functor NOT 1, L_0x1173590, C4<0>, C4<0>, C4<0>;
L_0x11736e0 .delay (10,10,10) L_0x11736e0/d;
L_0x11737d0/d .functor NOR 1, L_0x11736e0, L_0x11733a0, C4<0>, C4<0>;
L_0x11737d0 .delay (20,20,20) L_0x11737d0/d;
L_0x1173970/d .functor NOT 1, L_0x11737d0, C4<0>, C4<0>, C4<0>;
L_0x1173970 .delay (10,10,10) L_0x1173970/d;
v0x10dcc40_0 .net "and_in0ncom", 0 0, L_0x11736e0; 1 drivers
v0x10dccc0_0 .net "and_in1com", 0 0, L_0x11733a0; 1 drivers
v0x10dcd40_0 .alias "in0", 0 0, v0x10dd470_0;
v0x10dcde0_0 .alias "in1", 0 0, v0x10dd370_0;
v0x10dce60_0 .net "nand_in0ncom", 0 0, L_0x1173590; 1 drivers
v0x10dcf00_0 .net "nand_in1com", 0 0, L_0x11732e0; 1 drivers
v0x10dcfe0_0 .net "ncom", 0 0, L_0x11734d0; 1 drivers
v0x10dd080_0 .net "nor_wire", 0 0, L_0x11737d0; 1 drivers
v0x10dd120_0 .alias "result", 0 0, v0x10dfdd0_0;
v0x10dd1f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10dbfc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10d9910;
 .timescale 0 0;
L_0x1173aa0/d .functor NOR 1, L_0x1171270, L_0x1171310, C4<0>, C4<0>;
L_0x1173aa0 .delay (20,20,20) L_0x1173aa0/d;
L_0x1173bd0/d .functor NOT 1, L_0x1173aa0, C4<0>, C4<0>, C4<0>;
L_0x1173bd0 .delay (10,10,10) L_0x1173bd0/d;
v0x10dc740_0 .alias "a", 0 0, v0x10df900_0;
v0x10dc7c0_0 .alias "b", 0 0, v0x10df980_0;
v0x10dc860_0 .net "nor_ab", 0 0, L_0x1173aa0; 1 drivers
v0x10dc8e0_0 .net "or_ab", 0 0, L_0x1173bd0; 1 drivers
v0x10dc960_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10dc9e0_0 .alias "result", 0 0, v0x10dff50_0;
S_0x10dc0b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10dbfc0;
 .timescale 0 0;
L_0x1173d20/d .functor NAND 1, L_0x1173bd0, v0x10be850_0, C4<1>, C4<1>;
L_0x1173d20 .delay (20,20,20) L_0x1173d20/d;
L_0x1173de0/d .functor NOT 1, L_0x1173d20, C4<0>, C4<0>, C4<0>;
L_0x1173de0 .delay (10,10,10) L_0x1173de0/d;
L_0x1173f10/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1173f10 .delay (10,10,10) L_0x1173f10/d;
L_0x1173fd0/d .functor NAND 1, L_0x1173aa0, L_0x1173f10, C4<1>, C4<1>;
L_0x1173fd0 .delay (20,20,20) L_0x1173fd0/d;
L_0x1174120/d .functor NOT 1, L_0x1173fd0, C4<0>, C4<0>, C4<0>;
L_0x1174120 .delay (10,10,10) L_0x1174120/d;
L_0x1174210/d .functor NOR 1, L_0x1174120, L_0x1173de0, C4<0>, C4<0>;
L_0x1174210 .delay (20,20,20) L_0x1174210/d;
L_0x11743b0/d .functor NOT 1, L_0x1174210, C4<0>, C4<0>, C4<0>;
L_0x11743b0 .delay (10,10,10) L_0x11743b0/d;
v0x10dc1a0_0 .net "and_in0ncom", 0 0, L_0x1174120; 1 drivers
v0x10dc220_0 .net "and_in1com", 0 0, L_0x1173de0; 1 drivers
v0x10dc2a0_0 .alias "in0", 0 0, v0x10dc860_0;
v0x10dc320_0 .alias "in1", 0 0, v0x10dc8e0_0;
v0x10dc3a0_0 .net "nand_in0ncom", 0 0, L_0x1173fd0; 1 drivers
v0x10dc420_0 .net "nand_in1com", 0 0, L_0x1173d20; 1 drivers
v0x10dc4a0_0 .net "ncom", 0 0, L_0x1173f10; 1 drivers
v0x10dc520_0 .net "nor_wire", 0 0, L_0x1174210; 1 drivers
v0x10dc5f0_0 .alias "result", 0 0, v0x10dff50_0;
v0x10dc6c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10d9a00 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10d9910;
 .timescale 0 0;
v0x10db810_0 .alias "in0", 0 0, v0x10dfcc0_0;
v0x10db8c0_0 .alias "in1", 0 0, v0x10e0060_0;
v0x10db970_0 .alias "in2", 0 0, v0x10dfdd0_0;
v0x10dba20_0 .alias "in3", 0 0, v0x10dff50_0;
v0x10dbb00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10dbbb0_0 .alias "result", 0 0, v0x10dfb10_0;
v0x10dbc30_0 .net "sel0", 0 0, L_0x11764d0; 1 drivers
v0x10dbcb0_0 .net "sel1", 0 0, L_0x1176570; 1 drivers
v0x10dbd30_0 .net "sel2", 0 0, L_0x11766a0; 1 drivers
v0x10dbde0_0 .net "w0", 0 0, L_0x1174b70; 1 drivers
v0x10dbec0_0 .net "w1", 0 0, L_0x11752f0; 1 drivers
v0x10dbf40_0 .net "w2", 0 0, L_0x1175b40; 1 drivers
S_0x10db0c0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10d9a00;
 .timescale 0 0;
L_0x11744e0/d .functor NAND 1, L_0x1172f10, L_0x11764d0, C4<1>, C4<1>;
L_0x11744e0 .delay (20,20,20) L_0x11744e0/d;
L_0x11745a0/d .functor NOT 1, L_0x11744e0, C4<0>, C4<0>, C4<0>;
L_0x11745a0 .delay (10,10,10) L_0x11745a0/d;
L_0x11746d0/d .functor NOT 1, L_0x11764d0, C4<0>, C4<0>, C4<0>;
L_0x11746d0 .delay (10,10,10) L_0x11746d0/d;
L_0x1174820/d .functor NAND 1, L_0x1172210, L_0x11746d0, C4<1>, C4<1>;
L_0x1174820 .delay (20,20,20) L_0x1174820/d;
L_0x11748e0/d .functor NOT 1, L_0x1174820, C4<0>, C4<0>, C4<0>;
L_0x11748e0 .delay (10,10,10) L_0x11748e0/d;
L_0x11749d0/d .functor NOR 1, L_0x11748e0, L_0x11745a0, C4<0>, C4<0>;
L_0x11749d0 .delay (20,20,20) L_0x11749d0/d;
L_0x1174b70/d .functor NOT 1, L_0x11749d0, C4<0>, C4<0>, C4<0>;
L_0x1174b70 .delay (10,10,10) L_0x1174b70/d;
v0x10db1b0_0 .net "and_in0ncom", 0 0, L_0x11748e0; 1 drivers
v0x10db270_0 .net "and_in1com", 0 0, L_0x11745a0; 1 drivers
v0x10db310_0 .alias "in0", 0 0, v0x10dfcc0_0;
v0x10db3b0_0 .alias "in1", 0 0, v0x10e0060_0;
v0x10db430_0 .net "nand_in0ncom", 0 0, L_0x1174820; 1 drivers
v0x10db4d0_0 .net "nand_in1com", 0 0, L_0x11744e0; 1 drivers
v0x10db570_0 .net "ncom", 0 0, L_0x11746d0; 1 drivers
v0x10db610_0 .net "nor_wire", 0 0, L_0x11749d0; 1 drivers
v0x10db6b0_0 .alias "result", 0 0, v0x10dbde0_0;
v0x10db730_0 .alias "sel0", 0 0, v0x10dbc30_0;
S_0x10da970 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10d9a00;
 .timescale 0 0;
L_0x1174ca0/d .functor NAND 1, L_0x11743b0, L_0x11764d0, C4<1>, C4<1>;
L_0x1174ca0 .delay (20,20,20) L_0x1174ca0/d;
L_0x1174d60/d .functor NOT 1, L_0x1174ca0, C4<0>, C4<0>, C4<0>;
L_0x1174d60 .delay (10,10,10) L_0x1174d60/d;
L_0x1174e90/d .functor NOT 1, L_0x11764d0, C4<0>, C4<0>, C4<0>;
L_0x1174e90 .delay (10,10,10) L_0x1174e90/d;
L_0x1174f50/d .functor NAND 1, L_0x1173970, L_0x1174e90, C4<1>, C4<1>;
L_0x1174f50 .delay (20,20,20) L_0x1174f50/d;
L_0x1175060/d .functor NOT 1, L_0x1174f50, C4<0>, C4<0>, C4<0>;
L_0x1175060 .delay (10,10,10) L_0x1175060/d;
L_0x1175150/d .functor NOR 1, L_0x1175060, L_0x1174d60, C4<0>, C4<0>;
L_0x1175150 .delay (20,20,20) L_0x1175150/d;
L_0x11752f0/d .functor NOT 1, L_0x1175150, C4<0>, C4<0>, C4<0>;
L_0x11752f0 .delay (10,10,10) L_0x11752f0/d;
v0x10daa60_0 .net "and_in0ncom", 0 0, L_0x1175060; 1 drivers
v0x10dab20_0 .net "and_in1com", 0 0, L_0x1174d60; 1 drivers
v0x10dabc0_0 .alias "in0", 0 0, v0x10dfdd0_0;
v0x10dac60_0 .alias "in1", 0 0, v0x10dff50_0;
v0x10dace0_0 .net "nand_in0ncom", 0 0, L_0x1174f50; 1 drivers
v0x10dad80_0 .net "nand_in1com", 0 0, L_0x1174ca0; 1 drivers
v0x10dae20_0 .net "ncom", 0 0, L_0x1174e90; 1 drivers
v0x10daec0_0 .net "nor_wire", 0 0, L_0x1175150; 1 drivers
v0x10daf60_0 .alias "result", 0 0, v0x10dbec0_0;
v0x10dafe0_0 .alias "sel0", 0 0, v0x10dbc30_0;
S_0x10da220 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10d9a00;
 .timescale 0 0;
L_0x1175420/d .functor NAND 1, L_0x11752f0, L_0x1176570, C4<1>, C4<1>;
L_0x1175420 .delay (20,20,20) L_0x1175420/d;
L_0x1175570/d .functor NOT 1, L_0x1175420, C4<0>, C4<0>, C4<0>;
L_0x1175570 .delay (10,10,10) L_0x1175570/d;
L_0x11756a0/d .functor NOT 1, L_0x1176570, C4<0>, C4<0>, C4<0>;
L_0x11756a0 .delay (10,10,10) L_0x11756a0/d;
L_0x1175760/d .functor NAND 1, L_0x1174b70, L_0x11756a0, C4<1>, C4<1>;
L_0x1175760 .delay (20,20,20) L_0x1175760/d;
L_0x11758b0/d .functor NOT 1, L_0x1175760, C4<0>, C4<0>, C4<0>;
L_0x11758b0 .delay (10,10,10) L_0x11758b0/d;
L_0x11759a0/d .functor NOR 1, L_0x11758b0, L_0x1175570, C4<0>, C4<0>;
L_0x11759a0 .delay (20,20,20) L_0x11759a0/d;
L_0x1175b40/d .functor NOT 1, L_0x11759a0, C4<0>, C4<0>, C4<0>;
L_0x1175b40 .delay (10,10,10) L_0x1175b40/d;
v0x10da310_0 .net "and_in0ncom", 0 0, L_0x11758b0; 1 drivers
v0x10da3d0_0 .net "and_in1com", 0 0, L_0x1175570; 1 drivers
v0x10da470_0 .alias "in0", 0 0, v0x10dbde0_0;
v0x10da510_0 .alias "in1", 0 0, v0x10dbec0_0;
v0x10da590_0 .net "nand_in0ncom", 0 0, L_0x1175760; 1 drivers
v0x10da630_0 .net "nand_in1com", 0 0, L_0x1175420; 1 drivers
v0x10da6d0_0 .net "ncom", 0 0, L_0x11756a0; 1 drivers
v0x10da770_0 .net "nor_wire", 0 0, L_0x11759a0; 1 drivers
v0x10da810_0 .alias "result", 0 0, v0x10dbf40_0;
v0x10da890_0 .alias "sel0", 0 0, v0x10dbcb0_0;
S_0x10d9af0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10d9a00;
 .timescale 0 0;
L_0x1175c70/d .functor NAND 1, C4<0>, L_0x11766a0, C4<1>, C4<1>;
L_0x1175c70 .delay (20,20,20) L_0x1175c70/d;
L_0x1175dd0/d .functor NOT 1, L_0x1175c70, C4<0>, C4<0>, C4<0>;
L_0x1175dd0 .delay (10,10,10) L_0x1175dd0/d;
L_0x1175f00/d .functor NOT 1, L_0x11766a0, C4<0>, C4<0>, C4<0>;
L_0x1175f00 .delay (10,10,10) L_0x1175f00/d;
L_0x1175fc0/d .functor NAND 1, L_0x1175b40, L_0x1175f00, C4<1>, C4<1>;
L_0x1175fc0 .delay (20,20,20) L_0x1175fc0/d;
L_0x1176110/d .functor NOT 1, L_0x1175fc0, C4<0>, C4<0>, C4<0>;
L_0x1176110 .delay (10,10,10) L_0x1176110/d;
L_0x1176200/d .functor NOR 1, L_0x1176110, L_0x1175dd0, C4<0>, C4<0>;
L_0x1176200 .delay (20,20,20) L_0x1176200/d;
L_0x11763a0/d .functor NOT 1, L_0x1176200, C4<0>, C4<0>, C4<0>;
L_0x11763a0 .delay (10,10,10) L_0x11763a0/d;
v0x10d9be0_0 .net "and_in0ncom", 0 0, L_0x1176110; 1 drivers
v0x10d9c60_0 .net "and_in1com", 0 0, L_0x1175dd0; 1 drivers
v0x10d9d00_0 .alias "in0", 0 0, v0x10dbf40_0;
v0x10d9da0_0 .alias "in1", 0 0, v0x10dbb00_0;
v0x10d9e20_0 .net "nand_in0ncom", 0 0, L_0x1175fc0; 1 drivers
v0x10d9ec0_0 .net "nand_in1com", 0 0, L_0x1175c70; 1 drivers
v0x10d9fa0_0 .net "ncom", 0 0, L_0x1175f00; 1 drivers
v0x10da040_0 .net "nor_wire", 0 0, L_0x1176200; 1 drivers
v0x10da0e0_0 .alias "result", 0 0, v0x10dfb10_0;
v0x10da180_0 .alias "sel0", 0 0, v0x10dbd30_0;
S_0x10d2e60 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10d1858 .param/l "i" 2 105, +C4<01010>;
S_0x10d2f90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10d2e60;
 .timescale 0 0;
L_0x1176bf0/d .functor NOT 1, L_0x117c610, C4<0>, C4<0>, C4<0>;
L_0x1176bf0 .delay (10,10,10) L_0x1176bf0/d;
v0x10d8ce0_0 .net "carryin", 0 0, L_0x117c6b0; 1 drivers
v0x10d8d80_0 .net "carryout", 0 0, L_0x1178480; 1 drivers
v0x10d8e00_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10d8e80_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10d8f00_0 .net "notB", 0 0, L_0x1176bf0; 1 drivers
v0x10d8f80_0 .net "operandA", 0 0, L_0x1176a80; 1 drivers
v0x10d9000_0 .net "operandB", 0 0, L_0x117c610; 1 drivers
v0x10d9110_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10d9190_0 .net "result", 0 0, L_0x117bf70; 1 drivers
v0x10d9260_0 .net "trueB", 0 0, L_0x11772c0; 1 drivers
v0x10d9340_0 .net "wAddSub", 0 0, L_0x1177de0; 1 drivers
v0x10d9450_0 .net "wNandAnd", 0 0, L_0x1179540; 1 drivers
v0x10d95d0_0 .net "wNorOr", 0 0, L_0x1179f80; 1 drivers
v0x10d96e0_0 .net "wXor", 0 0, L_0x1178ae0; 1 drivers
L_0x117bfd0 .part v0x1125020_0, 0, 1;
L_0x117c070 .part v0x1125020_0, 1, 1;
L_0x117c1a0 .part v0x1125020_0, 2, 1;
S_0x10d8510 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10d2f90;
 .timescale 0 0;
L_0x1176cf0/d .functor NAND 1, L_0x1176bf0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1176cf0 .delay (20,20,20) L_0x1176cf0/d;
L_0x1176dd0/d .functor NOT 1, L_0x1176cf0, C4<0>, C4<0>, C4<0>;
L_0x1176dd0 .delay (10,10,10) L_0x1176dd0/d;
L_0x1176eb0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1176eb0 .delay (10,10,10) L_0x1176eb0/d;
L_0x1176f70/d .functor NAND 1, L_0x117c610, L_0x1176eb0, C4<1>, C4<1>;
L_0x1176f70 .delay (20,20,20) L_0x1176f70/d;
L_0x1177030/d .functor NOT 1, L_0x1176f70, C4<0>, C4<0>, C4<0>;
L_0x1177030 .delay (10,10,10) L_0x1177030/d;
L_0x1177120/d .functor NOR 1, L_0x1177030, L_0x1176dd0, C4<0>, C4<0>;
L_0x1177120 .delay (20,20,20) L_0x1177120/d;
L_0x11772c0/d .functor NOT 1, L_0x1177120, C4<0>, C4<0>, C4<0>;
L_0x11772c0 .delay (10,10,10) L_0x11772c0/d;
v0x10d8600_0 .net "and_in0ncom", 0 0, L_0x1177030; 1 drivers
v0x10d86c0_0 .net "and_in1com", 0 0, L_0x1176dd0; 1 drivers
v0x10d8760_0 .alias "in0", 0 0, v0x10d9000_0;
v0x10d87e0_0 .alias "in1", 0 0, v0x10d8f00_0;
v0x10d8860_0 .net "nand_in0ncom", 0 0, L_0x1176f70; 1 drivers
v0x10d8900_0 .net "nand_in1com", 0 0, L_0x1176cf0; 1 drivers
v0x10d89a0_0 .net "ncom", 0 0, L_0x1176eb0; 1 drivers
v0x10d8a40_0 .net "nor_wire", 0 0, L_0x1177120; 1 drivers
v0x10d8b30_0 .alias "result", 0 0, v0x10d9260_0;
v0x10d8c00_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10d7220 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10d2f90;
 .timescale 0 0;
L_0x1177ef0/d .functor NAND 1, L_0x1176a80, L_0x11772c0, C4<1>, C4<1>;
L_0x1177ef0 .delay (20,20,20) L_0x1177ef0/d;
L_0x1178060/d .functor NOT 1, L_0x1177ef0, C4<0>, C4<0>, C4<0>;
L_0x1178060 .delay (10,10,10) L_0x1178060/d;
L_0x1178170/d .functor NAND 1, L_0x117c6b0, L_0x1177840, C4<1>, C4<1>;
L_0x1178170 .delay (20,20,20) L_0x1178170/d;
L_0x1178230/d .functor NOT 1, L_0x1178170, C4<0>, C4<0>, C4<0>;
L_0x1178230 .delay (10,10,10) L_0x1178230/d;
L_0x1178340/d .functor NOR 1, L_0x1178230, L_0x1178060, C4<0>, C4<0>;
L_0x1178340 .delay (20,20,20) L_0x1178340/d;
L_0x1178480/d .functor NOT 1, L_0x1178340, C4<0>, C4<0>, C4<0>;
L_0x1178480 .delay (10,10,10) L_0x1178480/d;
v0x10d7dc0_0 .alias "a", 0 0, v0x10d8f80_0;
v0x10d7ef0_0 .net "and_ab", 0 0, L_0x1178060; 1 drivers
v0x10d7f90_0 .net "and_xor_ab_c", 0 0, L_0x1178230; 1 drivers
v0x10d8030_0 .alias "b", 0 0, v0x10d9260_0;
v0x10d80b0_0 .alias "carryin", 0 0, v0x10d8ce0_0;
v0x10d8130_0 .alias "carryout", 0 0, v0x10d8d80_0;
v0x10d81f0_0 .net "nand_ab", 0 0, L_0x1177ef0; 1 drivers
v0x10d8270_0 .net "nand_xor_ab_c", 0 0, L_0x1178170; 1 drivers
v0x10d8310_0 .net "nco", 0 0, L_0x1178340; 1 drivers
v0x10d83b0_0 .alias "sum", 0 0, v0x10d9340_0;
v0x10d8490_0 .net "xor_ab", 0 0, L_0x1177840; 1 drivers
S_0x10d7870 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10d7220;
 .timescale 0 0;
L_0x1177430/d .functor NAND 1, L_0x1176a80, L_0x11772c0, C4<1>, C4<1>;
L_0x1177430 .delay (20,20,20) L_0x1177430/d;
L_0x11774f0/d .functor NOR 1, L_0x1176a80, L_0x11772c0, C4<0>, C4<0>;
L_0x11774f0 .delay (20,20,20) L_0x11774f0/d;
L_0x11775d0/d .functor NOT 1, L_0x11774f0, C4<0>, C4<0>, C4<0>;
L_0x11775d0 .delay (10,10,10) L_0x11775d0/d;
L_0x11776e0/d .functor NAND 1, L_0x11775d0, L_0x1177430, C4<1>, C4<1>;
L_0x11776e0 .delay (20,20,20) L_0x11776e0/d;
L_0x1177840/d .functor NOT 1, L_0x11776e0, C4<0>, C4<0>, C4<0>;
L_0x1177840 .delay (10,10,10) L_0x1177840/d;
v0x10d7960_0 .alias "a", 0 0, v0x10d8f80_0;
v0x10d7a00_0 .alias "b", 0 0, v0x10d9260_0;
v0x10d7aa0_0 .net "nand_ab", 0 0, L_0x1177430; 1 drivers
v0x10d7b40_0 .net "nor_ab", 0 0, L_0x11774f0; 1 drivers
v0x10d7bc0_0 .net "nxor_ab", 0 0, L_0x11776e0; 1 drivers
v0x10d7c60_0 .net "or_ab", 0 0, L_0x11775d0; 1 drivers
v0x10d7d40_0 .alias "result", 0 0, v0x10d8490_0;
S_0x10d7310 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10d7220;
 .timescale 0 0;
L_0x1177950/d .functor NAND 1, L_0x1177840, L_0x117c6b0, C4<1>, C4<1>;
L_0x1177950 .delay (20,20,20) L_0x1177950/d;
L_0x1177aa0/d .functor NOR 1, L_0x1177840, L_0x117c6b0, C4<0>, C4<0>;
L_0x1177aa0 .delay (20,20,20) L_0x1177aa0/d;
L_0x1177c10/d .functor NOT 1, L_0x1177aa0, C4<0>, C4<0>, C4<0>;
L_0x1177c10 .delay (10,10,10) L_0x1177c10/d;
L_0x1177cd0/d .functor NAND 1, L_0x1177c10, L_0x1177950, C4<1>, C4<1>;
L_0x1177cd0 .delay (20,20,20) L_0x1177cd0/d;
L_0x1177de0/d .functor NOT 1, L_0x1177cd0, C4<0>, C4<0>, C4<0>;
L_0x1177de0 .delay (10,10,10) L_0x1177de0/d;
v0x10d7400_0 .alias "a", 0 0, v0x10d8490_0;
v0x10d7480_0 .alias "b", 0 0, v0x10d8ce0_0;
v0x10d7500_0 .net "nand_ab", 0 0, L_0x1177950; 1 drivers
v0x10d75a0_0 .net "nor_ab", 0 0, L_0x1177aa0; 1 drivers
v0x10d7620_0 .net "nxor_ab", 0 0, L_0x1177cd0; 1 drivers
v0x10d76c0_0 .net "or_ab", 0 0, L_0x1177c10; 1 drivers
v0x10d77a0_0 .alias "result", 0 0, v0x10d9340_0;
S_0x10d6cd0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10d2f90;
 .timescale 0 0;
L_0x1178640/d .functor NAND 1, L_0x1176a80, L_0x117c610, C4<1>, C4<1>;
L_0x1178640 .delay (20,20,20) L_0x1178640/d;
L_0x1178700/d .functor NOR 1, L_0x1176a80, L_0x117c610, C4<0>, C4<0>;
L_0x1178700 .delay (20,20,20) L_0x1178700/d;
L_0x1178890/d .functor NOT 1, L_0x1178700, C4<0>, C4<0>, C4<0>;
L_0x1178890 .delay (10,10,10) L_0x1178890/d;
L_0x1178980/d .functor NAND 1, L_0x1178890, L_0x1178640, C4<1>, C4<1>;
L_0x1178980 .delay (20,20,20) L_0x1178980/d;
L_0x1178ae0/d .functor NOT 1, L_0x1178980, C4<0>, C4<0>, C4<0>;
L_0x1178ae0 .delay (10,10,10) L_0x1178ae0/d;
v0x10d6dc0_0 .alias "a", 0 0, v0x10d8f80_0;
v0x10d6e40_0 .alias "b", 0 0, v0x10d9000_0;
v0x10d6f10_0 .net "nand_ab", 0 0, L_0x1178640; 1 drivers
v0x10d6f90_0 .net "nor_ab", 0 0, L_0x1178700; 1 drivers
v0x10d7010_0 .net "nxor_ab", 0 0, L_0x1178980; 1 drivers
v0x10d7090_0 .net "or_ab", 0 0, L_0x1178890; 1 drivers
v0x10d7150_0 .alias "result", 0 0, v0x10d96e0_0;
S_0x10d60e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10d2f90;
 .timescale 0 0;
L_0x1178c30/d .functor NAND 1, L_0x1176a80, L_0x117c610, C4<1>, C4<1>;
L_0x1178c30 .delay (20,20,20) L_0x1178c30/d;
L_0x1178d60/d .functor NOT 1, L_0x1178c30, C4<0>, C4<0>, C4<0>;
L_0x1178d60 .delay (10,10,10) L_0x1178d60/d;
v0x10d6950_0 .alias "a", 0 0, v0x10d8f80_0;
v0x10d69f0_0 .net "and_ab", 0 0, L_0x1178d60; 1 drivers
v0x10d6a70_0 .alias "b", 0 0, v0x10d9000_0;
v0x10d6af0_0 .net "nand_ab", 0 0, L_0x1178c30; 1 drivers
v0x10d6bd0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10d6c50_0 .alias "result", 0 0, v0x10d9450_0;
S_0x10d61d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10d60e0;
 .timescale 0 0;
L_0x1178eb0/d .functor NAND 1, L_0x1178d60, v0x10be850_0, C4<1>, C4<1>;
L_0x1178eb0 .delay (20,20,20) L_0x1178eb0/d;
L_0x1178f70/d .functor NOT 1, L_0x1178eb0, C4<0>, C4<0>, C4<0>;
L_0x1178f70 .delay (10,10,10) L_0x1178f70/d;
L_0x11790a0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11790a0 .delay (10,10,10) L_0x11790a0/d;
L_0x1179160/d .functor NAND 1, L_0x1178c30, L_0x11790a0, C4<1>, C4<1>;
L_0x1179160 .delay (20,20,20) L_0x1179160/d;
L_0x11792b0/d .functor NOT 1, L_0x1179160, C4<0>, C4<0>, C4<0>;
L_0x11792b0 .delay (10,10,10) L_0x11792b0/d;
L_0x11793a0/d .functor NOR 1, L_0x11792b0, L_0x1178f70, C4<0>, C4<0>;
L_0x11793a0 .delay (20,20,20) L_0x11793a0/d;
L_0x1179540/d .functor NOT 1, L_0x11793a0, C4<0>, C4<0>, C4<0>;
L_0x1179540 .delay (10,10,10) L_0x1179540/d;
v0x10d62c0_0 .net "and_in0ncom", 0 0, L_0x11792b0; 1 drivers
v0x10d6340_0 .net "and_in1com", 0 0, L_0x1178f70; 1 drivers
v0x10d63c0_0 .alias "in0", 0 0, v0x10d6af0_0;
v0x10d6460_0 .alias "in1", 0 0, v0x10d69f0_0;
v0x10d64e0_0 .net "nand_in0ncom", 0 0, L_0x1179160; 1 drivers
v0x10d6580_0 .net "nand_in1com", 0 0, L_0x1178eb0; 1 drivers
v0x10d6660_0 .net "ncom", 0 0, L_0x11790a0; 1 drivers
v0x10d6700_0 .net "nor_wire", 0 0, L_0x11793a0; 1 drivers
v0x10d67a0_0 .alias "result", 0 0, v0x10d9450_0;
v0x10d6870_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10d5640 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10d2f90;
 .timescale 0 0;
L_0x1179670/d .functor NOR 1, L_0x1176a80, L_0x117c610, C4<0>, C4<0>;
L_0x1179670 .delay (20,20,20) L_0x1179670/d;
L_0x11797a0/d .functor NOT 1, L_0x1179670, C4<0>, C4<0>, C4<0>;
L_0x11797a0 .delay (10,10,10) L_0x11797a0/d;
v0x10d5dc0_0 .alias "a", 0 0, v0x10d8f80_0;
v0x10d5e40_0 .alias "b", 0 0, v0x10d9000_0;
v0x10d5ee0_0 .net "nor_ab", 0 0, L_0x1179670; 1 drivers
v0x10d5f60_0 .net "or_ab", 0 0, L_0x11797a0; 1 drivers
v0x10d5fe0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10d6060_0 .alias "result", 0 0, v0x10d95d0_0;
S_0x10d5730 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10d5640;
 .timescale 0 0;
L_0x11798f0/d .functor NAND 1, L_0x11797a0, v0x10be850_0, C4<1>, C4<1>;
L_0x11798f0 .delay (20,20,20) L_0x11798f0/d;
L_0x11799b0/d .functor NOT 1, L_0x11798f0, C4<0>, C4<0>, C4<0>;
L_0x11799b0 .delay (10,10,10) L_0x11799b0/d;
L_0x1179ae0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1179ae0 .delay (10,10,10) L_0x1179ae0/d;
L_0x1179ba0/d .functor NAND 1, L_0x1179670, L_0x1179ae0, C4<1>, C4<1>;
L_0x1179ba0 .delay (20,20,20) L_0x1179ba0/d;
L_0x1179cf0/d .functor NOT 1, L_0x1179ba0, C4<0>, C4<0>, C4<0>;
L_0x1179cf0 .delay (10,10,10) L_0x1179cf0/d;
L_0x1179de0/d .functor NOR 1, L_0x1179cf0, L_0x11799b0, C4<0>, C4<0>;
L_0x1179de0 .delay (20,20,20) L_0x1179de0/d;
L_0x1179f80/d .functor NOT 1, L_0x1179de0, C4<0>, C4<0>, C4<0>;
L_0x1179f80 .delay (10,10,10) L_0x1179f80/d;
v0x10d5820_0 .net "and_in0ncom", 0 0, L_0x1179cf0; 1 drivers
v0x10d58a0_0 .net "and_in1com", 0 0, L_0x11799b0; 1 drivers
v0x10d5920_0 .alias "in0", 0 0, v0x10d5ee0_0;
v0x10d59a0_0 .alias "in1", 0 0, v0x10d5f60_0;
v0x10d5a20_0 .net "nand_in0ncom", 0 0, L_0x1179ba0; 1 drivers
v0x10d5aa0_0 .net "nand_in1com", 0 0, L_0x11798f0; 1 drivers
v0x10d5b20_0 .net "ncom", 0 0, L_0x1179ae0; 1 drivers
v0x10d5ba0_0 .net "nor_wire", 0 0, L_0x1179de0; 1 drivers
v0x10d5c70_0 .alias "result", 0 0, v0x10d95d0_0;
v0x10d5d40_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10d3080 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10d2f90;
 .timescale 0 0;
v0x10d4e90_0 .alias "in0", 0 0, v0x10d9340_0;
v0x10d4f40_0 .alias "in1", 0 0, v0x10d96e0_0;
v0x10d4ff0_0 .alias "in2", 0 0, v0x10d9450_0;
v0x10d50a0_0 .alias "in3", 0 0, v0x10d95d0_0;
v0x10d5180_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10d5230_0 .alias "result", 0 0, v0x10d9190_0;
v0x10d52b0_0 .net "sel0", 0 0, L_0x117bfd0; 1 drivers
v0x10d5330_0 .net "sel1", 0 0, L_0x117c070; 1 drivers
v0x10d53b0_0 .net "sel2", 0 0, L_0x117c1a0; 1 drivers
v0x10d5460_0 .net "w0", 0 0, L_0x117a740; 1 drivers
v0x10d5540_0 .net "w1", 0 0, L_0x117aec0; 1 drivers
v0x10d55c0_0 .net "w2", 0 0, L_0x117b710; 1 drivers
S_0x10d4740 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10d3080;
 .timescale 0 0;
L_0x117a0b0/d .functor NAND 1, L_0x1178ae0, L_0x117bfd0, C4<1>, C4<1>;
L_0x117a0b0 .delay (20,20,20) L_0x117a0b0/d;
L_0x117a170/d .functor NOT 1, L_0x117a0b0, C4<0>, C4<0>, C4<0>;
L_0x117a170 .delay (10,10,10) L_0x117a170/d;
L_0x117a2a0/d .functor NOT 1, L_0x117bfd0, C4<0>, C4<0>, C4<0>;
L_0x117a2a0 .delay (10,10,10) L_0x117a2a0/d;
L_0x117a3f0/d .functor NAND 1, L_0x1177de0, L_0x117a2a0, C4<1>, C4<1>;
L_0x117a3f0 .delay (20,20,20) L_0x117a3f0/d;
L_0x117a4b0/d .functor NOT 1, L_0x117a3f0, C4<0>, C4<0>, C4<0>;
L_0x117a4b0 .delay (10,10,10) L_0x117a4b0/d;
L_0x117a5a0/d .functor NOR 1, L_0x117a4b0, L_0x117a170, C4<0>, C4<0>;
L_0x117a5a0 .delay (20,20,20) L_0x117a5a0/d;
L_0x117a740/d .functor NOT 1, L_0x117a5a0, C4<0>, C4<0>, C4<0>;
L_0x117a740 .delay (10,10,10) L_0x117a740/d;
v0x10d4830_0 .net "and_in0ncom", 0 0, L_0x117a4b0; 1 drivers
v0x10d48f0_0 .net "and_in1com", 0 0, L_0x117a170; 1 drivers
v0x10d4990_0 .alias "in0", 0 0, v0x10d9340_0;
v0x10d4a30_0 .alias "in1", 0 0, v0x10d96e0_0;
v0x10d4ab0_0 .net "nand_in0ncom", 0 0, L_0x117a3f0; 1 drivers
v0x10d4b50_0 .net "nand_in1com", 0 0, L_0x117a0b0; 1 drivers
v0x10d4bf0_0 .net "ncom", 0 0, L_0x117a2a0; 1 drivers
v0x10d4c90_0 .net "nor_wire", 0 0, L_0x117a5a0; 1 drivers
v0x10d4d30_0 .alias "result", 0 0, v0x10d5460_0;
v0x10d4db0_0 .alias "sel0", 0 0, v0x10d52b0_0;
S_0x10d3ff0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10d3080;
 .timescale 0 0;
L_0x117a870/d .functor NAND 1, L_0x1179f80, L_0x117bfd0, C4<1>, C4<1>;
L_0x117a870 .delay (20,20,20) L_0x117a870/d;
L_0x117a930/d .functor NOT 1, L_0x117a870, C4<0>, C4<0>, C4<0>;
L_0x117a930 .delay (10,10,10) L_0x117a930/d;
L_0x117aa60/d .functor NOT 1, L_0x117bfd0, C4<0>, C4<0>, C4<0>;
L_0x117aa60 .delay (10,10,10) L_0x117aa60/d;
L_0x117ab20/d .functor NAND 1, L_0x1179540, L_0x117aa60, C4<1>, C4<1>;
L_0x117ab20 .delay (20,20,20) L_0x117ab20/d;
L_0x117ac30/d .functor NOT 1, L_0x117ab20, C4<0>, C4<0>, C4<0>;
L_0x117ac30 .delay (10,10,10) L_0x117ac30/d;
L_0x117ad20/d .functor NOR 1, L_0x117ac30, L_0x117a930, C4<0>, C4<0>;
L_0x117ad20 .delay (20,20,20) L_0x117ad20/d;
L_0x117aec0/d .functor NOT 1, L_0x117ad20, C4<0>, C4<0>, C4<0>;
L_0x117aec0 .delay (10,10,10) L_0x117aec0/d;
v0x10d40e0_0 .net "and_in0ncom", 0 0, L_0x117ac30; 1 drivers
v0x10d41a0_0 .net "and_in1com", 0 0, L_0x117a930; 1 drivers
v0x10d4240_0 .alias "in0", 0 0, v0x10d9450_0;
v0x10d42e0_0 .alias "in1", 0 0, v0x10d95d0_0;
v0x10d4360_0 .net "nand_in0ncom", 0 0, L_0x117ab20; 1 drivers
v0x10d4400_0 .net "nand_in1com", 0 0, L_0x117a870; 1 drivers
v0x10d44a0_0 .net "ncom", 0 0, L_0x117aa60; 1 drivers
v0x10d4540_0 .net "nor_wire", 0 0, L_0x117ad20; 1 drivers
v0x10d45e0_0 .alias "result", 0 0, v0x10d5540_0;
v0x10d4660_0 .alias "sel0", 0 0, v0x10d52b0_0;
S_0x10d38a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10d3080;
 .timescale 0 0;
L_0x117aff0/d .functor NAND 1, L_0x117aec0, L_0x117c070, C4<1>, C4<1>;
L_0x117aff0 .delay (20,20,20) L_0x117aff0/d;
L_0x117b140/d .functor NOT 1, L_0x117aff0, C4<0>, C4<0>, C4<0>;
L_0x117b140 .delay (10,10,10) L_0x117b140/d;
L_0x117b270/d .functor NOT 1, L_0x117c070, C4<0>, C4<0>, C4<0>;
L_0x117b270 .delay (10,10,10) L_0x117b270/d;
L_0x117b330/d .functor NAND 1, L_0x117a740, L_0x117b270, C4<1>, C4<1>;
L_0x117b330 .delay (20,20,20) L_0x117b330/d;
L_0x117b480/d .functor NOT 1, L_0x117b330, C4<0>, C4<0>, C4<0>;
L_0x117b480 .delay (10,10,10) L_0x117b480/d;
L_0x117b570/d .functor NOR 1, L_0x117b480, L_0x117b140, C4<0>, C4<0>;
L_0x117b570 .delay (20,20,20) L_0x117b570/d;
L_0x117b710/d .functor NOT 1, L_0x117b570, C4<0>, C4<0>, C4<0>;
L_0x117b710 .delay (10,10,10) L_0x117b710/d;
v0x10d3990_0 .net "and_in0ncom", 0 0, L_0x117b480; 1 drivers
v0x10d3a50_0 .net "and_in1com", 0 0, L_0x117b140; 1 drivers
v0x10d3af0_0 .alias "in0", 0 0, v0x10d5460_0;
v0x10d3b90_0 .alias "in1", 0 0, v0x10d5540_0;
v0x10d3c10_0 .net "nand_in0ncom", 0 0, L_0x117b330; 1 drivers
v0x10d3cb0_0 .net "nand_in1com", 0 0, L_0x117aff0; 1 drivers
v0x10d3d50_0 .net "ncom", 0 0, L_0x117b270; 1 drivers
v0x10d3df0_0 .net "nor_wire", 0 0, L_0x117b570; 1 drivers
v0x10d3e90_0 .alias "result", 0 0, v0x10d55c0_0;
v0x10d3f10_0 .alias "sel0", 0 0, v0x10d5330_0;
S_0x10d3170 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10d3080;
 .timescale 0 0;
L_0x117b840/d .functor NAND 1, C4<0>, L_0x117c1a0, C4<1>, C4<1>;
L_0x117b840 .delay (20,20,20) L_0x117b840/d;
L_0x117b9a0/d .functor NOT 1, L_0x117b840, C4<0>, C4<0>, C4<0>;
L_0x117b9a0 .delay (10,10,10) L_0x117b9a0/d;
L_0x117bad0/d .functor NOT 1, L_0x117c1a0, C4<0>, C4<0>, C4<0>;
L_0x117bad0 .delay (10,10,10) L_0x117bad0/d;
L_0x117bb90/d .functor NAND 1, L_0x117b710, L_0x117bad0, C4<1>, C4<1>;
L_0x117bb90 .delay (20,20,20) L_0x117bb90/d;
L_0x117bce0/d .functor NOT 1, L_0x117bb90, C4<0>, C4<0>, C4<0>;
L_0x117bce0 .delay (10,10,10) L_0x117bce0/d;
L_0x117bdd0/d .functor NOR 1, L_0x117bce0, L_0x117b9a0, C4<0>, C4<0>;
L_0x117bdd0 .delay (20,20,20) L_0x117bdd0/d;
L_0x117bf70/d .functor NOT 1, L_0x117bdd0, C4<0>, C4<0>, C4<0>;
L_0x117bf70 .delay (10,10,10) L_0x117bf70/d;
v0x10d3260_0 .net "and_in0ncom", 0 0, L_0x117bce0; 1 drivers
v0x10d32e0_0 .net "and_in1com", 0 0, L_0x117b9a0; 1 drivers
v0x10d3380_0 .alias "in0", 0 0, v0x10d55c0_0;
v0x10d3420_0 .alias "in1", 0 0, v0x10d5180_0;
v0x10d34a0_0 .net "nand_in0ncom", 0 0, L_0x117bb90; 1 drivers
v0x10d3540_0 .net "nand_in1com", 0 0, L_0x117b840; 1 drivers
v0x10d3620_0 .net "ncom", 0 0, L_0x117bad0; 1 drivers
v0x10d36c0_0 .net "nor_wire", 0 0, L_0x117bdd0; 1 drivers
v0x10d3760_0 .alias "result", 0 0, v0x10d9190_0;
v0x10d3800_0 .alias "sel0", 0 0, v0x10d53b0_0;
S_0x10cc4e0 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10caed8 .param/l "i" 2 105, +C4<01011>;
S_0x10cc610 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10cc4e0;
 .timescale 0 0;
L_0x10e3e70/d .functor NOT 1, L_0x117c7f0, C4<0>, C4<0>, C4<0>;
L_0x10e3e70 .delay (10,10,10) L_0x10e3e70/d;
v0x10d2360_0 .net "carryin", 0 0, L_0x11822b0; 1 drivers
v0x10d2400_0 .net "carryout", 0 0, L_0x117dc00; 1 drivers
v0x10d2480_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10d2500_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10d2580_0 .net "notB", 0 0, L_0x10e3e70; 1 drivers
v0x10d2600_0 .net "operandA", 0 0, L_0x117c750; 1 drivers
v0x10d2680_0 .net "operandB", 0 0, L_0x117c7f0; 1 drivers
v0x10d2790_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10d2810_0 .net "result", 0 0, L_0x1181670; 1 drivers
v0x10d28e0_0 .net "trueB", 0 0, L_0x117cc60; 1 drivers
v0x10d29c0_0 .net "wAddSub", 0 0, L_0x117d5e0; 1 drivers
v0x10d2ad0_0 .net "wNandAnd", 0 0, L_0x117ec40; 1 drivers
v0x10d2c50_0 .net "wNorOr", 0 0, L_0x117f680; 1 drivers
v0x10d2d60_0 .net "wXor", 0 0, L_0x117e1e0; 1 drivers
L_0x11817a0 .part v0x1125020_0, 0, 1;
L_0x11250a0 .part v0x1125020_0, 1, 1;
L_0x11251d0 .part v0x1125020_0, 2, 1;
S_0x10d1b90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10cc610;
 .timescale 0 0;
L_0x10f1170/d .functor NAND 1, L_0x10e3e70, v0x1124fa0_0, C4<1>, C4<1>;
L_0x10f1170 .delay (20,20,20) L_0x10f1170/d;
L_0x117c4e0/d .functor NOT 1, L_0x10f1170, C4<0>, C4<0>, C4<0>;
L_0x117c4e0 .delay (10,10,10) L_0x117c4e0/d;
L_0x117c8f0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x117c8f0 .delay (10,10,10) L_0x117c8f0/d;
L_0x117c950/d .functor NAND 1, L_0x117c7f0, L_0x117c8f0, C4<1>, C4<1>;
L_0x117c950 .delay (20,20,20) L_0x117c950/d;
L_0x117c9f0/d .functor NOT 1, L_0x117c950, C4<0>, C4<0>, C4<0>;
L_0x117c9f0 .delay (10,10,10) L_0x117c9f0/d;
L_0x117cae0/d .functor NOR 1, L_0x117c9f0, L_0x117c4e0, C4<0>, C4<0>;
L_0x117cae0 .delay (20,20,20) L_0x117cae0/d;
L_0x117cc60/d .functor NOT 1, L_0x117cae0, C4<0>, C4<0>, C4<0>;
L_0x117cc60 .delay (10,10,10) L_0x117cc60/d;
v0x10d1c80_0 .net "and_in0ncom", 0 0, L_0x117c9f0; 1 drivers
v0x10d1d40_0 .net "and_in1com", 0 0, L_0x117c4e0; 1 drivers
v0x10d1de0_0 .alias "in0", 0 0, v0x10d2680_0;
v0x10d1e60_0 .alias "in1", 0 0, v0x10d2580_0;
v0x10d1ee0_0 .net "nand_in0ncom", 0 0, L_0x117c950; 1 drivers
v0x10d1f80_0 .net "nand_in1com", 0 0, L_0x10f1170; 1 drivers
v0x10d2020_0 .net "ncom", 0 0, L_0x117c8f0; 1 drivers
v0x10d20c0_0 .net "nor_wire", 0 0, L_0x117cae0; 1 drivers
v0x10d21b0_0 .alias "result", 0 0, v0x10d28e0_0;
v0x10d2280_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10d08a0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10cc610;
 .timescale 0 0;
L_0x117d6d0/d .functor NAND 1, L_0x117c750, L_0x117cc60, C4<1>, C4<1>;
L_0x117d6d0 .delay (20,20,20) L_0x117d6d0/d;
L_0x117d840/d .functor NOT 1, L_0x117d6d0, C4<0>, C4<0>, C4<0>;
L_0x117d840 .delay (10,10,10) L_0x117d840/d;
L_0x117d930/d .functor NAND 1, L_0x11822b0, L_0x117d100, C4<1>, C4<1>;
L_0x117d930 .delay (20,20,20) L_0x117d930/d;
L_0x117d9d0/d .functor NOT 1, L_0x117d930, C4<0>, C4<0>, C4<0>;
L_0x117d9d0 .delay (10,10,10) L_0x117d9d0/d;
L_0x117dac0/d .functor NOR 1, L_0x117d9d0, L_0x117d840, C4<0>, C4<0>;
L_0x117dac0 .delay (20,20,20) L_0x117dac0/d;
L_0x117dc00/d .functor NOT 1, L_0x117dac0, C4<0>, C4<0>, C4<0>;
L_0x117dc00 .delay (10,10,10) L_0x117dc00/d;
v0x10d1480_0 .alias "a", 0 0, v0x10d2600_0;
v0x10d1590_0 .net "and_ab", 0 0, L_0x117d840; 1 drivers
v0x10d1630_0 .net "and_xor_ab_c", 0 0, L_0x117d9d0; 1 drivers
v0x10d16d0_0 .alias "b", 0 0, v0x10d28e0_0;
v0x10d1750_0 .alias "carryin", 0 0, v0x10d2360_0;
v0x10d17d0_0 .alias "carryout", 0 0, v0x10d2400_0;
v0x10d1890_0 .net "nand_ab", 0 0, L_0x117d6d0; 1 drivers
v0x10d1910_0 .net "nand_xor_ab_c", 0 0, L_0x117d930; 1 drivers
v0x10d1990_0 .net "nco", 0 0, L_0x117dac0; 1 drivers
v0x10d1a30_0 .alias "sum", 0 0, v0x10d29c0_0;
v0x10d1b10_0 .net "xor_ab", 0 0, L_0x117d100; 1 drivers
S_0x10d0f30 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10d08a0;
 .timescale 0 0;
L_0x117cd90/d .functor NAND 1, L_0x117c750, L_0x117cc60, C4<1>, C4<1>;
L_0x117cd90 .delay (20,20,20) L_0x117cd90/d;
L_0x117ce30/d .functor NOR 1, L_0x117c750, L_0x117cc60, C4<0>, C4<0>;
L_0x117ce30 .delay (20,20,20) L_0x117ce30/d;
L_0x117ced0/d .functor NOT 1, L_0x117ce30, C4<0>, C4<0>, C4<0>;
L_0x117ced0 .delay (10,10,10) L_0x117ced0/d;
L_0x117cfc0/d .functor NAND 1, L_0x117ced0, L_0x117cd90, C4<1>, C4<1>;
L_0x117cfc0 .delay (20,20,20) L_0x117cfc0/d;
L_0x117d100/d .functor NOT 1, L_0x117cfc0, C4<0>, C4<0>, C4<0>;
L_0x117d100 .delay (10,10,10) L_0x117d100/d;
v0x10d1020_0 .alias "a", 0 0, v0x10d2600_0;
v0x10d10c0_0 .alias "b", 0 0, v0x10d28e0_0;
v0x10d1160_0 .net "nand_ab", 0 0, L_0x117cd90; 1 drivers
v0x10d1200_0 .net "nor_ab", 0 0, L_0x117ce30; 1 drivers
v0x10d1280_0 .net "nxor_ab", 0 0, L_0x117cfc0; 1 drivers
v0x10d1320_0 .net "or_ab", 0 0, L_0x117ced0; 1 drivers
v0x10d1400_0 .alias "result", 0 0, v0x10d1b10_0;
S_0x10d0990 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10d08a0;
 .timescale 0 0;
L_0x117d1f0/d .functor NAND 1, L_0x117d100, L_0x11822b0, C4<1>, C4<1>;
L_0x117d1f0 .delay (20,20,20) L_0x117d1f0/d;
L_0x117d320/d .functor NOR 1, L_0x117d100, L_0x11822b0, C4<0>, C4<0>;
L_0x117d320 .delay (20,20,20) L_0x117d320/d;
L_0x117d450/d .functor NOT 1, L_0x117d320, C4<0>, C4<0>, C4<0>;
L_0x117d450 .delay (10,10,10) L_0x117d450/d;
L_0x117d4f0/d .functor NAND 1, L_0x117d450, L_0x117d1f0, C4<1>, C4<1>;
L_0x117d4f0 .delay (20,20,20) L_0x117d4f0/d;
L_0x117d5e0/d .functor NOT 1, L_0x117d4f0, C4<0>, C4<0>, C4<0>;
L_0x117d5e0 .delay (10,10,10) L_0x117d5e0/d;
v0x10d0a80_0 .alias "a", 0 0, v0x10d1b10_0;
v0x10d0b20_0 .alias "b", 0 0, v0x10d2360_0;
v0x10d0bc0_0 .net "nand_ab", 0 0, L_0x117d1f0; 1 drivers
v0x10d0c60_0 .net "nor_ab", 0 0, L_0x117d320; 1 drivers
v0x10d0ce0_0 .net "nxor_ab", 0 0, L_0x117d4f0; 1 drivers
v0x10d0d80_0 .net "or_ab", 0 0, L_0x117d450; 1 drivers
v0x10d0e60_0 .alias "result", 0 0, v0x10d29c0_0;
S_0x10d0350 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10cc610;
 .timescale 0 0;
L_0x117dd80/d .functor NAND 1, L_0x117c750, L_0x117c7f0, C4<1>, C4<1>;
L_0x117dd80 .delay (20,20,20) L_0x117dd80/d;
L_0x117de20/d .functor NOR 1, L_0x117c750, L_0x117c7f0, C4<0>, C4<0>;
L_0x117de20 .delay (20,20,20) L_0x117de20/d;
L_0x117df90/d .functor NOT 1, L_0x117de20, C4<0>, C4<0>, C4<0>;
L_0x117df90 .delay (10,10,10) L_0x117df90/d;
L_0x117e080/d .functor NAND 1, L_0x117df90, L_0x117dd80, C4<1>, C4<1>;
L_0x117e080 .delay (20,20,20) L_0x117e080/d;
L_0x117e1e0/d .functor NOT 1, L_0x117e080, C4<0>, C4<0>, C4<0>;
L_0x117e1e0 .delay (10,10,10) L_0x117e1e0/d;
v0x10d0440_0 .alias "a", 0 0, v0x10d2600_0;
v0x10d04c0_0 .alias "b", 0 0, v0x10d2680_0;
v0x10d0590_0 .net "nand_ab", 0 0, L_0x117dd80; 1 drivers
v0x10d0610_0 .net "nor_ab", 0 0, L_0x117de20; 1 drivers
v0x10d0690_0 .net "nxor_ab", 0 0, L_0x117e080; 1 drivers
v0x10d0710_0 .net "or_ab", 0 0, L_0x117df90; 1 drivers
v0x10d07d0_0 .alias "result", 0 0, v0x10d2d60_0;
S_0x10cf760 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10cc610;
 .timescale 0 0;
L_0x117e330/d .functor NAND 1, L_0x117c750, L_0x117c7f0, C4<1>, C4<1>;
L_0x117e330 .delay (20,20,20) L_0x117e330/d;
L_0x117e460/d .functor NOT 1, L_0x117e330, C4<0>, C4<0>, C4<0>;
L_0x117e460 .delay (10,10,10) L_0x117e460/d;
v0x10cffd0_0 .alias "a", 0 0, v0x10d2600_0;
v0x10d0070_0 .net "and_ab", 0 0, L_0x117e460; 1 drivers
v0x10d00f0_0 .alias "b", 0 0, v0x10d2680_0;
v0x10d0170_0 .net "nand_ab", 0 0, L_0x117e330; 1 drivers
v0x10d0250_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10d02d0_0 .alias "result", 0 0, v0x10d2ad0_0;
S_0x10cf850 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10cf760;
 .timescale 0 0;
L_0x117e5b0/d .functor NAND 1, L_0x117e460, v0x10be850_0, C4<1>, C4<1>;
L_0x117e5b0 .delay (20,20,20) L_0x117e5b0/d;
L_0x117e670/d .functor NOT 1, L_0x117e5b0, C4<0>, C4<0>, C4<0>;
L_0x117e670 .delay (10,10,10) L_0x117e670/d;
L_0x117e7a0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x117e7a0 .delay (10,10,10) L_0x117e7a0/d;
L_0x117e860/d .functor NAND 1, L_0x117e330, L_0x117e7a0, C4<1>, C4<1>;
L_0x117e860 .delay (20,20,20) L_0x117e860/d;
L_0x117e9b0/d .functor NOT 1, L_0x117e860, C4<0>, C4<0>, C4<0>;
L_0x117e9b0 .delay (10,10,10) L_0x117e9b0/d;
L_0x117eaa0/d .functor NOR 1, L_0x117e9b0, L_0x117e670, C4<0>, C4<0>;
L_0x117eaa0 .delay (20,20,20) L_0x117eaa0/d;
L_0x117ec40/d .functor NOT 1, L_0x117eaa0, C4<0>, C4<0>, C4<0>;
L_0x117ec40 .delay (10,10,10) L_0x117ec40/d;
v0x10cf940_0 .net "and_in0ncom", 0 0, L_0x117e9b0; 1 drivers
v0x10cf9c0_0 .net "and_in1com", 0 0, L_0x117e670; 1 drivers
v0x10cfa40_0 .alias "in0", 0 0, v0x10d0170_0;
v0x10cfae0_0 .alias "in1", 0 0, v0x10d0070_0;
v0x10cfb60_0 .net "nand_in0ncom", 0 0, L_0x117e860; 1 drivers
v0x10cfc00_0 .net "nand_in1com", 0 0, L_0x117e5b0; 1 drivers
v0x10cfce0_0 .net "ncom", 0 0, L_0x117e7a0; 1 drivers
v0x10cfd80_0 .net "nor_wire", 0 0, L_0x117eaa0; 1 drivers
v0x10cfe20_0 .alias "result", 0 0, v0x10d2ad0_0;
v0x10cfef0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10cecc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10cc610;
 .timescale 0 0;
L_0x117ed70/d .functor NOR 1, L_0x117c750, L_0x117c7f0, C4<0>, C4<0>;
L_0x117ed70 .delay (20,20,20) L_0x117ed70/d;
L_0x117eea0/d .functor NOT 1, L_0x117ed70, C4<0>, C4<0>, C4<0>;
L_0x117eea0 .delay (10,10,10) L_0x117eea0/d;
v0x10cf440_0 .alias "a", 0 0, v0x10d2600_0;
v0x10cf4c0_0 .alias "b", 0 0, v0x10d2680_0;
v0x10cf560_0 .net "nor_ab", 0 0, L_0x117ed70; 1 drivers
v0x10cf5e0_0 .net "or_ab", 0 0, L_0x117eea0; 1 drivers
v0x10cf660_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10cf6e0_0 .alias "result", 0 0, v0x10d2c50_0;
S_0x10cedb0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10cecc0;
 .timescale 0 0;
L_0x117eff0/d .functor NAND 1, L_0x117eea0, v0x10be850_0, C4<1>, C4<1>;
L_0x117eff0 .delay (20,20,20) L_0x117eff0/d;
L_0x117f0b0/d .functor NOT 1, L_0x117eff0, C4<0>, C4<0>, C4<0>;
L_0x117f0b0 .delay (10,10,10) L_0x117f0b0/d;
L_0x117f1e0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x117f1e0 .delay (10,10,10) L_0x117f1e0/d;
L_0x117f2a0/d .functor NAND 1, L_0x117ed70, L_0x117f1e0, C4<1>, C4<1>;
L_0x117f2a0 .delay (20,20,20) L_0x117f2a0/d;
L_0x117f3f0/d .functor NOT 1, L_0x117f2a0, C4<0>, C4<0>, C4<0>;
L_0x117f3f0 .delay (10,10,10) L_0x117f3f0/d;
L_0x117f4e0/d .functor NOR 1, L_0x117f3f0, L_0x117f0b0, C4<0>, C4<0>;
L_0x117f4e0 .delay (20,20,20) L_0x117f4e0/d;
L_0x117f680/d .functor NOT 1, L_0x117f4e0, C4<0>, C4<0>, C4<0>;
L_0x117f680 .delay (10,10,10) L_0x117f680/d;
v0x10ceea0_0 .net "and_in0ncom", 0 0, L_0x117f3f0; 1 drivers
v0x10cef20_0 .net "and_in1com", 0 0, L_0x117f0b0; 1 drivers
v0x10cefa0_0 .alias "in0", 0 0, v0x10cf560_0;
v0x10cf020_0 .alias "in1", 0 0, v0x10cf5e0_0;
v0x10cf0a0_0 .net "nand_in0ncom", 0 0, L_0x117f2a0; 1 drivers
v0x10cf120_0 .net "nand_in1com", 0 0, L_0x117eff0; 1 drivers
v0x10cf1a0_0 .net "ncom", 0 0, L_0x117f1e0; 1 drivers
v0x10cf220_0 .net "nor_wire", 0 0, L_0x117f4e0; 1 drivers
v0x10cf2f0_0 .alias "result", 0 0, v0x10d2c50_0;
v0x10cf3c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10cc700 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10cc610;
 .timescale 0 0;
v0x10ce510_0 .alias "in0", 0 0, v0x10d29c0_0;
v0x10ce5c0_0 .alias "in1", 0 0, v0x10d2d60_0;
v0x10ce670_0 .alias "in2", 0 0, v0x10d2ad0_0;
v0x10ce720_0 .alias "in3", 0 0, v0x10d2c50_0;
v0x10ce800_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10ce8b0_0 .alias "result", 0 0, v0x10d2810_0;
v0x10ce930_0 .net "sel0", 0 0, L_0x11817a0; 1 drivers
v0x10ce9b0_0 .net "sel1", 0 0, L_0x11250a0; 1 drivers
v0x10cea30_0 .net "sel2", 0 0, L_0x11251d0; 1 drivers
v0x10ceae0_0 .net "w0", 0 0, L_0x117fe40; 1 drivers
v0x10cebc0_0 .net "w1", 0 0, L_0x11805c0; 1 drivers
v0x10cec40_0 .net "w2", 0 0, L_0x1180e10; 1 drivers
S_0x10cddc0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10cc700;
 .timescale 0 0;
L_0x117f7b0/d .functor NAND 1, L_0x117e1e0, L_0x11817a0, C4<1>, C4<1>;
L_0x117f7b0 .delay (20,20,20) L_0x117f7b0/d;
L_0x117f870/d .functor NOT 1, L_0x117f7b0, C4<0>, C4<0>, C4<0>;
L_0x117f870 .delay (10,10,10) L_0x117f870/d;
L_0x117f9a0/d .functor NOT 1, L_0x11817a0, C4<0>, C4<0>, C4<0>;
L_0x117f9a0 .delay (10,10,10) L_0x117f9a0/d;
L_0x117faf0/d .functor NAND 1, L_0x117d5e0, L_0x117f9a0, C4<1>, C4<1>;
L_0x117faf0 .delay (20,20,20) L_0x117faf0/d;
L_0x117fbb0/d .functor NOT 1, L_0x117faf0, C4<0>, C4<0>, C4<0>;
L_0x117fbb0 .delay (10,10,10) L_0x117fbb0/d;
L_0x117fca0/d .functor NOR 1, L_0x117fbb0, L_0x117f870, C4<0>, C4<0>;
L_0x117fca0 .delay (20,20,20) L_0x117fca0/d;
L_0x117fe40/d .functor NOT 1, L_0x117fca0, C4<0>, C4<0>, C4<0>;
L_0x117fe40 .delay (10,10,10) L_0x117fe40/d;
v0x10cdeb0_0 .net "and_in0ncom", 0 0, L_0x117fbb0; 1 drivers
v0x10cdf70_0 .net "and_in1com", 0 0, L_0x117f870; 1 drivers
v0x10ce010_0 .alias "in0", 0 0, v0x10d29c0_0;
v0x10ce0b0_0 .alias "in1", 0 0, v0x10d2d60_0;
v0x10ce130_0 .net "nand_in0ncom", 0 0, L_0x117faf0; 1 drivers
v0x10ce1d0_0 .net "nand_in1com", 0 0, L_0x117f7b0; 1 drivers
v0x10ce270_0 .net "ncom", 0 0, L_0x117f9a0; 1 drivers
v0x10ce310_0 .net "nor_wire", 0 0, L_0x117fca0; 1 drivers
v0x10ce3b0_0 .alias "result", 0 0, v0x10ceae0_0;
v0x10ce430_0 .alias "sel0", 0 0, v0x10ce930_0;
S_0x10cd670 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10cc700;
 .timescale 0 0;
L_0x117ff70/d .functor NAND 1, L_0x117f680, L_0x11817a0, C4<1>, C4<1>;
L_0x117ff70 .delay (20,20,20) L_0x117ff70/d;
L_0x1180030/d .functor NOT 1, L_0x117ff70, C4<0>, C4<0>, C4<0>;
L_0x1180030 .delay (10,10,10) L_0x1180030/d;
L_0x1180160/d .functor NOT 1, L_0x11817a0, C4<0>, C4<0>, C4<0>;
L_0x1180160 .delay (10,10,10) L_0x1180160/d;
L_0x1180220/d .functor NAND 1, L_0x117ec40, L_0x1180160, C4<1>, C4<1>;
L_0x1180220 .delay (20,20,20) L_0x1180220/d;
L_0x1180330/d .functor NOT 1, L_0x1180220, C4<0>, C4<0>, C4<0>;
L_0x1180330 .delay (10,10,10) L_0x1180330/d;
L_0x1180420/d .functor NOR 1, L_0x1180330, L_0x1180030, C4<0>, C4<0>;
L_0x1180420 .delay (20,20,20) L_0x1180420/d;
L_0x11805c0/d .functor NOT 1, L_0x1180420, C4<0>, C4<0>, C4<0>;
L_0x11805c0 .delay (10,10,10) L_0x11805c0/d;
v0x10cd760_0 .net "and_in0ncom", 0 0, L_0x1180330; 1 drivers
v0x10cd820_0 .net "and_in1com", 0 0, L_0x1180030; 1 drivers
v0x10cd8c0_0 .alias "in0", 0 0, v0x10d2ad0_0;
v0x10cd960_0 .alias "in1", 0 0, v0x10d2c50_0;
v0x10cd9e0_0 .net "nand_in0ncom", 0 0, L_0x1180220; 1 drivers
v0x10cda80_0 .net "nand_in1com", 0 0, L_0x117ff70; 1 drivers
v0x10cdb20_0 .net "ncom", 0 0, L_0x1180160; 1 drivers
v0x10cdbc0_0 .net "nor_wire", 0 0, L_0x1180420; 1 drivers
v0x10cdc60_0 .alias "result", 0 0, v0x10cebc0_0;
v0x10cdce0_0 .alias "sel0", 0 0, v0x10ce930_0;
S_0x10ccf20 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10cc700;
 .timescale 0 0;
L_0x11806f0/d .functor NAND 1, L_0x11805c0, L_0x11250a0, C4<1>, C4<1>;
L_0x11806f0 .delay (20,20,20) L_0x11806f0/d;
L_0x1180840/d .functor NOT 1, L_0x11806f0, C4<0>, C4<0>, C4<0>;
L_0x1180840 .delay (10,10,10) L_0x1180840/d;
L_0x1180970/d .functor NOT 1, L_0x11250a0, C4<0>, C4<0>, C4<0>;
L_0x1180970 .delay (10,10,10) L_0x1180970/d;
L_0x1180a30/d .functor NAND 1, L_0x117fe40, L_0x1180970, C4<1>, C4<1>;
L_0x1180a30 .delay (20,20,20) L_0x1180a30/d;
L_0x1180b80/d .functor NOT 1, L_0x1180a30, C4<0>, C4<0>, C4<0>;
L_0x1180b80 .delay (10,10,10) L_0x1180b80/d;
L_0x1180c70/d .functor NOR 1, L_0x1180b80, L_0x1180840, C4<0>, C4<0>;
L_0x1180c70 .delay (20,20,20) L_0x1180c70/d;
L_0x1180e10/d .functor NOT 1, L_0x1180c70, C4<0>, C4<0>, C4<0>;
L_0x1180e10 .delay (10,10,10) L_0x1180e10/d;
v0x10cd010_0 .net "and_in0ncom", 0 0, L_0x1180b80; 1 drivers
v0x10cd0d0_0 .net "and_in1com", 0 0, L_0x1180840; 1 drivers
v0x10cd170_0 .alias "in0", 0 0, v0x10ceae0_0;
v0x10cd210_0 .alias "in1", 0 0, v0x10cebc0_0;
v0x10cd290_0 .net "nand_in0ncom", 0 0, L_0x1180a30; 1 drivers
v0x10cd330_0 .net "nand_in1com", 0 0, L_0x11806f0; 1 drivers
v0x10cd3d0_0 .net "ncom", 0 0, L_0x1180970; 1 drivers
v0x10cd470_0 .net "nor_wire", 0 0, L_0x1180c70; 1 drivers
v0x10cd510_0 .alias "result", 0 0, v0x10cec40_0;
v0x10cd590_0 .alias "sel0", 0 0, v0x10ce9b0_0;
S_0x10cc7f0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10cc700;
 .timescale 0 0;
L_0x1180f40/d .functor NAND 1, C4<0>, L_0x11251d0, C4<1>, C4<1>;
L_0x1180f40 .delay (20,20,20) L_0x1180f40/d;
L_0x11810a0/d .functor NOT 1, L_0x1180f40, C4<0>, C4<0>, C4<0>;
L_0x11810a0 .delay (10,10,10) L_0x11810a0/d;
L_0x11811d0/d .functor NOT 1, L_0x11251d0, C4<0>, C4<0>, C4<0>;
L_0x11811d0 .delay (10,10,10) L_0x11811d0/d;
L_0x1181290/d .functor NAND 1, L_0x1180e10, L_0x11811d0, C4<1>, C4<1>;
L_0x1181290 .delay (20,20,20) L_0x1181290/d;
L_0x11813e0/d .functor NOT 1, L_0x1181290, C4<0>, C4<0>, C4<0>;
L_0x11813e0 .delay (10,10,10) L_0x11813e0/d;
L_0x11814d0/d .functor NOR 1, L_0x11813e0, L_0x11810a0, C4<0>, C4<0>;
L_0x11814d0 .delay (20,20,20) L_0x11814d0/d;
L_0x1181670/d .functor NOT 1, L_0x11814d0, C4<0>, C4<0>, C4<0>;
L_0x1181670 .delay (10,10,10) L_0x1181670/d;
v0x10cc8e0_0 .net "and_in0ncom", 0 0, L_0x11813e0; 1 drivers
v0x10cc960_0 .net "and_in1com", 0 0, L_0x11810a0; 1 drivers
v0x10cca00_0 .alias "in0", 0 0, v0x10cec40_0;
v0x10ccaa0_0 .alias "in1", 0 0, v0x10ce800_0;
v0x10ccb20_0 .net "nand_in0ncom", 0 0, L_0x1181290; 1 drivers
v0x10ccbc0_0 .net "nand_in1com", 0 0, L_0x1180f40; 1 drivers
v0x10ccca0_0 .net "ncom", 0 0, L_0x11811d0; 1 drivers
v0x10ccd40_0 .net "nor_wire", 0 0, L_0x11814d0; 1 drivers
v0x10ccde0_0 .alias "result", 0 0, v0x10d2810_0;
v0x10cce80_0 .alias "sel0", 0 0, v0x10cea30_0;
S_0x10c5b60 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10c4558 .param/l "i" 2 105, +C4<01100>;
S_0x10c5c90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10c5b60;
 .timescale 0 0;
L_0x10ce7a0/d .functor NOT 1, L_0x1187d10, C4<0>, C4<0>, C4<0>;
L_0x10ce7a0 .delay (10,10,10) L_0x10ce7a0/d;
v0x10cb9e0_0 .net "carryin", 0 0, L_0x1187db0; 1 drivers
v0x10cba80_0 .net "carryout", 0 0, L_0x1183a10; 1 drivers
v0x10cbb00_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10cbb80_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10cbc00_0 .net "notB", 0 0, L_0x10ce7a0; 1 drivers
v0x10cbc80_0 .net "operandA", 0 0, L_0x1182190; 1 drivers
v0x10cbd00_0 .net "operandB", 0 0, L_0x1187d10; 1 drivers
v0x10cbe10_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10cbe90_0 .net "result", 0 0, L_0x1187500; 1 drivers
v0x10cbf60_0 .net "trueB", 0 0, L_0x11827f0; 1 drivers
v0x10cc040_0 .net "wAddSub", 0 0, L_0x1183310; 1 drivers
v0x10cc150_0 .net "wNandAnd", 0 0, L_0x1184ad0; 1 drivers
v0x10cc2d0_0 .net "wNorOr", 0 0, L_0x1185510; 1 drivers
v0x10cc3e0_0 .net "wXor", 0 0, L_0x1184070; 1 drivers
L_0x1187630 .part v0x1125020_0, 0, 1;
L_0x11876d0 .part v0x1125020_0, 1, 1;
L_0x1187800 .part v0x1125020_0, 2, 1;
S_0x10cb210 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10c5c90;
 .timescale 0 0;
L_0x117c890/d .functor NAND 1, L_0x10ce7a0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x117c890 .delay (20,20,20) L_0x117c890/d;
L_0x1182350/d .functor NOT 1, L_0x117c890, C4<0>, C4<0>, C4<0>;
L_0x1182350 .delay (10,10,10) L_0x1182350/d;
L_0x11823f0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11823f0 .delay (10,10,10) L_0x11823f0/d;
L_0x1182490/d .functor NAND 1, L_0x1187d10, L_0x11823f0, C4<1>, C4<1>;
L_0x1182490 .delay (20,20,20) L_0x1182490/d;
L_0x1182530/d .functor NOT 1, L_0x1182490, C4<0>, C4<0>, C4<0>;
L_0x1182530 .delay (10,10,10) L_0x1182530/d;
L_0x1182650/d .functor NOR 1, L_0x1182530, L_0x1182350, C4<0>, C4<0>;
L_0x1182650 .delay (20,20,20) L_0x1182650/d;
L_0x11827f0/d .functor NOT 1, L_0x1182650, C4<0>, C4<0>, C4<0>;
L_0x11827f0 .delay (10,10,10) L_0x11827f0/d;
v0x10cb300_0 .net "and_in0ncom", 0 0, L_0x1182530; 1 drivers
v0x10cb3c0_0 .net "and_in1com", 0 0, L_0x1182350; 1 drivers
v0x10cb460_0 .alias "in0", 0 0, v0x10cbd00_0;
v0x10cb4e0_0 .alias "in1", 0 0, v0x10cbc00_0;
v0x10cb560_0 .net "nand_in0ncom", 0 0, L_0x1182490; 1 drivers
v0x10cb600_0 .net "nand_in1com", 0 0, L_0x117c890; 1 drivers
v0x10cb6a0_0 .net "ncom", 0 0, L_0x11823f0; 1 drivers
v0x10cb740_0 .net "nor_wire", 0 0, L_0x1182650; 1 drivers
v0x10cb830_0 .alias "result", 0 0, v0x10cbf60_0;
v0x10cb900_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10c9f20 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10c5c90;
 .timescale 0 0;
L_0x1183420/d .functor NAND 1, L_0x1182190, L_0x11827f0, C4<1>, C4<1>;
L_0x1183420 .delay (20,20,20) L_0x1183420/d;
L_0x1183590/d .functor NOT 1, L_0x1183420, C4<0>, C4<0>, C4<0>;
L_0x1183590 .delay (10,10,10) L_0x1183590/d;
L_0x11836a0/d .functor NAND 1, L_0x1187db0, L_0x1182d70, C4<1>, C4<1>;
L_0x11836a0 .delay (20,20,20) L_0x11836a0/d;
L_0x1183760/d .functor NOT 1, L_0x11836a0, C4<0>, C4<0>, C4<0>;
L_0x1183760 .delay (10,10,10) L_0x1183760/d;
L_0x11838a0/d .functor NOR 1, L_0x1183760, L_0x1183590, C4<0>, C4<0>;
L_0x11838a0 .delay (20,20,20) L_0x11838a0/d;
L_0x1183a10/d .functor NOT 1, L_0x11838a0, C4<0>, C4<0>, C4<0>;
L_0x1183a10 .delay (10,10,10) L_0x1183a10/d;
v0x10cab00_0 .alias "a", 0 0, v0x10cbc80_0;
v0x10cac10_0 .net "and_ab", 0 0, L_0x1183590; 1 drivers
v0x10cacb0_0 .net "and_xor_ab_c", 0 0, L_0x1183760; 1 drivers
v0x10cad50_0 .alias "b", 0 0, v0x10cbf60_0;
v0x10cadd0_0 .alias "carryin", 0 0, v0x10cb9e0_0;
v0x10cae50_0 .alias "carryout", 0 0, v0x10cba80_0;
v0x10caf10_0 .net "nand_ab", 0 0, L_0x1183420; 1 drivers
v0x10caf90_0 .net "nand_xor_ab_c", 0 0, L_0x11836a0; 1 drivers
v0x10cb010_0 .net "nco", 0 0, L_0x11838a0; 1 drivers
v0x10cb0b0_0 .alias "sum", 0 0, v0x10cc040_0;
v0x10cb190_0 .net "xor_ab", 0 0, L_0x1182d70; 1 drivers
S_0x10ca5b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10c9f20;
 .timescale 0 0;
L_0x1182960/d .functor NAND 1, L_0x1182190, L_0x11827f0, C4<1>, C4<1>;
L_0x1182960 .delay (20,20,20) L_0x1182960/d;
L_0x1182a20/d .functor NOR 1, L_0x1182190, L_0x11827f0, C4<0>, C4<0>;
L_0x1182a20 .delay (20,20,20) L_0x1182a20/d;
L_0x1182b00/d .functor NOT 1, L_0x1182a20, C4<0>, C4<0>, C4<0>;
L_0x1182b00 .delay (10,10,10) L_0x1182b00/d;
L_0x1182c10/d .functor NAND 1, L_0x1182b00, L_0x1182960, C4<1>, C4<1>;
L_0x1182c10 .delay (20,20,20) L_0x1182c10/d;
L_0x1182d70/d .functor NOT 1, L_0x1182c10, C4<0>, C4<0>, C4<0>;
L_0x1182d70 .delay (10,10,10) L_0x1182d70/d;
v0x10ca6a0_0 .alias "a", 0 0, v0x10cbc80_0;
v0x10ca740_0 .alias "b", 0 0, v0x10cbf60_0;
v0x10ca7e0_0 .net "nand_ab", 0 0, L_0x1182960; 1 drivers
v0x10ca880_0 .net "nor_ab", 0 0, L_0x1182a20; 1 drivers
v0x10ca900_0 .net "nxor_ab", 0 0, L_0x1182c10; 1 drivers
v0x10ca9a0_0 .net "or_ab", 0 0, L_0x1182b00; 1 drivers
v0x10caa80_0 .alias "result", 0 0, v0x10cb190_0;
S_0x10ca010 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10c9f20;
 .timescale 0 0;
L_0x1182e80/d .functor NAND 1, L_0x1182d70, L_0x1187db0, C4<1>, C4<1>;
L_0x1182e80 .delay (20,20,20) L_0x1182e80/d;
L_0x1182fd0/d .functor NOR 1, L_0x1182d70, L_0x1187db0, C4<0>, C4<0>;
L_0x1182fd0 .delay (20,20,20) L_0x1182fd0/d;
L_0x1183140/d .functor NOT 1, L_0x1182fd0, C4<0>, C4<0>, C4<0>;
L_0x1183140 .delay (10,10,10) L_0x1183140/d;
L_0x1183200/d .functor NAND 1, L_0x1183140, L_0x1182e80, C4<1>, C4<1>;
L_0x1183200 .delay (20,20,20) L_0x1183200/d;
L_0x1183310/d .functor NOT 1, L_0x1183200, C4<0>, C4<0>, C4<0>;
L_0x1183310 .delay (10,10,10) L_0x1183310/d;
v0x10ca100_0 .alias "a", 0 0, v0x10cb190_0;
v0x10ca1a0_0 .alias "b", 0 0, v0x10cb9e0_0;
v0x10ca240_0 .net "nand_ab", 0 0, L_0x1182e80; 1 drivers
v0x10ca2e0_0 .net "nor_ab", 0 0, L_0x1182fd0; 1 drivers
v0x10ca360_0 .net "nxor_ab", 0 0, L_0x1183200; 1 drivers
v0x10ca400_0 .net "or_ab", 0 0, L_0x1183140; 1 drivers
v0x10ca4e0_0 .alias "result", 0 0, v0x10cc040_0;
S_0x10c99d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10c5c90;
 .timescale 0 0;
L_0x1183bd0/d .functor NAND 1, L_0x1182190, L_0x1187d10, C4<1>, C4<1>;
L_0x1183bd0 .delay (20,20,20) L_0x1183bd0/d;
L_0x1183c90/d .functor NOR 1, L_0x1182190, L_0x1187d10, C4<0>, C4<0>;
L_0x1183c90 .delay (20,20,20) L_0x1183c90/d;
L_0x1183e20/d .functor NOT 1, L_0x1183c90, C4<0>, C4<0>, C4<0>;
L_0x1183e20 .delay (10,10,10) L_0x1183e20/d;
L_0x1183f10/d .functor NAND 1, L_0x1183e20, L_0x1183bd0, C4<1>, C4<1>;
L_0x1183f10 .delay (20,20,20) L_0x1183f10/d;
L_0x1184070/d .functor NOT 1, L_0x1183f10, C4<0>, C4<0>, C4<0>;
L_0x1184070 .delay (10,10,10) L_0x1184070/d;
v0x10c9ac0_0 .alias "a", 0 0, v0x10cbc80_0;
v0x10c9b40_0 .alias "b", 0 0, v0x10cbd00_0;
v0x10c9c10_0 .net "nand_ab", 0 0, L_0x1183bd0; 1 drivers
v0x10c9c90_0 .net "nor_ab", 0 0, L_0x1183c90; 1 drivers
v0x10c9d10_0 .net "nxor_ab", 0 0, L_0x1183f10; 1 drivers
v0x10c9d90_0 .net "or_ab", 0 0, L_0x1183e20; 1 drivers
v0x10c9e50_0 .alias "result", 0 0, v0x10cc3e0_0;
S_0x10c8de0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10c5c90;
 .timescale 0 0;
L_0x11841c0/d .functor NAND 1, L_0x1182190, L_0x1187d10, C4<1>, C4<1>;
L_0x11841c0 .delay (20,20,20) L_0x11841c0/d;
L_0x11842f0/d .functor NOT 1, L_0x11841c0, C4<0>, C4<0>, C4<0>;
L_0x11842f0 .delay (10,10,10) L_0x11842f0/d;
v0x10c9650_0 .alias "a", 0 0, v0x10cbc80_0;
v0x10c96f0_0 .net "and_ab", 0 0, L_0x11842f0; 1 drivers
v0x10c9770_0 .alias "b", 0 0, v0x10cbd00_0;
v0x10c97f0_0 .net "nand_ab", 0 0, L_0x11841c0; 1 drivers
v0x10c98d0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10c9950_0 .alias "result", 0 0, v0x10cc150_0;
S_0x10c8ed0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10c8de0;
 .timescale 0 0;
L_0x1184440/d .functor NAND 1, L_0x11842f0, v0x10be850_0, C4<1>, C4<1>;
L_0x1184440 .delay (20,20,20) L_0x1184440/d;
L_0x1184500/d .functor NOT 1, L_0x1184440, C4<0>, C4<0>, C4<0>;
L_0x1184500 .delay (10,10,10) L_0x1184500/d;
L_0x1184630/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1184630 .delay (10,10,10) L_0x1184630/d;
L_0x11846f0/d .functor NAND 1, L_0x11841c0, L_0x1184630, C4<1>, C4<1>;
L_0x11846f0 .delay (20,20,20) L_0x11846f0/d;
L_0x1184840/d .functor NOT 1, L_0x11846f0, C4<0>, C4<0>, C4<0>;
L_0x1184840 .delay (10,10,10) L_0x1184840/d;
L_0x1184930/d .functor NOR 1, L_0x1184840, L_0x1184500, C4<0>, C4<0>;
L_0x1184930 .delay (20,20,20) L_0x1184930/d;
L_0x1184ad0/d .functor NOT 1, L_0x1184930, C4<0>, C4<0>, C4<0>;
L_0x1184ad0 .delay (10,10,10) L_0x1184ad0/d;
v0x10c8fc0_0 .net "and_in0ncom", 0 0, L_0x1184840; 1 drivers
v0x10c9040_0 .net "and_in1com", 0 0, L_0x1184500; 1 drivers
v0x10c90c0_0 .alias "in0", 0 0, v0x10c97f0_0;
v0x10c9160_0 .alias "in1", 0 0, v0x10c96f0_0;
v0x10c91e0_0 .net "nand_in0ncom", 0 0, L_0x11846f0; 1 drivers
v0x10c9280_0 .net "nand_in1com", 0 0, L_0x1184440; 1 drivers
v0x10c9360_0 .net "ncom", 0 0, L_0x1184630; 1 drivers
v0x10c9400_0 .net "nor_wire", 0 0, L_0x1184930; 1 drivers
v0x10c94a0_0 .alias "result", 0 0, v0x10cc150_0;
v0x10c9570_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10c8340 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10c5c90;
 .timescale 0 0;
L_0x1184c00/d .functor NOR 1, L_0x1182190, L_0x1187d10, C4<0>, C4<0>;
L_0x1184c00 .delay (20,20,20) L_0x1184c00/d;
L_0x1184d30/d .functor NOT 1, L_0x1184c00, C4<0>, C4<0>, C4<0>;
L_0x1184d30 .delay (10,10,10) L_0x1184d30/d;
v0x10c8ac0_0 .alias "a", 0 0, v0x10cbc80_0;
v0x10c8b40_0 .alias "b", 0 0, v0x10cbd00_0;
v0x10c8be0_0 .net "nor_ab", 0 0, L_0x1184c00; 1 drivers
v0x10c8c60_0 .net "or_ab", 0 0, L_0x1184d30; 1 drivers
v0x10c8ce0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10c8d60_0 .alias "result", 0 0, v0x10cc2d0_0;
S_0x10c8430 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10c8340;
 .timescale 0 0;
L_0x1184e80/d .functor NAND 1, L_0x1184d30, v0x10be850_0, C4<1>, C4<1>;
L_0x1184e80 .delay (20,20,20) L_0x1184e80/d;
L_0x1184f40/d .functor NOT 1, L_0x1184e80, C4<0>, C4<0>, C4<0>;
L_0x1184f40 .delay (10,10,10) L_0x1184f40/d;
L_0x1185070/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1185070 .delay (10,10,10) L_0x1185070/d;
L_0x1185130/d .functor NAND 1, L_0x1184c00, L_0x1185070, C4<1>, C4<1>;
L_0x1185130 .delay (20,20,20) L_0x1185130/d;
L_0x1185280/d .functor NOT 1, L_0x1185130, C4<0>, C4<0>, C4<0>;
L_0x1185280 .delay (10,10,10) L_0x1185280/d;
L_0x1185370/d .functor NOR 1, L_0x1185280, L_0x1184f40, C4<0>, C4<0>;
L_0x1185370 .delay (20,20,20) L_0x1185370/d;
L_0x1185510/d .functor NOT 1, L_0x1185370, C4<0>, C4<0>, C4<0>;
L_0x1185510 .delay (10,10,10) L_0x1185510/d;
v0x10c8520_0 .net "and_in0ncom", 0 0, L_0x1185280; 1 drivers
v0x10c85a0_0 .net "and_in1com", 0 0, L_0x1184f40; 1 drivers
v0x10c8620_0 .alias "in0", 0 0, v0x10c8be0_0;
v0x10c86a0_0 .alias "in1", 0 0, v0x10c8c60_0;
v0x10c8720_0 .net "nand_in0ncom", 0 0, L_0x1185130; 1 drivers
v0x10c87a0_0 .net "nand_in1com", 0 0, L_0x1184e80; 1 drivers
v0x10c8820_0 .net "ncom", 0 0, L_0x1185070; 1 drivers
v0x10c88a0_0 .net "nor_wire", 0 0, L_0x1185370; 1 drivers
v0x10c8970_0 .alias "result", 0 0, v0x10cc2d0_0;
v0x10c8a40_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10c5d80 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10c5c90;
 .timescale 0 0;
v0x10c7b90_0 .alias "in0", 0 0, v0x10cc040_0;
v0x10c7c40_0 .alias "in1", 0 0, v0x10cc3e0_0;
v0x10c7cf0_0 .alias "in2", 0 0, v0x10cc150_0;
v0x10c7da0_0 .alias "in3", 0 0, v0x10cc2d0_0;
v0x10c7e80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10c7f30_0 .alias "result", 0 0, v0x10cbe90_0;
v0x10c7fb0_0 .net "sel0", 0 0, L_0x1187630; 1 drivers
v0x10c8030_0 .net "sel1", 0 0, L_0x11876d0; 1 drivers
v0x10c80b0_0 .net "sel2", 0 0, L_0x1187800; 1 drivers
v0x10c8160_0 .net "w0", 0 0, L_0x1185cd0; 1 drivers
v0x10c8240_0 .net "w1", 0 0, L_0x1186450; 1 drivers
v0x10c82c0_0 .net "w2", 0 0, L_0x1186ca0; 1 drivers
S_0x10c7440 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10c5d80;
 .timescale 0 0;
L_0x1185640/d .functor NAND 1, L_0x1184070, L_0x1187630, C4<1>, C4<1>;
L_0x1185640 .delay (20,20,20) L_0x1185640/d;
L_0x1185700/d .functor NOT 1, L_0x1185640, C4<0>, C4<0>, C4<0>;
L_0x1185700 .delay (10,10,10) L_0x1185700/d;
L_0x1185830/d .functor NOT 1, L_0x1187630, C4<0>, C4<0>, C4<0>;
L_0x1185830 .delay (10,10,10) L_0x1185830/d;
L_0x1185980/d .functor NAND 1, L_0x1183310, L_0x1185830, C4<1>, C4<1>;
L_0x1185980 .delay (20,20,20) L_0x1185980/d;
L_0x1185a40/d .functor NOT 1, L_0x1185980, C4<0>, C4<0>, C4<0>;
L_0x1185a40 .delay (10,10,10) L_0x1185a40/d;
L_0x1185b30/d .functor NOR 1, L_0x1185a40, L_0x1185700, C4<0>, C4<0>;
L_0x1185b30 .delay (20,20,20) L_0x1185b30/d;
L_0x1185cd0/d .functor NOT 1, L_0x1185b30, C4<0>, C4<0>, C4<0>;
L_0x1185cd0 .delay (10,10,10) L_0x1185cd0/d;
v0x10c7530_0 .net "and_in0ncom", 0 0, L_0x1185a40; 1 drivers
v0x10c75f0_0 .net "and_in1com", 0 0, L_0x1185700; 1 drivers
v0x10c7690_0 .alias "in0", 0 0, v0x10cc040_0;
v0x10c7730_0 .alias "in1", 0 0, v0x10cc3e0_0;
v0x10c77b0_0 .net "nand_in0ncom", 0 0, L_0x1185980; 1 drivers
v0x10c7850_0 .net "nand_in1com", 0 0, L_0x1185640; 1 drivers
v0x10c78f0_0 .net "ncom", 0 0, L_0x1185830; 1 drivers
v0x10c7990_0 .net "nor_wire", 0 0, L_0x1185b30; 1 drivers
v0x10c7a30_0 .alias "result", 0 0, v0x10c8160_0;
v0x10c7ab0_0 .alias "sel0", 0 0, v0x10c7fb0_0;
S_0x10c6cf0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10c5d80;
 .timescale 0 0;
L_0x1185e00/d .functor NAND 1, L_0x1185510, L_0x1187630, C4<1>, C4<1>;
L_0x1185e00 .delay (20,20,20) L_0x1185e00/d;
L_0x1185ec0/d .functor NOT 1, L_0x1185e00, C4<0>, C4<0>, C4<0>;
L_0x1185ec0 .delay (10,10,10) L_0x1185ec0/d;
L_0x1185ff0/d .functor NOT 1, L_0x1187630, C4<0>, C4<0>, C4<0>;
L_0x1185ff0 .delay (10,10,10) L_0x1185ff0/d;
L_0x11860b0/d .functor NAND 1, L_0x1184ad0, L_0x1185ff0, C4<1>, C4<1>;
L_0x11860b0 .delay (20,20,20) L_0x11860b0/d;
L_0x11861c0/d .functor NOT 1, L_0x11860b0, C4<0>, C4<0>, C4<0>;
L_0x11861c0 .delay (10,10,10) L_0x11861c0/d;
L_0x11862b0/d .functor NOR 1, L_0x11861c0, L_0x1185ec0, C4<0>, C4<0>;
L_0x11862b0 .delay (20,20,20) L_0x11862b0/d;
L_0x1186450/d .functor NOT 1, L_0x11862b0, C4<0>, C4<0>, C4<0>;
L_0x1186450 .delay (10,10,10) L_0x1186450/d;
v0x10c6de0_0 .net "and_in0ncom", 0 0, L_0x11861c0; 1 drivers
v0x10c6ea0_0 .net "and_in1com", 0 0, L_0x1185ec0; 1 drivers
v0x10c6f40_0 .alias "in0", 0 0, v0x10cc150_0;
v0x10c6fe0_0 .alias "in1", 0 0, v0x10cc2d0_0;
v0x10c7060_0 .net "nand_in0ncom", 0 0, L_0x11860b0; 1 drivers
v0x10c7100_0 .net "nand_in1com", 0 0, L_0x1185e00; 1 drivers
v0x10c71a0_0 .net "ncom", 0 0, L_0x1185ff0; 1 drivers
v0x10c7240_0 .net "nor_wire", 0 0, L_0x11862b0; 1 drivers
v0x10c72e0_0 .alias "result", 0 0, v0x10c8240_0;
v0x10c7360_0 .alias "sel0", 0 0, v0x10c7fb0_0;
S_0x10c65a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10c5d80;
 .timescale 0 0;
L_0x1186580/d .functor NAND 1, L_0x1186450, L_0x11876d0, C4<1>, C4<1>;
L_0x1186580 .delay (20,20,20) L_0x1186580/d;
L_0x11866d0/d .functor NOT 1, L_0x1186580, C4<0>, C4<0>, C4<0>;
L_0x11866d0 .delay (10,10,10) L_0x11866d0/d;
L_0x1186800/d .functor NOT 1, L_0x11876d0, C4<0>, C4<0>, C4<0>;
L_0x1186800 .delay (10,10,10) L_0x1186800/d;
L_0x11868c0/d .functor NAND 1, L_0x1185cd0, L_0x1186800, C4<1>, C4<1>;
L_0x11868c0 .delay (20,20,20) L_0x11868c0/d;
L_0x1186a10/d .functor NOT 1, L_0x11868c0, C4<0>, C4<0>, C4<0>;
L_0x1186a10 .delay (10,10,10) L_0x1186a10/d;
L_0x1186b00/d .functor NOR 1, L_0x1186a10, L_0x11866d0, C4<0>, C4<0>;
L_0x1186b00 .delay (20,20,20) L_0x1186b00/d;
L_0x1186ca0/d .functor NOT 1, L_0x1186b00, C4<0>, C4<0>, C4<0>;
L_0x1186ca0 .delay (10,10,10) L_0x1186ca0/d;
v0x10c6690_0 .net "and_in0ncom", 0 0, L_0x1186a10; 1 drivers
v0x10c6750_0 .net "and_in1com", 0 0, L_0x11866d0; 1 drivers
v0x10c67f0_0 .alias "in0", 0 0, v0x10c8160_0;
v0x10c6890_0 .alias "in1", 0 0, v0x10c8240_0;
v0x10c6910_0 .net "nand_in0ncom", 0 0, L_0x11868c0; 1 drivers
v0x10c69b0_0 .net "nand_in1com", 0 0, L_0x1186580; 1 drivers
v0x10c6a50_0 .net "ncom", 0 0, L_0x1186800; 1 drivers
v0x10c6af0_0 .net "nor_wire", 0 0, L_0x1186b00; 1 drivers
v0x10c6b90_0 .alias "result", 0 0, v0x10c82c0_0;
v0x10c6c10_0 .alias "sel0", 0 0, v0x10c8030_0;
S_0x10c5e70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10c5d80;
 .timescale 0 0;
L_0x1186dd0/d .functor NAND 1, C4<0>, L_0x1187800, C4<1>, C4<1>;
L_0x1186dd0 .delay (20,20,20) L_0x1186dd0/d;
L_0x1186f30/d .functor NOT 1, L_0x1186dd0, C4<0>, C4<0>, C4<0>;
L_0x1186f30 .delay (10,10,10) L_0x1186f30/d;
L_0x1187060/d .functor NOT 1, L_0x1187800, C4<0>, C4<0>, C4<0>;
L_0x1187060 .delay (10,10,10) L_0x1187060/d;
L_0x1187120/d .functor NAND 1, L_0x1186ca0, L_0x1187060, C4<1>, C4<1>;
L_0x1187120 .delay (20,20,20) L_0x1187120/d;
L_0x1187270/d .functor NOT 1, L_0x1187120, C4<0>, C4<0>, C4<0>;
L_0x1187270 .delay (10,10,10) L_0x1187270/d;
L_0x1187360/d .functor NOR 1, L_0x1187270, L_0x1186f30, C4<0>, C4<0>;
L_0x1187360 .delay (20,20,20) L_0x1187360/d;
L_0x1187500/d .functor NOT 1, L_0x1187360, C4<0>, C4<0>, C4<0>;
L_0x1187500 .delay (10,10,10) L_0x1187500/d;
v0x10c5f60_0 .net "and_in0ncom", 0 0, L_0x1187270; 1 drivers
v0x10c5fe0_0 .net "and_in1com", 0 0, L_0x1186f30; 1 drivers
v0x10c6080_0 .alias "in0", 0 0, v0x10c82c0_0;
v0x10c6120_0 .alias "in1", 0 0, v0x10c7e80_0;
v0x10c61a0_0 .net "nand_in0ncom", 0 0, L_0x1187120; 1 drivers
v0x10c6240_0 .net "nand_in1com", 0 0, L_0x1186dd0; 1 drivers
v0x10c6320_0 .net "ncom", 0 0, L_0x1187060; 1 drivers
v0x10c63c0_0 .net "nor_wire", 0 0, L_0x1187360; 1 drivers
v0x10c6460_0 .alias "result", 0 0, v0x10cbe90_0;
v0x10c6500_0 .alias "sel0", 0 0, v0x10c80b0_0;
S_0x10bf1f0 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10bd8b8 .param/l "i" 2 105, +C4<01101>;
S_0x10bf320 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10bf1f0;
 .timescale 0 0;
L_0x1182230/d .functor NOT 1, L_0x1187ef0, C4<0>, C4<0>, C4<0>;
L_0x1182230 .delay (10,10,10) L_0x1182230/d;
v0x10c5060_0 .net "carryin", 0 0, L_0x1187f90; 1 drivers
v0x10c5100_0 .net "carryout", 0 0, L_0x1189670; 1 drivers
v0x10c5180_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10c5200_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10c5280_0 .net "notB", 0 0, L_0x1182230; 1 drivers
v0x10c5300_0 .net "operandA", 0 0, L_0x1187e50; 1 drivers
v0x10c5380_0 .net "operandB", 0 0, L_0x1187ef0; 1 drivers
v0x10c5490_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10c5510_0 .net "result", 0 0, L_0x118d180; 1 drivers
v0x10c55e0_0 .net "trueB", 0 0, L_0x11884b0; 1 drivers
v0x10c56c0_0 .net "wAddSub", 0 0, L_0x1188fd0; 1 drivers
v0x10c57d0_0 .net "wNandAnd", 0 0, L_0x118a730; 1 drivers
v0x10c5950_0 .net "wNorOr", 0 0, L_0x118b170; 1 drivers
v0x10c5a60_0 .net "wXor", 0 0, L_0x1189cd0; 1 drivers
L_0x118d2b0 .part v0x1125020_0, 0, 1;
L_0x118d350 .part v0x1125020_0, 1, 1;
L_0x118d480 .part v0x1125020_0, 2, 1;
S_0x10c4890 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10bf320;
 .timescale 0 0;
L_0x1187bb0/d .functor NAND 1, L_0x1182230, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1187bb0 .delay (20,20,20) L_0x1187bb0/d;
L_0x1187c90/d .functor NOT 1, L_0x1187bb0, C4<0>, C4<0>, C4<0>;
L_0x1187c90 .delay (10,10,10) L_0x1187c90/d;
L_0x11880a0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11880a0 .delay (10,10,10) L_0x11880a0/d;
L_0x1188160/d .functor NAND 1, L_0x1187ef0, L_0x11880a0, C4<1>, C4<1>;
L_0x1188160 .delay (20,20,20) L_0x1188160/d;
L_0x1188220/d .functor NOT 1, L_0x1188160, C4<0>, C4<0>, C4<0>;
L_0x1188220 .delay (10,10,10) L_0x1188220/d;
L_0x1188310/d .functor NOR 1, L_0x1188220, L_0x1187c90, C4<0>, C4<0>;
L_0x1188310 .delay (20,20,20) L_0x1188310/d;
L_0x11884b0/d .functor NOT 1, L_0x1188310, C4<0>, C4<0>, C4<0>;
L_0x11884b0 .delay (10,10,10) L_0x11884b0/d;
v0x10c4980_0 .net "and_in0ncom", 0 0, L_0x1188220; 1 drivers
v0x10c4a40_0 .net "and_in1com", 0 0, L_0x1187c90; 1 drivers
v0x10c4ae0_0 .alias "in0", 0 0, v0x10c5380_0;
v0x10c4b60_0 .alias "in1", 0 0, v0x10c5280_0;
v0x10c4be0_0 .net "nand_in0ncom", 0 0, L_0x1188160; 1 drivers
v0x10c4c80_0 .net "nand_in1com", 0 0, L_0x1187bb0; 1 drivers
v0x10c4d20_0 .net "ncom", 0 0, L_0x11880a0; 1 drivers
v0x10c4dc0_0 .net "nor_wire", 0 0, L_0x1188310; 1 drivers
v0x10c4eb0_0 .alias "result", 0 0, v0x10c55e0_0;
v0x10c4f80_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10c35a0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10bf320;
 .timescale 0 0;
L_0x11890e0/d .functor NAND 1, L_0x1187e50, L_0x11884b0, C4<1>, C4<1>;
L_0x11890e0 .delay (20,20,20) L_0x11890e0/d;
L_0x1189250/d .functor NOT 1, L_0x11890e0, C4<0>, C4<0>, C4<0>;
L_0x1189250 .delay (10,10,10) L_0x1189250/d;
L_0x1189360/d .functor NAND 1, L_0x1187f90, L_0x1188a30, C4<1>, C4<1>;
L_0x1189360 .delay (20,20,20) L_0x1189360/d;
L_0x1189420/d .functor NOT 1, L_0x1189360, C4<0>, C4<0>, C4<0>;
L_0x1189420 .delay (10,10,10) L_0x1189420/d;
L_0x1189530/d .functor NOR 1, L_0x1189420, L_0x1189250, C4<0>, C4<0>;
L_0x1189530 .delay (20,20,20) L_0x1189530/d;
L_0x1189670/d .functor NOT 1, L_0x1189530, C4<0>, C4<0>, C4<0>;
L_0x1189670 .delay (10,10,10) L_0x1189670/d;
v0x10c4180_0 .alias "a", 0 0, v0x10c5300_0;
v0x10c4290_0 .net "and_ab", 0 0, L_0x1189250; 1 drivers
v0x10c4330_0 .net "and_xor_ab_c", 0 0, L_0x1189420; 1 drivers
v0x10c43d0_0 .alias "b", 0 0, v0x10c55e0_0;
v0x10c4450_0 .alias "carryin", 0 0, v0x10c5060_0;
v0x10c44d0_0 .alias "carryout", 0 0, v0x10c5100_0;
v0x10c4590_0 .net "nand_ab", 0 0, L_0x11890e0; 1 drivers
v0x10c4610_0 .net "nand_xor_ab_c", 0 0, L_0x1189360; 1 drivers
v0x10c4690_0 .net "nco", 0 0, L_0x1189530; 1 drivers
v0x10c4730_0 .alias "sum", 0 0, v0x10c56c0_0;
v0x10c4810_0 .net "xor_ab", 0 0, L_0x1188a30; 1 drivers
S_0x10c3c30 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10c35a0;
 .timescale 0 0;
L_0x1188620/d .functor NAND 1, L_0x1187e50, L_0x11884b0, C4<1>, C4<1>;
L_0x1188620 .delay (20,20,20) L_0x1188620/d;
L_0x11886e0/d .functor NOR 1, L_0x1187e50, L_0x11884b0, C4<0>, C4<0>;
L_0x11886e0 .delay (20,20,20) L_0x11886e0/d;
L_0x11887c0/d .functor NOT 1, L_0x11886e0, C4<0>, C4<0>, C4<0>;
L_0x11887c0 .delay (10,10,10) L_0x11887c0/d;
L_0x11888d0/d .functor NAND 1, L_0x11887c0, L_0x1188620, C4<1>, C4<1>;
L_0x11888d0 .delay (20,20,20) L_0x11888d0/d;
L_0x1188a30/d .functor NOT 1, L_0x11888d0, C4<0>, C4<0>, C4<0>;
L_0x1188a30 .delay (10,10,10) L_0x1188a30/d;
v0x10c3d20_0 .alias "a", 0 0, v0x10c5300_0;
v0x10c3dc0_0 .alias "b", 0 0, v0x10c55e0_0;
v0x10c3e60_0 .net "nand_ab", 0 0, L_0x1188620; 1 drivers
v0x10c3f00_0 .net "nor_ab", 0 0, L_0x11886e0; 1 drivers
v0x10c3f80_0 .net "nxor_ab", 0 0, L_0x11888d0; 1 drivers
v0x10c4020_0 .net "or_ab", 0 0, L_0x11887c0; 1 drivers
v0x10c4100_0 .alias "result", 0 0, v0x10c4810_0;
S_0x10c3690 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10c35a0;
 .timescale 0 0;
L_0x1188b40/d .functor NAND 1, L_0x1188a30, L_0x1187f90, C4<1>, C4<1>;
L_0x1188b40 .delay (20,20,20) L_0x1188b40/d;
L_0x1188c90/d .functor NOR 1, L_0x1188a30, L_0x1187f90, C4<0>, C4<0>;
L_0x1188c90 .delay (20,20,20) L_0x1188c90/d;
L_0x1188e00/d .functor NOT 1, L_0x1188c90, C4<0>, C4<0>, C4<0>;
L_0x1188e00 .delay (10,10,10) L_0x1188e00/d;
L_0x1188ec0/d .functor NAND 1, L_0x1188e00, L_0x1188b40, C4<1>, C4<1>;
L_0x1188ec0 .delay (20,20,20) L_0x1188ec0/d;
L_0x1188fd0/d .functor NOT 1, L_0x1188ec0, C4<0>, C4<0>, C4<0>;
L_0x1188fd0 .delay (10,10,10) L_0x1188fd0/d;
v0x10c3780_0 .alias "a", 0 0, v0x10c4810_0;
v0x10c3820_0 .alias "b", 0 0, v0x10c5060_0;
v0x10c38c0_0 .net "nand_ab", 0 0, L_0x1188b40; 1 drivers
v0x10c3960_0 .net "nor_ab", 0 0, L_0x1188c90; 1 drivers
v0x10c39e0_0 .net "nxor_ab", 0 0, L_0x1188ec0; 1 drivers
v0x10c3a80_0 .net "or_ab", 0 0, L_0x1188e00; 1 drivers
v0x10c3b60_0 .alias "result", 0 0, v0x10c56c0_0;
S_0x10c3050 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10bf320;
 .timescale 0 0;
L_0x1189830/d .functor NAND 1, L_0x1187e50, L_0x1187ef0, C4<1>, C4<1>;
L_0x1189830 .delay (20,20,20) L_0x1189830/d;
L_0x11898f0/d .functor NOR 1, L_0x1187e50, L_0x1187ef0, C4<0>, C4<0>;
L_0x11898f0 .delay (20,20,20) L_0x11898f0/d;
L_0x1189a80/d .functor NOT 1, L_0x11898f0, C4<0>, C4<0>, C4<0>;
L_0x1189a80 .delay (10,10,10) L_0x1189a80/d;
L_0x1189b70/d .functor NAND 1, L_0x1189a80, L_0x1189830, C4<1>, C4<1>;
L_0x1189b70 .delay (20,20,20) L_0x1189b70/d;
L_0x1189cd0/d .functor NOT 1, L_0x1189b70, C4<0>, C4<0>, C4<0>;
L_0x1189cd0 .delay (10,10,10) L_0x1189cd0/d;
v0x10c3140_0 .alias "a", 0 0, v0x10c5300_0;
v0x10c31c0_0 .alias "b", 0 0, v0x10c5380_0;
v0x10c3290_0 .net "nand_ab", 0 0, L_0x1189830; 1 drivers
v0x10c3310_0 .net "nor_ab", 0 0, L_0x11898f0; 1 drivers
v0x10c3390_0 .net "nxor_ab", 0 0, L_0x1189b70; 1 drivers
v0x10c3410_0 .net "or_ab", 0 0, L_0x1189a80; 1 drivers
v0x10c34d0_0 .alias "result", 0 0, v0x10c5a60_0;
S_0x10c2460 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10bf320;
 .timescale 0 0;
L_0x1189e20/d .functor NAND 1, L_0x1187e50, L_0x1187ef0, C4<1>, C4<1>;
L_0x1189e20 .delay (20,20,20) L_0x1189e20/d;
L_0x1189f50/d .functor NOT 1, L_0x1189e20, C4<0>, C4<0>, C4<0>;
L_0x1189f50 .delay (10,10,10) L_0x1189f50/d;
v0x10c2cd0_0 .alias "a", 0 0, v0x10c5300_0;
v0x10c2d70_0 .net "and_ab", 0 0, L_0x1189f50; 1 drivers
v0x10c2df0_0 .alias "b", 0 0, v0x10c5380_0;
v0x10c2e70_0 .net "nand_ab", 0 0, L_0x1189e20; 1 drivers
v0x10c2f50_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10c2fd0_0 .alias "result", 0 0, v0x10c57d0_0;
S_0x10c2550 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10c2460;
 .timescale 0 0;
L_0x118a0a0/d .functor NAND 1, L_0x1189f50, v0x10be850_0, C4<1>, C4<1>;
L_0x118a0a0 .delay (20,20,20) L_0x118a0a0/d;
L_0x118a160/d .functor NOT 1, L_0x118a0a0, C4<0>, C4<0>, C4<0>;
L_0x118a160 .delay (10,10,10) L_0x118a160/d;
L_0x118a290/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x118a290 .delay (10,10,10) L_0x118a290/d;
L_0x118a350/d .functor NAND 1, L_0x1189e20, L_0x118a290, C4<1>, C4<1>;
L_0x118a350 .delay (20,20,20) L_0x118a350/d;
L_0x118a4a0/d .functor NOT 1, L_0x118a350, C4<0>, C4<0>, C4<0>;
L_0x118a4a0 .delay (10,10,10) L_0x118a4a0/d;
L_0x118a590/d .functor NOR 1, L_0x118a4a0, L_0x118a160, C4<0>, C4<0>;
L_0x118a590 .delay (20,20,20) L_0x118a590/d;
L_0x118a730/d .functor NOT 1, L_0x118a590, C4<0>, C4<0>, C4<0>;
L_0x118a730 .delay (10,10,10) L_0x118a730/d;
v0x10c2640_0 .net "and_in0ncom", 0 0, L_0x118a4a0; 1 drivers
v0x10c26c0_0 .net "and_in1com", 0 0, L_0x118a160; 1 drivers
v0x10c2740_0 .alias "in0", 0 0, v0x10c2e70_0;
v0x10c27e0_0 .alias "in1", 0 0, v0x10c2d70_0;
v0x10c2860_0 .net "nand_in0ncom", 0 0, L_0x118a350; 1 drivers
v0x10c2900_0 .net "nand_in1com", 0 0, L_0x118a0a0; 1 drivers
v0x10c29e0_0 .net "ncom", 0 0, L_0x118a290; 1 drivers
v0x10c2a80_0 .net "nor_wire", 0 0, L_0x118a590; 1 drivers
v0x10c2b20_0 .alias "result", 0 0, v0x10c57d0_0;
v0x10c2bf0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10c19c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10bf320;
 .timescale 0 0;
L_0x118a860/d .functor NOR 1, L_0x1187e50, L_0x1187ef0, C4<0>, C4<0>;
L_0x118a860 .delay (20,20,20) L_0x118a860/d;
L_0x118a990/d .functor NOT 1, L_0x118a860, C4<0>, C4<0>, C4<0>;
L_0x118a990 .delay (10,10,10) L_0x118a990/d;
v0x10c2140_0 .alias "a", 0 0, v0x10c5300_0;
v0x10c21c0_0 .alias "b", 0 0, v0x10c5380_0;
v0x10c2260_0 .net "nor_ab", 0 0, L_0x118a860; 1 drivers
v0x10c22e0_0 .net "or_ab", 0 0, L_0x118a990; 1 drivers
v0x10c2360_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10c23e0_0 .alias "result", 0 0, v0x10c5950_0;
S_0x10c1ab0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10c19c0;
 .timescale 0 0;
L_0x118aae0/d .functor NAND 1, L_0x118a990, v0x10be850_0, C4<1>, C4<1>;
L_0x118aae0 .delay (20,20,20) L_0x118aae0/d;
L_0x118aba0/d .functor NOT 1, L_0x118aae0, C4<0>, C4<0>, C4<0>;
L_0x118aba0 .delay (10,10,10) L_0x118aba0/d;
L_0x118acd0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x118acd0 .delay (10,10,10) L_0x118acd0/d;
L_0x118ad90/d .functor NAND 1, L_0x118a860, L_0x118acd0, C4<1>, C4<1>;
L_0x118ad90 .delay (20,20,20) L_0x118ad90/d;
L_0x118aee0/d .functor NOT 1, L_0x118ad90, C4<0>, C4<0>, C4<0>;
L_0x118aee0 .delay (10,10,10) L_0x118aee0/d;
L_0x118afd0/d .functor NOR 1, L_0x118aee0, L_0x118aba0, C4<0>, C4<0>;
L_0x118afd0 .delay (20,20,20) L_0x118afd0/d;
L_0x118b170/d .functor NOT 1, L_0x118afd0, C4<0>, C4<0>, C4<0>;
L_0x118b170 .delay (10,10,10) L_0x118b170/d;
v0x10c1ba0_0 .net "and_in0ncom", 0 0, L_0x118aee0; 1 drivers
v0x10c1c20_0 .net "and_in1com", 0 0, L_0x118aba0; 1 drivers
v0x10c1ca0_0 .alias "in0", 0 0, v0x10c2260_0;
v0x10c1d20_0 .alias "in1", 0 0, v0x10c22e0_0;
v0x10c1da0_0 .net "nand_in0ncom", 0 0, L_0x118ad90; 1 drivers
v0x10c1e20_0 .net "nand_in1com", 0 0, L_0x118aae0; 1 drivers
v0x10c1ea0_0 .net "ncom", 0 0, L_0x118acd0; 1 drivers
v0x10c1f20_0 .net "nor_wire", 0 0, L_0x118afd0; 1 drivers
v0x10c1ff0_0 .alias "result", 0 0, v0x10c5950_0;
v0x10c20c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10bf410 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10bf320;
 .timescale 0 0;
v0x10c1210_0 .alias "in0", 0 0, v0x10c56c0_0;
v0x10c12c0_0 .alias "in1", 0 0, v0x10c5a60_0;
v0x10c1370_0 .alias "in2", 0 0, v0x10c57d0_0;
v0x10c1420_0 .alias "in3", 0 0, v0x10c5950_0;
v0x10c1500_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10c15b0_0 .alias "result", 0 0, v0x10c5510_0;
v0x10c1630_0 .net "sel0", 0 0, L_0x118d2b0; 1 drivers
v0x10c16b0_0 .net "sel1", 0 0, L_0x118d350; 1 drivers
v0x10c1730_0 .net "sel2", 0 0, L_0x118d480; 1 drivers
v0x10c17e0_0 .net "w0", 0 0, L_0x118b930; 1 drivers
v0x10c18c0_0 .net "w1", 0 0, L_0x118c0b0; 1 drivers
v0x10c1940_0 .net "w2", 0 0, L_0x118c900; 1 drivers
S_0x10c0a90 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10bf410;
 .timescale 0 0;
L_0x118b2a0/d .functor NAND 1, L_0x1189cd0, L_0x118d2b0, C4<1>, C4<1>;
L_0x118b2a0 .delay (20,20,20) L_0x118b2a0/d;
L_0x118b360/d .functor NOT 1, L_0x118b2a0, C4<0>, C4<0>, C4<0>;
L_0x118b360 .delay (10,10,10) L_0x118b360/d;
L_0x118b490/d .functor NOT 1, L_0x118d2b0, C4<0>, C4<0>, C4<0>;
L_0x118b490 .delay (10,10,10) L_0x118b490/d;
L_0x118b5e0/d .functor NAND 1, L_0x1188fd0, L_0x118b490, C4<1>, C4<1>;
L_0x118b5e0 .delay (20,20,20) L_0x118b5e0/d;
L_0x118b6a0/d .functor NOT 1, L_0x118b5e0, C4<0>, C4<0>, C4<0>;
L_0x118b6a0 .delay (10,10,10) L_0x118b6a0/d;
L_0x118b790/d .functor NOR 1, L_0x118b6a0, L_0x118b360, C4<0>, C4<0>;
L_0x118b790 .delay (20,20,20) L_0x118b790/d;
L_0x118b930/d .functor NOT 1, L_0x118b790, C4<0>, C4<0>, C4<0>;
L_0x118b930 .delay (10,10,10) L_0x118b930/d;
v0x10c0b80_0 .net "and_in0ncom", 0 0, L_0x118b6a0; 1 drivers
v0x10c0c40_0 .net "and_in1com", 0 0, L_0x118b360; 1 drivers
v0x10c0ce0_0 .alias "in0", 0 0, v0x10c56c0_0;
v0x10c0d80_0 .alias "in1", 0 0, v0x10c5a60_0;
v0x10c0e00_0 .net "nand_in0ncom", 0 0, L_0x118b5e0; 1 drivers
v0x10c0ea0_0 .net "nand_in1com", 0 0, L_0x118b2a0; 1 drivers
v0x10c0f40_0 .net "ncom", 0 0, L_0x118b490; 1 drivers
v0x10c0fe0_0 .net "nor_wire", 0 0, L_0x118b790; 1 drivers
v0x10c1080_0 .alias "result", 0 0, v0x10c17e0_0;
v0x10c1100_0 .alias "sel0", 0 0, v0x10c1630_0;
S_0x10c0340 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10bf410;
 .timescale 0 0;
L_0x118ba60/d .functor NAND 1, L_0x118b170, L_0x118d2b0, C4<1>, C4<1>;
L_0x118ba60 .delay (20,20,20) L_0x118ba60/d;
L_0x118bb20/d .functor NOT 1, L_0x118ba60, C4<0>, C4<0>, C4<0>;
L_0x118bb20 .delay (10,10,10) L_0x118bb20/d;
L_0x118bc50/d .functor NOT 1, L_0x118d2b0, C4<0>, C4<0>, C4<0>;
L_0x118bc50 .delay (10,10,10) L_0x118bc50/d;
L_0x118bd10/d .functor NAND 1, L_0x118a730, L_0x118bc50, C4<1>, C4<1>;
L_0x118bd10 .delay (20,20,20) L_0x118bd10/d;
L_0x118be20/d .functor NOT 1, L_0x118bd10, C4<0>, C4<0>, C4<0>;
L_0x118be20 .delay (10,10,10) L_0x118be20/d;
L_0x118bf10/d .functor NOR 1, L_0x118be20, L_0x118bb20, C4<0>, C4<0>;
L_0x118bf10 .delay (20,20,20) L_0x118bf10/d;
L_0x118c0b0/d .functor NOT 1, L_0x118bf10, C4<0>, C4<0>, C4<0>;
L_0x118c0b0 .delay (10,10,10) L_0x118c0b0/d;
v0x10c0430_0 .net "and_in0ncom", 0 0, L_0x118be20; 1 drivers
v0x10c04f0_0 .net "and_in1com", 0 0, L_0x118bb20; 1 drivers
v0x10c0590_0 .alias "in0", 0 0, v0x10c57d0_0;
v0x10c0630_0 .alias "in1", 0 0, v0x10c5950_0;
v0x10c06b0_0 .net "nand_in0ncom", 0 0, L_0x118bd10; 1 drivers
v0x10c0750_0 .net "nand_in1com", 0 0, L_0x118ba60; 1 drivers
v0x10c07f0_0 .net "ncom", 0 0, L_0x118bc50; 1 drivers
v0x10c0890_0 .net "nor_wire", 0 0, L_0x118bf10; 1 drivers
v0x10c0930_0 .alias "result", 0 0, v0x10c18c0_0;
v0x10c09b0_0 .alias "sel0", 0 0, v0x10c1630_0;
S_0x10bfbd0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10bf410;
 .timescale 0 0;
L_0x118c1e0/d .functor NAND 1, L_0x118c0b0, L_0x118d350, C4<1>, C4<1>;
L_0x118c1e0 .delay (20,20,20) L_0x118c1e0/d;
L_0x118c330/d .functor NOT 1, L_0x118c1e0, C4<0>, C4<0>, C4<0>;
L_0x118c330 .delay (10,10,10) L_0x118c330/d;
L_0x118c460/d .functor NOT 1, L_0x118d350, C4<0>, C4<0>, C4<0>;
L_0x118c460 .delay (10,10,10) L_0x118c460/d;
L_0x118c520/d .functor NAND 1, L_0x118b930, L_0x118c460, C4<1>, C4<1>;
L_0x118c520 .delay (20,20,20) L_0x118c520/d;
L_0x118c670/d .functor NOT 1, L_0x118c520, C4<0>, C4<0>, C4<0>;
L_0x118c670 .delay (10,10,10) L_0x118c670/d;
L_0x118c760/d .functor NOR 1, L_0x118c670, L_0x118c330, C4<0>, C4<0>;
L_0x118c760 .delay (20,20,20) L_0x118c760/d;
L_0x118c900/d .functor NOT 1, L_0x118c760, C4<0>, C4<0>, C4<0>;
L_0x118c900 .delay (10,10,10) L_0x118c900/d;
v0x10bfcc0_0 .net "and_in0ncom", 0 0, L_0x118c670; 1 drivers
v0x10bfd80_0 .net "and_in1com", 0 0, L_0x118c330; 1 drivers
v0x10bfe20_0 .alias "in0", 0 0, v0x10c17e0_0;
v0x10bfec0_0 .alias "in1", 0 0, v0x10c18c0_0;
v0x10bff40_0 .net "nand_in0ncom", 0 0, L_0x118c520; 1 drivers
v0x10bffe0_0 .net "nand_in1com", 0 0, L_0x118c1e0; 1 drivers
v0x10c0080_0 .net "ncom", 0 0, L_0x118c460; 1 drivers
v0x10c0120_0 .net "nor_wire", 0 0, L_0x118c760; 1 drivers
v0x10c01c0_0 .alias "result", 0 0, v0x10c1940_0;
v0x10c0240_0 .alias "sel0", 0 0, v0x10c16b0_0;
S_0x10bf500 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10bf410;
 .timescale 0 0;
L_0x118ca30/d .functor NAND 1, C4<0>, L_0x118d480, C4<1>, C4<1>;
L_0x118ca30 .delay (20,20,20) L_0x118ca30/d;
L_0x118cb90/d .functor NOT 1, L_0x118ca30, C4<0>, C4<0>, C4<0>;
L_0x118cb90 .delay (10,10,10) L_0x118cb90/d;
L_0x118ccc0/d .functor NOT 1, L_0x118d480, C4<0>, C4<0>, C4<0>;
L_0x118ccc0 .delay (10,10,10) L_0x118ccc0/d;
L_0x118cd80/d .functor NAND 1, L_0x118c900, L_0x118ccc0, C4<1>, C4<1>;
L_0x118cd80 .delay (20,20,20) L_0x118cd80/d;
L_0x118cef0/d .functor NOT 1, L_0x118cd80, C4<0>, C4<0>, C4<0>;
L_0x118cef0 .delay (10,10,10) L_0x118cef0/d;
L_0x118cfe0/d .functor NOR 1, L_0x118cef0, L_0x118cb90, C4<0>, C4<0>;
L_0x118cfe0 .delay (20,20,20) L_0x118cfe0/d;
L_0x118d180/d .functor NOT 1, L_0x118cfe0, C4<0>, C4<0>, C4<0>;
L_0x118d180 .delay (10,10,10) L_0x118d180/d;
v0x10bf5f0_0 .net "and_in0ncom", 0 0, L_0x118cef0; 1 drivers
v0x10bf670_0 .net "and_in1com", 0 0, L_0x118cb90; 1 drivers
v0x10bf6f0_0 .alias "in0", 0 0, v0x10c1940_0;
v0x10bf770_0 .alias "in1", 0 0, v0x10c1500_0;
v0x10bf7f0_0 .net "nand_in0ncom", 0 0, L_0x118cd80; 1 drivers
v0x10bf870_0 .net "nand_in1com", 0 0, L_0x118ca30; 1 drivers
v0x10bf950_0 .net "ncom", 0 0, L_0x118ccc0; 1 drivers
v0x10bf9f0_0 .net "nor_wire", 0 0, L_0x118cfe0; 1 drivers
v0x10bfa90_0 .alias "result", 0 0, v0x10c5510_0;
v0x10bfb30_0 .alias "sel0", 0 0, v0x10c1730_0;
S_0x10b8540 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10b6f18 .param/l "i" 2 105, +C4<01110>;
S_0x10b8670 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10b8540;
 .timescale 0 0;
L_0x118d9d0/d .functor NOT 1, L_0x118d900, C4<0>, C4<0>, C4<0>;
L_0x118d9d0 .delay (10,10,10) L_0x118d9d0/d;
v0x10891e0_0 .net "carryin", 0 0, L_0x1193530; 1 drivers
v0x1089280_0 .net "carryout", 0 0, L_0x118f260; 1 drivers
v0x1089300_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10be7d0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1089570_0 .net "notB", 0 0, L_0x118d9d0; 1 drivers
v0x10895f0_0 .net "operandA", 0 0, L_0x118d860; 1 drivers
v0x10bea60_0 .net "operandB", 0 0, L_0x118d900; 1 drivers
v0x10beb70_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10bebf0_0 .net "result", 0 0, L_0x1192d50; 1 drivers
v0x10bec70_0 .net "trueB", 0 0, L_0x118e0a0; 1 drivers
v0x10bed50_0 .net "wAddSub", 0 0, L_0x118ebc0; 1 drivers
v0x10bee60_0 .net "wNandAnd", 0 0, L_0x1190320; 1 drivers
v0x10befe0_0 .net "wNorOr", 0 0, L_0x1190d60; 1 drivers
v0x10bf0f0_0 .net "wXor", 0 0, L_0x118f8c0; 1 drivers
L_0x1192e80 .part v0x1125020_0, 0, 1;
L_0x1192f20 .part v0x1125020_0, 1, 1;
L_0x1193050 .part v0x1125020_0, 2, 1;
S_0x10bdbf0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10b8670;
 .timescale 0 0;
L_0x118dad0/d .functor NAND 1, L_0x118d9d0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x118dad0 .delay (20,20,20) L_0x118dad0/d;
L_0x118dbb0/d .functor NOT 1, L_0x118dad0, C4<0>, C4<0>, C4<0>;
L_0x118dbb0 .delay (10,10,10) L_0x118dbb0/d;
L_0x118dc90/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x118dc90 .delay (10,10,10) L_0x118dc90/d;
L_0x118dd50/d .functor NAND 1, L_0x118d900, L_0x118dc90, C4<1>, C4<1>;
L_0x118dd50 .delay (20,20,20) L_0x118dd50/d;
L_0x118de10/d .functor NOT 1, L_0x118dd50, C4<0>, C4<0>, C4<0>;
L_0x118de10 .delay (10,10,10) L_0x118de10/d;
L_0x118df00/d .functor NOR 1, L_0x118de10, L_0x118dbb0, C4<0>, C4<0>;
L_0x118df00 .delay (20,20,20) L_0x118df00/d;
L_0x118e0a0/d .functor NOT 1, L_0x118df00, C4<0>, C4<0>, C4<0>;
L_0x118e0a0 .delay (10,10,10) L_0x118e0a0/d;
v0x10bdce0_0 .net "and_in0ncom", 0 0, L_0x118de10; 1 drivers
v0x10bdda0_0 .net "and_in1com", 0 0, L_0x118dbb0; 1 drivers
v0x10bde40_0 .alias "in0", 0 0, v0x10bea60_0;
v0x10bdec0_0 .alias "in1", 0 0, v0x1089570_0;
v0x10bdf40_0 .net "nand_in0ncom", 0 0, L_0x118dd50; 1 drivers
v0x10bdfe0_0 .net "nand_in1com", 0 0, L_0x118dad0; 1 drivers
v0x10be080_0 .net "ncom", 0 0, L_0x118dc90; 1 drivers
v0x10be120_0 .net "nor_wire", 0 0, L_0x118df00; 1 drivers
v0x10be210_0 .alias "result", 0 0, v0x10bec70_0;
v0x10be2e0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10bc900 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10b8670;
 .timescale 0 0;
L_0x118ecd0/d .functor NAND 1, L_0x118d860, L_0x118e0a0, C4<1>, C4<1>;
L_0x118ecd0 .delay (20,20,20) L_0x118ecd0/d;
L_0x118ee40/d .functor NOT 1, L_0x118ecd0, C4<0>, C4<0>, C4<0>;
L_0x118ee40 .delay (10,10,10) L_0x118ee40/d;
L_0x118ef50/d .functor NAND 1, L_0x1193530, L_0x118e620, C4<1>, C4<1>;
L_0x118ef50 .delay (20,20,20) L_0x118ef50/d;
L_0x118f010/d .functor NOT 1, L_0x118ef50, C4<0>, C4<0>, C4<0>;
L_0x118f010 .delay (10,10,10) L_0x118f010/d;
L_0x118f120/d .functor NOR 1, L_0x118f010, L_0x118ee40, C4<0>, C4<0>;
L_0x118f120 .delay (20,20,20) L_0x118f120/d;
L_0x118f260/d .functor NOT 1, L_0x118f120, C4<0>, C4<0>, C4<0>;
L_0x118f260 .delay (10,10,10) L_0x118f260/d;
v0x10bd4e0_0 .alias "a", 0 0, v0x10895f0_0;
v0x10bd5f0_0 .net "and_ab", 0 0, L_0x118ee40; 1 drivers
v0x10bd690_0 .net "and_xor_ab_c", 0 0, L_0x118f010; 1 drivers
v0x10bd730_0 .alias "b", 0 0, v0x10bec70_0;
v0x10bd7b0_0 .alias "carryin", 0 0, v0x10891e0_0;
v0x10bd830_0 .alias "carryout", 0 0, v0x1089280_0;
v0x10bd8f0_0 .net "nand_ab", 0 0, L_0x118ecd0; 1 drivers
v0x10bd970_0 .net "nand_xor_ab_c", 0 0, L_0x118ef50; 1 drivers
v0x10bd9f0_0 .net "nco", 0 0, L_0x118f120; 1 drivers
v0x10bda90_0 .alias "sum", 0 0, v0x10bed50_0;
v0x10bdb70_0 .net "xor_ab", 0 0, L_0x118e620; 1 drivers
S_0x10bcf90 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10bc900;
 .timescale 0 0;
L_0x118e210/d .functor NAND 1, L_0x118d860, L_0x118e0a0, C4<1>, C4<1>;
L_0x118e210 .delay (20,20,20) L_0x118e210/d;
L_0x118e2d0/d .functor NOR 1, L_0x118d860, L_0x118e0a0, C4<0>, C4<0>;
L_0x118e2d0 .delay (20,20,20) L_0x118e2d0/d;
L_0x118e3b0/d .functor NOT 1, L_0x118e2d0, C4<0>, C4<0>, C4<0>;
L_0x118e3b0 .delay (10,10,10) L_0x118e3b0/d;
L_0x118e4c0/d .functor NAND 1, L_0x118e3b0, L_0x118e210, C4<1>, C4<1>;
L_0x118e4c0 .delay (20,20,20) L_0x118e4c0/d;
L_0x118e620/d .functor NOT 1, L_0x118e4c0, C4<0>, C4<0>, C4<0>;
L_0x118e620 .delay (10,10,10) L_0x118e620/d;
v0x10bd080_0 .alias "a", 0 0, v0x10895f0_0;
v0x10bd120_0 .alias "b", 0 0, v0x10bec70_0;
v0x10bd1c0_0 .net "nand_ab", 0 0, L_0x118e210; 1 drivers
v0x10bd260_0 .net "nor_ab", 0 0, L_0x118e2d0; 1 drivers
v0x10bd2e0_0 .net "nxor_ab", 0 0, L_0x118e4c0; 1 drivers
v0x10bd380_0 .net "or_ab", 0 0, L_0x118e3b0; 1 drivers
v0x10bd460_0 .alias "result", 0 0, v0x10bdb70_0;
S_0x10bc9f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10bc900;
 .timescale 0 0;
L_0x118e730/d .functor NAND 1, L_0x118e620, L_0x1193530, C4<1>, C4<1>;
L_0x118e730 .delay (20,20,20) L_0x118e730/d;
L_0x118e880/d .functor NOR 1, L_0x118e620, L_0x1193530, C4<0>, C4<0>;
L_0x118e880 .delay (20,20,20) L_0x118e880/d;
L_0x118e9f0/d .functor NOT 1, L_0x118e880, C4<0>, C4<0>, C4<0>;
L_0x118e9f0 .delay (10,10,10) L_0x118e9f0/d;
L_0x118eab0/d .functor NAND 1, L_0x118e9f0, L_0x118e730, C4<1>, C4<1>;
L_0x118eab0 .delay (20,20,20) L_0x118eab0/d;
L_0x118ebc0/d .functor NOT 1, L_0x118eab0, C4<0>, C4<0>, C4<0>;
L_0x118ebc0 .delay (10,10,10) L_0x118ebc0/d;
v0x10bcae0_0 .alias "a", 0 0, v0x10bdb70_0;
v0x10bcb80_0 .alias "b", 0 0, v0x10891e0_0;
v0x10bcc20_0 .net "nand_ab", 0 0, L_0x118e730; 1 drivers
v0x10bccc0_0 .net "nor_ab", 0 0, L_0x118e880; 1 drivers
v0x10bcd40_0 .net "nxor_ab", 0 0, L_0x118eab0; 1 drivers
v0x10bcde0_0 .net "or_ab", 0 0, L_0x118e9f0; 1 drivers
v0x10bcec0_0 .alias "result", 0 0, v0x10bed50_0;
S_0x10bc3b0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10b8670;
 .timescale 0 0;
L_0x118f420/d .functor NAND 1, L_0x118d860, L_0x118d900, C4<1>, C4<1>;
L_0x118f420 .delay (20,20,20) L_0x118f420/d;
L_0x118f4e0/d .functor NOR 1, L_0x118d860, L_0x118d900, C4<0>, C4<0>;
L_0x118f4e0 .delay (20,20,20) L_0x118f4e0/d;
L_0x118f670/d .functor NOT 1, L_0x118f4e0, C4<0>, C4<0>, C4<0>;
L_0x118f670 .delay (10,10,10) L_0x118f670/d;
L_0x118f760/d .functor NAND 1, L_0x118f670, L_0x118f420, C4<1>, C4<1>;
L_0x118f760 .delay (20,20,20) L_0x118f760/d;
L_0x118f8c0/d .functor NOT 1, L_0x118f760, C4<0>, C4<0>, C4<0>;
L_0x118f8c0 .delay (10,10,10) L_0x118f8c0/d;
v0x10bc4a0_0 .alias "a", 0 0, v0x10895f0_0;
v0x10bc520_0 .alias "b", 0 0, v0x10bea60_0;
v0x10bc5f0_0 .net "nand_ab", 0 0, L_0x118f420; 1 drivers
v0x10bc670_0 .net "nor_ab", 0 0, L_0x118f4e0; 1 drivers
v0x10bc6f0_0 .net "nxor_ab", 0 0, L_0x118f760; 1 drivers
v0x10bc770_0 .net "or_ab", 0 0, L_0x118f670; 1 drivers
v0x10bc830_0 .alias "result", 0 0, v0x10bf0f0_0;
S_0x10bb7c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10b8670;
 .timescale 0 0;
L_0x118fa10/d .functor NAND 1, L_0x118d860, L_0x118d900, C4<1>, C4<1>;
L_0x118fa10 .delay (20,20,20) L_0x118fa10/d;
L_0x118fb40/d .functor NOT 1, L_0x118fa10, C4<0>, C4<0>, C4<0>;
L_0x118fb40 .delay (10,10,10) L_0x118fb40/d;
v0x10bc030_0 .alias "a", 0 0, v0x10895f0_0;
v0x10bc0d0_0 .net "and_ab", 0 0, L_0x118fb40; 1 drivers
v0x10bc150_0 .alias "b", 0 0, v0x10bea60_0;
v0x10bc1d0_0 .net "nand_ab", 0 0, L_0x118fa10; 1 drivers
v0x10bc2b0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10bc330_0 .alias "result", 0 0, v0x10bee60_0;
S_0x10bb8b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10bb7c0;
 .timescale 0 0;
L_0x118fc90/d .functor NAND 1, L_0x118fb40, v0x10be850_0, C4<1>, C4<1>;
L_0x118fc90 .delay (20,20,20) L_0x118fc90/d;
L_0x118fd50/d .functor NOT 1, L_0x118fc90, C4<0>, C4<0>, C4<0>;
L_0x118fd50 .delay (10,10,10) L_0x118fd50/d;
L_0x118fe80/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x118fe80 .delay (10,10,10) L_0x118fe80/d;
L_0x118ff40/d .functor NAND 1, L_0x118fa10, L_0x118fe80, C4<1>, C4<1>;
L_0x118ff40 .delay (20,20,20) L_0x118ff40/d;
L_0x1190090/d .functor NOT 1, L_0x118ff40, C4<0>, C4<0>, C4<0>;
L_0x1190090 .delay (10,10,10) L_0x1190090/d;
L_0x1190180/d .functor NOR 1, L_0x1190090, L_0x118fd50, C4<0>, C4<0>;
L_0x1190180 .delay (20,20,20) L_0x1190180/d;
L_0x1190320/d .functor NOT 1, L_0x1190180, C4<0>, C4<0>, C4<0>;
L_0x1190320 .delay (10,10,10) L_0x1190320/d;
v0x10bb9a0_0 .net "and_in0ncom", 0 0, L_0x1190090; 1 drivers
v0x10bba20_0 .net "and_in1com", 0 0, L_0x118fd50; 1 drivers
v0x10bbaa0_0 .alias "in0", 0 0, v0x10bc1d0_0;
v0x10bbb40_0 .alias "in1", 0 0, v0x10bc0d0_0;
v0x10bbbc0_0 .net "nand_in0ncom", 0 0, L_0x118ff40; 1 drivers
v0x10bbc60_0 .net "nand_in1com", 0 0, L_0x118fc90; 1 drivers
v0x10bbd40_0 .net "ncom", 0 0, L_0x118fe80; 1 drivers
v0x10bbde0_0 .net "nor_wire", 0 0, L_0x1190180; 1 drivers
v0x10bbe80_0 .alias "result", 0 0, v0x10bee60_0;
v0x10bbf50_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10bad20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10b8670;
 .timescale 0 0;
L_0x1190450/d .functor NOR 1, L_0x118d860, L_0x118d900, C4<0>, C4<0>;
L_0x1190450 .delay (20,20,20) L_0x1190450/d;
L_0x1190580/d .functor NOT 1, L_0x1190450, C4<0>, C4<0>, C4<0>;
L_0x1190580 .delay (10,10,10) L_0x1190580/d;
v0x10bb4a0_0 .alias "a", 0 0, v0x10895f0_0;
v0x10bb520_0 .alias "b", 0 0, v0x10bea60_0;
v0x10bb5c0_0 .net "nor_ab", 0 0, L_0x1190450; 1 drivers
v0x10bb640_0 .net "or_ab", 0 0, L_0x1190580; 1 drivers
v0x10bb6c0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10bb740_0 .alias "result", 0 0, v0x10befe0_0;
S_0x10bae10 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10bad20;
 .timescale 0 0;
L_0x11906d0/d .functor NAND 1, L_0x1190580, v0x10be850_0, C4<1>, C4<1>;
L_0x11906d0 .delay (20,20,20) L_0x11906d0/d;
L_0x1190790/d .functor NOT 1, L_0x11906d0, C4<0>, C4<0>, C4<0>;
L_0x1190790 .delay (10,10,10) L_0x1190790/d;
L_0x11908c0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11908c0 .delay (10,10,10) L_0x11908c0/d;
L_0x1190980/d .functor NAND 1, L_0x1190450, L_0x11908c0, C4<1>, C4<1>;
L_0x1190980 .delay (20,20,20) L_0x1190980/d;
L_0x1190ad0/d .functor NOT 1, L_0x1190980, C4<0>, C4<0>, C4<0>;
L_0x1190ad0 .delay (10,10,10) L_0x1190ad0/d;
L_0x1190bc0/d .functor NOR 1, L_0x1190ad0, L_0x1190790, C4<0>, C4<0>;
L_0x1190bc0 .delay (20,20,20) L_0x1190bc0/d;
L_0x1190d60/d .functor NOT 1, L_0x1190bc0, C4<0>, C4<0>, C4<0>;
L_0x1190d60 .delay (10,10,10) L_0x1190d60/d;
v0x10baf00_0 .net "and_in0ncom", 0 0, L_0x1190ad0; 1 drivers
v0x10baf80_0 .net "and_in1com", 0 0, L_0x1190790; 1 drivers
v0x10bb000_0 .alias "in0", 0 0, v0x10bb5c0_0;
v0x10bb080_0 .alias "in1", 0 0, v0x10bb640_0;
v0x10bb100_0 .net "nand_in0ncom", 0 0, L_0x1190980; 1 drivers
v0x10bb180_0 .net "nand_in1com", 0 0, L_0x11906d0; 1 drivers
v0x10bb200_0 .net "ncom", 0 0, L_0x11908c0; 1 drivers
v0x10bb280_0 .net "nor_wire", 0 0, L_0x1190bc0; 1 drivers
v0x10bb350_0 .alias "result", 0 0, v0x10befe0_0;
v0x10bb420_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10b8760 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10b8670;
 .timescale 0 0;
v0x10ba570_0 .alias "in0", 0 0, v0x10bed50_0;
v0x10ba620_0 .alias "in1", 0 0, v0x10bf0f0_0;
v0x10ba6d0_0 .alias "in2", 0 0, v0x10bee60_0;
v0x10ba780_0 .alias "in3", 0 0, v0x10befe0_0;
v0x10ba860_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10ba910_0 .alias "result", 0 0, v0x10bebf0_0;
v0x10ba990_0 .net "sel0", 0 0, L_0x1192e80; 1 drivers
v0x10baa10_0 .net "sel1", 0 0, L_0x1192f20; 1 drivers
v0x10baa90_0 .net "sel2", 0 0, L_0x1193050; 1 drivers
v0x10bab40_0 .net "w0", 0 0, L_0x1191520; 1 drivers
v0x10bac20_0 .net "w1", 0 0, L_0x1191ca0; 1 drivers
v0x10baca0_0 .net "w2", 0 0, L_0x11924f0; 1 drivers
S_0x10b9e20 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10b8760;
 .timescale 0 0;
L_0x1190e90/d .functor NAND 1, L_0x118f8c0, L_0x1192e80, C4<1>, C4<1>;
L_0x1190e90 .delay (20,20,20) L_0x1190e90/d;
L_0x1190f50/d .functor NOT 1, L_0x1190e90, C4<0>, C4<0>, C4<0>;
L_0x1190f50 .delay (10,10,10) L_0x1190f50/d;
L_0x1191080/d .functor NOT 1, L_0x1192e80, C4<0>, C4<0>, C4<0>;
L_0x1191080 .delay (10,10,10) L_0x1191080/d;
L_0x11911d0/d .functor NAND 1, L_0x118ebc0, L_0x1191080, C4<1>, C4<1>;
L_0x11911d0 .delay (20,20,20) L_0x11911d0/d;
L_0x1191290/d .functor NOT 1, L_0x11911d0, C4<0>, C4<0>, C4<0>;
L_0x1191290 .delay (10,10,10) L_0x1191290/d;
L_0x1191380/d .functor NOR 1, L_0x1191290, L_0x1190f50, C4<0>, C4<0>;
L_0x1191380 .delay (20,20,20) L_0x1191380/d;
L_0x1191520/d .functor NOT 1, L_0x1191380, C4<0>, C4<0>, C4<0>;
L_0x1191520 .delay (10,10,10) L_0x1191520/d;
v0x10b9f10_0 .net "and_in0ncom", 0 0, L_0x1191290; 1 drivers
v0x10b9fd0_0 .net "and_in1com", 0 0, L_0x1190f50; 1 drivers
v0x10ba070_0 .alias "in0", 0 0, v0x10bed50_0;
v0x10ba110_0 .alias "in1", 0 0, v0x10bf0f0_0;
v0x10ba190_0 .net "nand_in0ncom", 0 0, L_0x11911d0; 1 drivers
v0x10ba230_0 .net "nand_in1com", 0 0, L_0x1190e90; 1 drivers
v0x10ba2d0_0 .net "ncom", 0 0, L_0x1191080; 1 drivers
v0x10ba370_0 .net "nor_wire", 0 0, L_0x1191380; 1 drivers
v0x10ba410_0 .alias "result", 0 0, v0x10bab40_0;
v0x10ba490_0 .alias "sel0", 0 0, v0x10ba990_0;
S_0x10b96d0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10b8760;
 .timescale 0 0;
L_0x1191650/d .functor NAND 1, L_0x1190d60, L_0x1192e80, C4<1>, C4<1>;
L_0x1191650 .delay (20,20,20) L_0x1191650/d;
L_0x1191710/d .functor NOT 1, L_0x1191650, C4<0>, C4<0>, C4<0>;
L_0x1191710 .delay (10,10,10) L_0x1191710/d;
L_0x1191840/d .functor NOT 1, L_0x1192e80, C4<0>, C4<0>, C4<0>;
L_0x1191840 .delay (10,10,10) L_0x1191840/d;
L_0x1191900/d .functor NAND 1, L_0x1190320, L_0x1191840, C4<1>, C4<1>;
L_0x1191900 .delay (20,20,20) L_0x1191900/d;
L_0x1191a10/d .functor NOT 1, L_0x1191900, C4<0>, C4<0>, C4<0>;
L_0x1191a10 .delay (10,10,10) L_0x1191a10/d;
L_0x1191b00/d .functor NOR 1, L_0x1191a10, L_0x1191710, C4<0>, C4<0>;
L_0x1191b00 .delay (20,20,20) L_0x1191b00/d;
L_0x1191ca0/d .functor NOT 1, L_0x1191b00, C4<0>, C4<0>, C4<0>;
L_0x1191ca0 .delay (10,10,10) L_0x1191ca0/d;
v0x10b97c0_0 .net "and_in0ncom", 0 0, L_0x1191a10; 1 drivers
v0x10b9880_0 .net "and_in1com", 0 0, L_0x1191710; 1 drivers
v0x10b9920_0 .alias "in0", 0 0, v0x10bee60_0;
v0x10b99c0_0 .alias "in1", 0 0, v0x10befe0_0;
v0x10b9a40_0 .net "nand_in0ncom", 0 0, L_0x1191900; 1 drivers
v0x10b9ae0_0 .net "nand_in1com", 0 0, L_0x1191650; 1 drivers
v0x10b9b80_0 .net "ncom", 0 0, L_0x1191840; 1 drivers
v0x10b9c20_0 .net "nor_wire", 0 0, L_0x1191b00; 1 drivers
v0x10b9cc0_0 .alias "result", 0 0, v0x10bac20_0;
v0x10b9d40_0 .alias "sel0", 0 0, v0x10ba990_0;
S_0x10b8f80 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10b8760;
 .timescale 0 0;
L_0x1191dd0/d .functor NAND 1, L_0x1191ca0, L_0x1192f20, C4<1>, C4<1>;
L_0x1191dd0 .delay (20,20,20) L_0x1191dd0/d;
L_0x1191f20/d .functor NOT 1, L_0x1191dd0, C4<0>, C4<0>, C4<0>;
L_0x1191f20 .delay (10,10,10) L_0x1191f20/d;
L_0x1192050/d .functor NOT 1, L_0x1192f20, C4<0>, C4<0>, C4<0>;
L_0x1192050 .delay (10,10,10) L_0x1192050/d;
L_0x1192110/d .functor NAND 1, L_0x1191520, L_0x1192050, C4<1>, C4<1>;
L_0x1192110 .delay (20,20,20) L_0x1192110/d;
L_0x1192260/d .functor NOT 1, L_0x1192110, C4<0>, C4<0>, C4<0>;
L_0x1192260 .delay (10,10,10) L_0x1192260/d;
L_0x1192350/d .functor NOR 1, L_0x1192260, L_0x1191f20, C4<0>, C4<0>;
L_0x1192350 .delay (20,20,20) L_0x1192350/d;
L_0x11924f0/d .functor NOT 1, L_0x1192350, C4<0>, C4<0>, C4<0>;
L_0x11924f0 .delay (10,10,10) L_0x11924f0/d;
v0x10b9070_0 .net "and_in0ncom", 0 0, L_0x1192260; 1 drivers
v0x10b9130_0 .net "and_in1com", 0 0, L_0x1191f20; 1 drivers
v0x10b91d0_0 .alias "in0", 0 0, v0x10bab40_0;
v0x10b9270_0 .alias "in1", 0 0, v0x10bac20_0;
v0x10b92f0_0 .net "nand_in0ncom", 0 0, L_0x1192110; 1 drivers
v0x10b9390_0 .net "nand_in1com", 0 0, L_0x1191dd0; 1 drivers
v0x10b9430_0 .net "ncom", 0 0, L_0x1192050; 1 drivers
v0x10b94d0_0 .net "nor_wire", 0 0, L_0x1192350; 1 drivers
v0x10b9570_0 .alias "result", 0 0, v0x10baca0_0;
v0x10b95f0_0 .alias "sel0", 0 0, v0x10baa10_0;
S_0x10b8850 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10b8760;
 .timescale 0 0;
L_0x1192620/d .functor NAND 1, C4<0>, L_0x1193050, C4<1>, C4<1>;
L_0x1192620 .delay (20,20,20) L_0x1192620/d;
L_0x1192780/d .functor NOT 1, L_0x1192620, C4<0>, C4<0>, C4<0>;
L_0x1192780 .delay (10,10,10) L_0x1192780/d;
L_0x11928b0/d .functor NOT 1, L_0x1193050, C4<0>, C4<0>, C4<0>;
L_0x11928b0 .delay (10,10,10) L_0x11928b0/d;
L_0x1192970/d .functor NAND 1, L_0x11924f0, L_0x11928b0, C4<1>, C4<1>;
L_0x1192970 .delay (20,20,20) L_0x1192970/d;
L_0x1192ac0/d .functor NOT 1, L_0x1192970, C4<0>, C4<0>, C4<0>;
L_0x1192ac0 .delay (10,10,10) L_0x1192ac0/d;
L_0x1192bb0/d .functor NOR 1, L_0x1192ac0, L_0x1192780, C4<0>, C4<0>;
L_0x1192bb0 .delay (20,20,20) L_0x1192bb0/d;
L_0x1192d50/d .functor NOT 1, L_0x1192bb0, C4<0>, C4<0>, C4<0>;
L_0x1192d50 .delay (10,10,10) L_0x1192d50/d;
v0x10b8940_0 .net "and_in0ncom", 0 0, L_0x1192ac0; 1 drivers
v0x10b89c0_0 .net "and_in1com", 0 0, L_0x1192780; 1 drivers
v0x10b8a60_0 .alias "in0", 0 0, v0x10baca0_0;
v0x10b8b00_0 .alias "in1", 0 0, v0x10ba860_0;
v0x10b8b80_0 .net "nand_in0ncom", 0 0, L_0x1192970; 1 drivers
v0x10b8c20_0 .net "nand_in1com", 0 0, L_0x1192620; 1 drivers
v0x10b8d00_0 .net "ncom", 0 0, L_0x11928b0; 1 drivers
v0x10b8da0_0 .net "nor_wire", 0 0, L_0x1192bb0; 1 drivers
v0x10b8e40_0 .alias "result", 0 0, v0x10bebf0_0;
v0x10b8ee0_0 .alias "sel0", 0 0, v0x10baa90_0;
S_0x10b1bb0 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10b05a8 .param/l "i" 2 105, +C4<01111>;
S_0x10b1ce0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10b1bb0;
 .timescale 0 0;
L_0x1193300/d .functor NOT 1, L_0x116b100, C4<0>, C4<0>, C4<0>;
L_0x1193300 .delay (10,10,10) L_0x1193300/d;
v0x10b7a40_0 .net "carryin", 0 0, L_0x116b2b0; 1 drivers
v0x10b7ae0_0 .net "carryout", 0 0, L_0x1194e80; 1 drivers
v0x10b7b60_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10b7be0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10b7c60_0 .net "notB", 0 0, L_0x1193300; 1 drivers
v0x10b7ce0_0 .net "operandA", 0 0, L_0x11935d0; 1 drivers
v0x10b7d60_0 .net "operandB", 0 0, L_0x116b100; 1 drivers
v0x10b7e70_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10b7ef0_0 .net "result", 0 0, L_0x1198970; 1 drivers
v0x10b7fc0_0 .net "trueB", 0 0, L_0x1193ca0; 1 drivers
v0x10b80a0_0 .net "wAddSub", 0 0, L_0x11947e0; 1 drivers
v0x10b81b0_0 .net "wNandAnd", 0 0, L_0x1195f40; 1 drivers
v0x10b8330_0 .net "wNorOr", 0 0, L_0x1196980; 1 drivers
v0x10b8440_0 .net "wXor", 0 0, L_0x11954e0; 1 drivers
L_0x1198aa0 .part v0x1125020_0, 0, 1;
L_0x1198b40 .part v0x1125020_0, 1, 1;
L_0x1198c70 .part v0x1125020_0, 2, 1;
S_0x10b7270 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10b1ce0;
 .timescale 0 0;
L_0x1193400/d .functor NAND 1, L_0x1193300, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1193400 .delay (20,20,20) L_0x1193400/d;
L_0x1193810/d .functor NOT 1, L_0x1193400, C4<0>, C4<0>, C4<0>;
L_0x1193810 .delay (10,10,10) L_0x1193810/d;
L_0x1193890/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1193890 .delay (10,10,10) L_0x1193890/d;
L_0x1193950/d .functor NAND 1, L_0x116b100, L_0x1193890, C4<1>, C4<1>;
L_0x1193950 .delay (20,20,20) L_0x1193950/d;
L_0x1193a10/d .functor NOT 1, L_0x1193950, C4<0>, C4<0>, C4<0>;
L_0x1193a10 .delay (10,10,10) L_0x1193a10/d;
L_0x1193b00/d .functor NOR 1, L_0x1193a10, L_0x1193810, C4<0>, C4<0>;
L_0x1193b00 .delay (20,20,20) L_0x1193b00/d;
L_0x1193ca0/d .functor NOT 1, L_0x1193b00, C4<0>, C4<0>, C4<0>;
L_0x1193ca0 .delay (10,10,10) L_0x1193ca0/d;
v0x10b7360_0 .net "and_in0ncom", 0 0, L_0x1193a10; 1 drivers
v0x10b7420_0 .net "and_in1com", 0 0, L_0x1193810; 1 drivers
v0x10b74c0_0 .alias "in0", 0 0, v0x10b7d60_0;
v0x10b7540_0 .alias "in1", 0 0, v0x10b7c60_0;
v0x10b75c0_0 .net "nand_in0ncom", 0 0, L_0x1193950; 1 drivers
v0x10b7660_0 .net "nand_in1com", 0 0, L_0x1193400; 1 drivers
v0x10b7700_0 .net "ncom", 0 0, L_0x1193890; 1 drivers
v0x10b77a0_0 .net "nor_wire", 0 0, L_0x1193b00; 1 drivers
v0x10b7890_0 .alias "result", 0 0, v0x10b7fc0_0;
v0x10b7960_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10b5f70 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10b1ce0;
 .timescale 0 0;
L_0x11948f0/d .functor NAND 1, L_0x11935d0, L_0x1193ca0, C4<1>, C4<1>;
L_0x11948f0 .delay (20,20,20) L_0x11948f0/d;
L_0x1194a60/d .functor NOT 1, L_0x11948f0, C4<0>, C4<0>, C4<0>;
L_0x1194a60 .delay (10,10,10) L_0x1194a60/d;
L_0x1194b70/d .functor NAND 1, L_0x116b2b0, L_0x1194220, C4<1>, C4<1>;
L_0x1194b70 .delay (20,20,20) L_0x1194b70/d;
L_0x1194c30/d .functor NOT 1, L_0x1194b70, C4<0>, C4<0>, C4<0>;
L_0x1194c30 .delay (10,10,10) L_0x1194c30/d;
L_0x1194d40/d .functor NOR 1, L_0x1194c30, L_0x1194a60, C4<0>, C4<0>;
L_0x1194d40 .delay (20,20,20) L_0x1194d40/d;
L_0x1194e80/d .functor NOT 1, L_0x1194d40, C4<0>, C4<0>, C4<0>;
L_0x1194e80 .delay (10,10,10) L_0x1194e80/d;
v0x10b6af0_0 .alias "a", 0 0, v0x10b7ce0_0;
v0x10b6c20_0 .net "and_ab", 0 0, L_0x1194a60; 1 drivers
v0x10b6cc0_0 .net "and_xor_ab_c", 0 0, L_0x1194c30; 1 drivers
v0x10b6d60_0 .alias "b", 0 0, v0x10b7fc0_0;
v0x10b6de0_0 .alias "carryin", 0 0, v0x10b7a40_0;
v0x10b6e90_0 .alias "carryout", 0 0, v0x10b7ae0_0;
v0x10b6f50_0 .net "nand_ab", 0 0, L_0x11948f0; 1 drivers
v0x10b6fd0_0 .net "nand_xor_ab_c", 0 0, L_0x1194b70; 1 drivers
v0x10b7070_0 .net "nco", 0 0, L_0x1194d40; 1 drivers
v0x10b7110_0 .alias "sum", 0 0, v0x10b80a0_0;
v0x10b71f0_0 .net "xor_ab", 0 0, L_0x1194220; 1 drivers
S_0x10b65a0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10b5f70;
 .timescale 0 0;
L_0x1193e10/d .functor NAND 1, L_0x11935d0, L_0x1193ca0, C4<1>, C4<1>;
L_0x1193e10 .delay (20,20,20) L_0x1193e10/d;
L_0x1193ed0/d .functor NOR 1, L_0x11935d0, L_0x1193ca0, C4<0>, C4<0>;
L_0x1193ed0 .delay (20,20,20) L_0x1193ed0/d;
L_0x1193fb0/d .functor NOT 1, L_0x1193ed0, C4<0>, C4<0>, C4<0>;
L_0x1193fb0 .delay (10,10,10) L_0x1193fb0/d;
L_0x11940c0/d .functor NAND 1, L_0x1193fb0, L_0x1193e10, C4<1>, C4<1>;
L_0x11940c0 .delay (20,20,20) L_0x11940c0/d;
L_0x1194220/d .functor NOT 1, L_0x11940c0, C4<0>, C4<0>, C4<0>;
L_0x1194220 .delay (10,10,10) L_0x1194220/d;
v0x10b6690_0 .alias "a", 0 0, v0x10b7ce0_0;
v0x10b6730_0 .alias "b", 0 0, v0x10b7fc0_0;
v0x10b67d0_0 .net "nand_ab", 0 0, L_0x1193e10; 1 drivers
v0x10b6870_0 .net "nor_ab", 0 0, L_0x1193ed0; 1 drivers
v0x10b68f0_0 .net "nxor_ab", 0 0, L_0x11940c0; 1 drivers
v0x10b6990_0 .net "or_ab", 0 0, L_0x1193fb0; 1 drivers
v0x10b6a70_0 .alias "result", 0 0, v0x10b71f0_0;
S_0x10b6060 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10b5f70;
 .timescale 0 0;
L_0x1194330/d .functor NAND 1, L_0x1194220, L_0x116b2b0, C4<1>, C4<1>;
L_0x1194330 .delay (20,20,20) L_0x1194330/d;
L_0x11944a0/d .functor NOR 1, L_0x1194220, L_0x116b2b0, C4<0>, C4<0>;
L_0x11944a0 .delay (20,20,20) L_0x11944a0/d;
L_0x1194610/d .functor NOT 1, L_0x11944a0, C4<0>, C4<0>, C4<0>;
L_0x1194610 .delay (10,10,10) L_0x1194610/d;
L_0x11946d0/d .functor NAND 1, L_0x1194610, L_0x1194330, C4<1>, C4<1>;
L_0x11946d0 .delay (20,20,20) L_0x11946d0/d;
L_0x11947e0/d .functor NOT 1, L_0x11946d0, C4<0>, C4<0>, C4<0>;
L_0x11947e0 .delay (10,10,10) L_0x11947e0/d;
v0x10b6150_0 .alias "a", 0 0, v0x10b71f0_0;
v0x10b61d0_0 .alias "b", 0 0, v0x10b7a40_0;
v0x10b6250_0 .net "nand_ab", 0 0, L_0x1194330; 1 drivers
v0x10b62d0_0 .net "nor_ab", 0 0, L_0x11944a0; 1 drivers
v0x10b6350_0 .net "nxor_ab", 0 0, L_0x11946d0; 1 drivers
v0x10b63f0_0 .net "or_ab", 0 0, L_0x1194610; 1 drivers
v0x10b64d0_0 .alias "result", 0 0, v0x10b80a0_0;
S_0x10b5a20 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10b1ce0;
 .timescale 0 0;
L_0x1195040/d .functor NAND 1, L_0x11935d0, L_0x116b100, C4<1>, C4<1>;
L_0x1195040 .delay (20,20,20) L_0x1195040/d;
L_0x1195100/d .functor NOR 1, L_0x11935d0, L_0x116b100, C4<0>, C4<0>;
L_0x1195100 .delay (20,20,20) L_0x1195100/d;
L_0x1195290/d .functor NOT 1, L_0x1195100, C4<0>, C4<0>, C4<0>;
L_0x1195290 .delay (10,10,10) L_0x1195290/d;
L_0x1195380/d .functor NAND 1, L_0x1195290, L_0x1195040, C4<1>, C4<1>;
L_0x1195380 .delay (20,20,20) L_0x1195380/d;
L_0x11954e0/d .functor NOT 1, L_0x1195380, C4<0>, C4<0>, C4<0>;
L_0x11954e0 .delay (10,10,10) L_0x11954e0/d;
v0x10b5b10_0 .alias "a", 0 0, v0x10b7ce0_0;
v0x10b5b90_0 .alias "b", 0 0, v0x10b7d60_0;
v0x10b5c60_0 .net "nand_ab", 0 0, L_0x1195040; 1 drivers
v0x10b5ce0_0 .net "nor_ab", 0 0, L_0x1195100; 1 drivers
v0x10b5d60_0 .net "nxor_ab", 0 0, L_0x1195380; 1 drivers
v0x10b5de0_0 .net "or_ab", 0 0, L_0x1195290; 1 drivers
v0x10b5ea0_0 .alias "result", 0 0, v0x10b8440_0;
S_0x10b4e30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10b1ce0;
 .timescale 0 0;
L_0x1195630/d .functor NAND 1, L_0x11935d0, L_0x116b100, C4<1>, C4<1>;
L_0x1195630 .delay (20,20,20) L_0x1195630/d;
L_0x1195760/d .functor NOT 1, L_0x1195630, C4<0>, C4<0>, C4<0>;
L_0x1195760 .delay (10,10,10) L_0x1195760/d;
v0x10b56a0_0 .alias "a", 0 0, v0x10b7ce0_0;
v0x10b5740_0 .net "and_ab", 0 0, L_0x1195760; 1 drivers
v0x10b57c0_0 .alias "b", 0 0, v0x10b7d60_0;
v0x10b5840_0 .net "nand_ab", 0 0, L_0x1195630; 1 drivers
v0x10b5920_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10b59a0_0 .alias "result", 0 0, v0x10b81b0_0;
S_0x10b4f20 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10b4e30;
 .timescale 0 0;
L_0x11958b0/d .functor NAND 1, L_0x1195760, v0x10be850_0, C4<1>, C4<1>;
L_0x11958b0 .delay (20,20,20) L_0x11958b0/d;
L_0x1195970/d .functor NOT 1, L_0x11958b0, C4<0>, C4<0>, C4<0>;
L_0x1195970 .delay (10,10,10) L_0x1195970/d;
L_0x1195aa0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x1195aa0 .delay (10,10,10) L_0x1195aa0/d;
L_0x1195b60/d .functor NAND 1, L_0x1195630, L_0x1195aa0, C4<1>, C4<1>;
L_0x1195b60 .delay (20,20,20) L_0x1195b60/d;
L_0x1195cb0/d .functor NOT 1, L_0x1195b60, C4<0>, C4<0>, C4<0>;
L_0x1195cb0 .delay (10,10,10) L_0x1195cb0/d;
L_0x1195da0/d .functor NOR 1, L_0x1195cb0, L_0x1195970, C4<0>, C4<0>;
L_0x1195da0 .delay (20,20,20) L_0x1195da0/d;
L_0x1195f40/d .functor NOT 1, L_0x1195da0, C4<0>, C4<0>, C4<0>;
L_0x1195f40 .delay (10,10,10) L_0x1195f40/d;
v0x10b5010_0 .net "and_in0ncom", 0 0, L_0x1195cb0; 1 drivers
v0x10b5090_0 .net "and_in1com", 0 0, L_0x1195970; 1 drivers
v0x10b5110_0 .alias "in0", 0 0, v0x10b5840_0;
v0x10b51b0_0 .alias "in1", 0 0, v0x10b5740_0;
v0x10b5230_0 .net "nand_in0ncom", 0 0, L_0x1195b60; 1 drivers
v0x10b52d0_0 .net "nand_in1com", 0 0, L_0x11958b0; 1 drivers
v0x10b53b0_0 .net "ncom", 0 0, L_0x1195aa0; 1 drivers
v0x10b5450_0 .net "nor_wire", 0 0, L_0x1195da0; 1 drivers
v0x10b54f0_0 .alias "result", 0 0, v0x10b81b0_0;
v0x10b55c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10b4390 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10b1ce0;
 .timescale 0 0;
L_0x1196070/d .functor NOR 1, L_0x11935d0, L_0x116b100, C4<0>, C4<0>;
L_0x1196070 .delay (20,20,20) L_0x1196070/d;
L_0x11961a0/d .functor NOT 1, L_0x1196070, C4<0>, C4<0>, C4<0>;
L_0x11961a0 .delay (10,10,10) L_0x11961a0/d;
v0x10b4b10_0 .alias "a", 0 0, v0x10b7ce0_0;
v0x10b4b90_0 .alias "b", 0 0, v0x10b7d60_0;
v0x10b4c30_0 .net "nor_ab", 0 0, L_0x1196070; 1 drivers
v0x10b4cb0_0 .net "or_ab", 0 0, L_0x11961a0; 1 drivers
v0x10b4d30_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10b4db0_0 .alias "result", 0 0, v0x10b8330_0;
S_0x10b4480 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10b4390;
 .timescale 0 0;
L_0x11962f0/d .functor NAND 1, L_0x11961a0, v0x10be850_0, C4<1>, C4<1>;
L_0x11962f0 .delay (20,20,20) L_0x11962f0/d;
L_0x11963b0/d .functor NOT 1, L_0x11962f0, C4<0>, C4<0>, C4<0>;
L_0x11963b0 .delay (10,10,10) L_0x11963b0/d;
L_0x11964e0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11964e0 .delay (10,10,10) L_0x11964e0/d;
L_0x11965a0/d .functor NAND 1, L_0x1196070, L_0x11964e0, C4<1>, C4<1>;
L_0x11965a0 .delay (20,20,20) L_0x11965a0/d;
L_0x11966f0/d .functor NOT 1, L_0x11965a0, C4<0>, C4<0>, C4<0>;
L_0x11966f0 .delay (10,10,10) L_0x11966f0/d;
L_0x11967e0/d .functor NOR 1, L_0x11966f0, L_0x11963b0, C4<0>, C4<0>;
L_0x11967e0 .delay (20,20,20) L_0x11967e0/d;
L_0x1196980/d .functor NOT 1, L_0x11967e0, C4<0>, C4<0>, C4<0>;
L_0x1196980 .delay (10,10,10) L_0x1196980/d;
v0x10b4570_0 .net "and_in0ncom", 0 0, L_0x11966f0; 1 drivers
v0x10b45f0_0 .net "and_in1com", 0 0, L_0x11963b0; 1 drivers
v0x10b4670_0 .alias "in0", 0 0, v0x10b4c30_0;
v0x10b46f0_0 .alias "in1", 0 0, v0x10b4cb0_0;
v0x10b4770_0 .net "nand_in0ncom", 0 0, L_0x11965a0; 1 drivers
v0x10b47f0_0 .net "nand_in1com", 0 0, L_0x11962f0; 1 drivers
v0x10b4870_0 .net "ncom", 0 0, L_0x11964e0; 1 drivers
v0x10b48f0_0 .net "nor_wire", 0 0, L_0x11967e0; 1 drivers
v0x10b49c0_0 .alias "result", 0 0, v0x10b8330_0;
v0x10b4a90_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10b1dd0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10b1ce0;
 .timescale 0 0;
v0x10b3be0_0 .alias "in0", 0 0, v0x10b80a0_0;
v0x10b3c90_0 .alias "in1", 0 0, v0x10b8440_0;
v0x10b3d40_0 .alias "in2", 0 0, v0x10b81b0_0;
v0x10b3df0_0 .alias "in3", 0 0, v0x10b8330_0;
v0x10b3ed0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10b3f80_0 .alias "result", 0 0, v0x10b7ef0_0;
v0x10b4000_0 .net "sel0", 0 0, L_0x1198aa0; 1 drivers
v0x10b4080_0 .net "sel1", 0 0, L_0x1198b40; 1 drivers
v0x10b4100_0 .net "sel2", 0 0, L_0x1198c70; 1 drivers
v0x10b41b0_0 .net "w0", 0 0, L_0x1197140; 1 drivers
v0x10b4290_0 .net "w1", 0 0, L_0x11978c0; 1 drivers
v0x10b4310_0 .net "w2", 0 0, L_0x1198110; 1 drivers
S_0x10b3490 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10b1dd0;
 .timescale 0 0;
L_0x1196ab0/d .functor NAND 1, L_0x11954e0, L_0x1198aa0, C4<1>, C4<1>;
L_0x1196ab0 .delay (20,20,20) L_0x1196ab0/d;
L_0x1196b70/d .functor NOT 1, L_0x1196ab0, C4<0>, C4<0>, C4<0>;
L_0x1196b70 .delay (10,10,10) L_0x1196b70/d;
L_0x1196ca0/d .functor NOT 1, L_0x1198aa0, C4<0>, C4<0>, C4<0>;
L_0x1196ca0 .delay (10,10,10) L_0x1196ca0/d;
L_0x1196df0/d .functor NAND 1, L_0x11947e0, L_0x1196ca0, C4<1>, C4<1>;
L_0x1196df0 .delay (20,20,20) L_0x1196df0/d;
L_0x1196eb0/d .functor NOT 1, L_0x1196df0, C4<0>, C4<0>, C4<0>;
L_0x1196eb0 .delay (10,10,10) L_0x1196eb0/d;
L_0x1196fa0/d .functor NOR 1, L_0x1196eb0, L_0x1196b70, C4<0>, C4<0>;
L_0x1196fa0 .delay (20,20,20) L_0x1196fa0/d;
L_0x1197140/d .functor NOT 1, L_0x1196fa0, C4<0>, C4<0>, C4<0>;
L_0x1197140 .delay (10,10,10) L_0x1197140/d;
v0x10b3580_0 .net "and_in0ncom", 0 0, L_0x1196eb0; 1 drivers
v0x10b3640_0 .net "and_in1com", 0 0, L_0x1196b70; 1 drivers
v0x10b36e0_0 .alias "in0", 0 0, v0x10b80a0_0;
v0x10b3780_0 .alias "in1", 0 0, v0x10b8440_0;
v0x10b3800_0 .net "nand_in0ncom", 0 0, L_0x1196df0; 1 drivers
v0x10b38a0_0 .net "nand_in1com", 0 0, L_0x1196ab0; 1 drivers
v0x10b3940_0 .net "ncom", 0 0, L_0x1196ca0; 1 drivers
v0x10b39e0_0 .net "nor_wire", 0 0, L_0x1196fa0; 1 drivers
v0x10b3a80_0 .alias "result", 0 0, v0x10b41b0_0;
v0x10b3b00_0 .alias "sel0", 0 0, v0x10b4000_0;
S_0x10b2d40 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10b1dd0;
 .timescale 0 0;
L_0x1197270/d .functor NAND 1, L_0x1196980, L_0x1198aa0, C4<1>, C4<1>;
L_0x1197270 .delay (20,20,20) L_0x1197270/d;
L_0x1197330/d .functor NOT 1, L_0x1197270, C4<0>, C4<0>, C4<0>;
L_0x1197330 .delay (10,10,10) L_0x1197330/d;
L_0x1197460/d .functor NOT 1, L_0x1198aa0, C4<0>, C4<0>, C4<0>;
L_0x1197460 .delay (10,10,10) L_0x1197460/d;
L_0x1197520/d .functor NAND 1, L_0x1195f40, L_0x1197460, C4<1>, C4<1>;
L_0x1197520 .delay (20,20,20) L_0x1197520/d;
L_0x1197630/d .functor NOT 1, L_0x1197520, C4<0>, C4<0>, C4<0>;
L_0x1197630 .delay (10,10,10) L_0x1197630/d;
L_0x1197720/d .functor NOR 1, L_0x1197630, L_0x1197330, C4<0>, C4<0>;
L_0x1197720 .delay (20,20,20) L_0x1197720/d;
L_0x11978c0/d .functor NOT 1, L_0x1197720, C4<0>, C4<0>, C4<0>;
L_0x11978c0 .delay (10,10,10) L_0x11978c0/d;
v0x10b2e30_0 .net "and_in0ncom", 0 0, L_0x1197630; 1 drivers
v0x10b2ef0_0 .net "and_in1com", 0 0, L_0x1197330; 1 drivers
v0x10b2f90_0 .alias "in0", 0 0, v0x10b81b0_0;
v0x10b3030_0 .alias "in1", 0 0, v0x10b8330_0;
v0x10b30b0_0 .net "nand_in0ncom", 0 0, L_0x1197520; 1 drivers
v0x10b3150_0 .net "nand_in1com", 0 0, L_0x1197270; 1 drivers
v0x10b31f0_0 .net "ncom", 0 0, L_0x1197460; 1 drivers
v0x10b3290_0 .net "nor_wire", 0 0, L_0x1197720; 1 drivers
v0x10b3330_0 .alias "result", 0 0, v0x10b4290_0;
v0x10b33b0_0 .alias "sel0", 0 0, v0x10b4000_0;
S_0x10b25f0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10b1dd0;
 .timescale 0 0;
L_0x11979f0/d .functor NAND 1, L_0x11978c0, L_0x1198b40, C4<1>, C4<1>;
L_0x11979f0 .delay (20,20,20) L_0x11979f0/d;
L_0x1197b40/d .functor NOT 1, L_0x11979f0, C4<0>, C4<0>, C4<0>;
L_0x1197b40 .delay (10,10,10) L_0x1197b40/d;
L_0x1197c70/d .functor NOT 1, L_0x1198b40, C4<0>, C4<0>, C4<0>;
L_0x1197c70 .delay (10,10,10) L_0x1197c70/d;
L_0x1197d30/d .functor NAND 1, L_0x1197140, L_0x1197c70, C4<1>, C4<1>;
L_0x1197d30 .delay (20,20,20) L_0x1197d30/d;
L_0x1197e80/d .functor NOT 1, L_0x1197d30, C4<0>, C4<0>, C4<0>;
L_0x1197e80 .delay (10,10,10) L_0x1197e80/d;
L_0x1197f70/d .functor NOR 1, L_0x1197e80, L_0x1197b40, C4<0>, C4<0>;
L_0x1197f70 .delay (20,20,20) L_0x1197f70/d;
L_0x1198110/d .functor NOT 1, L_0x1197f70, C4<0>, C4<0>, C4<0>;
L_0x1198110 .delay (10,10,10) L_0x1198110/d;
v0x10b26e0_0 .net "and_in0ncom", 0 0, L_0x1197e80; 1 drivers
v0x10b27a0_0 .net "and_in1com", 0 0, L_0x1197b40; 1 drivers
v0x10b2840_0 .alias "in0", 0 0, v0x10b41b0_0;
v0x10b28e0_0 .alias "in1", 0 0, v0x10b4290_0;
v0x10b2960_0 .net "nand_in0ncom", 0 0, L_0x1197d30; 1 drivers
v0x10b2a00_0 .net "nand_in1com", 0 0, L_0x11979f0; 1 drivers
v0x10b2aa0_0 .net "ncom", 0 0, L_0x1197c70; 1 drivers
v0x10b2b40_0 .net "nor_wire", 0 0, L_0x1197f70; 1 drivers
v0x10b2be0_0 .alias "result", 0 0, v0x10b4310_0;
v0x10b2c60_0 .alias "sel0", 0 0, v0x10b4080_0;
S_0x10b1ec0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10b1dd0;
 .timescale 0 0;
L_0x1198240/d .functor NAND 1, C4<0>, L_0x1198c70, C4<1>, C4<1>;
L_0x1198240 .delay (20,20,20) L_0x1198240/d;
L_0x11983a0/d .functor NOT 1, L_0x1198240, C4<0>, C4<0>, C4<0>;
L_0x11983a0 .delay (10,10,10) L_0x11983a0/d;
L_0x11984d0/d .functor NOT 1, L_0x1198c70, C4<0>, C4<0>, C4<0>;
L_0x11984d0 .delay (10,10,10) L_0x11984d0/d;
L_0x1198590/d .functor NAND 1, L_0x1198110, L_0x11984d0, C4<1>, C4<1>;
L_0x1198590 .delay (20,20,20) L_0x1198590/d;
L_0x11986e0/d .functor NOT 1, L_0x1198590, C4<0>, C4<0>, C4<0>;
L_0x11986e0 .delay (10,10,10) L_0x11986e0/d;
L_0x11987d0/d .functor NOR 1, L_0x11986e0, L_0x11983a0, C4<0>, C4<0>;
L_0x11987d0 .delay (20,20,20) L_0x11987d0/d;
L_0x1198970/d .functor NOT 1, L_0x11987d0, C4<0>, C4<0>, C4<0>;
L_0x1198970 .delay (10,10,10) L_0x1198970/d;
v0x10b1fb0_0 .net "and_in0ncom", 0 0, L_0x11986e0; 1 drivers
v0x10b2030_0 .net "and_in1com", 0 0, L_0x11983a0; 1 drivers
v0x10b20d0_0 .alias "in0", 0 0, v0x10b4310_0;
v0x10b2170_0 .alias "in1", 0 0, v0x10b3ed0_0;
v0x10b21f0_0 .net "nand_in0ncom", 0 0, L_0x1198590; 1 drivers
v0x10b2290_0 .net "nand_in1com", 0 0, L_0x1198240; 1 drivers
v0x10b2370_0 .net "ncom", 0 0, L_0x11984d0; 1 drivers
v0x10b2410_0 .net "nor_wire", 0 0, L_0x11987d0; 1 drivers
v0x10b24b0_0 .alias "result", 0 0, v0x10b7ef0_0;
v0x10b2550_0 .alias "sel0", 0 0, v0x10b4100_0;
S_0x10ab230 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10a9c28 .param/l "i" 2 105, +C4<010000>;
S_0x10ab360 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10ab230;
 .timescale 0 0;
L_0x116b1a0/d .functor NOT 1, L_0x11998e0, C4<0>, C4<0>, C4<0>;
L_0x116b1a0 .delay (10,10,10) L_0x116b1a0/d;
v0x10b10b0_0 .net "carryin", 0 0, L_0x119ebf0; 1 drivers
v0x10b1150_0 .net "carryout", 0 0, L_0x119ad60; 1 drivers
v0x10b11d0_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10b1250_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10b12d0_0 .net "notB", 0 0, L_0x116b1a0; 1 drivers
v0x10b1350_0 .net "operandA", 0 0, L_0x1199840; 1 drivers
v0x10b13d0_0 .net "operandB", 0 0, L_0x11998e0; 1 drivers
v0x10b14e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10b1560_0 .net "result", 0 0, L_0x119e3c0; 1 drivers
v0x10b1630_0 .net "trueB", 0 0, L_0x1199ba0; 1 drivers
v0x10b1710_0 .net "wAddSub", 0 0, L_0x119a6c0; 1 drivers
v0x10b1820_0 .net "wNandAnd", 0 0, L_0x119be20; 1 drivers
v0x10b19a0_0 .net "wNorOr", 0 0, L_0x119c860; 1 drivers
v0x10b1ab0_0 .net "wXor", 0 0, L_0x119b3c0; 1 drivers
L_0x119e4f0 .part v0x1125020_0, 0, 1;
L_0x119e590 .part v0x1125020_0, 1, 1;
L_0x119e6c0 .part v0x1125020_0, 2, 1;
S_0x10b08e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10ab360;
 .timescale 0 0;
L_0x1193670/d .functor NAND 1, L_0x116b1a0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1193670 .delay (20,20,20) L_0x1193670/d;
L_0x1193710/d .functor NOT 1, L_0x1193670, C4<0>, C4<0>, C4<0>;
L_0x1193710 .delay (10,10,10) L_0x1193710/d;
L_0x1199130/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x1199130 .delay (10,10,10) L_0x1199130/d;
L_0x11991d0/d .functor NAND 1, L_0x11998e0, L_0x1199130, C4<1>, C4<1>;
L_0x11991d0 .delay (20,20,20) L_0x11991d0/d;
L_0x1199290/d .functor NOT 1, L_0x11991d0, C4<0>, C4<0>, C4<0>;
L_0x1199290 .delay (10,10,10) L_0x1199290/d;
L_0x1199a00/d .functor NOR 1, L_0x1199290, L_0x1193710, C4<0>, C4<0>;
L_0x1199a00 .delay (20,20,20) L_0x1199a00/d;
L_0x1199ba0/d .functor NOT 1, L_0x1199a00, C4<0>, C4<0>, C4<0>;
L_0x1199ba0 .delay (10,10,10) L_0x1199ba0/d;
v0x10b09d0_0 .net "and_in0ncom", 0 0, L_0x1199290; 1 drivers
v0x10b0a90_0 .net "and_in1com", 0 0, L_0x1193710; 1 drivers
v0x10b0b30_0 .alias "in0", 0 0, v0x10b13d0_0;
v0x10b0bb0_0 .alias "in1", 0 0, v0x10b12d0_0;
v0x10b0c30_0 .net "nand_in0ncom", 0 0, L_0x11991d0; 1 drivers
v0x10b0cd0_0 .net "nand_in1com", 0 0, L_0x1193670; 1 drivers
v0x10b0d70_0 .net "ncom", 0 0, L_0x1199130; 1 drivers
v0x10b0e10_0 .net "nor_wire", 0 0, L_0x1199a00; 1 drivers
v0x10b0f00_0 .alias "result", 0 0, v0x10b1630_0;
v0x10b0fd0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10af5f0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10ab360;
 .timescale 0 0;
L_0x119a7d0/d .functor NAND 1, L_0x1199840, L_0x1199ba0, C4<1>, C4<1>;
L_0x119a7d0 .delay (20,20,20) L_0x119a7d0/d;
L_0x119a940/d .functor NOT 1, L_0x119a7d0, C4<0>, C4<0>, C4<0>;
L_0x119a940 .delay (10,10,10) L_0x119a940/d;
L_0x119aa50/d .functor NAND 1, L_0x119ebf0, L_0x119a120, C4<1>, C4<1>;
L_0x119aa50 .delay (20,20,20) L_0x119aa50/d;
L_0x119ab10/d .functor NOT 1, L_0x119aa50, C4<0>, C4<0>, C4<0>;
L_0x119ab10 .delay (10,10,10) L_0x119ab10/d;
L_0x119ac20/d .functor NOR 1, L_0x119ab10, L_0x119a940, C4<0>, C4<0>;
L_0x119ac20 .delay (20,20,20) L_0x119ac20/d;
L_0x119ad60/d .functor NOT 1, L_0x119ac20, C4<0>, C4<0>, C4<0>;
L_0x119ad60 .delay (10,10,10) L_0x119ad60/d;
v0x10b01d0_0 .alias "a", 0 0, v0x10b1350_0;
v0x10b02e0_0 .net "and_ab", 0 0, L_0x119a940; 1 drivers
v0x10b0380_0 .net "and_xor_ab_c", 0 0, L_0x119ab10; 1 drivers
v0x10b0420_0 .alias "b", 0 0, v0x10b1630_0;
v0x10b04a0_0 .alias "carryin", 0 0, v0x10b10b0_0;
v0x10b0520_0 .alias "carryout", 0 0, v0x10b1150_0;
v0x10b05e0_0 .net "nand_ab", 0 0, L_0x119a7d0; 1 drivers
v0x10b0660_0 .net "nand_xor_ab_c", 0 0, L_0x119aa50; 1 drivers
v0x10b06e0_0 .net "nco", 0 0, L_0x119ac20; 1 drivers
v0x10b0780_0 .alias "sum", 0 0, v0x10b1710_0;
v0x10b0860_0 .net "xor_ab", 0 0, L_0x119a120; 1 drivers
S_0x10afc80 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10af5f0;
 .timescale 0 0;
L_0x1199d10/d .functor NAND 1, L_0x1199840, L_0x1199ba0, C4<1>, C4<1>;
L_0x1199d10 .delay (20,20,20) L_0x1199d10/d;
L_0x1199dd0/d .functor NOR 1, L_0x1199840, L_0x1199ba0, C4<0>, C4<0>;
L_0x1199dd0 .delay (20,20,20) L_0x1199dd0/d;
L_0x1199eb0/d .functor NOT 1, L_0x1199dd0, C4<0>, C4<0>, C4<0>;
L_0x1199eb0 .delay (10,10,10) L_0x1199eb0/d;
L_0x1199fc0/d .functor NAND 1, L_0x1199eb0, L_0x1199d10, C4<1>, C4<1>;
L_0x1199fc0 .delay (20,20,20) L_0x1199fc0/d;
L_0x119a120/d .functor NOT 1, L_0x1199fc0, C4<0>, C4<0>, C4<0>;
L_0x119a120 .delay (10,10,10) L_0x119a120/d;
v0x10afd70_0 .alias "a", 0 0, v0x10b1350_0;
v0x10afe10_0 .alias "b", 0 0, v0x10b1630_0;
v0x10afeb0_0 .net "nand_ab", 0 0, L_0x1199d10; 1 drivers
v0x10aff50_0 .net "nor_ab", 0 0, L_0x1199dd0; 1 drivers
v0x10affd0_0 .net "nxor_ab", 0 0, L_0x1199fc0; 1 drivers
v0x10b0070_0 .net "or_ab", 0 0, L_0x1199eb0; 1 drivers
v0x10b0150_0 .alias "result", 0 0, v0x10b0860_0;
S_0x10af6e0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10af5f0;
 .timescale 0 0;
L_0x119a230/d .functor NAND 1, L_0x119a120, L_0x119ebf0, C4<1>, C4<1>;
L_0x119a230 .delay (20,20,20) L_0x119a230/d;
L_0x119a380/d .functor NOR 1, L_0x119a120, L_0x119ebf0, C4<0>, C4<0>;
L_0x119a380 .delay (20,20,20) L_0x119a380/d;
L_0x119a4f0/d .functor NOT 1, L_0x119a380, C4<0>, C4<0>, C4<0>;
L_0x119a4f0 .delay (10,10,10) L_0x119a4f0/d;
L_0x119a5b0/d .functor NAND 1, L_0x119a4f0, L_0x119a230, C4<1>, C4<1>;
L_0x119a5b0 .delay (20,20,20) L_0x119a5b0/d;
L_0x119a6c0/d .functor NOT 1, L_0x119a5b0, C4<0>, C4<0>, C4<0>;
L_0x119a6c0 .delay (10,10,10) L_0x119a6c0/d;
v0x10af7d0_0 .alias "a", 0 0, v0x10b0860_0;
v0x10af870_0 .alias "b", 0 0, v0x10b10b0_0;
v0x10af910_0 .net "nand_ab", 0 0, L_0x119a230; 1 drivers
v0x10af9b0_0 .net "nor_ab", 0 0, L_0x119a380; 1 drivers
v0x10afa30_0 .net "nxor_ab", 0 0, L_0x119a5b0; 1 drivers
v0x10afad0_0 .net "or_ab", 0 0, L_0x119a4f0; 1 drivers
v0x10afbb0_0 .alias "result", 0 0, v0x10b1710_0;
S_0x10af0a0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10ab360;
 .timescale 0 0;
L_0x119af20/d .functor NAND 1, L_0x1199840, L_0x11998e0, C4<1>, C4<1>;
L_0x119af20 .delay (20,20,20) L_0x119af20/d;
L_0x119afe0/d .functor NOR 1, L_0x1199840, L_0x11998e0, C4<0>, C4<0>;
L_0x119afe0 .delay (20,20,20) L_0x119afe0/d;
L_0x119b170/d .functor NOT 1, L_0x119afe0, C4<0>, C4<0>, C4<0>;
L_0x119b170 .delay (10,10,10) L_0x119b170/d;
L_0x119b260/d .functor NAND 1, L_0x119b170, L_0x119af20, C4<1>, C4<1>;
L_0x119b260 .delay (20,20,20) L_0x119b260/d;
L_0x119b3c0/d .functor NOT 1, L_0x119b260, C4<0>, C4<0>, C4<0>;
L_0x119b3c0 .delay (10,10,10) L_0x119b3c0/d;
v0x10af190_0 .alias "a", 0 0, v0x10b1350_0;
v0x10af210_0 .alias "b", 0 0, v0x10b13d0_0;
v0x10af2e0_0 .net "nand_ab", 0 0, L_0x119af20; 1 drivers
v0x10af360_0 .net "nor_ab", 0 0, L_0x119afe0; 1 drivers
v0x10af3e0_0 .net "nxor_ab", 0 0, L_0x119b260; 1 drivers
v0x10af460_0 .net "or_ab", 0 0, L_0x119b170; 1 drivers
v0x10af520_0 .alias "result", 0 0, v0x10b1ab0_0;
S_0x10ae4b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10ab360;
 .timescale 0 0;
L_0x119b510/d .functor NAND 1, L_0x1199840, L_0x11998e0, C4<1>, C4<1>;
L_0x119b510 .delay (20,20,20) L_0x119b510/d;
L_0x119b640/d .functor NOT 1, L_0x119b510, C4<0>, C4<0>, C4<0>;
L_0x119b640 .delay (10,10,10) L_0x119b640/d;
v0x10aed20_0 .alias "a", 0 0, v0x10b1350_0;
v0x10aedc0_0 .net "and_ab", 0 0, L_0x119b640; 1 drivers
v0x10aee40_0 .alias "b", 0 0, v0x10b13d0_0;
v0x10aeec0_0 .net "nand_ab", 0 0, L_0x119b510; 1 drivers
v0x10aefa0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10af020_0 .alias "result", 0 0, v0x10b1820_0;
S_0x10ae5a0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10ae4b0;
 .timescale 0 0;
L_0x119b790/d .functor NAND 1, L_0x119b640, v0x10be850_0, C4<1>, C4<1>;
L_0x119b790 .delay (20,20,20) L_0x119b790/d;
L_0x119b850/d .functor NOT 1, L_0x119b790, C4<0>, C4<0>, C4<0>;
L_0x119b850 .delay (10,10,10) L_0x119b850/d;
L_0x119b980/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x119b980 .delay (10,10,10) L_0x119b980/d;
L_0x119ba40/d .functor NAND 1, L_0x119b510, L_0x119b980, C4<1>, C4<1>;
L_0x119ba40 .delay (20,20,20) L_0x119ba40/d;
L_0x119bb90/d .functor NOT 1, L_0x119ba40, C4<0>, C4<0>, C4<0>;
L_0x119bb90 .delay (10,10,10) L_0x119bb90/d;
L_0x119bc80/d .functor NOR 1, L_0x119bb90, L_0x119b850, C4<0>, C4<0>;
L_0x119bc80 .delay (20,20,20) L_0x119bc80/d;
L_0x119be20/d .functor NOT 1, L_0x119bc80, C4<0>, C4<0>, C4<0>;
L_0x119be20 .delay (10,10,10) L_0x119be20/d;
v0x10ae690_0 .net "and_in0ncom", 0 0, L_0x119bb90; 1 drivers
v0x10ae710_0 .net "and_in1com", 0 0, L_0x119b850; 1 drivers
v0x10ae790_0 .alias "in0", 0 0, v0x10aeec0_0;
v0x10ae830_0 .alias "in1", 0 0, v0x10aedc0_0;
v0x10ae8b0_0 .net "nand_in0ncom", 0 0, L_0x119ba40; 1 drivers
v0x10ae950_0 .net "nand_in1com", 0 0, L_0x119b790; 1 drivers
v0x10aea30_0 .net "ncom", 0 0, L_0x119b980; 1 drivers
v0x10aead0_0 .net "nor_wire", 0 0, L_0x119bc80; 1 drivers
v0x10aeb70_0 .alias "result", 0 0, v0x10b1820_0;
v0x10aec40_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10ada10 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10ab360;
 .timescale 0 0;
L_0x119bf50/d .functor NOR 1, L_0x1199840, L_0x11998e0, C4<0>, C4<0>;
L_0x119bf50 .delay (20,20,20) L_0x119bf50/d;
L_0x119c080/d .functor NOT 1, L_0x119bf50, C4<0>, C4<0>, C4<0>;
L_0x119c080 .delay (10,10,10) L_0x119c080/d;
v0x10ae190_0 .alias "a", 0 0, v0x10b1350_0;
v0x10ae210_0 .alias "b", 0 0, v0x10b13d0_0;
v0x10ae2b0_0 .net "nor_ab", 0 0, L_0x119bf50; 1 drivers
v0x10ae330_0 .net "or_ab", 0 0, L_0x119c080; 1 drivers
v0x10ae3b0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10ae430_0 .alias "result", 0 0, v0x10b19a0_0;
S_0x10adb00 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10ada10;
 .timescale 0 0;
L_0x119c1d0/d .functor NAND 1, L_0x119c080, v0x10be850_0, C4<1>, C4<1>;
L_0x119c1d0 .delay (20,20,20) L_0x119c1d0/d;
L_0x119c290/d .functor NOT 1, L_0x119c1d0, C4<0>, C4<0>, C4<0>;
L_0x119c290 .delay (10,10,10) L_0x119c290/d;
L_0x119c3c0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x119c3c0 .delay (10,10,10) L_0x119c3c0/d;
L_0x119c480/d .functor NAND 1, L_0x119bf50, L_0x119c3c0, C4<1>, C4<1>;
L_0x119c480 .delay (20,20,20) L_0x119c480/d;
L_0x119c5d0/d .functor NOT 1, L_0x119c480, C4<0>, C4<0>, C4<0>;
L_0x119c5d0 .delay (10,10,10) L_0x119c5d0/d;
L_0x119c6c0/d .functor NOR 1, L_0x119c5d0, L_0x119c290, C4<0>, C4<0>;
L_0x119c6c0 .delay (20,20,20) L_0x119c6c0/d;
L_0x119c860/d .functor NOT 1, L_0x119c6c0, C4<0>, C4<0>, C4<0>;
L_0x119c860 .delay (10,10,10) L_0x119c860/d;
v0x10adbf0_0 .net "and_in0ncom", 0 0, L_0x119c5d0; 1 drivers
v0x10adc70_0 .net "and_in1com", 0 0, L_0x119c290; 1 drivers
v0x10adcf0_0 .alias "in0", 0 0, v0x10ae2b0_0;
v0x10add70_0 .alias "in1", 0 0, v0x10ae330_0;
v0x10addf0_0 .net "nand_in0ncom", 0 0, L_0x119c480; 1 drivers
v0x10ade70_0 .net "nand_in1com", 0 0, L_0x119c1d0; 1 drivers
v0x10adef0_0 .net "ncom", 0 0, L_0x119c3c0; 1 drivers
v0x10adf70_0 .net "nor_wire", 0 0, L_0x119c6c0; 1 drivers
v0x10ae040_0 .alias "result", 0 0, v0x10b19a0_0;
v0x10ae110_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10ab450 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10ab360;
 .timescale 0 0;
v0x10ad260_0 .alias "in0", 0 0, v0x10b1710_0;
v0x10ad310_0 .alias "in1", 0 0, v0x10b1ab0_0;
v0x10ad3c0_0 .alias "in2", 0 0, v0x10b1820_0;
v0x10ad470_0 .alias "in3", 0 0, v0x10b19a0_0;
v0x10ad550_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10ad600_0 .alias "result", 0 0, v0x10b1560_0;
v0x10ad680_0 .net "sel0", 0 0, L_0x119e4f0; 1 drivers
v0x10ad700_0 .net "sel1", 0 0, L_0x119e590; 1 drivers
v0x10ad780_0 .net "sel2", 0 0, L_0x119e6c0; 1 drivers
v0x10ad830_0 .net "w0", 0 0, L_0x10bc250; 1 drivers
v0x10ad910_0 .net "w1", 0 0, L_0x119d470; 1 drivers
v0x10ad990_0 .net "w2", 0 0, L_0x119dbc0; 1 drivers
S_0x10acb10 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10ab450;
 .timescale 0 0;
L_0x119c990/d .functor NAND 1, L_0x119b3c0, L_0x119e4f0, C4<1>, C4<1>;
L_0x119c990 .delay (20,20,20) L_0x119c990/d;
L_0x119ca50/d .functor NOT 1, L_0x119c990, C4<0>, C4<0>, C4<0>;
L_0x119ca50 .delay (10,10,10) L_0x119ca50/d;
L_0x119cb80/d .functor NOT 1, L_0x119e4f0, C4<0>, C4<0>, C4<0>;
L_0x119cb80 .delay (10,10,10) L_0x119cb80/d;
L_0x119ccd0/d .functor NAND 1, L_0x119a6c0, L_0x119cb80, C4<1>, C4<1>;
L_0x119ccd0 .delay (20,20,20) L_0x119ccd0/d;
L_0x119cd90/d .functor NOT 1, L_0x119ccd0, C4<0>, C4<0>, C4<0>;
L_0x119cd90 .delay (10,10,10) L_0x119cd90/d;
L_0x119ce80/d .functor NOR 1, L_0x119cd90, L_0x119ca50, C4<0>, C4<0>;
L_0x119ce80 .delay (20,20,20) L_0x119ce80/d;
L_0x10bc250/d .functor NOT 1, L_0x119ce80, C4<0>, C4<0>, C4<0>;
L_0x10bc250 .delay (10,10,10) L_0x10bc250/d;
v0x10acc00_0 .net "and_in0ncom", 0 0, L_0x119cd90; 1 drivers
v0x10accc0_0 .net "and_in1com", 0 0, L_0x119ca50; 1 drivers
v0x10acd60_0 .alias "in0", 0 0, v0x10b1710_0;
v0x10ace00_0 .alias "in1", 0 0, v0x10b1ab0_0;
v0x10ace80_0 .net "nand_in0ncom", 0 0, L_0x119ccd0; 1 drivers
v0x10acf20_0 .net "nand_in1com", 0 0, L_0x119c990; 1 drivers
v0x10acfc0_0 .net "ncom", 0 0, L_0x119cb80; 1 drivers
v0x10ad060_0 .net "nor_wire", 0 0, L_0x119ce80; 1 drivers
v0x10ad100_0 .alias "result", 0 0, v0x10ad830_0;
v0x10ad180_0 .alias "sel0", 0 0, v0x10ad680_0;
S_0x10ac3c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10ab450;
 .timescale 0 0;
L_0x10ad4f0/d .functor NAND 1, L_0x119c860, L_0x119e4f0, C4<1>, C4<1>;
L_0x10ad4f0 .delay (20,20,20) L_0x10ad4f0/d;
L_0x10aef40/d .functor NOT 1, L_0x10ad4f0, C4<0>, C4<0>, C4<0>;
L_0x10aef40 .delay (10,10,10) L_0x10aef40/d;
L_0x119d070/d .functor NOT 1, L_0x119e4f0, C4<0>, C4<0>, C4<0>;
L_0x119d070 .delay (10,10,10) L_0x119d070/d;
L_0x119d110/d .functor NAND 1, L_0x119be20, L_0x119d070, C4<1>, C4<1>;
L_0x119d110 .delay (20,20,20) L_0x119d110/d;
L_0x119d200/d .functor NOT 1, L_0x119d110, C4<0>, C4<0>, C4<0>;
L_0x119d200 .delay (10,10,10) L_0x119d200/d;
L_0x119d2f0/d .functor NOR 1, L_0x119d200, L_0x10aef40, C4<0>, C4<0>;
L_0x119d2f0 .delay (20,20,20) L_0x119d2f0/d;
L_0x119d470/d .functor NOT 1, L_0x119d2f0, C4<0>, C4<0>, C4<0>;
L_0x119d470 .delay (10,10,10) L_0x119d470/d;
v0x10ac4b0_0 .net "and_in0ncom", 0 0, L_0x119d200; 1 drivers
v0x10ac570_0 .net "and_in1com", 0 0, L_0x10aef40; 1 drivers
v0x10ac610_0 .alias "in0", 0 0, v0x10b1820_0;
v0x10ac6b0_0 .alias "in1", 0 0, v0x10b19a0_0;
v0x10ac730_0 .net "nand_in0ncom", 0 0, L_0x119d110; 1 drivers
v0x10ac7d0_0 .net "nand_in1com", 0 0, L_0x10ad4f0; 1 drivers
v0x10ac870_0 .net "ncom", 0 0, L_0x119d070; 1 drivers
v0x10ac910_0 .net "nor_wire", 0 0, L_0x119d2f0; 1 drivers
v0x10ac9b0_0 .alias "result", 0 0, v0x10ad910_0;
v0x10aca30_0 .alias "sel0", 0 0, v0x10ad680_0;
S_0x10abc70 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10ab450;
 .timescale 0 0;
L_0x119d560/d .functor NAND 1, L_0x119d470, L_0x119e590, C4<1>, C4<1>;
L_0x119d560 .delay (20,20,20) L_0x119d560/d;
L_0x119d690/d .functor NOT 1, L_0x119d560, C4<0>, C4<0>, C4<0>;
L_0x119d690 .delay (10,10,10) L_0x119d690/d;
L_0x119d780/d .functor NOT 1, L_0x119e590, C4<0>, C4<0>, C4<0>;
L_0x119d780 .delay (10,10,10) L_0x119d780/d;
L_0x119d820/d .functor NAND 1, L_0x10bc250, L_0x119d780, C4<1>, C4<1>;
L_0x119d820 .delay (20,20,20) L_0x119d820/d;
L_0x119d950/d .functor NOT 1, L_0x119d820, C4<0>, C4<0>, C4<0>;
L_0x119d950 .delay (10,10,10) L_0x119d950/d;
L_0x119da40/d .functor NOR 1, L_0x119d950, L_0x119d690, C4<0>, C4<0>;
L_0x119da40 .delay (20,20,20) L_0x119da40/d;
L_0x119dbc0/d .functor NOT 1, L_0x119da40, C4<0>, C4<0>, C4<0>;
L_0x119dbc0 .delay (10,10,10) L_0x119dbc0/d;
v0x10abd60_0 .net "and_in0ncom", 0 0, L_0x119d950; 1 drivers
v0x10abe20_0 .net "and_in1com", 0 0, L_0x119d690; 1 drivers
v0x10abec0_0 .alias "in0", 0 0, v0x10ad830_0;
v0x10abf60_0 .alias "in1", 0 0, v0x10ad910_0;
v0x10abfe0_0 .net "nand_in0ncom", 0 0, L_0x119d820; 1 drivers
v0x10ac080_0 .net "nand_in1com", 0 0, L_0x119d560; 1 drivers
v0x10ac120_0 .net "ncom", 0 0, L_0x119d780; 1 drivers
v0x10ac1c0_0 .net "nor_wire", 0 0, L_0x119da40; 1 drivers
v0x10ac260_0 .alias "result", 0 0, v0x10ad990_0;
v0x10ac2e0_0 .alias "sel0", 0 0, v0x10ad700_0;
S_0x10ab540 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10ab450;
 .timescale 0 0;
L_0x119dcb0/d .functor NAND 1, C4<0>, L_0x119e6c0, C4<1>, C4<1>;
L_0x119dcb0 .delay (20,20,20) L_0x119dcb0/d;
L_0x119ddf0/d .functor NOT 1, L_0x119dcb0, C4<0>, C4<0>, C4<0>;
L_0x119ddf0 .delay (10,10,10) L_0x119ddf0/d;
L_0x119df20/d .functor NOT 1, L_0x119e6c0, C4<0>, C4<0>, C4<0>;
L_0x119df20 .delay (10,10,10) L_0x119df20/d;
L_0x119dfe0/d .functor NAND 1, L_0x119dbc0, L_0x119df20, C4<1>, C4<1>;
L_0x119dfe0 .delay (20,20,20) L_0x119dfe0/d;
L_0x119e130/d .functor NOT 1, L_0x119dfe0, C4<0>, C4<0>, C4<0>;
L_0x119e130 .delay (10,10,10) L_0x119e130/d;
L_0x119e220/d .functor NOR 1, L_0x119e130, L_0x119ddf0, C4<0>, C4<0>;
L_0x119e220 .delay (20,20,20) L_0x119e220/d;
L_0x119e3c0/d .functor NOT 1, L_0x119e220, C4<0>, C4<0>, C4<0>;
L_0x119e3c0 .delay (10,10,10) L_0x119e3c0/d;
v0x10ab630_0 .net "and_in0ncom", 0 0, L_0x119e130; 1 drivers
v0x10ab6b0_0 .net "and_in1com", 0 0, L_0x119ddf0; 1 drivers
v0x10ab750_0 .alias "in0", 0 0, v0x10ad990_0;
v0x10ab7f0_0 .alias "in1", 0 0, v0x10ad550_0;
v0x10ab870_0 .net "nand_in0ncom", 0 0, L_0x119dfe0; 1 drivers
v0x10ab910_0 .net "nand_in1com", 0 0, L_0x119dcb0; 1 drivers
v0x10ab9f0_0 .net "ncom", 0 0, L_0x119df20; 1 drivers
v0x10aba90_0 .net "nor_wire", 0 0, L_0x119e220; 1 drivers
v0x10abb30_0 .alias "result", 0 0, v0x10b1560_0;
v0x10abbd0_0 .alias "sel0", 0 0, v0x10ad780_0;
S_0x10a4870 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10a2e88 .param/l "i" 2 105, +C4<010001>;
S_0x10a49a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10a4870;
 .timescale 0 0;
L_0x1199980/d .functor NOT 1, L_0x119f140, C4<0>, C4<0>, C4<0>;
L_0x1199980 .delay (10,10,10) L_0x1199980/d;
v0x10aa730_0 .net "carryin", 0 0, L_0x119f1e0; 1 drivers
v0x10aa7d0_0 .net "carryout", 0 0, L_0x11a0660; 1 drivers
v0x10aa850_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10aa8d0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10aa950_0 .net "notB", 0 0, L_0x1199980; 1 drivers
v0x10aa9d0_0 .net "operandA", 0 0, L_0x119f0a0; 1 drivers
v0x10aaa50_0 .net "operandB", 0 0, L_0x119f140; 1 drivers
v0x10aab60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10aabe0_0 .net "result", 0 0, L_0x11a4190; 1 drivers
v0x10aacb0_0 .net "trueB", 0 0, L_0x119f4b0; 1 drivers
v0x10aad90_0 .net "wAddSub", 0 0, L_0x119ff90; 1 drivers
v0x10aaea0_0 .net "wNandAnd", 0 0, L_0x11a1720; 1 drivers
v0x10ab020_0 .net "wNorOr", 0 0, L_0x11a2160; 1 drivers
v0x10ab130_0 .net "wXor", 0 0, L_0x11a0cc0; 1 drivers
L_0x11a42c0 .part v0x1125020_0, 0, 1;
L_0x11a4360 .part v0x1125020_0, 1, 1;
L_0x11a4490 .part v0x1125020_0, 2, 1;
S_0x10a9f60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x10a49a0;
 .timescale 0 0;
L_0x1171060/d .functor NAND 1, L_0x1199980, v0x1124fa0_0, C4<1>, C4<1>;
L_0x1171060 .delay (20,20,20) L_0x1171060/d;
L_0x1171140/d .functor NOT 1, L_0x1171060, C4<0>, C4<0>, C4<0>;
L_0x1171140 .delay (10,10,10) L_0x1171140/d;
L_0x119e970/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x119e970 .delay (10,10,10) L_0x119e970/d;
L_0x119ea30/d .functor NAND 1, L_0x119f140, L_0x119e970, C4<1>, C4<1>;
L_0x119ea30 .delay (20,20,20) L_0x119ea30/d;
L_0x119eaf0/d .functor NOT 1, L_0x119ea30, C4<0>, C4<0>, C4<0>;
L_0x119eaf0 .delay (10,10,10) L_0x119eaf0/d;
L_0x119f330/d .functor NOR 1, L_0x119eaf0, L_0x1171140, C4<0>, C4<0>;
L_0x119f330 .delay (20,20,20) L_0x119f330/d;
L_0x119f4b0/d .functor NOT 1, L_0x119f330, C4<0>, C4<0>, C4<0>;
L_0x119f4b0 .delay (10,10,10) L_0x119f4b0/d;
v0x10aa050_0 .net "and_in0ncom", 0 0, L_0x119eaf0; 1 drivers
v0x10aa110_0 .net "and_in1com", 0 0, L_0x1171140; 1 drivers
v0x10aa1b0_0 .alias "in0", 0 0, v0x10aaa50_0;
v0x10aa230_0 .alias "in1", 0 0, v0x10aa950_0;
v0x10aa2b0_0 .net "nand_in0ncom", 0 0, L_0x119ea30; 1 drivers
v0x10aa350_0 .net "nand_in1com", 0 0, L_0x1171060; 1 drivers
v0x10aa3f0_0 .net "ncom", 0 0, L_0x119e970; 1 drivers
v0x10aa490_0 .net "nor_wire", 0 0, L_0x119f330; 1 drivers
v0x10aa580_0 .alias "result", 0 0, v0x10aacb0_0;
v0x10aa650_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10a8c70 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x10a49a0;
 .timescale 0 0;
L_0x11a00a0/d .functor NAND 1, L_0x119f0a0, L_0x119f4b0, C4<1>, C4<1>;
L_0x11a00a0 .delay (20,20,20) L_0x11a00a0/d;
L_0x11a0210/d .functor NOT 1, L_0x11a00a0, C4<0>, C4<0>, C4<0>;
L_0x11a0210 .delay (10,10,10) L_0x11a0210/d;
L_0x11a0320/d .functor NAND 1, L_0x119f1e0, L_0x119f9f0, C4<1>, C4<1>;
L_0x11a0320 .delay (20,20,20) L_0x11a0320/d;
L_0x11a03e0/d .functor NOT 1, L_0x11a0320, C4<0>, C4<0>, C4<0>;
L_0x11a03e0 .delay (10,10,10) L_0x11a03e0/d;
L_0x11a04f0/d .functor NOR 1, L_0x11a03e0, L_0x11a0210, C4<0>, C4<0>;
L_0x11a04f0 .delay (20,20,20) L_0x11a04f0/d;
L_0x11a0660/d .functor NOT 1, L_0x11a04f0, C4<0>, C4<0>, C4<0>;
L_0x11a0660 .delay (10,10,10) L_0x11a0660/d;
v0x10a9850_0 .alias "a", 0 0, v0x10aa9d0_0;
v0x10a9960_0 .net "and_ab", 0 0, L_0x11a0210; 1 drivers
v0x10a9a00_0 .net "and_xor_ab_c", 0 0, L_0x11a03e0; 1 drivers
v0x10a9aa0_0 .alias "b", 0 0, v0x10aacb0_0;
v0x10a9b20_0 .alias "carryin", 0 0, v0x10aa730_0;
v0x10a9ba0_0 .alias "carryout", 0 0, v0x10aa7d0_0;
v0x10a9c60_0 .net "nand_ab", 0 0, L_0x11a00a0; 1 drivers
v0x10a9ce0_0 .net "nand_xor_ab_c", 0 0, L_0x11a0320; 1 drivers
v0x10a9d60_0 .net "nco", 0 0, L_0x11a04f0; 1 drivers
v0x10a9e00_0 .alias "sum", 0 0, v0x10aad90_0;
v0x10a9ee0_0 .net "xor_ab", 0 0, L_0x119f9f0; 1 drivers
S_0x10a9300 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10a8c70;
 .timescale 0 0;
L_0x119f5e0/d .functor NAND 1, L_0x119f0a0, L_0x119f4b0, C4<1>, C4<1>;
L_0x119f5e0 .delay (20,20,20) L_0x119f5e0/d;
L_0x119f6a0/d .functor NOR 1, L_0x119f0a0, L_0x119f4b0, C4<0>, C4<0>;
L_0x119f6a0 .delay (20,20,20) L_0x119f6a0/d;
L_0x119f780/d .functor NOT 1, L_0x119f6a0, C4<0>, C4<0>, C4<0>;
L_0x119f780 .delay (10,10,10) L_0x119f780/d;
L_0x119f890/d .functor NAND 1, L_0x119f780, L_0x119f5e0, C4<1>, C4<1>;
L_0x119f890 .delay (20,20,20) L_0x119f890/d;
L_0x119f9f0/d .functor NOT 1, L_0x119f890, C4<0>, C4<0>, C4<0>;
L_0x119f9f0 .delay (10,10,10) L_0x119f9f0/d;
v0x10a93f0_0 .alias "a", 0 0, v0x10aa9d0_0;
v0x10a9490_0 .alias "b", 0 0, v0x10aacb0_0;
v0x10a9530_0 .net "nand_ab", 0 0, L_0x119f5e0; 1 drivers
v0x10a95d0_0 .net "nor_ab", 0 0, L_0x119f6a0; 1 drivers
v0x10a9650_0 .net "nxor_ab", 0 0, L_0x119f890; 1 drivers
v0x10a96f0_0 .net "or_ab", 0 0, L_0x119f780; 1 drivers
v0x10a97d0_0 .alias "result", 0 0, v0x10a9ee0_0;
S_0x10a8d60 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10a8c70;
 .timescale 0 0;
L_0x119fb00/d .functor NAND 1, L_0x119f9f0, L_0x119f1e0, C4<1>, C4<1>;
L_0x119fb00 .delay (20,20,20) L_0x119fb00/d;
L_0x119fc50/d .functor NOR 1, L_0x119f9f0, L_0x119f1e0, C4<0>, C4<0>;
L_0x119fc50 .delay (20,20,20) L_0x119fc50/d;
L_0x119fdc0/d .functor NOT 1, L_0x119fc50, C4<0>, C4<0>, C4<0>;
L_0x119fdc0 .delay (10,10,10) L_0x119fdc0/d;
L_0x119fe80/d .functor NAND 1, L_0x119fdc0, L_0x119fb00, C4<1>, C4<1>;
L_0x119fe80 .delay (20,20,20) L_0x119fe80/d;
L_0x119ff90/d .functor NOT 1, L_0x119fe80, C4<0>, C4<0>, C4<0>;
L_0x119ff90 .delay (10,10,10) L_0x119ff90/d;
v0x10a8e50_0 .alias "a", 0 0, v0x10a9ee0_0;
v0x10a8ef0_0 .alias "b", 0 0, v0x10aa730_0;
v0x10a8f90_0 .net "nand_ab", 0 0, L_0x119fb00; 1 drivers
v0x10a9030_0 .net "nor_ab", 0 0, L_0x119fc50; 1 drivers
v0x10a90b0_0 .net "nxor_ab", 0 0, L_0x119fe80; 1 drivers
v0x10a9150_0 .net "or_ab", 0 0, L_0x119fdc0; 1 drivers
v0x10a9230_0 .alias "result", 0 0, v0x10aad90_0;
S_0x10a8720 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x10a49a0;
 .timescale 0 0;
L_0x11a0820/d .functor NAND 1, L_0x119f0a0, L_0x119f140, C4<1>, C4<1>;
L_0x11a0820 .delay (20,20,20) L_0x11a0820/d;
L_0x11a08e0/d .functor NOR 1, L_0x119f0a0, L_0x119f140, C4<0>, C4<0>;
L_0x11a08e0 .delay (20,20,20) L_0x11a08e0/d;
L_0x11a0a70/d .functor NOT 1, L_0x11a08e0, C4<0>, C4<0>, C4<0>;
L_0x11a0a70 .delay (10,10,10) L_0x11a0a70/d;
L_0x11a0b60/d .functor NAND 1, L_0x11a0a70, L_0x11a0820, C4<1>, C4<1>;
L_0x11a0b60 .delay (20,20,20) L_0x11a0b60/d;
L_0x11a0cc0/d .functor NOT 1, L_0x11a0b60, C4<0>, C4<0>, C4<0>;
L_0x11a0cc0 .delay (10,10,10) L_0x11a0cc0/d;
v0x10a8810_0 .alias "a", 0 0, v0x10aa9d0_0;
v0x10a8890_0 .alias "b", 0 0, v0x10aaa50_0;
v0x10a8960_0 .net "nand_ab", 0 0, L_0x11a0820; 1 drivers
v0x10a89e0_0 .net "nor_ab", 0 0, L_0x11a08e0; 1 drivers
v0x10a8a60_0 .net "nxor_ab", 0 0, L_0x11a0b60; 1 drivers
v0x10a8ae0_0 .net "or_ab", 0 0, L_0x11a0a70; 1 drivers
v0x10a8ba0_0 .alias "result", 0 0, v0x10ab130_0;
S_0x10a7b30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x10a49a0;
 .timescale 0 0;
L_0x11a0e10/d .functor NAND 1, L_0x119f0a0, L_0x119f140, C4<1>, C4<1>;
L_0x11a0e10 .delay (20,20,20) L_0x11a0e10/d;
L_0x11a0f40/d .functor NOT 1, L_0x11a0e10, C4<0>, C4<0>, C4<0>;
L_0x11a0f40 .delay (10,10,10) L_0x11a0f40/d;
v0x10a83a0_0 .alias "a", 0 0, v0x10aa9d0_0;
v0x10a8440_0 .net "and_ab", 0 0, L_0x11a0f40; 1 drivers
v0x10a84c0_0 .alias "b", 0 0, v0x10aaa50_0;
v0x10a8540_0 .net "nand_ab", 0 0, L_0x11a0e10; 1 drivers
v0x10a8620_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10a86a0_0 .alias "result", 0 0, v0x10aaea0_0;
S_0x10a7c20 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10a7b30;
 .timescale 0 0;
L_0x11a1090/d .functor NAND 1, L_0x11a0f40, v0x10be850_0, C4<1>, C4<1>;
L_0x11a1090 .delay (20,20,20) L_0x11a1090/d;
L_0x11a1150/d .functor NOT 1, L_0x11a1090, C4<0>, C4<0>, C4<0>;
L_0x11a1150 .delay (10,10,10) L_0x11a1150/d;
L_0x11a1280/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11a1280 .delay (10,10,10) L_0x11a1280/d;
L_0x11a1340/d .functor NAND 1, L_0x11a0e10, L_0x11a1280, C4<1>, C4<1>;
L_0x11a1340 .delay (20,20,20) L_0x11a1340/d;
L_0x11a1490/d .functor NOT 1, L_0x11a1340, C4<0>, C4<0>, C4<0>;
L_0x11a1490 .delay (10,10,10) L_0x11a1490/d;
L_0x11a1580/d .functor NOR 1, L_0x11a1490, L_0x11a1150, C4<0>, C4<0>;
L_0x11a1580 .delay (20,20,20) L_0x11a1580/d;
L_0x11a1720/d .functor NOT 1, L_0x11a1580, C4<0>, C4<0>, C4<0>;
L_0x11a1720 .delay (10,10,10) L_0x11a1720/d;
v0x10a7d10_0 .net "and_in0ncom", 0 0, L_0x11a1490; 1 drivers
v0x10a7d90_0 .net "and_in1com", 0 0, L_0x11a1150; 1 drivers
v0x10a7e10_0 .alias "in0", 0 0, v0x10a8540_0;
v0x10a7eb0_0 .alias "in1", 0 0, v0x10a8440_0;
v0x10a7f30_0 .net "nand_in0ncom", 0 0, L_0x11a1340; 1 drivers
v0x10a7fd0_0 .net "nand_in1com", 0 0, L_0x11a1090; 1 drivers
v0x10a80b0_0 .net "ncom", 0 0, L_0x11a1280; 1 drivers
v0x10a8150_0 .net "nor_wire", 0 0, L_0x11a1580; 1 drivers
v0x10a81f0_0 .alias "result", 0 0, v0x10aaea0_0;
v0x10a82c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10a70e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x10a49a0;
 .timescale 0 0;
L_0x11a1850/d .functor NOR 1, L_0x119f0a0, L_0x119f140, C4<0>, C4<0>;
L_0x11a1850 .delay (20,20,20) L_0x11a1850/d;
L_0x11a1980/d .functor NOT 1, L_0x11a1850, C4<0>, C4<0>, C4<0>;
L_0x11a1980 .delay (10,10,10) L_0x11a1980/d;
v0x10a7810_0 .alias "a", 0 0, v0x10aa9d0_0;
v0x10a7890_0 .alias "b", 0 0, v0x10aaa50_0;
v0x10a7930_0 .net "nor_ab", 0 0, L_0x11a1850; 1 drivers
v0x10a79b0_0 .net "or_ab", 0 0, L_0x11a1980; 1 drivers
v0x10a7a30_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10a7ab0_0 .alias "result", 0 0, v0x10ab020_0;
S_0x10a71d0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10a70e0;
 .timescale 0 0;
L_0x11a1ad0/d .functor NAND 1, L_0x11a1980, v0x10be850_0, C4<1>, C4<1>;
L_0x11a1ad0 .delay (20,20,20) L_0x11a1ad0/d;
L_0x11a1b90/d .functor NOT 1, L_0x11a1ad0, C4<0>, C4<0>, C4<0>;
L_0x11a1b90 .delay (10,10,10) L_0x11a1b90/d;
L_0x11a1cc0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11a1cc0 .delay (10,10,10) L_0x11a1cc0/d;
L_0x11a1d80/d .functor NAND 1, L_0x11a1850, L_0x11a1cc0, C4<1>, C4<1>;
L_0x11a1d80 .delay (20,20,20) L_0x11a1d80/d;
L_0x11a1ed0/d .functor NOT 1, L_0x11a1d80, C4<0>, C4<0>, C4<0>;
L_0x11a1ed0 .delay (10,10,10) L_0x11a1ed0/d;
L_0x11a1fc0/d .functor NOR 1, L_0x11a1ed0, L_0x11a1b90, C4<0>, C4<0>;
L_0x11a1fc0 .delay (20,20,20) L_0x11a1fc0/d;
L_0x11a2160/d .functor NOT 1, L_0x11a1fc0, C4<0>, C4<0>, C4<0>;
L_0x11a2160 .delay (10,10,10) L_0x11a2160/d;
v0x10a72c0_0 .net "and_in0ncom", 0 0, L_0x11a1ed0; 1 drivers
v0x10a7340_0 .net "and_in1com", 0 0, L_0x11a1b90; 1 drivers
v0x10a73c0_0 .alias "in0", 0 0, v0x10a7930_0;
v0x10a7440_0 .alias "in1", 0 0, v0x10a79b0_0;
v0x10a74c0_0 .net "nand_in0ncom", 0 0, L_0x11a1d80; 1 drivers
v0x10a7540_0 .net "nand_in1com", 0 0, L_0x11a1ad0; 1 drivers
v0x10a75c0_0 .net "ncom", 0 0, L_0x11a1cc0; 1 drivers
v0x10a7640_0 .net "nor_wire", 0 0, L_0x11a1fc0; 1 drivers
v0x10a76c0_0 .alias "result", 0 0, v0x10ab020_0;
v0x10a7790_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10a4a90 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x10a49a0;
 .timescale 0 0;
v0x10a68c0_0 .alias "in0", 0 0, v0x10aad90_0;
v0x10a6970_0 .alias "in1", 0 0, v0x10ab130_0;
v0x10a6a20_0 .alias "in2", 0 0, v0x10aaea0_0;
v0x10a6ad0_0 .alias "in3", 0 0, v0x10ab020_0;
v0x10a6bb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10a6c60_0 .alias "result", 0 0, v0x10aabe0_0;
v0x10a6ce0_0 .net "sel0", 0 0, L_0x11a42c0; 1 drivers
v0x10a6d60_0 .net "sel1", 0 0, L_0x11a4360; 1 drivers
v0x10a6de0_0 .net "sel2", 0 0, L_0x11a4490; 1 drivers
v0x10a6e90_0 .net "w0", 0 0, L_0x11a2920; 1 drivers
v0x10a6f70_0 .net "w1", 0 0, L_0x11a30a0; 1 drivers
v0x10a6ff0_0 .net "w2", 0 0, L_0x11a38f0; 1 drivers
S_0x10a6110 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x10a4a90;
 .timescale 0 0;
L_0x11a2290/d .functor NAND 1, L_0x11a0cc0, L_0x11a42c0, C4<1>, C4<1>;
L_0x11a2290 .delay (20,20,20) L_0x11a2290/d;
L_0x11a2350/d .functor NOT 1, L_0x11a2290, C4<0>, C4<0>, C4<0>;
L_0x11a2350 .delay (10,10,10) L_0x11a2350/d;
L_0x11a2480/d .functor NOT 1, L_0x11a42c0, C4<0>, C4<0>, C4<0>;
L_0x11a2480 .delay (10,10,10) L_0x11a2480/d;
L_0x11a25d0/d .functor NAND 1, L_0x119ff90, L_0x11a2480, C4<1>, C4<1>;
L_0x11a25d0 .delay (20,20,20) L_0x11a25d0/d;
L_0x11a2690/d .functor NOT 1, L_0x11a25d0, C4<0>, C4<0>, C4<0>;
L_0x11a2690 .delay (10,10,10) L_0x11a2690/d;
L_0x11a2780/d .functor NOR 1, L_0x11a2690, L_0x11a2350, C4<0>, C4<0>;
L_0x11a2780 .delay (20,20,20) L_0x11a2780/d;
L_0x11a2920/d .functor NOT 1, L_0x11a2780, C4<0>, C4<0>, C4<0>;
L_0x11a2920 .delay (10,10,10) L_0x11a2920/d;
v0x10a6200_0 .net "and_in0ncom", 0 0, L_0x11a2690; 1 drivers
v0x10a62c0_0 .net "and_in1com", 0 0, L_0x11a2350; 1 drivers
v0x10a6360_0 .alias "in0", 0 0, v0x10aad90_0;
v0x10a6400_0 .alias "in1", 0 0, v0x10ab130_0;
v0x10a64b0_0 .net "nand_in0ncom", 0 0, L_0x11a25d0; 1 drivers
v0x10a6550_0 .net "nand_in1com", 0 0, L_0x11a2290; 1 drivers
v0x10a65f0_0 .net "ncom", 0 0, L_0x11a2480; 1 drivers
v0x10a6690_0 .net "nor_wire", 0 0, L_0x11a2780; 1 drivers
v0x10a6730_0 .alias "result", 0 0, v0x10a6e90_0;
v0x10a67b0_0 .alias "sel0", 0 0, v0x10a6ce0_0;
S_0x10a59c0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x10a4a90;
 .timescale 0 0;
L_0x11a2a50/d .functor NAND 1, L_0x11a2160, L_0x11a42c0, C4<1>, C4<1>;
L_0x11a2a50 .delay (20,20,20) L_0x11a2a50/d;
L_0x11a2b10/d .functor NOT 1, L_0x11a2a50, C4<0>, C4<0>, C4<0>;
L_0x11a2b10 .delay (10,10,10) L_0x11a2b10/d;
L_0x11a2c40/d .functor NOT 1, L_0x11a42c0, C4<0>, C4<0>, C4<0>;
L_0x11a2c40 .delay (10,10,10) L_0x11a2c40/d;
L_0x11a2d00/d .functor NAND 1, L_0x11a1720, L_0x11a2c40, C4<1>, C4<1>;
L_0x11a2d00 .delay (20,20,20) L_0x11a2d00/d;
L_0x11a2e10/d .functor NOT 1, L_0x11a2d00, C4<0>, C4<0>, C4<0>;
L_0x11a2e10 .delay (10,10,10) L_0x11a2e10/d;
L_0x11a2f00/d .functor NOR 1, L_0x11a2e10, L_0x11a2b10, C4<0>, C4<0>;
L_0x11a2f00 .delay (20,20,20) L_0x11a2f00/d;
L_0x11a30a0/d .functor NOT 1, L_0x11a2f00, C4<0>, C4<0>, C4<0>;
L_0x11a30a0 .delay (10,10,10) L_0x11a30a0/d;
v0x10a5ab0_0 .net "and_in0ncom", 0 0, L_0x11a2e10; 1 drivers
v0x10a5b70_0 .net "and_in1com", 0 0, L_0x11a2b10; 1 drivers
v0x10a5c10_0 .alias "in0", 0 0, v0x10aaea0_0;
v0x10a5cb0_0 .alias "in1", 0 0, v0x10ab020_0;
v0x10a5d30_0 .net "nand_in0ncom", 0 0, L_0x11a2d00; 1 drivers
v0x10a5dd0_0 .net "nand_in1com", 0 0, L_0x11a2a50; 1 drivers
v0x10a5e70_0 .net "ncom", 0 0, L_0x11a2c40; 1 drivers
v0x10a5f10_0 .net "nor_wire", 0 0, L_0x11a2f00; 1 drivers
v0x10a5fb0_0 .alias "result", 0 0, v0x10a6f70_0;
v0x10a6030_0 .alias "sel0", 0 0, v0x10a6ce0_0;
S_0x10a5250 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x10a4a90;
 .timescale 0 0;
L_0x11a31d0/d .functor NAND 1, L_0x11a30a0, L_0x11a4360, C4<1>, C4<1>;
L_0x11a31d0 .delay (20,20,20) L_0x11a31d0/d;
L_0x11a3320/d .functor NOT 1, L_0x11a31d0, C4<0>, C4<0>, C4<0>;
L_0x11a3320 .delay (10,10,10) L_0x11a3320/d;
L_0x11a3450/d .functor NOT 1, L_0x11a4360, C4<0>, C4<0>, C4<0>;
L_0x11a3450 .delay (10,10,10) L_0x11a3450/d;
L_0x11a3510/d .functor NAND 1, L_0x11a2920, L_0x11a3450, C4<1>, C4<1>;
L_0x11a3510 .delay (20,20,20) L_0x11a3510/d;
L_0x11a3660/d .functor NOT 1, L_0x11a3510, C4<0>, C4<0>, C4<0>;
L_0x11a3660 .delay (10,10,10) L_0x11a3660/d;
L_0x11a3750/d .functor NOR 1, L_0x11a3660, L_0x11a3320, C4<0>, C4<0>;
L_0x11a3750 .delay (20,20,20) L_0x11a3750/d;
L_0x11a38f0/d .functor NOT 1, L_0x11a3750, C4<0>, C4<0>, C4<0>;
L_0x11a38f0 .delay (10,10,10) L_0x11a38f0/d;
v0x10a5340_0 .net "and_in0ncom", 0 0, L_0x11a3660; 1 drivers
v0x10a5400_0 .net "and_in1com", 0 0, L_0x11a3320; 1 drivers
v0x10a54a0_0 .alias "in0", 0 0, v0x10a6e90_0;
v0x10a5540_0 .alias "in1", 0 0, v0x10a6f70_0;
v0x10a55c0_0 .net "nand_in0ncom", 0 0, L_0x11a3510; 1 drivers
v0x10a5660_0 .net "nand_in1com", 0 0, L_0x11a31d0; 1 drivers
v0x10a5700_0 .net "ncom", 0 0, L_0x11a3450; 1 drivers
v0x10a57a0_0 .net "nor_wire", 0 0, L_0x11a3750; 1 drivers
v0x10a5840_0 .alias "result", 0 0, v0x10a6ff0_0;
v0x10a58c0_0 .alias "sel0", 0 0, v0x10a6d60_0;
S_0x10a4b80 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x10a4a90;
 .timescale 0 0;
L_0x11a3a20/d .functor NAND 1, C4<0>, L_0x11a4490, C4<1>, C4<1>;
L_0x11a3a20 .delay (20,20,20) L_0x11a3a20/d;
L_0x11a3b80/d .functor NOT 1, L_0x11a3a20, C4<0>, C4<0>, C4<0>;
L_0x11a3b80 .delay (10,10,10) L_0x11a3b80/d;
L_0x11a3cd0/d .functor NOT 1, L_0x11a4490, C4<0>, C4<0>, C4<0>;
L_0x11a3cd0 .delay (10,10,10) L_0x11a3cd0/d;
L_0x11a3d90/d .functor NAND 1, L_0x11a38f0, L_0x11a3cd0, C4<1>, C4<1>;
L_0x11a3d90 .delay (20,20,20) L_0x11a3d90/d;
L_0x11a3f00/d .functor NOT 1, L_0x11a3d90, C4<0>, C4<0>, C4<0>;
L_0x11a3f00 .delay (10,10,10) L_0x11a3f00/d;
L_0x11a3ff0/d .functor NOR 1, L_0x11a3f00, L_0x11a3b80, C4<0>, C4<0>;
L_0x11a3ff0 .delay (20,20,20) L_0x11a3ff0/d;
L_0x11a4190/d .functor NOT 1, L_0x11a3ff0, C4<0>, C4<0>, C4<0>;
L_0x11a4190 .delay (10,10,10) L_0x11a4190/d;
v0x10a4c70_0 .net "and_in0ncom", 0 0, L_0x11a3f00; 1 drivers
v0x10a4cf0_0 .net "and_in1com", 0 0, L_0x11a3b80; 1 drivers
v0x10a4d70_0 .alias "in0", 0 0, v0x10a6ff0_0;
v0x10a4df0_0 .alias "in1", 0 0, v0x10a6bb0_0;
v0x10a4e70_0 .net "nand_in0ncom", 0 0, L_0x11a3d90; 1 drivers
v0x10a4ef0_0 .net "nand_in1com", 0 0, L_0x11a3a20; 1 drivers
v0x10a4fd0_0 .net "ncom", 0 0, L_0x11a3cd0; 1 drivers
v0x10a5070_0 .net "nor_wire", 0 0, L_0x11a3ff0; 1 drivers
v0x10a5110_0 .alias "result", 0 0, v0x10aabe0_0;
v0x10a51b0_0 .alias "sel0", 0 0, v0x10a6de0_0;
S_0x109db10 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x109c508 .param/l "i" 2 105, +C4<010010>;
S_0x109dc40 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x109db10;
 .timescale 0 0;
L_0x119f280/d .functor NOT 1, L_0x11a4910, C4<0>, C4<0>, C4<0>;
L_0x119f280 .delay (10,10,10) L_0x119f280/d;
v0x10a3990_0 .net "carryin", 0 0, L_0x11a49b0; 1 drivers
v0x10a3a30_0 .net "carryout", 0 0, L_0x11a6290; 1 drivers
v0x10a3ab0_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10a3b30_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x10a3bb0_0 .net "notB", 0 0, L_0x119f280; 1 drivers
v0x10a3c30_0 .net "operandA", 0 0, L_0x11a4870; 1 drivers
v0x10a3cb0_0 .net "operandB", 0 0, L_0x11a4910; 1 drivers
v0x10a3dc0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1079950_0 .net "result", 0 0, L_0x11a9d80; 1 drivers
v0x1079a20_0 .net "trueB", 0 0, L_0x11a50d0; 1 drivers
v0x1079b00_0 .net "wAddSub", 0 0, L_0x11a5bf0; 1 drivers
v0x1079c10_0 .net "wNandAnd", 0 0, L_0x11a7350; 1 drivers
v0x10a46e0_0 .net "wNorOr", 0 0, L_0x11a7d90; 1 drivers
v0x10a47f0_0 .net "wXor", 0 0, L_0x11a68f0; 1 drivers
L_0x11a9eb0 .part v0x1125020_0, 0, 1;
L_0x11a9f50 .part v0x1125020_0, 1, 1;
L_0x11aa080 .part v0x1125020_0, 2, 1;
S_0x10a31c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x109dc40;
 .timescale 0 0;
L_0x11a4b00/d .functor NAND 1, L_0x119f280, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11a4b00 .delay (20,20,20) L_0x11a4b00/d;
L_0x11a4be0/d .functor NOT 1, L_0x11a4b00, C4<0>, C4<0>, C4<0>;
L_0x11a4be0 .delay (10,10,10) L_0x11a4be0/d;
L_0x11a4cc0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11a4cc0 .delay (10,10,10) L_0x11a4cc0/d;
L_0x11a4d80/d .functor NAND 1, L_0x11a4910, L_0x11a4cc0, C4<1>, C4<1>;
L_0x11a4d80 .delay (20,20,20) L_0x11a4d80/d;
L_0x11a4e40/d .functor NOT 1, L_0x11a4d80, C4<0>, C4<0>, C4<0>;
L_0x11a4e40 .delay (10,10,10) L_0x11a4e40/d;
L_0x11a4f30/d .functor NOR 1, L_0x11a4e40, L_0x11a4be0, C4<0>, C4<0>;
L_0x11a4f30 .delay (20,20,20) L_0x11a4f30/d;
L_0x11a50d0/d .functor NOT 1, L_0x11a4f30, C4<0>, C4<0>, C4<0>;
L_0x11a50d0 .delay (10,10,10) L_0x11a50d0/d;
v0x10a32b0_0 .net "and_in0ncom", 0 0, L_0x11a4e40; 1 drivers
v0x10a3370_0 .net "and_in1com", 0 0, L_0x11a4be0; 1 drivers
v0x10a3410_0 .alias "in0", 0 0, v0x10a3cb0_0;
v0x10a3490_0 .alias "in1", 0 0, v0x10a3bb0_0;
v0x10a3510_0 .net "nand_in0ncom", 0 0, L_0x11a4d80; 1 drivers
v0x10a35b0_0 .net "nand_in1com", 0 0, L_0x11a4b00; 1 drivers
v0x10a3650_0 .net "ncom", 0 0, L_0x11a4cc0; 1 drivers
v0x10a36f0_0 .net "nor_wire", 0 0, L_0x11a4f30; 1 drivers
v0x10a37e0_0 .alias "result", 0 0, v0x1079a20_0;
v0x10a38b0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10a1ed0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x109dc40;
 .timescale 0 0;
L_0x11a5d00/d .functor NAND 1, L_0x11a4870, L_0x11a50d0, C4<1>, C4<1>;
L_0x11a5d00 .delay (20,20,20) L_0x11a5d00/d;
L_0x11a5e70/d .functor NOT 1, L_0x11a5d00, C4<0>, C4<0>, C4<0>;
L_0x11a5e70 .delay (10,10,10) L_0x11a5e70/d;
L_0x11a5f80/d .functor NAND 1, L_0x11a49b0, L_0x11a5650, C4<1>, C4<1>;
L_0x11a5f80 .delay (20,20,20) L_0x11a5f80/d;
L_0x11a6040/d .functor NOT 1, L_0x11a5f80, C4<0>, C4<0>, C4<0>;
L_0x11a6040 .delay (10,10,10) L_0x11a6040/d;
L_0x11a6150/d .functor NOR 1, L_0x11a6040, L_0x11a5e70, C4<0>, C4<0>;
L_0x11a6150 .delay (20,20,20) L_0x11a6150/d;
L_0x11a6290/d .functor NOT 1, L_0x11a6150, C4<0>, C4<0>, C4<0>;
L_0x11a6290 .delay (10,10,10) L_0x11a6290/d;
v0x10a2ab0_0 .alias "a", 0 0, v0x10a3c30_0;
v0x10a2bc0_0 .net "and_ab", 0 0, L_0x11a5e70; 1 drivers
v0x10a2c60_0 .net "and_xor_ab_c", 0 0, L_0x11a6040; 1 drivers
v0x10a2d00_0 .alias "b", 0 0, v0x1079a20_0;
v0x10a2d80_0 .alias "carryin", 0 0, v0x10a3990_0;
v0x10a2e00_0 .alias "carryout", 0 0, v0x10a3a30_0;
v0x10a2ec0_0 .net "nand_ab", 0 0, L_0x11a5d00; 1 drivers
v0x10a2f40_0 .net "nand_xor_ab_c", 0 0, L_0x11a5f80; 1 drivers
v0x10a2fc0_0 .net "nco", 0 0, L_0x11a6150; 1 drivers
v0x10a3060_0 .alias "sum", 0 0, v0x1079b00_0;
v0x10a3140_0 .net "xor_ab", 0 0, L_0x11a5650; 1 drivers
S_0x10a2560 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10a1ed0;
 .timescale 0 0;
L_0x11a5240/d .functor NAND 1, L_0x11a4870, L_0x11a50d0, C4<1>, C4<1>;
L_0x11a5240 .delay (20,20,20) L_0x11a5240/d;
L_0x11a5300/d .functor NOR 1, L_0x11a4870, L_0x11a50d0, C4<0>, C4<0>;
L_0x11a5300 .delay (20,20,20) L_0x11a5300/d;
L_0x11a53e0/d .functor NOT 1, L_0x11a5300, C4<0>, C4<0>, C4<0>;
L_0x11a53e0 .delay (10,10,10) L_0x11a53e0/d;
L_0x11a54f0/d .functor NAND 1, L_0x11a53e0, L_0x11a5240, C4<1>, C4<1>;
L_0x11a54f0 .delay (20,20,20) L_0x11a54f0/d;
L_0x11a5650/d .functor NOT 1, L_0x11a54f0, C4<0>, C4<0>, C4<0>;
L_0x11a5650 .delay (10,10,10) L_0x11a5650/d;
v0x10a2650_0 .alias "a", 0 0, v0x10a3c30_0;
v0x10a26f0_0 .alias "b", 0 0, v0x1079a20_0;
v0x10a2790_0 .net "nand_ab", 0 0, L_0x11a5240; 1 drivers
v0x10a2830_0 .net "nor_ab", 0 0, L_0x11a5300; 1 drivers
v0x10a28b0_0 .net "nxor_ab", 0 0, L_0x11a54f0; 1 drivers
v0x10a2950_0 .net "or_ab", 0 0, L_0x11a53e0; 1 drivers
v0x10a2a30_0 .alias "result", 0 0, v0x10a3140_0;
S_0x10a1fc0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10a1ed0;
 .timescale 0 0;
L_0x11a5760/d .functor NAND 1, L_0x11a5650, L_0x11a49b0, C4<1>, C4<1>;
L_0x11a5760 .delay (20,20,20) L_0x11a5760/d;
L_0x11a58b0/d .functor NOR 1, L_0x11a5650, L_0x11a49b0, C4<0>, C4<0>;
L_0x11a58b0 .delay (20,20,20) L_0x11a58b0/d;
L_0x11a5a20/d .functor NOT 1, L_0x11a58b0, C4<0>, C4<0>, C4<0>;
L_0x11a5a20 .delay (10,10,10) L_0x11a5a20/d;
L_0x11a5ae0/d .functor NAND 1, L_0x11a5a20, L_0x11a5760, C4<1>, C4<1>;
L_0x11a5ae0 .delay (20,20,20) L_0x11a5ae0/d;
L_0x11a5bf0/d .functor NOT 1, L_0x11a5ae0, C4<0>, C4<0>, C4<0>;
L_0x11a5bf0 .delay (10,10,10) L_0x11a5bf0/d;
v0x10a20b0_0 .alias "a", 0 0, v0x10a3140_0;
v0x10a2150_0 .alias "b", 0 0, v0x10a3990_0;
v0x10a21f0_0 .net "nand_ab", 0 0, L_0x11a5760; 1 drivers
v0x10a2290_0 .net "nor_ab", 0 0, L_0x11a58b0; 1 drivers
v0x10a2310_0 .net "nxor_ab", 0 0, L_0x11a5ae0; 1 drivers
v0x10a23b0_0 .net "or_ab", 0 0, L_0x11a5a20; 1 drivers
v0x10a2490_0 .alias "result", 0 0, v0x1079b00_0;
S_0x10a1980 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x109dc40;
 .timescale 0 0;
L_0x11a6450/d .functor NAND 1, L_0x11a4870, L_0x11a4910, C4<1>, C4<1>;
L_0x11a6450 .delay (20,20,20) L_0x11a6450/d;
L_0x11a6510/d .functor NOR 1, L_0x11a4870, L_0x11a4910, C4<0>, C4<0>;
L_0x11a6510 .delay (20,20,20) L_0x11a6510/d;
L_0x11a66a0/d .functor NOT 1, L_0x11a6510, C4<0>, C4<0>, C4<0>;
L_0x11a66a0 .delay (10,10,10) L_0x11a66a0/d;
L_0x11a6790/d .functor NAND 1, L_0x11a66a0, L_0x11a6450, C4<1>, C4<1>;
L_0x11a6790 .delay (20,20,20) L_0x11a6790/d;
L_0x11a68f0/d .functor NOT 1, L_0x11a6790, C4<0>, C4<0>, C4<0>;
L_0x11a68f0 .delay (10,10,10) L_0x11a68f0/d;
v0x10a1a70_0 .alias "a", 0 0, v0x10a3c30_0;
v0x10a1af0_0 .alias "b", 0 0, v0x10a3cb0_0;
v0x10a1bc0_0 .net "nand_ab", 0 0, L_0x11a6450; 1 drivers
v0x10a1c40_0 .net "nor_ab", 0 0, L_0x11a6510; 1 drivers
v0x10a1cc0_0 .net "nxor_ab", 0 0, L_0x11a6790; 1 drivers
v0x10a1d40_0 .net "or_ab", 0 0, L_0x11a66a0; 1 drivers
v0x10a1e00_0 .alias "result", 0 0, v0x10a47f0_0;
S_0x10a0d90 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x109dc40;
 .timescale 0 0;
L_0x11a6a40/d .functor NAND 1, L_0x11a4870, L_0x11a4910, C4<1>, C4<1>;
L_0x11a6a40 .delay (20,20,20) L_0x11a6a40/d;
L_0x11a6b70/d .functor NOT 1, L_0x11a6a40, C4<0>, C4<0>, C4<0>;
L_0x11a6b70 .delay (10,10,10) L_0x11a6b70/d;
v0x10a1600_0 .alias "a", 0 0, v0x10a3c30_0;
v0x10a16a0_0 .net "and_ab", 0 0, L_0x11a6b70; 1 drivers
v0x10a1720_0 .alias "b", 0 0, v0x10a3cb0_0;
v0x10a17a0_0 .net "nand_ab", 0 0, L_0x11a6a40; 1 drivers
v0x10a1880_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10a1900_0 .alias "result", 0 0, v0x1079c10_0;
S_0x10a0e80 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10a0d90;
 .timescale 0 0;
L_0x11a6cc0/d .functor NAND 1, L_0x11a6b70, v0x10be850_0, C4<1>, C4<1>;
L_0x11a6cc0 .delay (20,20,20) L_0x11a6cc0/d;
L_0x11a6d80/d .functor NOT 1, L_0x11a6cc0, C4<0>, C4<0>, C4<0>;
L_0x11a6d80 .delay (10,10,10) L_0x11a6d80/d;
L_0x11a6eb0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11a6eb0 .delay (10,10,10) L_0x11a6eb0/d;
L_0x11a6f70/d .functor NAND 1, L_0x11a6a40, L_0x11a6eb0, C4<1>, C4<1>;
L_0x11a6f70 .delay (20,20,20) L_0x11a6f70/d;
L_0x11a70c0/d .functor NOT 1, L_0x11a6f70, C4<0>, C4<0>, C4<0>;
L_0x11a70c0 .delay (10,10,10) L_0x11a70c0/d;
L_0x11a71b0/d .functor NOR 1, L_0x11a70c0, L_0x11a6d80, C4<0>, C4<0>;
L_0x11a71b0 .delay (20,20,20) L_0x11a71b0/d;
L_0x11a7350/d .functor NOT 1, L_0x11a71b0, C4<0>, C4<0>, C4<0>;
L_0x11a7350 .delay (10,10,10) L_0x11a7350/d;
v0x10a0f70_0 .net "and_in0ncom", 0 0, L_0x11a70c0; 1 drivers
v0x10a0ff0_0 .net "and_in1com", 0 0, L_0x11a6d80; 1 drivers
v0x10a1070_0 .alias "in0", 0 0, v0x10a17a0_0;
v0x10a1110_0 .alias "in1", 0 0, v0x10a16a0_0;
v0x10a1190_0 .net "nand_in0ncom", 0 0, L_0x11a6f70; 1 drivers
v0x10a1230_0 .net "nand_in1com", 0 0, L_0x11a6cc0; 1 drivers
v0x10a1310_0 .net "ncom", 0 0, L_0x11a6eb0; 1 drivers
v0x10a13b0_0 .net "nor_wire", 0 0, L_0x11a71b0; 1 drivers
v0x10a1450_0 .alias "result", 0 0, v0x1079c10_0;
v0x10a1520_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10a02f0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x109dc40;
 .timescale 0 0;
L_0x11a7480/d .functor NOR 1, L_0x11a4870, L_0x11a4910, C4<0>, C4<0>;
L_0x11a7480 .delay (20,20,20) L_0x11a7480/d;
L_0x11a75b0/d .functor NOT 1, L_0x11a7480, C4<0>, C4<0>, C4<0>;
L_0x11a75b0 .delay (10,10,10) L_0x11a75b0/d;
v0x10a0a70_0 .alias "a", 0 0, v0x10a3c30_0;
v0x10a0af0_0 .alias "b", 0 0, v0x10a3cb0_0;
v0x10a0b90_0 .net "nor_ab", 0 0, L_0x11a7480; 1 drivers
v0x10a0c10_0 .net "or_ab", 0 0, L_0x11a75b0; 1 drivers
v0x10a0c90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10a0d10_0 .alias "result", 0 0, v0x10a46e0_0;
S_0x10a03e0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10a02f0;
 .timescale 0 0;
L_0x11a7700/d .functor NAND 1, L_0x11a75b0, v0x10be850_0, C4<1>, C4<1>;
L_0x11a7700 .delay (20,20,20) L_0x11a7700/d;
L_0x11a77c0/d .functor NOT 1, L_0x11a7700, C4<0>, C4<0>, C4<0>;
L_0x11a77c0 .delay (10,10,10) L_0x11a77c0/d;
L_0x11a78f0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11a78f0 .delay (10,10,10) L_0x11a78f0/d;
L_0x11a79b0/d .functor NAND 1, L_0x11a7480, L_0x11a78f0, C4<1>, C4<1>;
L_0x11a79b0 .delay (20,20,20) L_0x11a79b0/d;
L_0x11a7b00/d .functor NOT 1, L_0x11a79b0, C4<0>, C4<0>, C4<0>;
L_0x11a7b00 .delay (10,10,10) L_0x11a7b00/d;
L_0x11a7bf0/d .functor NOR 1, L_0x11a7b00, L_0x11a77c0, C4<0>, C4<0>;
L_0x11a7bf0 .delay (20,20,20) L_0x11a7bf0/d;
L_0x11a7d90/d .functor NOT 1, L_0x11a7bf0, C4<0>, C4<0>, C4<0>;
L_0x11a7d90 .delay (10,10,10) L_0x11a7d90/d;
v0x10a04d0_0 .net "and_in0ncom", 0 0, L_0x11a7b00; 1 drivers
v0x10a0550_0 .net "and_in1com", 0 0, L_0x11a77c0; 1 drivers
v0x10a05d0_0 .alias "in0", 0 0, v0x10a0b90_0;
v0x10a0650_0 .alias "in1", 0 0, v0x10a0c10_0;
v0x10a06d0_0 .net "nand_in0ncom", 0 0, L_0x11a79b0; 1 drivers
v0x10a0750_0 .net "nand_in1com", 0 0, L_0x11a7700; 1 drivers
v0x10a07d0_0 .net "ncom", 0 0, L_0x11a78f0; 1 drivers
v0x10a0850_0 .net "nor_wire", 0 0, L_0x11a7bf0; 1 drivers
v0x10a0920_0 .alias "result", 0 0, v0x10a46e0_0;
v0x10a09f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x109dd30 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x109dc40;
 .timescale 0 0;
v0x109fb40_0 .alias "in0", 0 0, v0x1079b00_0;
v0x109fbf0_0 .alias "in1", 0 0, v0x10a47f0_0;
v0x109fca0_0 .alias "in2", 0 0, v0x1079c10_0;
v0x109fd50_0 .alias "in3", 0 0, v0x10a46e0_0;
v0x109fe30_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x109fee0_0 .alias "result", 0 0, v0x1079950_0;
v0x109ff60_0 .net "sel0", 0 0, L_0x11a9eb0; 1 drivers
v0x109ffe0_0 .net "sel1", 0 0, L_0x11a9f50; 1 drivers
v0x10a0060_0 .net "sel2", 0 0, L_0x11aa080; 1 drivers
v0x10a0110_0 .net "w0", 0 0, L_0x11a8550; 1 drivers
v0x10a01f0_0 .net "w1", 0 0, L_0x11a8cd0; 1 drivers
v0x10a0270_0 .net "w2", 0 0, L_0x11a9520; 1 drivers
S_0x109f3f0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x109dd30;
 .timescale 0 0;
L_0x11a7ec0/d .functor NAND 1, L_0x11a68f0, L_0x11a9eb0, C4<1>, C4<1>;
L_0x11a7ec0 .delay (20,20,20) L_0x11a7ec0/d;
L_0x11a7f80/d .functor NOT 1, L_0x11a7ec0, C4<0>, C4<0>, C4<0>;
L_0x11a7f80 .delay (10,10,10) L_0x11a7f80/d;
L_0x11a80b0/d .functor NOT 1, L_0x11a9eb0, C4<0>, C4<0>, C4<0>;
L_0x11a80b0 .delay (10,10,10) L_0x11a80b0/d;
L_0x11a8200/d .functor NAND 1, L_0x11a5bf0, L_0x11a80b0, C4<1>, C4<1>;
L_0x11a8200 .delay (20,20,20) L_0x11a8200/d;
L_0x11a82c0/d .functor NOT 1, L_0x11a8200, C4<0>, C4<0>, C4<0>;
L_0x11a82c0 .delay (10,10,10) L_0x11a82c0/d;
L_0x11a83b0/d .functor NOR 1, L_0x11a82c0, L_0x11a7f80, C4<0>, C4<0>;
L_0x11a83b0 .delay (20,20,20) L_0x11a83b0/d;
L_0x11a8550/d .functor NOT 1, L_0x11a83b0, C4<0>, C4<0>, C4<0>;
L_0x11a8550 .delay (10,10,10) L_0x11a8550/d;
v0x109f4e0_0 .net "and_in0ncom", 0 0, L_0x11a82c0; 1 drivers
v0x109f5a0_0 .net "and_in1com", 0 0, L_0x11a7f80; 1 drivers
v0x109f640_0 .alias "in0", 0 0, v0x1079b00_0;
v0x109f6e0_0 .alias "in1", 0 0, v0x10a47f0_0;
v0x109f760_0 .net "nand_in0ncom", 0 0, L_0x11a8200; 1 drivers
v0x109f800_0 .net "nand_in1com", 0 0, L_0x11a7ec0; 1 drivers
v0x109f8a0_0 .net "ncom", 0 0, L_0x11a80b0; 1 drivers
v0x109f940_0 .net "nor_wire", 0 0, L_0x11a83b0; 1 drivers
v0x109f9e0_0 .alias "result", 0 0, v0x10a0110_0;
v0x109fa60_0 .alias "sel0", 0 0, v0x109ff60_0;
S_0x109eca0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x109dd30;
 .timescale 0 0;
L_0x11a8680/d .functor NAND 1, L_0x11a7d90, L_0x11a9eb0, C4<1>, C4<1>;
L_0x11a8680 .delay (20,20,20) L_0x11a8680/d;
L_0x11a8740/d .functor NOT 1, L_0x11a8680, C4<0>, C4<0>, C4<0>;
L_0x11a8740 .delay (10,10,10) L_0x11a8740/d;
L_0x11a8870/d .functor NOT 1, L_0x11a9eb0, C4<0>, C4<0>, C4<0>;
L_0x11a8870 .delay (10,10,10) L_0x11a8870/d;
L_0x11a8930/d .functor NAND 1, L_0x11a7350, L_0x11a8870, C4<1>, C4<1>;
L_0x11a8930 .delay (20,20,20) L_0x11a8930/d;
L_0x11a8a40/d .functor NOT 1, L_0x11a8930, C4<0>, C4<0>, C4<0>;
L_0x11a8a40 .delay (10,10,10) L_0x11a8a40/d;
L_0x11a8b30/d .functor NOR 1, L_0x11a8a40, L_0x11a8740, C4<0>, C4<0>;
L_0x11a8b30 .delay (20,20,20) L_0x11a8b30/d;
L_0x11a8cd0/d .functor NOT 1, L_0x11a8b30, C4<0>, C4<0>, C4<0>;
L_0x11a8cd0 .delay (10,10,10) L_0x11a8cd0/d;
v0x109ed90_0 .net "and_in0ncom", 0 0, L_0x11a8a40; 1 drivers
v0x109ee50_0 .net "and_in1com", 0 0, L_0x11a8740; 1 drivers
v0x109eef0_0 .alias "in0", 0 0, v0x1079c10_0;
v0x109ef90_0 .alias "in1", 0 0, v0x10a46e0_0;
v0x109f010_0 .net "nand_in0ncom", 0 0, L_0x11a8930; 1 drivers
v0x109f0b0_0 .net "nand_in1com", 0 0, L_0x11a8680; 1 drivers
v0x109f150_0 .net "ncom", 0 0, L_0x11a8870; 1 drivers
v0x109f1f0_0 .net "nor_wire", 0 0, L_0x11a8b30; 1 drivers
v0x109f290_0 .alias "result", 0 0, v0x10a01f0_0;
v0x109f310_0 .alias "sel0", 0 0, v0x109ff60_0;
S_0x109e550 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x109dd30;
 .timescale 0 0;
L_0x11a8e00/d .functor NAND 1, L_0x11a8cd0, L_0x11a9f50, C4<1>, C4<1>;
L_0x11a8e00 .delay (20,20,20) L_0x11a8e00/d;
L_0x11a8f50/d .functor NOT 1, L_0x11a8e00, C4<0>, C4<0>, C4<0>;
L_0x11a8f50 .delay (10,10,10) L_0x11a8f50/d;
L_0x11a9080/d .functor NOT 1, L_0x11a9f50, C4<0>, C4<0>, C4<0>;
L_0x11a9080 .delay (10,10,10) L_0x11a9080/d;
L_0x11a9140/d .functor NAND 1, L_0x11a8550, L_0x11a9080, C4<1>, C4<1>;
L_0x11a9140 .delay (20,20,20) L_0x11a9140/d;
L_0x11a9290/d .functor NOT 1, L_0x11a9140, C4<0>, C4<0>, C4<0>;
L_0x11a9290 .delay (10,10,10) L_0x11a9290/d;
L_0x11a9380/d .functor NOR 1, L_0x11a9290, L_0x11a8f50, C4<0>, C4<0>;
L_0x11a9380 .delay (20,20,20) L_0x11a9380/d;
L_0x11a9520/d .functor NOT 1, L_0x11a9380, C4<0>, C4<0>, C4<0>;
L_0x11a9520 .delay (10,10,10) L_0x11a9520/d;
v0x109e640_0 .net "and_in0ncom", 0 0, L_0x11a9290; 1 drivers
v0x109e700_0 .net "and_in1com", 0 0, L_0x11a8f50; 1 drivers
v0x109e7a0_0 .alias "in0", 0 0, v0x10a0110_0;
v0x109e840_0 .alias "in1", 0 0, v0x10a01f0_0;
v0x109e8c0_0 .net "nand_in0ncom", 0 0, L_0x11a9140; 1 drivers
v0x109e960_0 .net "nand_in1com", 0 0, L_0x11a8e00; 1 drivers
v0x109ea00_0 .net "ncom", 0 0, L_0x11a9080; 1 drivers
v0x109eaa0_0 .net "nor_wire", 0 0, L_0x11a9380; 1 drivers
v0x109eb40_0 .alias "result", 0 0, v0x10a0270_0;
v0x109ebc0_0 .alias "sel0", 0 0, v0x109ffe0_0;
S_0x109de20 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x109dd30;
 .timescale 0 0;
L_0x11a9650/d .functor NAND 1, C4<0>, L_0x11aa080, C4<1>, C4<1>;
L_0x11a9650 .delay (20,20,20) L_0x11a9650/d;
L_0x11a97b0/d .functor NOT 1, L_0x11a9650, C4<0>, C4<0>, C4<0>;
L_0x11a97b0 .delay (10,10,10) L_0x11a97b0/d;
L_0x11a98e0/d .functor NOT 1, L_0x11aa080, C4<0>, C4<0>, C4<0>;
L_0x11a98e0 .delay (10,10,10) L_0x11a98e0/d;
L_0x11a99a0/d .functor NAND 1, L_0x11a9520, L_0x11a98e0, C4<1>, C4<1>;
L_0x11a99a0 .delay (20,20,20) L_0x11a99a0/d;
L_0x11a9af0/d .functor NOT 1, L_0x11a99a0, C4<0>, C4<0>, C4<0>;
L_0x11a9af0 .delay (10,10,10) L_0x11a9af0/d;
L_0x11a9be0/d .functor NOR 1, L_0x11a9af0, L_0x11a97b0, C4<0>, C4<0>;
L_0x11a9be0 .delay (20,20,20) L_0x11a9be0/d;
L_0x11a9d80/d .functor NOT 1, L_0x11a9be0, C4<0>, C4<0>, C4<0>;
L_0x11a9d80 .delay (10,10,10) L_0x11a9d80/d;
v0x109df10_0 .net "and_in0ncom", 0 0, L_0x11a9af0; 1 drivers
v0x109df90_0 .net "and_in1com", 0 0, L_0x11a97b0; 1 drivers
v0x109e030_0 .alias "in0", 0 0, v0x10a0270_0;
v0x109e0d0_0 .alias "in1", 0 0, v0x109fe30_0;
v0x109e150_0 .net "nand_in0ncom", 0 0, L_0x11a99a0; 1 drivers
v0x109e1f0_0 .net "nand_in1com", 0 0, L_0x11a9650; 1 drivers
v0x109e2d0_0 .net "ncom", 0 0, L_0x11a98e0; 1 drivers
v0x109e370_0 .net "nor_wire", 0 0, L_0x11a9be0; 1 drivers
v0x109e410_0 .alias "result", 0 0, v0x1079950_0;
v0x109e4b0_0 .alias "sel0", 0 0, v0x10a0060_0;
S_0x1097160 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1095b58 .param/l "i" 2 105, +C4<010011>;
S_0x1097290 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1097160;
 .timescale 0 0;
L_0x11aa620/d .functor NOT 1, L_0x11aa3e0, C4<0>, C4<0>, C4<0>;
L_0x11aa620 .delay (10,10,10) L_0x11aa620/d;
v0x109d010_0 .net "carryin", 0 0, L_0x11aa480; 1 drivers
v0x109d0b0_0 .net "carryout", 0 0, L_0x11abe90; 1 drivers
v0x109d130_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x109d1b0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x109d230_0 .net "notB", 0 0, L_0x11aa620; 1 drivers
v0x109d2b0_0 .net "operandA", 0 0, L_0x11aa340; 1 drivers
v0x109d330_0 .net "operandB", 0 0, L_0x11aa3e0; 1 drivers
v0x109d440_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x109d4c0_0 .net "result", 0 0, L_0x11af980; 1 drivers
v0x109d590_0 .net "trueB", 0 0, L_0x11aacd0; 1 drivers
v0x109d670_0 .net "wAddSub", 0 0, L_0x11ab7f0; 1 drivers
v0x109d780_0 .net "wNandAnd", 0 0, L_0x11acf50; 1 drivers
v0x109d900_0 .net "wNorOr", 0 0, L_0x11ad990; 1 drivers
v0x109da10_0 .net "wXor", 0 0, L_0x11ac4f0; 1 drivers
L_0x11afab0 .part v0x1125020_0, 0, 1;
L_0x11afb50 .part v0x1125020_0, 1, 1;
L_0x11afc80 .part v0x1125020_0, 2, 1;
S_0x109c840 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1097290;
 .timescale 0 0;
L_0x11aa700/d .functor NAND 1, L_0x11aa620, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11aa700 .delay (20,20,20) L_0x11aa700/d;
L_0x11aa7e0/d .functor NOT 1, L_0x11aa700, C4<0>, C4<0>, C4<0>;
L_0x11aa7e0 .delay (10,10,10) L_0x11aa7e0/d;
L_0x11aa8c0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11aa8c0 .delay (10,10,10) L_0x11aa8c0/d;
L_0x11aa980/d .functor NAND 1, L_0x11aa3e0, L_0x11aa8c0, C4<1>, C4<1>;
L_0x11aa980 .delay (20,20,20) L_0x11aa980/d;
L_0x11aaa40/d .functor NOT 1, L_0x11aa980, C4<0>, C4<0>, C4<0>;
L_0x11aaa40 .delay (10,10,10) L_0x11aaa40/d;
L_0x11aab30/d .functor NOR 1, L_0x11aaa40, L_0x11aa7e0, C4<0>, C4<0>;
L_0x11aab30 .delay (20,20,20) L_0x11aab30/d;
L_0x11aacd0/d .functor NOT 1, L_0x11aab30, C4<0>, C4<0>, C4<0>;
L_0x11aacd0 .delay (10,10,10) L_0x11aacd0/d;
v0x109c930_0 .net "and_in0ncom", 0 0, L_0x11aaa40; 1 drivers
v0x109c9f0_0 .net "and_in1com", 0 0, L_0x11aa7e0; 1 drivers
v0x109ca90_0 .alias "in0", 0 0, v0x109d330_0;
v0x109cb10_0 .alias "in1", 0 0, v0x109d230_0;
v0x109cb90_0 .net "nand_in0ncom", 0 0, L_0x11aa980; 1 drivers
v0x109cc30_0 .net "nand_in1com", 0 0, L_0x11aa700; 1 drivers
v0x109ccd0_0 .net "ncom", 0 0, L_0x11aa8c0; 1 drivers
v0x109cd70_0 .net "nor_wire", 0 0, L_0x11aab30; 1 drivers
v0x109ce60_0 .alias "result", 0 0, v0x109d590_0;
v0x109cf30_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x109b550 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1097290;
 .timescale 0 0;
L_0x11ab900/d .functor NAND 1, L_0x11aa340, L_0x11aacd0, C4<1>, C4<1>;
L_0x11ab900 .delay (20,20,20) L_0x11ab900/d;
L_0x11aba70/d .functor NOT 1, L_0x11ab900, C4<0>, C4<0>, C4<0>;
L_0x11aba70 .delay (10,10,10) L_0x11aba70/d;
L_0x11abb80/d .functor NAND 1, L_0x11aa480, L_0x11ab250, C4<1>, C4<1>;
L_0x11abb80 .delay (20,20,20) L_0x11abb80/d;
L_0x11abc40/d .functor NOT 1, L_0x11abb80, C4<0>, C4<0>, C4<0>;
L_0x11abc40 .delay (10,10,10) L_0x11abc40/d;
L_0x11abd50/d .functor NOR 1, L_0x11abc40, L_0x11aba70, C4<0>, C4<0>;
L_0x11abd50 .delay (20,20,20) L_0x11abd50/d;
L_0x11abe90/d .functor NOT 1, L_0x11abd50, C4<0>, C4<0>, C4<0>;
L_0x11abe90 .delay (10,10,10) L_0x11abe90/d;
v0x109c130_0 .alias "a", 0 0, v0x109d2b0_0;
v0x109c240_0 .net "and_ab", 0 0, L_0x11aba70; 1 drivers
v0x109c2e0_0 .net "and_xor_ab_c", 0 0, L_0x11abc40; 1 drivers
v0x109c380_0 .alias "b", 0 0, v0x109d590_0;
v0x109c400_0 .alias "carryin", 0 0, v0x109d010_0;
v0x109c480_0 .alias "carryout", 0 0, v0x109d0b0_0;
v0x109c540_0 .net "nand_ab", 0 0, L_0x11ab900; 1 drivers
v0x109c5c0_0 .net "nand_xor_ab_c", 0 0, L_0x11abb80; 1 drivers
v0x109c640_0 .net "nco", 0 0, L_0x11abd50; 1 drivers
v0x109c6e0_0 .alias "sum", 0 0, v0x109d670_0;
v0x109c7c0_0 .net "xor_ab", 0 0, L_0x11ab250; 1 drivers
S_0x109bbe0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x109b550;
 .timescale 0 0;
L_0x11aae40/d .functor NAND 1, L_0x11aa340, L_0x11aacd0, C4<1>, C4<1>;
L_0x11aae40 .delay (20,20,20) L_0x11aae40/d;
L_0x11aaf00/d .functor NOR 1, L_0x11aa340, L_0x11aacd0, C4<0>, C4<0>;
L_0x11aaf00 .delay (20,20,20) L_0x11aaf00/d;
L_0x11aafe0/d .functor NOT 1, L_0x11aaf00, C4<0>, C4<0>, C4<0>;
L_0x11aafe0 .delay (10,10,10) L_0x11aafe0/d;
L_0x11ab0f0/d .functor NAND 1, L_0x11aafe0, L_0x11aae40, C4<1>, C4<1>;
L_0x11ab0f0 .delay (20,20,20) L_0x11ab0f0/d;
L_0x11ab250/d .functor NOT 1, L_0x11ab0f0, C4<0>, C4<0>, C4<0>;
L_0x11ab250 .delay (10,10,10) L_0x11ab250/d;
v0x109bcd0_0 .alias "a", 0 0, v0x109d2b0_0;
v0x109bd70_0 .alias "b", 0 0, v0x109d590_0;
v0x109be10_0 .net "nand_ab", 0 0, L_0x11aae40; 1 drivers
v0x109beb0_0 .net "nor_ab", 0 0, L_0x11aaf00; 1 drivers
v0x109bf30_0 .net "nxor_ab", 0 0, L_0x11ab0f0; 1 drivers
v0x109bfd0_0 .net "or_ab", 0 0, L_0x11aafe0; 1 drivers
v0x109c0b0_0 .alias "result", 0 0, v0x109c7c0_0;
S_0x109b640 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x109b550;
 .timescale 0 0;
L_0x11ab360/d .functor NAND 1, L_0x11ab250, L_0x11aa480, C4<1>, C4<1>;
L_0x11ab360 .delay (20,20,20) L_0x11ab360/d;
L_0x11ab4b0/d .functor NOR 1, L_0x11ab250, L_0x11aa480, C4<0>, C4<0>;
L_0x11ab4b0 .delay (20,20,20) L_0x11ab4b0/d;
L_0x11ab620/d .functor NOT 1, L_0x11ab4b0, C4<0>, C4<0>, C4<0>;
L_0x11ab620 .delay (10,10,10) L_0x11ab620/d;
L_0x11ab6e0/d .functor NAND 1, L_0x11ab620, L_0x11ab360, C4<1>, C4<1>;
L_0x11ab6e0 .delay (20,20,20) L_0x11ab6e0/d;
L_0x11ab7f0/d .functor NOT 1, L_0x11ab6e0, C4<0>, C4<0>, C4<0>;
L_0x11ab7f0 .delay (10,10,10) L_0x11ab7f0/d;
v0x109b730_0 .alias "a", 0 0, v0x109c7c0_0;
v0x109b7d0_0 .alias "b", 0 0, v0x109d010_0;
v0x109b870_0 .net "nand_ab", 0 0, L_0x11ab360; 1 drivers
v0x109b910_0 .net "nor_ab", 0 0, L_0x11ab4b0; 1 drivers
v0x109b990_0 .net "nxor_ab", 0 0, L_0x11ab6e0; 1 drivers
v0x109ba30_0 .net "or_ab", 0 0, L_0x11ab620; 1 drivers
v0x109bb10_0 .alias "result", 0 0, v0x109d670_0;
S_0x109b000 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1097290;
 .timescale 0 0;
L_0x11ac050/d .functor NAND 1, L_0x11aa340, L_0x11aa3e0, C4<1>, C4<1>;
L_0x11ac050 .delay (20,20,20) L_0x11ac050/d;
L_0x11ac110/d .functor NOR 1, L_0x11aa340, L_0x11aa3e0, C4<0>, C4<0>;
L_0x11ac110 .delay (20,20,20) L_0x11ac110/d;
L_0x11ac2a0/d .functor NOT 1, L_0x11ac110, C4<0>, C4<0>, C4<0>;
L_0x11ac2a0 .delay (10,10,10) L_0x11ac2a0/d;
L_0x11ac390/d .functor NAND 1, L_0x11ac2a0, L_0x11ac050, C4<1>, C4<1>;
L_0x11ac390 .delay (20,20,20) L_0x11ac390/d;
L_0x11ac4f0/d .functor NOT 1, L_0x11ac390, C4<0>, C4<0>, C4<0>;
L_0x11ac4f0 .delay (10,10,10) L_0x11ac4f0/d;
v0x109b0f0_0 .alias "a", 0 0, v0x109d2b0_0;
v0x109b170_0 .alias "b", 0 0, v0x109d330_0;
v0x109b240_0 .net "nand_ab", 0 0, L_0x11ac050; 1 drivers
v0x109b2c0_0 .net "nor_ab", 0 0, L_0x11ac110; 1 drivers
v0x109b340_0 .net "nxor_ab", 0 0, L_0x11ac390; 1 drivers
v0x109b3c0_0 .net "or_ab", 0 0, L_0x11ac2a0; 1 drivers
v0x109b480_0 .alias "result", 0 0, v0x109da10_0;
S_0x109a410 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1097290;
 .timescale 0 0;
L_0x11ac640/d .functor NAND 1, L_0x11aa340, L_0x11aa3e0, C4<1>, C4<1>;
L_0x11ac640 .delay (20,20,20) L_0x11ac640/d;
L_0x11ac770/d .functor NOT 1, L_0x11ac640, C4<0>, C4<0>, C4<0>;
L_0x11ac770 .delay (10,10,10) L_0x11ac770/d;
v0x109ac80_0 .alias "a", 0 0, v0x109d2b0_0;
v0x109ad20_0 .net "and_ab", 0 0, L_0x11ac770; 1 drivers
v0x109ada0_0 .alias "b", 0 0, v0x109d330_0;
v0x109ae20_0 .net "nand_ab", 0 0, L_0x11ac640; 1 drivers
v0x109af00_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x109af80_0 .alias "result", 0 0, v0x109d780_0;
S_0x109a500 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x109a410;
 .timescale 0 0;
L_0x11ac8c0/d .functor NAND 1, L_0x11ac770, v0x10be850_0, C4<1>, C4<1>;
L_0x11ac8c0 .delay (20,20,20) L_0x11ac8c0/d;
L_0x11ac980/d .functor NOT 1, L_0x11ac8c0, C4<0>, C4<0>, C4<0>;
L_0x11ac980 .delay (10,10,10) L_0x11ac980/d;
L_0x11acab0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11acab0 .delay (10,10,10) L_0x11acab0/d;
L_0x11acb70/d .functor NAND 1, L_0x11ac640, L_0x11acab0, C4<1>, C4<1>;
L_0x11acb70 .delay (20,20,20) L_0x11acb70/d;
L_0x11accc0/d .functor NOT 1, L_0x11acb70, C4<0>, C4<0>, C4<0>;
L_0x11accc0 .delay (10,10,10) L_0x11accc0/d;
L_0x11acdb0/d .functor NOR 1, L_0x11accc0, L_0x11ac980, C4<0>, C4<0>;
L_0x11acdb0 .delay (20,20,20) L_0x11acdb0/d;
L_0x11acf50/d .functor NOT 1, L_0x11acdb0, C4<0>, C4<0>, C4<0>;
L_0x11acf50 .delay (10,10,10) L_0x11acf50/d;
v0x109a5f0_0 .net "and_in0ncom", 0 0, L_0x11accc0; 1 drivers
v0x109a670_0 .net "and_in1com", 0 0, L_0x11ac980; 1 drivers
v0x109a6f0_0 .alias "in0", 0 0, v0x109ae20_0;
v0x109a790_0 .alias "in1", 0 0, v0x109ad20_0;
v0x109a810_0 .net "nand_in0ncom", 0 0, L_0x11acb70; 1 drivers
v0x109a8b0_0 .net "nand_in1com", 0 0, L_0x11ac8c0; 1 drivers
v0x109a990_0 .net "ncom", 0 0, L_0x11acab0; 1 drivers
v0x109aa30_0 .net "nor_wire", 0 0, L_0x11acdb0; 1 drivers
v0x109aad0_0 .alias "result", 0 0, v0x109d780_0;
v0x109aba0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1099970 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1097290;
 .timescale 0 0;
L_0x11ad080/d .functor NOR 1, L_0x11aa340, L_0x11aa3e0, C4<0>, C4<0>;
L_0x11ad080 .delay (20,20,20) L_0x11ad080/d;
L_0x11ad1b0/d .functor NOT 1, L_0x11ad080, C4<0>, C4<0>, C4<0>;
L_0x11ad1b0 .delay (10,10,10) L_0x11ad1b0/d;
v0x109a0f0_0 .alias "a", 0 0, v0x109d2b0_0;
v0x109a170_0 .alias "b", 0 0, v0x109d330_0;
v0x109a210_0 .net "nor_ab", 0 0, L_0x11ad080; 1 drivers
v0x109a290_0 .net "or_ab", 0 0, L_0x11ad1b0; 1 drivers
v0x109a310_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x109a390_0 .alias "result", 0 0, v0x109d900_0;
S_0x1099a60 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1099970;
 .timescale 0 0;
L_0x11ad300/d .functor NAND 1, L_0x11ad1b0, v0x10be850_0, C4<1>, C4<1>;
L_0x11ad300 .delay (20,20,20) L_0x11ad300/d;
L_0x11ad3c0/d .functor NOT 1, L_0x11ad300, C4<0>, C4<0>, C4<0>;
L_0x11ad3c0 .delay (10,10,10) L_0x11ad3c0/d;
L_0x11ad4f0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11ad4f0 .delay (10,10,10) L_0x11ad4f0/d;
L_0x11ad5b0/d .functor NAND 1, L_0x11ad080, L_0x11ad4f0, C4<1>, C4<1>;
L_0x11ad5b0 .delay (20,20,20) L_0x11ad5b0/d;
L_0x11ad700/d .functor NOT 1, L_0x11ad5b0, C4<0>, C4<0>, C4<0>;
L_0x11ad700 .delay (10,10,10) L_0x11ad700/d;
L_0x11ad7f0/d .functor NOR 1, L_0x11ad700, L_0x11ad3c0, C4<0>, C4<0>;
L_0x11ad7f0 .delay (20,20,20) L_0x11ad7f0/d;
L_0x11ad990/d .functor NOT 1, L_0x11ad7f0, C4<0>, C4<0>, C4<0>;
L_0x11ad990 .delay (10,10,10) L_0x11ad990/d;
v0x1099b50_0 .net "and_in0ncom", 0 0, L_0x11ad700; 1 drivers
v0x1099bd0_0 .net "and_in1com", 0 0, L_0x11ad3c0; 1 drivers
v0x1099c50_0 .alias "in0", 0 0, v0x109a210_0;
v0x1099cd0_0 .alias "in1", 0 0, v0x109a290_0;
v0x1099d50_0 .net "nand_in0ncom", 0 0, L_0x11ad5b0; 1 drivers
v0x1099dd0_0 .net "nand_in1com", 0 0, L_0x11ad300; 1 drivers
v0x1099e50_0 .net "ncom", 0 0, L_0x11ad4f0; 1 drivers
v0x1099ed0_0 .net "nor_wire", 0 0, L_0x11ad7f0; 1 drivers
v0x1099fa0_0 .alias "result", 0 0, v0x109d900_0;
v0x109a070_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1097380 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1097290;
 .timescale 0 0;
v0x10991c0_0 .alias "in0", 0 0, v0x109d670_0;
v0x1099270_0 .alias "in1", 0 0, v0x109da10_0;
v0x1099320_0 .alias "in2", 0 0, v0x109d780_0;
v0x10993d0_0 .alias "in3", 0 0, v0x109d900_0;
v0x10994b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1099560_0 .alias "result", 0 0, v0x109d4c0_0;
v0x10995e0_0 .net "sel0", 0 0, L_0x11afab0; 1 drivers
v0x1099660_0 .net "sel1", 0 0, L_0x11afb50; 1 drivers
v0x10996e0_0 .net "sel2", 0 0, L_0x11afc80; 1 drivers
v0x1099790_0 .net "w0", 0 0, L_0x11ae150; 1 drivers
v0x1099870_0 .net "w1", 0 0, L_0x11ae8d0; 1 drivers
v0x10998f0_0 .net "w2", 0 0, L_0x11af120; 1 drivers
S_0x1098a40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1097380;
 .timescale 0 0;
L_0x11adac0/d .functor NAND 1, L_0x11ac4f0, L_0x11afab0, C4<1>, C4<1>;
L_0x11adac0 .delay (20,20,20) L_0x11adac0/d;
L_0x11adb80/d .functor NOT 1, L_0x11adac0, C4<0>, C4<0>, C4<0>;
L_0x11adb80 .delay (10,10,10) L_0x11adb80/d;
L_0x11adcb0/d .functor NOT 1, L_0x11afab0, C4<0>, C4<0>, C4<0>;
L_0x11adcb0 .delay (10,10,10) L_0x11adcb0/d;
L_0x11ade00/d .functor NAND 1, L_0x11ab7f0, L_0x11adcb0, C4<1>, C4<1>;
L_0x11ade00 .delay (20,20,20) L_0x11ade00/d;
L_0x11adec0/d .functor NOT 1, L_0x11ade00, C4<0>, C4<0>, C4<0>;
L_0x11adec0 .delay (10,10,10) L_0x11adec0/d;
L_0x11adfb0/d .functor NOR 1, L_0x11adec0, L_0x11adb80, C4<0>, C4<0>;
L_0x11adfb0 .delay (20,20,20) L_0x11adfb0/d;
L_0x11ae150/d .functor NOT 1, L_0x11adfb0, C4<0>, C4<0>, C4<0>;
L_0x11ae150 .delay (10,10,10) L_0x11ae150/d;
v0x1098b30_0 .net "and_in0ncom", 0 0, L_0x11adec0; 1 drivers
v0x1098bf0_0 .net "and_in1com", 0 0, L_0x11adb80; 1 drivers
v0x1098c90_0 .alias "in0", 0 0, v0x109d670_0;
v0x1098d30_0 .alias "in1", 0 0, v0x109da10_0;
v0x1098db0_0 .net "nand_in0ncom", 0 0, L_0x11ade00; 1 drivers
v0x1098e50_0 .net "nand_in1com", 0 0, L_0x11adac0; 1 drivers
v0x1098ef0_0 .net "ncom", 0 0, L_0x11adcb0; 1 drivers
v0x1098f90_0 .net "nor_wire", 0 0, L_0x11adfb0; 1 drivers
v0x1099030_0 .alias "result", 0 0, v0x1099790_0;
v0x10990b0_0 .alias "sel0", 0 0, v0x10995e0_0;
S_0x10982f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1097380;
 .timescale 0 0;
L_0x11ae280/d .functor NAND 1, L_0x11ad990, L_0x11afab0, C4<1>, C4<1>;
L_0x11ae280 .delay (20,20,20) L_0x11ae280/d;
L_0x11ae340/d .functor NOT 1, L_0x11ae280, C4<0>, C4<0>, C4<0>;
L_0x11ae340 .delay (10,10,10) L_0x11ae340/d;
L_0x11ae470/d .functor NOT 1, L_0x11afab0, C4<0>, C4<0>, C4<0>;
L_0x11ae470 .delay (10,10,10) L_0x11ae470/d;
L_0x11ae530/d .functor NAND 1, L_0x11acf50, L_0x11ae470, C4<1>, C4<1>;
L_0x11ae530 .delay (20,20,20) L_0x11ae530/d;
L_0x11ae640/d .functor NOT 1, L_0x11ae530, C4<0>, C4<0>, C4<0>;
L_0x11ae640 .delay (10,10,10) L_0x11ae640/d;
L_0x11ae730/d .functor NOR 1, L_0x11ae640, L_0x11ae340, C4<0>, C4<0>;
L_0x11ae730 .delay (20,20,20) L_0x11ae730/d;
L_0x11ae8d0/d .functor NOT 1, L_0x11ae730, C4<0>, C4<0>, C4<0>;
L_0x11ae8d0 .delay (10,10,10) L_0x11ae8d0/d;
v0x10983e0_0 .net "and_in0ncom", 0 0, L_0x11ae640; 1 drivers
v0x10984a0_0 .net "and_in1com", 0 0, L_0x11ae340; 1 drivers
v0x1098540_0 .alias "in0", 0 0, v0x109d780_0;
v0x10985e0_0 .alias "in1", 0 0, v0x109d900_0;
v0x1098660_0 .net "nand_in0ncom", 0 0, L_0x11ae530; 1 drivers
v0x1098700_0 .net "nand_in1com", 0 0, L_0x11ae280; 1 drivers
v0x10987a0_0 .net "ncom", 0 0, L_0x11ae470; 1 drivers
v0x1098840_0 .net "nor_wire", 0 0, L_0x11ae730; 1 drivers
v0x10988e0_0 .alias "result", 0 0, v0x1099870_0;
v0x1098960_0 .alias "sel0", 0 0, v0x10995e0_0;
S_0x1097ba0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1097380;
 .timescale 0 0;
L_0x11aea00/d .functor NAND 1, L_0x11ae8d0, L_0x11afb50, C4<1>, C4<1>;
L_0x11aea00 .delay (20,20,20) L_0x11aea00/d;
L_0x11aeb50/d .functor NOT 1, L_0x11aea00, C4<0>, C4<0>, C4<0>;
L_0x11aeb50 .delay (10,10,10) L_0x11aeb50/d;
L_0x11aec80/d .functor NOT 1, L_0x11afb50, C4<0>, C4<0>, C4<0>;
L_0x11aec80 .delay (10,10,10) L_0x11aec80/d;
L_0x11aed40/d .functor NAND 1, L_0x11ae150, L_0x11aec80, C4<1>, C4<1>;
L_0x11aed40 .delay (20,20,20) L_0x11aed40/d;
L_0x11aee90/d .functor NOT 1, L_0x11aed40, C4<0>, C4<0>, C4<0>;
L_0x11aee90 .delay (10,10,10) L_0x11aee90/d;
L_0x11aef80/d .functor NOR 1, L_0x11aee90, L_0x11aeb50, C4<0>, C4<0>;
L_0x11aef80 .delay (20,20,20) L_0x11aef80/d;
L_0x11af120/d .functor NOT 1, L_0x11aef80, C4<0>, C4<0>, C4<0>;
L_0x11af120 .delay (10,10,10) L_0x11af120/d;
v0x1097c90_0 .net "and_in0ncom", 0 0, L_0x11aee90; 1 drivers
v0x1097d50_0 .net "and_in1com", 0 0, L_0x11aeb50; 1 drivers
v0x1097df0_0 .alias "in0", 0 0, v0x1099790_0;
v0x1097e90_0 .alias "in1", 0 0, v0x1099870_0;
v0x1097f10_0 .net "nand_in0ncom", 0 0, L_0x11aed40; 1 drivers
v0x1097fb0_0 .net "nand_in1com", 0 0, L_0x11aea00; 1 drivers
v0x1098050_0 .net "ncom", 0 0, L_0x11aec80; 1 drivers
v0x10980f0_0 .net "nor_wire", 0 0, L_0x11aef80; 1 drivers
v0x1098190_0 .alias "result", 0 0, v0x10998f0_0;
v0x1098210_0 .alias "sel0", 0 0, v0x1099660_0;
S_0x1097470 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1097380;
 .timescale 0 0;
L_0x11af250/d .functor NAND 1, C4<0>, L_0x11afc80, C4<1>, C4<1>;
L_0x11af250 .delay (20,20,20) L_0x11af250/d;
L_0x11af3b0/d .functor NOT 1, L_0x11af250, C4<0>, C4<0>, C4<0>;
L_0x11af3b0 .delay (10,10,10) L_0x11af3b0/d;
L_0x11af4e0/d .functor NOT 1, L_0x11afc80, C4<0>, C4<0>, C4<0>;
L_0x11af4e0 .delay (10,10,10) L_0x11af4e0/d;
L_0x11af5a0/d .functor NAND 1, L_0x11af120, L_0x11af4e0, C4<1>, C4<1>;
L_0x11af5a0 .delay (20,20,20) L_0x11af5a0/d;
L_0x11af6f0/d .functor NOT 1, L_0x11af5a0, C4<0>, C4<0>, C4<0>;
L_0x11af6f0 .delay (10,10,10) L_0x11af6f0/d;
L_0x11af7e0/d .functor NOR 1, L_0x11af6f0, L_0x11af3b0, C4<0>, C4<0>;
L_0x11af7e0 .delay (20,20,20) L_0x11af7e0/d;
L_0x11af980/d .functor NOT 1, L_0x11af7e0, C4<0>, C4<0>, C4<0>;
L_0x11af980 .delay (10,10,10) L_0x11af980/d;
v0x1097560_0 .net "and_in0ncom", 0 0, L_0x11af6f0; 1 drivers
v0x10975e0_0 .net "and_in1com", 0 0, L_0x11af3b0; 1 drivers
v0x1097680_0 .alias "in0", 0 0, v0x10998f0_0;
v0x1097720_0 .alias "in1", 0 0, v0x10994b0_0;
v0x10977a0_0 .net "nand_in0ncom", 0 0, L_0x11af5a0; 1 drivers
v0x1097840_0 .net "nand_in1com", 0 0, L_0x11af250; 1 drivers
v0x1097920_0 .net "ncom", 0 0, L_0x11af4e0; 1 drivers
v0x10979c0_0 .net "nor_wire", 0 0, L_0x11af7e0; 1 drivers
v0x1097a60_0 .alias "result", 0 0, v0x109d4c0_0;
v0x1097b00_0 .alias "sel0", 0 0, v0x10996e0_0;
S_0x10907f0 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x108f1e8 .param/l "i" 2 105, +C4<010100>;
S_0x1090920 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x10907f0;
 .timescale 0 0;
L_0x11aa520/d .functor NOT 1, L_0x11b0100, C4<0>, C4<0>, C4<0>;
L_0x11aa520 .delay (10,10,10) L_0x11aa520/d;
v0x1096660_0 .net "carryin", 0 0, L_0x11b01a0; 1 drivers
v0x1096700_0 .net "carryout", 0 0, L_0x11b1a90; 1 drivers
v0x1096780_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1096800_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1096880_0 .net "notB", 0 0, L_0x11aa520; 1 drivers
v0x1096900_0 .net "operandA", 0 0, L_0x11b0060; 1 drivers
v0x1096980_0 .net "operandB", 0 0, L_0x11b0100; 1 drivers
v0x1096a90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1096b10_0 .net "result", 0 0, L_0x11b5580; 1 drivers
v0x1096be0_0 .net "trueB", 0 0, L_0x11b0890; 1 drivers
v0x1096cc0_0 .net "wAddSub", 0 0, L_0x11b13f0; 1 drivers
v0x1096dd0_0 .net "wNandAnd", 0 0, L_0x11b2b50; 1 drivers
v0x1096f50_0 .net "wNorOr", 0 0, L_0x11b3590; 1 drivers
v0x1097060_0 .net "wXor", 0 0, L_0x11b20f0; 1 drivers
L_0x11b56b0 .part v0x1125020_0, 0, 1;
L_0x11b5750 .part v0x1125020_0, 1, 1;
L_0x11b5880 .part v0x1125020_0, 2, 1;
S_0x1095e90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1090920;
 .timescale 0 0;
L_0x11b02c0/d .functor NAND 1, L_0x11aa520, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11b02c0 .delay (20,20,20) L_0x11b02c0/d;
L_0x11b03a0/d .functor NOT 1, L_0x11b02c0, C4<0>, C4<0>, C4<0>;
L_0x11b03a0 .delay (10,10,10) L_0x11b03a0/d;
L_0x11b0480/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11b0480 .delay (10,10,10) L_0x11b0480/d;
L_0x11b0540/d .functor NAND 1, L_0x11b0100, L_0x11b0480, C4<1>, C4<1>;
L_0x11b0540 .delay (20,20,20) L_0x11b0540/d;
L_0x11b0600/d .functor NOT 1, L_0x11b0540, C4<0>, C4<0>, C4<0>;
L_0x11b0600 .delay (10,10,10) L_0x11b0600/d;
L_0x11b06f0/d .functor NOR 1, L_0x11b0600, L_0x11b03a0, C4<0>, C4<0>;
L_0x11b06f0 .delay (20,20,20) L_0x11b06f0/d;
L_0x11b0890/d .functor NOT 1, L_0x11b06f0, C4<0>, C4<0>, C4<0>;
L_0x11b0890 .delay (10,10,10) L_0x11b0890/d;
v0x1095f80_0 .net "and_in0ncom", 0 0, L_0x11b0600; 1 drivers
v0x1096040_0 .net "and_in1com", 0 0, L_0x11b03a0; 1 drivers
v0x10960e0_0 .alias "in0", 0 0, v0x1096980_0;
v0x1096160_0 .alias "in1", 0 0, v0x1096880_0;
v0x10961e0_0 .net "nand_in0ncom", 0 0, L_0x11b0540; 1 drivers
v0x1096280_0 .net "nand_in1com", 0 0, L_0x11b02c0; 1 drivers
v0x1096320_0 .net "ncom", 0 0, L_0x11b0480; 1 drivers
v0x10963c0_0 .net "nor_wire", 0 0, L_0x11b06f0; 1 drivers
v0x10964b0_0 .alias "result", 0 0, v0x1096be0_0;
v0x1096580_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1094bb0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1090920;
 .timescale 0 0;
L_0x11b1500/d .functor NAND 1, L_0x11b0060, L_0x11b0890, C4<1>, C4<1>;
L_0x11b1500 .delay (20,20,20) L_0x11b1500/d;
L_0x11b1670/d .functor NOT 1, L_0x11b1500, C4<0>, C4<0>, C4<0>;
L_0x11b1670 .delay (10,10,10) L_0x11b1670/d;
L_0x11b1780/d .functor NAND 1, L_0x11b01a0, L_0x11b0e10, C4<1>, C4<1>;
L_0x11b1780 .delay (20,20,20) L_0x11b1780/d;
L_0x11b1840/d .functor NOT 1, L_0x11b1780, C4<0>, C4<0>, C4<0>;
L_0x11b1840 .delay (10,10,10) L_0x11b1840/d;
L_0x11b1950/d .functor NOR 1, L_0x11b1840, L_0x11b1670, C4<0>, C4<0>;
L_0x11b1950 .delay (20,20,20) L_0x11b1950/d;
L_0x11b1a90/d .functor NOT 1, L_0x11b1950, C4<0>, C4<0>, C4<0>;
L_0x11b1a90 .delay (10,10,10) L_0x11b1a90/d;
v0x1095750_0 .alias "a", 0 0, v0x1096900_0;
v0x1095860_0 .net "and_ab", 0 0, L_0x11b1670; 1 drivers
v0x1095900_0 .net "and_xor_ab_c", 0 0, L_0x11b1840; 1 drivers
v0x10959a0_0 .alias "b", 0 0, v0x1096be0_0;
v0x1095a20_0 .alias "carryin", 0 0, v0x1096660_0;
v0x1095ad0_0 .alias "carryout", 0 0, v0x1096700_0;
v0x1095b90_0 .net "nand_ab", 0 0, L_0x11b1500; 1 drivers
v0x1095c10_0 .net "nand_xor_ab_c", 0 0, L_0x11b1780; 1 drivers
v0x1095c90_0 .net "nco", 0 0, L_0x11b1950; 1 drivers
v0x1095d30_0 .alias "sum", 0 0, v0x1096cc0_0;
v0x1095e10_0 .net "xor_ab", 0 0, L_0x11b0e10; 1 drivers
S_0x1095200 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1094bb0;
 .timescale 0 0;
L_0x11b0a00/d .functor NAND 1, L_0x11b0060, L_0x11b0890, C4<1>, C4<1>;
L_0x11b0a00 .delay (20,20,20) L_0x11b0a00/d;
L_0x11b0ac0/d .functor NOR 1, L_0x11b0060, L_0x11b0890, C4<0>, C4<0>;
L_0x11b0ac0 .delay (20,20,20) L_0x11b0ac0/d;
L_0x11b0ba0/d .functor NOT 1, L_0x11b0ac0, C4<0>, C4<0>, C4<0>;
L_0x11b0ba0 .delay (10,10,10) L_0x11b0ba0/d;
L_0x11b0cb0/d .functor NAND 1, L_0x11b0ba0, L_0x11b0a00, C4<1>, C4<1>;
L_0x11b0cb0 .delay (20,20,20) L_0x11b0cb0/d;
L_0x11b0e10/d .functor NOT 1, L_0x11b0cb0, C4<0>, C4<0>, C4<0>;
L_0x11b0e10 .delay (10,10,10) L_0x11b0e10/d;
v0x10952f0_0 .alias "a", 0 0, v0x1096900_0;
v0x1095370_0 .alias "b", 0 0, v0x1096be0_0;
v0x1095410_0 .net "nand_ab", 0 0, L_0x11b0a00; 1 drivers
v0x10954b0_0 .net "nor_ab", 0 0, L_0x11b0ac0; 1 drivers
v0x1095550_0 .net "nxor_ab", 0 0, L_0x11b0cb0; 1 drivers
v0x10955f0_0 .net "or_ab", 0 0, L_0x11b0ba0; 1 drivers
v0x10956d0_0 .alias "result", 0 0, v0x1095e10_0;
S_0x1094ca0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1094bb0;
 .timescale 0 0;
L_0x11b0f20/d .functor NAND 1, L_0x11b0e10, L_0x11b01a0, C4<1>, C4<1>;
L_0x11b0f20 .delay (20,20,20) L_0x11b0f20/d;
L_0x11b1070/d .functor NOR 1, L_0x11b0e10, L_0x11b01a0, C4<0>, C4<0>;
L_0x11b1070 .delay (20,20,20) L_0x11b1070/d;
L_0x11b11e0/d .functor NOT 1, L_0x11b1070, C4<0>, C4<0>, C4<0>;
L_0x11b11e0 .delay (10,10,10) L_0x11b11e0/d;
L_0x11b12c0/d .functor NAND 1, L_0x11b11e0, L_0x11b0f20, C4<1>, C4<1>;
L_0x11b12c0 .delay (20,20,20) L_0x11b12c0/d;
L_0x11b13f0/d .functor NOT 1, L_0x11b12c0, C4<0>, C4<0>, C4<0>;
L_0x11b13f0 .delay (10,10,10) L_0x11b13f0/d;
v0x1094d90_0 .alias "a", 0 0, v0x1095e10_0;
v0x1094e30_0 .alias "b", 0 0, v0x1096660_0;
v0x1094ed0_0 .net "nand_ab", 0 0, L_0x11b0f20; 1 drivers
v0x1094f70_0 .net "nor_ab", 0 0, L_0x11b1070; 1 drivers
v0x1094ff0_0 .net "nxor_ab", 0 0, L_0x11b12c0; 1 drivers
v0x1095070_0 .net "or_ab", 0 0, L_0x11b11e0; 1 drivers
v0x1095130_0 .alias "result", 0 0, v0x1096cc0_0;
S_0x1094660 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1090920;
 .timescale 0 0;
L_0x11b1c50/d .functor NAND 1, L_0x11b0060, L_0x11b0100, C4<1>, C4<1>;
L_0x11b1c50 .delay (20,20,20) L_0x11b1c50/d;
L_0x11b1d10/d .functor NOR 1, L_0x11b0060, L_0x11b0100, C4<0>, C4<0>;
L_0x11b1d10 .delay (20,20,20) L_0x11b1d10/d;
L_0x11b1ea0/d .functor NOT 1, L_0x11b1d10, C4<0>, C4<0>, C4<0>;
L_0x11b1ea0 .delay (10,10,10) L_0x11b1ea0/d;
L_0x11b1f90/d .functor NAND 1, L_0x11b1ea0, L_0x11b1c50, C4<1>, C4<1>;
L_0x11b1f90 .delay (20,20,20) L_0x11b1f90/d;
L_0x11b20f0/d .functor NOT 1, L_0x11b1f90, C4<0>, C4<0>, C4<0>;
L_0x11b20f0 .delay (10,10,10) L_0x11b20f0/d;
v0x1094750_0 .alias "a", 0 0, v0x1096900_0;
v0x10947d0_0 .alias "b", 0 0, v0x1096980_0;
v0x10948a0_0 .net "nand_ab", 0 0, L_0x11b1c50; 1 drivers
v0x1094920_0 .net "nor_ab", 0 0, L_0x11b1d10; 1 drivers
v0x10949a0_0 .net "nxor_ab", 0 0, L_0x11b1f90; 1 drivers
v0x1094a20_0 .net "or_ab", 0 0, L_0x11b1ea0; 1 drivers
v0x1094ae0_0 .alias "result", 0 0, v0x1097060_0;
S_0x1093a70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1090920;
 .timescale 0 0;
L_0x11b2240/d .functor NAND 1, L_0x11b0060, L_0x11b0100, C4<1>, C4<1>;
L_0x11b2240 .delay (20,20,20) L_0x11b2240/d;
L_0x11b2370/d .functor NOT 1, L_0x11b2240, C4<0>, C4<0>, C4<0>;
L_0x11b2370 .delay (10,10,10) L_0x11b2370/d;
v0x10942e0_0 .alias "a", 0 0, v0x1096900_0;
v0x1094380_0 .net "and_ab", 0 0, L_0x11b2370; 1 drivers
v0x1094400_0 .alias "b", 0 0, v0x1096980_0;
v0x1094480_0 .net "nand_ab", 0 0, L_0x11b2240; 1 drivers
v0x1094560_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10945e0_0 .alias "result", 0 0, v0x1096dd0_0;
S_0x1093b60 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1093a70;
 .timescale 0 0;
L_0x11b24c0/d .functor NAND 1, L_0x11b2370, v0x10be850_0, C4<1>, C4<1>;
L_0x11b24c0 .delay (20,20,20) L_0x11b24c0/d;
L_0x11b2580/d .functor NOT 1, L_0x11b24c0, C4<0>, C4<0>, C4<0>;
L_0x11b2580 .delay (10,10,10) L_0x11b2580/d;
L_0x11b26b0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11b26b0 .delay (10,10,10) L_0x11b26b0/d;
L_0x11b2770/d .functor NAND 1, L_0x11b2240, L_0x11b26b0, C4<1>, C4<1>;
L_0x11b2770 .delay (20,20,20) L_0x11b2770/d;
L_0x11b28c0/d .functor NOT 1, L_0x11b2770, C4<0>, C4<0>, C4<0>;
L_0x11b28c0 .delay (10,10,10) L_0x11b28c0/d;
L_0x11b29b0/d .functor NOR 1, L_0x11b28c0, L_0x11b2580, C4<0>, C4<0>;
L_0x11b29b0 .delay (20,20,20) L_0x11b29b0/d;
L_0x11b2b50/d .functor NOT 1, L_0x11b29b0, C4<0>, C4<0>, C4<0>;
L_0x11b2b50 .delay (10,10,10) L_0x11b2b50/d;
v0x1093c50_0 .net "and_in0ncom", 0 0, L_0x11b28c0; 1 drivers
v0x1093cd0_0 .net "and_in1com", 0 0, L_0x11b2580; 1 drivers
v0x1093d50_0 .alias "in0", 0 0, v0x1094480_0;
v0x1093df0_0 .alias "in1", 0 0, v0x1094380_0;
v0x1093e70_0 .net "nand_in0ncom", 0 0, L_0x11b2770; 1 drivers
v0x1093f10_0 .net "nand_in1com", 0 0, L_0x11b24c0; 1 drivers
v0x1093ff0_0 .net "ncom", 0 0, L_0x11b26b0; 1 drivers
v0x1094090_0 .net "nor_wire", 0 0, L_0x11b29b0; 1 drivers
v0x1094130_0 .alias "result", 0 0, v0x1096dd0_0;
v0x1094200_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1092fd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1090920;
 .timescale 0 0;
L_0x11b2c80/d .functor NOR 1, L_0x11b0060, L_0x11b0100, C4<0>, C4<0>;
L_0x11b2c80 .delay (20,20,20) L_0x11b2c80/d;
L_0x11b2db0/d .functor NOT 1, L_0x11b2c80, C4<0>, C4<0>, C4<0>;
L_0x11b2db0 .delay (10,10,10) L_0x11b2db0/d;
v0x1093750_0 .alias "a", 0 0, v0x1096900_0;
v0x10937d0_0 .alias "b", 0 0, v0x1096980_0;
v0x1093870_0 .net "nor_ab", 0 0, L_0x11b2c80; 1 drivers
v0x10938f0_0 .net "or_ab", 0 0, L_0x11b2db0; 1 drivers
v0x1093970_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10939f0_0 .alias "result", 0 0, v0x1096f50_0;
S_0x10930c0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1092fd0;
 .timescale 0 0;
L_0x11b2f00/d .functor NAND 1, L_0x11b2db0, v0x10be850_0, C4<1>, C4<1>;
L_0x11b2f00 .delay (20,20,20) L_0x11b2f00/d;
L_0x11b2fc0/d .functor NOT 1, L_0x11b2f00, C4<0>, C4<0>, C4<0>;
L_0x11b2fc0 .delay (10,10,10) L_0x11b2fc0/d;
L_0x11b30f0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11b30f0 .delay (10,10,10) L_0x11b30f0/d;
L_0x11b31b0/d .functor NAND 1, L_0x11b2c80, L_0x11b30f0, C4<1>, C4<1>;
L_0x11b31b0 .delay (20,20,20) L_0x11b31b0/d;
L_0x11b3300/d .functor NOT 1, L_0x11b31b0, C4<0>, C4<0>, C4<0>;
L_0x11b3300 .delay (10,10,10) L_0x11b3300/d;
L_0x11b33f0/d .functor NOR 1, L_0x11b3300, L_0x11b2fc0, C4<0>, C4<0>;
L_0x11b33f0 .delay (20,20,20) L_0x11b33f0/d;
L_0x11b3590/d .functor NOT 1, L_0x11b33f0, C4<0>, C4<0>, C4<0>;
L_0x11b3590 .delay (10,10,10) L_0x11b3590/d;
v0x10931b0_0 .net "and_in0ncom", 0 0, L_0x11b3300; 1 drivers
v0x1093230_0 .net "and_in1com", 0 0, L_0x11b2fc0; 1 drivers
v0x10932b0_0 .alias "in0", 0 0, v0x1093870_0;
v0x1093330_0 .alias "in1", 0 0, v0x10938f0_0;
v0x10933b0_0 .net "nand_in0ncom", 0 0, L_0x11b31b0; 1 drivers
v0x1093430_0 .net "nand_in1com", 0 0, L_0x11b2f00; 1 drivers
v0x10934b0_0 .net "ncom", 0 0, L_0x11b30f0; 1 drivers
v0x1093530_0 .net "nor_wire", 0 0, L_0x11b33f0; 1 drivers
v0x1093600_0 .alias "result", 0 0, v0x1096f50_0;
v0x10936d0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1090a10 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1090920;
 .timescale 0 0;
v0x1092820_0 .alias "in0", 0 0, v0x1096cc0_0;
v0x10928d0_0 .alias "in1", 0 0, v0x1097060_0;
v0x1092980_0 .alias "in2", 0 0, v0x1096dd0_0;
v0x1092a30_0 .alias "in3", 0 0, v0x1096f50_0;
v0x1092b10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1092bc0_0 .alias "result", 0 0, v0x1096b10_0;
v0x1092c40_0 .net "sel0", 0 0, L_0x11b56b0; 1 drivers
v0x1092cc0_0 .net "sel1", 0 0, L_0x11b5750; 1 drivers
v0x1092d40_0 .net "sel2", 0 0, L_0x11b5880; 1 drivers
v0x1092df0_0 .net "w0", 0 0, L_0x11b3d50; 1 drivers
v0x1092ed0_0 .net "w1", 0 0, L_0x11b44d0; 1 drivers
v0x1092f50_0 .net "w2", 0 0, L_0x11b4d20; 1 drivers
S_0x10920d0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1090a10;
 .timescale 0 0;
L_0x11b36c0/d .functor NAND 1, L_0x11b20f0, L_0x11b56b0, C4<1>, C4<1>;
L_0x11b36c0 .delay (20,20,20) L_0x11b36c0/d;
L_0x11b3780/d .functor NOT 1, L_0x11b36c0, C4<0>, C4<0>, C4<0>;
L_0x11b3780 .delay (10,10,10) L_0x11b3780/d;
L_0x11b38b0/d .functor NOT 1, L_0x11b56b0, C4<0>, C4<0>, C4<0>;
L_0x11b38b0 .delay (10,10,10) L_0x11b38b0/d;
L_0x11b3a00/d .functor NAND 1, L_0x11b13f0, L_0x11b38b0, C4<1>, C4<1>;
L_0x11b3a00 .delay (20,20,20) L_0x11b3a00/d;
L_0x11b3ac0/d .functor NOT 1, L_0x11b3a00, C4<0>, C4<0>, C4<0>;
L_0x11b3ac0 .delay (10,10,10) L_0x11b3ac0/d;
L_0x11b3bb0/d .functor NOR 1, L_0x11b3ac0, L_0x11b3780, C4<0>, C4<0>;
L_0x11b3bb0 .delay (20,20,20) L_0x11b3bb0/d;
L_0x11b3d50/d .functor NOT 1, L_0x11b3bb0, C4<0>, C4<0>, C4<0>;
L_0x11b3d50 .delay (10,10,10) L_0x11b3d50/d;
v0x10921c0_0 .net "and_in0ncom", 0 0, L_0x11b3ac0; 1 drivers
v0x1092280_0 .net "and_in1com", 0 0, L_0x11b3780; 1 drivers
v0x1092320_0 .alias "in0", 0 0, v0x1096cc0_0;
v0x10923c0_0 .alias "in1", 0 0, v0x1097060_0;
v0x1092440_0 .net "nand_in0ncom", 0 0, L_0x11b3a00; 1 drivers
v0x10924e0_0 .net "nand_in1com", 0 0, L_0x11b36c0; 1 drivers
v0x1092580_0 .net "ncom", 0 0, L_0x11b38b0; 1 drivers
v0x1092620_0 .net "nor_wire", 0 0, L_0x11b3bb0; 1 drivers
v0x10926c0_0 .alias "result", 0 0, v0x1092df0_0;
v0x1092740_0 .alias "sel0", 0 0, v0x1092c40_0;
S_0x1091980 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1090a10;
 .timescale 0 0;
L_0x11b3e80/d .functor NAND 1, L_0x11b3590, L_0x11b56b0, C4<1>, C4<1>;
L_0x11b3e80 .delay (20,20,20) L_0x11b3e80/d;
L_0x11b3f40/d .functor NOT 1, L_0x11b3e80, C4<0>, C4<0>, C4<0>;
L_0x11b3f40 .delay (10,10,10) L_0x11b3f40/d;
L_0x11b4070/d .functor NOT 1, L_0x11b56b0, C4<0>, C4<0>, C4<0>;
L_0x11b4070 .delay (10,10,10) L_0x11b4070/d;
L_0x11b4130/d .functor NAND 1, L_0x11b2b50, L_0x11b4070, C4<1>, C4<1>;
L_0x11b4130 .delay (20,20,20) L_0x11b4130/d;
L_0x11b4240/d .functor NOT 1, L_0x11b4130, C4<0>, C4<0>, C4<0>;
L_0x11b4240 .delay (10,10,10) L_0x11b4240/d;
L_0x11b4330/d .functor NOR 1, L_0x11b4240, L_0x11b3f40, C4<0>, C4<0>;
L_0x11b4330 .delay (20,20,20) L_0x11b4330/d;
L_0x11b44d0/d .functor NOT 1, L_0x11b4330, C4<0>, C4<0>, C4<0>;
L_0x11b44d0 .delay (10,10,10) L_0x11b44d0/d;
v0x1091a70_0 .net "and_in0ncom", 0 0, L_0x11b4240; 1 drivers
v0x1091b30_0 .net "and_in1com", 0 0, L_0x11b3f40; 1 drivers
v0x1091bd0_0 .alias "in0", 0 0, v0x1096dd0_0;
v0x1091c70_0 .alias "in1", 0 0, v0x1096f50_0;
v0x1091cf0_0 .net "nand_in0ncom", 0 0, L_0x11b4130; 1 drivers
v0x1091d90_0 .net "nand_in1com", 0 0, L_0x11b3e80; 1 drivers
v0x1091e30_0 .net "ncom", 0 0, L_0x11b4070; 1 drivers
v0x1091ed0_0 .net "nor_wire", 0 0, L_0x11b4330; 1 drivers
v0x1091f70_0 .alias "result", 0 0, v0x1092ed0_0;
v0x1091ff0_0 .alias "sel0", 0 0, v0x1092c40_0;
S_0x1091230 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1090a10;
 .timescale 0 0;
L_0x11b4600/d .functor NAND 1, L_0x11b44d0, L_0x11b5750, C4<1>, C4<1>;
L_0x11b4600 .delay (20,20,20) L_0x11b4600/d;
L_0x11b4750/d .functor NOT 1, L_0x11b4600, C4<0>, C4<0>, C4<0>;
L_0x11b4750 .delay (10,10,10) L_0x11b4750/d;
L_0x11b4880/d .functor NOT 1, L_0x11b5750, C4<0>, C4<0>, C4<0>;
L_0x11b4880 .delay (10,10,10) L_0x11b4880/d;
L_0x11b4940/d .functor NAND 1, L_0x11b3d50, L_0x11b4880, C4<1>, C4<1>;
L_0x11b4940 .delay (20,20,20) L_0x11b4940/d;
L_0x11b4a90/d .functor NOT 1, L_0x11b4940, C4<0>, C4<0>, C4<0>;
L_0x11b4a90 .delay (10,10,10) L_0x11b4a90/d;
L_0x11b4b80/d .functor NOR 1, L_0x11b4a90, L_0x11b4750, C4<0>, C4<0>;
L_0x11b4b80 .delay (20,20,20) L_0x11b4b80/d;
L_0x11b4d20/d .functor NOT 1, L_0x11b4b80, C4<0>, C4<0>, C4<0>;
L_0x11b4d20 .delay (10,10,10) L_0x11b4d20/d;
v0x1091320_0 .net "and_in0ncom", 0 0, L_0x11b4a90; 1 drivers
v0x10913e0_0 .net "and_in1com", 0 0, L_0x11b4750; 1 drivers
v0x1091480_0 .alias "in0", 0 0, v0x1092df0_0;
v0x1091520_0 .alias "in1", 0 0, v0x1092ed0_0;
v0x10915a0_0 .net "nand_in0ncom", 0 0, L_0x11b4940; 1 drivers
v0x1091640_0 .net "nand_in1com", 0 0, L_0x11b4600; 1 drivers
v0x10916e0_0 .net "ncom", 0 0, L_0x11b4880; 1 drivers
v0x1091780_0 .net "nor_wire", 0 0, L_0x11b4b80; 1 drivers
v0x1091820_0 .alias "result", 0 0, v0x1092f50_0;
v0x10918a0_0 .alias "sel0", 0 0, v0x1092cc0_0;
S_0x1090b00 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1090a10;
 .timescale 0 0;
L_0x11b4e50/d .functor NAND 1, C4<0>, L_0x11b5880, C4<1>, C4<1>;
L_0x11b4e50 .delay (20,20,20) L_0x11b4e50/d;
L_0x11b4fb0/d .functor NOT 1, L_0x11b4e50, C4<0>, C4<0>, C4<0>;
L_0x11b4fb0 .delay (10,10,10) L_0x11b4fb0/d;
L_0x11b50e0/d .functor NOT 1, L_0x11b5880, C4<0>, C4<0>, C4<0>;
L_0x11b50e0 .delay (10,10,10) L_0x11b50e0/d;
L_0x11b51a0/d .functor NAND 1, L_0x11b4d20, L_0x11b50e0, C4<1>, C4<1>;
L_0x11b51a0 .delay (20,20,20) L_0x11b51a0/d;
L_0x11b52f0/d .functor NOT 1, L_0x11b51a0, C4<0>, C4<0>, C4<0>;
L_0x11b52f0 .delay (10,10,10) L_0x11b52f0/d;
L_0x11b53e0/d .functor NOR 1, L_0x11b52f0, L_0x11b4fb0, C4<0>, C4<0>;
L_0x11b53e0 .delay (20,20,20) L_0x11b53e0/d;
L_0x11b5580/d .functor NOT 1, L_0x11b53e0, C4<0>, C4<0>, C4<0>;
L_0x11b5580 .delay (10,10,10) L_0x11b5580/d;
v0x1090bf0_0 .net "and_in0ncom", 0 0, L_0x11b52f0; 1 drivers
v0x1090c70_0 .net "and_in1com", 0 0, L_0x11b4fb0; 1 drivers
v0x1090d10_0 .alias "in0", 0 0, v0x1092f50_0;
v0x1090db0_0 .alias "in1", 0 0, v0x1092b10_0;
v0x1090e30_0 .net "nand_in0ncom", 0 0, L_0x11b51a0; 1 drivers
v0x1090ed0_0 .net "nand_in1com", 0 0, L_0x11b4e50; 1 drivers
v0x1090fb0_0 .net "ncom", 0 0, L_0x11b50e0; 1 drivers
v0x1091050_0 .net "nor_wire", 0 0, L_0x11b53e0; 1 drivers
v0x10910f0_0 .alias "result", 0 0, v0x1096b10_0;
v0x1091190_0 .alias "sel0", 0 0, v0x1092d40_0;
S_0x1089e80 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10886d8 .param/l "i" 2 105, +C4<010101>;
S_0x1089fb0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1089e80;
 .timescale 0 0;
L_0x11b0240/d .functor NOT 1, L_0x11b5bf0, C4<0>, C4<0>, C4<0>;
L_0x11b0240 .delay (10,10,10) L_0x11b0240/d;
v0x108fcf0_0 .net "carryin", 0 0, L_0x11b5c90; 1 drivers
v0x108fd90_0 .net "carryout", 0 0, L_0x11b7670; 1 drivers
v0x108fe10_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x108fe90_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x108ff10_0 .net "notB", 0 0, L_0x11b0240; 1 drivers
v0x108ff90_0 .net "operandA", 0 0, L_0x11b5b50; 1 drivers
v0x1090010_0 .net "operandB", 0 0, L_0x11b5bf0; 1 drivers
v0x1090120_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10901a0_0 .net "result", 0 0, L_0x11bb160; 1 drivers
v0x1090270_0 .net "trueB", 0 0, L_0x11b64b0; 1 drivers
v0x1090350_0 .net "wAddSub", 0 0, L_0x11b6fd0; 1 drivers
v0x1090460_0 .net "wNandAnd", 0 0, L_0x11b8730; 1 drivers
v0x10905e0_0 .net "wNorOr", 0 0, L_0x11b9170; 1 drivers
v0x10906f0_0 .net "wXor", 0 0, L_0x11b7cd0; 1 drivers
L_0x11bb290 .part v0x1125020_0, 0, 1;
L_0x11bb330 .part v0x1125020_0, 1, 1;
L_0x11bb460 .part v0x1125020_0, 2, 1;
S_0x108f520 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1089fb0;
 .timescale 0 0;
L_0x11b5ee0/d .functor NAND 1, L_0x11b0240, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11b5ee0 .delay (20,20,20) L_0x11b5ee0/d;
L_0x11b5fc0/d .functor NOT 1, L_0x11b5ee0, C4<0>, C4<0>, C4<0>;
L_0x11b5fc0 .delay (10,10,10) L_0x11b5fc0/d;
L_0x11b60a0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11b60a0 .delay (10,10,10) L_0x11b60a0/d;
L_0x11b6160/d .functor NAND 1, L_0x11b5bf0, L_0x11b60a0, C4<1>, C4<1>;
L_0x11b6160 .delay (20,20,20) L_0x11b6160/d;
L_0x11b6220/d .functor NOT 1, L_0x11b6160, C4<0>, C4<0>, C4<0>;
L_0x11b6220 .delay (10,10,10) L_0x11b6220/d;
L_0x11b6310/d .functor NOR 1, L_0x11b6220, L_0x11b5fc0, C4<0>, C4<0>;
L_0x11b6310 .delay (20,20,20) L_0x11b6310/d;
L_0x11b64b0/d .functor NOT 1, L_0x11b6310, C4<0>, C4<0>, C4<0>;
L_0x11b64b0 .delay (10,10,10) L_0x11b64b0/d;
v0x108f610_0 .net "and_in0ncom", 0 0, L_0x11b6220; 1 drivers
v0x108f6d0_0 .net "and_in1com", 0 0, L_0x11b5fc0; 1 drivers
v0x108f770_0 .alias "in0", 0 0, v0x1090010_0;
v0x108f7f0_0 .alias "in1", 0 0, v0x108ff10_0;
v0x108f870_0 .net "nand_in0ncom", 0 0, L_0x11b6160; 1 drivers
v0x108f910_0 .net "nand_in1com", 0 0, L_0x11b5ee0; 1 drivers
v0x108f9b0_0 .net "ncom", 0 0, L_0x11b60a0; 1 drivers
v0x108fa50_0 .net "nor_wire", 0 0, L_0x11b6310; 1 drivers
v0x108fb40_0 .alias "result", 0 0, v0x1090270_0;
v0x108fc10_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x108e230 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1089fb0;
 .timescale 0 0;
L_0x11b70e0/d .functor NAND 1, L_0x11b5b50, L_0x11b64b0, C4<1>, C4<1>;
L_0x11b70e0 .delay (20,20,20) L_0x11b70e0/d;
L_0x11b7250/d .functor NOT 1, L_0x11b70e0, C4<0>, C4<0>, C4<0>;
L_0x11b7250 .delay (10,10,10) L_0x11b7250/d;
L_0x11b7360/d .functor NAND 1, L_0x11b5c90, L_0x11b6a30, C4<1>, C4<1>;
L_0x11b7360 .delay (20,20,20) L_0x11b7360/d;
L_0x11b7420/d .functor NOT 1, L_0x11b7360, C4<0>, C4<0>, C4<0>;
L_0x11b7420 .delay (10,10,10) L_0x11b7420/d;
L_0x11b7530/d .functor NOR 1, L_0x11b7420, L_0x11b7250, C4<0>, C4<0>;
L_0x11b7530 .delay (20,20,20) L_0x11b7530/d;
L_0x11b7670/d .functor NOT 1, L_0x11b7530, C4<0>, C4<0>, C4<0>;
L_0x11b7670 .delay (10,10,10) L_0x11b7670/d;
v0x108ee10_0 .alias "a", 0 0, v0x108ff90_0;
v0x108ef20_0 .net "and_ab", 0 0, L_0x11b7250; 1 drivers
v0x108efc0_0 .net "and_xor_ab_c", 0 0, L_0x11b7420; 1 drivers
v0x108f060_0 .alias "b", 0 0, v0x1090270_0;
v0x108f0e0_0 .alias "carryin", 0 0, v0x108fcf0_0;
v0x108f160_0 .alias "carryout", 0 0, v0x108fd90_0;
v0x108f220_0 .net "nand_ab", 0 0, L_0x11b70e0; 1 drivers
v0x108f2a0_0 .net "nand_xor_ab_c", 0 0, L_0x11b7360; 1 drivers
v0x108f320_0 .net "nco", 0 0, L_0x11b7530; 1 drivers
v0x108f3c0_0 .alias "sum", 0 0, v0x1090350_0;
v0x108f4a0_0 .net "xor_ab", 0 0, L_0x11b6a30; 1 drivers
S_0x108e8c0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x108e230;
 .timescale 0 0;
L_0x11b6620/d .functor NAND 1, L_0x11b5b50, L_0x11b64b0, C4<1>, C4<1>;
L_0x11b6620 .delay (20,20,20) L_0x11b6620/d;
L_0x11b66e0/d .functor NOR 1, L_0x11b5b50, L_0x11b64b0, C4<0>, C4<0>;
L_0x11b66e0 .delay (20,20,20) L_0x11b66e0/d;
L_0x11b67c0/d .functor NOT 1, L_0x11b66e0, C4<0>, C4<0>, C4<0>;
L_0x11b67c0 .delay (10,10,10) L_0x11b67c0/d;
L_0x11b68d0/d .functor NAND 1, L_0x11b67c0, L_0x11b6620, C4<1>, C4<1>;
L_0x11b68d0 .delay (20,20,20) L_0x11b68d0/d;
L_0x11b6a30/d .functor NOT 1, L_0x11b68d0, C4<0>, C4<0>, C4<0>;
L_0x11b6a30 .delay (10,10,10) L_0x11b6a30/d;
v0x108e9b0_0 .alias "a", 0 0, v0x108ff90_0;
v0x108ea50_0 .alias "b", 0 0, v0x1090270_0;
v0x108eaf0_0 .net "nand_ab", 0 0, L_0x11b6620; 1 drivers
v0x108eb90_0 .net "nor_ab", 0 0, L_0x11b66e0; 1 drivers
v0x108ec10_0 .net "nxor_ab", 0 0, L_0x11b68d0; 1 drivers
v0x108ecb0_0 .net "or_ab", 0 0, L_0x11b67c0; 1 drivers
v0x108ed90_0 .alias "result", 0 0, v0x108f4a0_0;
S_0x108e320 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x108e230;
 .timescale 0 0;
L_0x11b6b40/d .functor NAND 1, L_0x11b6a30, L_0x11b5c90, C4<1>, C4<1>;
L_0x11b6b40 .delay (20,20,20) L_0x11b6b40/d;
L_0x11b6c90/d .functor NOR 1, L_0x11b6a30, L_0x11b5c90, C4<0>, C4<0>;
L_0x11b6c90 .delay (20,20,20) L_0x11b6c90/d;
L_0x11b6e00/d .functor NOT 1, L_0x11b6c90, C4<0>, C4<0>, C4<0>;
L_0x11b6e00 .delay (10,10,10) L_0x11b6e00/d;
L_0x11b6ec0/d .functor NAND 1, L_0x11b6e00, L_0x11b6b40, C4<1>, C4<1>;
L_0x11b6ec0 .delay (20,20,20) L_0x11b6ec0/d;
L_0x11b6fd0/d .functor NOT 1, L_0x11b6ec0, C4<0>, C4<0>, C4<0>;
L_0x11b6fd0 .delay (10,10,10) L_0x11b6fd0/d;
v0x108e410_0 .alias "a", 0 0, v0x108f4a0_0;
v0x108e4b0_0 .alias "b", 0 0, v0x108fcf0_0;
v0x108e550_0 .net "nand_ab", 0 0, L_0x11b6b40; 1 drivers
v0x108e5f0_0 .net "nor_ab", 0 0, L_0x11b6c90; 1 drivers
v0x108e670_0 .net "nxor_ab", 0 0, L_0x11b6ec0; 1 drivers
v0x108e710_0 .net "or_ab", 0 0, L_0x11b6e00; 1 drivers
v0x108e7f0_0 .alias "result", 0 0, v0x1090350_0;
S_0x108dce0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1089fb0;
 .timescale 0 0;
L_0x11b7830/d .functor NAND 1, L_0x11b5b50, L_0x11b5bf0, C4<1>, C4<1>;
L_0x11b7830 .delay (20,20,20) L_0x11b7830/d;
L_0x11b78f0/d .functor NOR 1, L_0x11b5b50, L_0x11b5bf0, C4<0>, C4<0>;
L_0x11b78f0 .delay (20,20,20) L_0x11b78f0/d;
L_0x11b7a80/d .functor NOT 1, L_0x11b78f0, C4<0>, C4<0>, C4<0>;
L_0x11b7a80 .delay (10,10,10) L_0x11b7a80/d;
L_0x11b7b70/d .functor NAND 1, L_0x11b7a80, L_0x11b7830, C4<1>, C4<1>;
L_0x11b7b70 .delay (20,20,20) L_0x11b7b70/d;
L_0x11b7cd0/d .functor NOT 1, L_0x11b7b70, C4<0>, C4<0>, C4<0>;
L_0x11b7cd0 .delay (10,10,10) L_0x11b7cd0/d;
v0x108ddd0_0 .alias "a", 0 0, v0x108ff90_0;
v0x108de50_0 .alias "b", 0 0, v0x1090010_0;
v0x108df20_0 .net "nand_ab", 0 0, L_0x11b7830; 1 drivers
v0x108dfa0_0 .net "nor_ab", 0 0, L_0x11b78f0; 1 drivers
v0x108e020_0 .net "nxor_ab", 0 0, L_0x11b7b70; 1 drivers
v0x108e0a0_0 .net "or_ab", 0 0, L_0x11b7a80; 1 drivers
v0x108e160_0 .alias "result", 0 0, v0x10906f0_0;
S_0x108d0f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1089fb0;
 .timescale 0 0;
L_0x11b7e20/d .functor NAND 1, L_0x11b5b50, L_0x11b5bf0, C4<1>, C4<1>;
L_0x11b7e20 .delay (20,20,20) L_0x11b7e20/d;
L_0x11b7f50/d .functor NOT 1, L_0x11b7e20, C4<0>, C4<0>, C4<0>;
L_0x11b7f50 .delay (10,10,10) L_0x11b7f50/d;
v0x108d960_0 .alias "a", 0 0, v0x108ff90_0;
v0x108da00_0 .net "and_ab", 0 0, L_0x11b7f50; 1 drivers
v0x108da80_0 .alias "b", 0 0, v0x1090010_0;
v0x108db00_0 .net "nand_ab", 0 0, L_0x11b7e20; 1 drivers
v0x108dbe0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x108dc60_0 .alias "result", 0 0, v0x1090460_0;
S_0x108d1e0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x108d0f0;
 .timescale 0 0;
L_0x11b80a0/d .functor NAND 1, L_0x11b7f50, v0x10be850_0, C4<1>, C4<1>;
L_0x11b80a0 .delay (20,20,20) L_0x11b80a0/d;
L_0x11b8160/d .functor NOT 1, L_0x11b80a0, C4<0>, C4<0>, C4<0>;
L_0x11b8160 .delay (10,10,10) L_0x11b8160/d;
L_0x11b8290/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11b8290 .delay (10,10,10) L_0x11b8290/d;
L_0x11b8350/d .functor NAND 1, L_0x11b7e20, L_0x11b8290, C4<1>, C4<1>;
L_0x11b8350 .delay (20,20,20) L_0x11b8350/d;
L_0x11b84a0/d .functor NOT 1, L_0x11b8350, C4<0>, C4<0>, C4<0>;
L_0x11b84a0 .delay (10,10,10) L_0x11b84a0/d;
L_0x11b8590/d .functor NOR 1, L_0x11b84a0, L_0x11b8160, C4<0>, C4<0>;
L_0x11b8590 .delay (20,20,20) L_0x11b8590/d;
L_0x11b8730/d .functor NOT 1, L_0x11b8590, C4<0>, C4<0>, C4<0>;
L_0x11b8730 .delay (10,10,10) L_0x11b8730/d;
v0x108d2d0_0 .net "and_in0ncom", 0 0, L_0x11b84a0; 1 drivers
v0x108d350_0 .net "and_in1com", 0 0, L_0x11b8160; 1 drivers
v0x108d3d0_0 .alias "in0", 0 0, v0x108db00_0;
v0x108d470_0 .alias "in1", 0 0, v0x108da00_0;
v0x108d4f0_0 .net "nand_in0ncom", 0 0, L_0x11b8350; 1 drivers
v0x108d590_0 .net "nand_in1com", 0 0, L_0x11b80a0; 1 drivers
v0x108d670_0 .net "ncom", 0 0, L_0x11b8290; 1 drivers
v0x108d710_0 .net "nor_wire", 0 0, L_0x11b8590; 1 drivers
v0x108d7b0_0 .alias "result", 0 0, v0x1090460_0;
v0x108d880_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x108c650 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1089fb0;
 .timescale 0 0;
L_0x11b8860/d .functor NOR 1, L_0x11b5b50, L_0x11b5bf0, C4<0>, C4<0>;
L_0x11b8860 .delay (20,20,20) L_0x11b8860/d;
L_0x11b8990/d .functor NOT 1, L_0x11b8860, C4<0>, C4<0>, C4<0>;
L_0x11b8990 .delay (10,10,10) L_0x11b8990/d;
v0x108cdd0_0 .alias "a", 0 0, v0x108ff90_0;
v0x108ce50_0 .alias "b", 0 0, v0x1090010_0;
v0x108cef0_0 .net "nor_ab", 0 0, L_0x11b8860; 1 drivers
v0x108cf70_0 .net "or_ab", 0 0, L_0x11b8990; 1 drivers
v0x108cff0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x108d070_0 .alias "result", 0 0, v0x10905e0_0;
S_0x108c740 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x108c650;
 .timescale 0 0;
L_0x11b8ae0/d .functor NAND 1, L_0x11b8990, v0x10be850_0, C4<1>, C4<1>;
L_0x11b8ae0 .delay (20,20,20) L_0x11b8ae0/d;
L_0x11b8ba0/d .functor NOT 1, L_0x11b8ae0, C4<0>, C4<0>, C4<0>;
L_0x11b8ba0 .delay (10,10,10) L_0x11b8ba0/d;
L_0x11b8cd0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11b8cd0 .delay (10,10,10) L_0x11b8cd0/d;
L_0x11b8d90/d .functor NAND 1, L_0x11b8860, L_0x11b8cd0, C4<1>, C4<1>;
L_0x11b8d90 .delay (20,20,20) L_0x11b8d90/d;
L_0x11b8ee0/d .functor NOT 1, L_0x11b8d90, C4<0>, C4<0>, C4<0>;
L_0x11b8ee0 .delay (10,10,10) L_0x11b8ee0/d;
L_0x11b8fd0/d .functor NOR 1, L_0x11b8ee0, L_0x11b8ba0, C4<0>, C4<0>;
L_0x11b8fd0 .delay (20,20,20) L_0x11b8fd0/d;
L_0x11b9170/d .functor NOT 1, L_0x11b8fd0, C4<0>, C4<0>, C4<0>;
L_0x11b9170 .delay (10,10,10) L_0x11b9170/d;
v0x108c830_0 .net "and_in0ncom", 0 0, L_0x11b8ee0; 1 drivers
v0x108c8b0_0 .net "and_in1com", 0 0, L_0x11b8ba0; 1 drivers
v0x108c930_0 .alias "in0", 0 0, v0x108cef0_0;
v0x108c9b0_0 .alias "in1", 0 0, v0x108cf70_0;
v0x108ca30_0 .net "nand_in0ncom", 0 0, L_0x11b8d90; 1 drivers
v0x108cab0_0 .net "nand_in1com", 0 0, L_0x11b8ae0; 1 drivers
v0x108cb30_0 .net "ncom", 0 0, L_0x11b8cd0; 1 drivers
v0x108cbb0_0 .net "nor_wire", 0 0, L_0x11b8fd0; 1 drivers
v0x108cc80_0 .alias "result", 0 0, v0x10905e0_0;
v0x108cd50_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x108a0a0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1089fb0;
 .timescale 0 0;
v0x108bed0_0 .alias "in0", 0 0, v0x1090350_0;
v0x108bf50_0 .alias "in1", 0 0, v0x10906f0_0;
v0x108c000_0 .alias "in2", 0 0, v0x1090460_0;
v0x108c0b0_0 .alias "in3", 0 0, v0x10905e0_0;
v0x108c190_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x108c240_0 .alias "result", 0 0, v0x10901a0_0;
v0x108c2c0_0 .net "sel0", 0 0, L_0x11bb290; 1 drivers
v0x108c340_0 .net "sel1", 0 0, L_0x11bb330; 1 drivers
v0x108c3c0_0 .net "sel2", 0 0, L_0x11bb460; 1 drivers
v0x108c470_0 .net "w0", 0 0, L_0x11b9930; 1 drivers
v0x108c550_0 .net "w1", 0 0, L_0x11ba0b0; 1 drivers
v0x108c5d0_0 .net "w2", 0 0, L_0x11ba900; 1 drivers
S_0x108b780 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x108a0a0;
 .timescale 0 0;
L_0x11b92a0/d .functor NAND 1, L_0x11b7cd0, L_0x11bb290, C4<1>, C4<1>;
L_0x11b92a0 .delay (20,20,20) L_0x11b92a0/d;
L_0x11b9360/d .functor NOT 1, L_0x11b92a0, C4<0>, C4<0>, C4<0>;
L_0x11b9360 .delay (10,10,10) L_0x11b9360/d;
L_0x11b9490/d .functor NOT 1, L_0x11bb290, C4<0>, C4<0>, C4<0>;
L_0x11b9490 .delay (10,10,10) L_0x11b9490/d;
L_0x11b95e0/d .functor NAND 1, L_0x11b6fd0, L_0x11b9490, C4<1>, C4<1>;
L_0x11b95e0 .delay (20,20,20) L_0x11b95e0/d;
L_0x11b96a0/d .functor NOT 1, L_0x11b95e0, C4<0>, C4<0>, C4<0>;
L_0x11b96a0 .delay (10,10,10) L_0x11b96a0/d;
L_0x11b9790/d .functor NOR 1, L_0x11b96a0, L_0x11b9360, C4<0>, C4<0>;
L_0x11b9790 .delay (20,20,20) L_0x11b9790/d;
L_0x11b9930/d .functor NOT 1, L_0x11b9790, C4<0>, C4<0>, C4<0>;
L_0x11b9930 .delay (10,10,10) L_0x11b9930/d;
v0x108b870_0 .net "and_in0ncom", 0 0, L_0x11b96a0; 1 drivers
v0x108b930_0 .net "and_in1com", 0 0, L_0x11b9360; 1 drivers
v0x108b9d0_0 .alias "in0", 0 0, v0x1090350_0;
v0x108ba70_0 .alias "in1", 0 0, v0x10906f0_0;
v0x108baf0_0 .net "nand_in0ncom", 0 0, L_0x11b95e0; 1 drivers
v0x108bb90_0 .net "nand_in1com", 0 0, L_0x11b92a0; 1 drivers
v0x108bc30_0 .net "ncom", 0 0, L_0x11b9490; 1 drivers
v0x108bcd0_0 .net "nor_wire", 0 0, L_0x11b9790; 1 drivers
v0x108bd70_0 .alias "result", 0 0, v0x108c470_0;
v0x108bdf0_0 .alias "sel0", 0 0, v0x108c2c0_0;
S_0x108b030 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x108a0a0;
 .timescale 0 0;
L_0x11b9a60/d .functor NAND 1, L_0x11b9170, L_0x11bb290, C4<1>, C4<1>;
L_0x11b9a60 .delay (20,20,20) L_0x11b9a60/d;
L_0x11b9b20/d .functor NOT 1, L_0x11b9a60, C4<0>, C4<0>, C4<0>;
L_0x11b9b20 .delay (10,10,10) L_0x11b9b20/d;
L_0x11b9c50/d .functor NOT 1, L_0x11bb290, C4<0>, C4<0>, C4<0>;
L_0x11b9c50 .delay (10,10,10) L_0x11b9c50/d;
L_0x11b9d10/d .functor NAND 1, L_0x11b8730, L_0x11b9c50, C4<1>, C4<1>;
L_0x11b9d10 .delay (20,20,20) L_0x11b9d10/d;
L_0x11b9e20/d .functor NOT 1, L_0x11b9d10, C4<0>, C4<0>, C4<0>;
L_0x11b9e20 .delay (10,10,10) L_0x11b9e20/d;
L_0x11b9f10/d .functor NOR 1, L_0x11b9e20, L_0x11b9b20, C4<0>, C4<0>;
L_0x11b9f10 .delay (20,20,20) L_0x11b9f10/d;
L_0x11ba0b0/d .functor NOT 1, L_0x11b9f10, C4<0>, C4<0>, C4<0>;
L_0x11ba0b0 .delay (10,10,10) L_0x11ba0b0/d;
v0x108b120_0 .net "and_in0ncom", 0 0, L_0x11b9e20; 1 drivers
v0x108b1e0_0 .net "and_in1com", 0 0, L_0x11b9b20; 1 drivers
v0x108b280_0 .alias "in0", 0 0, v0x1090460_0;
v0x108b320_0 .alias "in1", 0 0, v0x10905e0_0;
v0x108b3a0_0 .net "nand_in0ncom", 0 0, L_0x11b9d10; 1 drivers
v0x108b440_0 .net "nand_in1com", 0 0, L_0x11b9a60; 1 drivers
v0x108b4e0_0 .net "ncom", 0 0, L_0x11b9c50; 1 drivers
v0x108b580_0 .net "nor_wire", 0 0, L_0x11b9f10; 1 drivers
v0x108b620_0 .alias "result", 0 0, v0x108c550_0;
v0x108b6a0_0 .alias "sel0", 0 0, v0x108c2c0_0;
S_0x108a8e0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x108a0a0;
 .timescale 0 0;
L_0x11ba1e0/d .functor NAND 1, L_0x11ba0b0, L_0x11bb330, C4<1>, C4<1>;
L_0x11ba1e0 .delay (20,20,20) L_0x11ba1e0/d;
L_0x11ba330/d .functor NOT 1, L_0x11ba1e0, C4<0>, C4<0>, C4<0>;
L_0x11ba330 .delay (10,10,10) L_0x11ba330/d;
L_0x11ba460/d .functor NOT 1, L_0x11bb330, C4<0>, C4<0>, C4<0>;
L_0x11ba460 .delay (10,10,10) L_0x11ba460/d;
L_0x11ba520/d .functor NAND 1, L_0x11b9930, L_0x11ba460, C4<1>, C4<1>;
L_0x11ba520 .delay (20,20,20) L_0x11ba520/d;
L_0x11ba670/d .functor NOT 1, L_0x11ba520, C4<0>, C4<0>, C4<0>;
L_0x11ba670 .delay (10,10,10) L_0x11ba670/d;
L_0x11ba760/d .functor NOR 1, L_0x11ba670, L_0x11ba330, C4<0>, C4<0>;
L_0x11ba760 .delay (20,20,20) L_0x11ba760/d;
L_0x11ba900/d .functor NOT 1, L_0x11ba760, C4<0>, C4<0>, C4<0>;
L_0x11ba900 .delay (10,10,10) L_0x11ba900/d;
v0x108a9d0_0 .net "and_in0ncom", 0 0, L_0x11ba670; 1 drivers
v0x108aa90_0 .net "and_in1com", 0 0, L_0x11ba330; 1 drivers
v0x108ab30_0 .alias "in0", 0 0, v0x108c470_0;
v0x108abd0_0 .alias "in1", 0 0, v0x108c550_0;
v0x108ac50_0 .net "nand_in0ncom", 0 0, L_0x11ba520; 1 drivers
v0x108acf0_0 .net "nand_in1com", 0 0, L_0x11ba1e0; 1 drivers
v0x108ad90_0 .net "ncom", 0 0, L_0x11ba460; 1 drivers
v0x108ae30_0 .net "nor_wire", 0 0, L_0x11ba760; 1 drivers
v0x108aed0_0 .alias "result", 0 0, v0x108c5d0_0;
v0x108af50_0 .alias "sel0", 0 0, v0x108c340_0;
S_0x108a190 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x108a0a0;
 .timescale 0 0;
L_0x11baa30/d .functor NAND 1, C4<0>, L_0x11bb460, C4<1>, C4<1>;
L_0x11baa30 .delay (20,20,20) L_0x11baa30/d;
L_0x11bab90/d .functor NOT 1, L_0x11baa30, C4<0>, C4<0>, C4<0>;
L_0x11bab90 .delay (10,10,10) L_0x11bab90/d;
L_0x11bacc0/d .functor NOT 1, L_0x11bb460, C4<0>, C4<0>, C4<0>;
L_0x11bacc0 .delay (10,10,10) L_0x11bacc0/d;
L_0x11bad80/d .functor NAND 1, L_0x11ba900, L_0x11bacc0, C4<1>, C4<1>;
L_0x11bad80 .delay (20,20,20) L_0x11bad80/d;
L_0x11baed0/d .functor NOT 1, L_0x11bad80, C4<0>, C4<0>, C4<0>;
L_0x11baed0 .delay (10,10,10) L_0x11baed0/d;
L_0x11bafc0/d .functor NOR 1, L_0x11baed0, L_0x11bab90, C4<0>, C4<0>;
L_0x11bafc0 .delay (20,20,20) L_0x11bafc0/d;
L_0x11bb160/d .functor NOT 1, L_0x11bafc0, C4<0>, C4<0>, C4<0>;
L_0x11bb160 .delay (10,10,10) L_0x11bb160/d;
v0x108a280_0 .net "and_in0ncom", 0 0, L_0x11baed0; 1 drivers
v0x108a320_0 .net "and_in1com", 0 0, L_0x11bab90; 1 drivers
v0x108a3c0_0 .alias "in0", 0 0, v0x108c5d0_0;
v0x108a460_0 .alias "in1", 0 0, v0x108c190_0;
v0x108a4e0_0 .net "nand_in0ncom", 0 0, L_0x11bad80; 1 drivers
v0x108a580_0 .net "nand_in1com", 0 0, L_0x11baa30; 1 drivers
v0x108a660_0 .net "ncom", 0 0, L_0x11bacc0; 1 drivers
v0x108a700_0 .net "nor_wire", 0 0, L_0x11bafc0; 1 drivers
v0x108a7a0_0 .alias "result", 0 0, v0x10901a0_0;
v0x108a840_0 .alias "sel0", 0 0, v0x108c3c0_0;
S_0x1083360 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1081d58 .param/l "i" 2 105, +C4<010110>;
S_0x1083490 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1083360;
 .timescale 0 0;
L_0x11b5d30/d .functor NOT 1, L_0x11bb8e0, C4<0>, C4<0>, C4<0>;
L_0x11b5d30 .delay (10,10,10) L_0x11b5d30/d;
v0x106e8e0_0 .net "carryin", 0 0, L_0x11bb980; 1 drivers
v0x10893f0_0 .net "carryout", 0 0, L_0x11bd240; 1 drivers
v0x1089470_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10894f0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x106eb90_0 .net "notB", 0 0, L_0x11b5d30; 1 drivers
v0x1089680_0 .net "operandA", 0 0, L_0x11bb840; 1 drivers
v0x1089700_0 .net "operandB", 0 0, L_0x11bb8e0; 1 drivers
v0x1089810_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1089890_0 .net "result", 0 0, L_0x11c08e0; 1 drivers
v0x1089960_0 .net "trueB", 0 0, L_0x11bc080; 1 drivers
v0x10899e0_0 .net "wAddSub", 0 0, L_0x11bcba0; 1 drivers
v0x1089af0_0 .net "wNandAnd", 0 0, L_0x11be1d0; 1 drivers
v0x1089c70_0 .net "wNorOr", 0 0, L_0x11bea70; 1 drivers
v0x1089d80_0 .net "wXor", 0 0, L_0x11bd8a0; 1 drivers
L_0x11c0a10 .part v0x1125020_0, 0, 1;
L_0x11c0ab0 .part v0x1125020_0, 1, 1;
L_0x11c0be0 .part v0x1125020_0, 2, 1;
S_0x1088a10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1083490;
 .timescale 0 0;
L_0x11bbaf0/d .functor NAND 1, L_0x11b5d30, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11bbaf0 .delay (20,20,20) L_0x11bbaf0/d;
L_0x11bbb90/d .functor NOT 1, L_0x11bbaf0, C4<0>, C4<0>, C4<0>;
L_0x11bbb90 .delay (10,10,10) L_0x11bbb90/d;
L_0x11bbc70/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11bbc70 .delay (10,10,10) L_0x11bbc70/d;
L_0x11bbd30/d .functor NAND 1, L_0x11bb8e0, L_0x11bbc70, C4<1>, C4<1>;
L_0x11bbd30 .delay (20,20,20) L_0x11bbd30/d;
L_0x11bbdf0/d .functor NOT 1, L_0x11bbd30, C4<0>, C4<0>, C4<0>;
L_0x11bbdf0 .delay (10,10,10) L_0x11bbdf0/d;
L_0x11bbee0/d .functor NOR 1, L_0x11bbdf0, L_0x11bbb90, C4<0>, C4<0>;
L_0x11bbee0 .delay (20,20,20) L_0x11bbee0/d;
L_0x11bc080/d .functor NOT 1, L_0x11bbee0, C4<0>, C4<0>, C4<0>;
L_0x11bc080 .delay (10,10,10) L_0x11bc080/d;
v0x1088b00_0 .net "and_in0ncom", 0 0, L_0x11bbdf0; 1 drivers
v0x1088bc0_0 .net "and_in1com", 0 0, L_0x11bbb90; 1 drivers
v0x1088c60_0 .alias "in0", 0 0, v0x1089700_0;
v0x1088ce0_0 .alias "in1", 0 0, v0x106eb90_0;
v0x1088d60_0 .net "nand_in0ncom", 0 0, L_0x11bbd30; 1 drivers
v0x1088e00_0 .net "nand_in1com", 0 0, L_0x11bbaf0; 1 drivers
v0x1088ea0_0 .net "ncom", 0 0, L_0x11bbc70; 1 drivers
v0x1088f40_0 .net "nor_wire", 0 0, L_0x11bbee0; 1 drivers
v0x1089030_0 .alias "result", 0 0, v0x1089960_0;
v0x1089100_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1087720 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1083490;
 .timescale 0 0;
L_0x11bccb0/d .functor NAND 1, L_0x11bb840, L_0x11bc080, C4<1>, C4<1>;
L_0x11bccb0 .delay (20,20,20) L_0x11bccb0/d;
L_0x11bce20/d .functor NOT 1, L_0x11bccb0, C4<0>, C4<0>, C4<0>;
L_0x11bce20 .delay (10,10,10) L_0x11bce20/d;
L_0x11bcf30/d .functor NAND 1, L_0x11bb980, L_0x11bc600, C4<1>, C4<1>;
L_0x11bcf30 .delay (20,20,20) L_0x11bcf30/d;
L_0x11bcff0/d .functor NOT 1, L_0x11bcf30, C4<0>, C4<0>, C4<0>;
L_0x11bcff0 .delay (10,10,10) L_0x11bcff0/d;
L_0x11bd100/d .functor NOR 1, L_0x11bcff0, L_0x11bce20, C4<0>, C4<0>;
L_0x11bd100 .delay (20,20,20) L_0x11bd100/d;
L_0x11bd240/d .functor NOT 1, L_0x11bd100, C4<0>, C4<0>, C4<0>;
L_0x11bd240 .delay (10,10,10) L_0x11bd240/d;
v0x1088300_0 .alias "a", 0 0, v0x1089680_0;
v0x1088410_0 .net "and_ab", 0 0, L_0x11bce20; 1 drivers
v0x10884b0_0 .net "and_xor_ab_c", 0 0, L_0x11bcff0; 1 drivers
v0x1088550_0 .alias "b", 0 0, v0x1089960_0;
v0x10885d0_0 .alias "carryin", 0 0, v0x106e8e0_0;
v0x1088650_0 .alias "carryout", 0 0, v0x10893f0_0;
v0x1088710_0 .net "nand_ab", 0 0, L_0x11bccb0; 1 drivers
v0x1088790_0 .net "nand_xor_ab_c", 0 0, L_0x11bcf30; 1 drivers
v0x1088810_0 .net "nco", 0 0, L_0x11bd100; 1 drivers
v0x10888b0_0 .alias "sum", 0 0, v0x10899e0_0;
v0x1088990_0 .net "xor_ab", 0 0, L_0x11bc600; 1 drivers
S_0x1087db0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1087720;
 .timescale 0 0;
L_0x11bc1f0/d .functor NAND 1, L_0x11bb840, L_0x11bc080, C4<1>, C4<1>;
L_0x11bc1f0 .delay (20,20,20) L_0x11bc1f0/d;
L_0x11bc2b0/d .functor NOR 1, L_0x11bb840, L_0x11bc080, C4<0>, C4<0>;
L_0x11bc2b0 .delay (20,20,20) L_0x11bc2b0/d;
L_0x11bc390/d .functor NOT 1, L_0x11bc2b0, C4<0>, C4<0>, C4<0>;
L_0x11bc390 .delay (10,10,10) L_0x11bc390/d;
L_0x11bc4a0/d .functor NAND 1, L_0x11bc390, L_0x11bc1f0, C4<1>, C4<1>;
L_0x11bc4a0 .delay (20,20,20) L_0x11bc4a0/d;
L_0x11bc600/d .functor NOT 1, L_0x11bc4a0, C4<0>, C4<0>, C4<0>;
L_0x11bc600 .delay (10,10,10) L_0x11bc600/d;
v0x1087ea0_0 .alias "a", 0 0, v0x1089680_0;
v0x1087f40_0 .alias "b", 0 0, v0x1089960_0;
v0x1087fe0_0 .net "nand_ab", 0 0, L_0x11bc1f0; 1 drivers
v0x1088080_0 .net "nor_ab", 0 0, L_0x11bc2b0; 1 drivers
v0x1088100_0 .net "nxor_ab", 0 0, L_0x11bc4a0; 1 drivers
v0x10881a0_0 .net "or_ab", 0 0, L_0x11bc390; 1 drivers
v0x1088280_0 .alias "result", 0 0, v0x1088990_0;
S_0x1087810 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1087720;
 .timescale 0 0;
L_0x11bc710/d .functor NAND 1, L_0x11bc600, L_0x11bb980, C4<1>, C4<1>;
L_0x11bc710 .delay (20,20,20) L_0x11bc710/d;
L_0x11bc860/d .functor NOR 1, L_0x11bc600, L_0x11bb980, C4<0>, C4<0>;
L_0x11bc860 .delay (20,20,20) L_0x11bc860/d;
L_0x11bc9d0/d .functor NOT 1, L_0x11bc860, C4<0>, C4<0>, C4<0>;
L_0x11bc9d0 .delay (10,10,10) L_0x11bc9d0/d;
L_0x11bca90/d .functor NAND 1, L_0x11bc9d0, L_0x11bc710, C4<1>, C4<1>;
L_0x11bca90 .delay (20,20,20) L_0x11bca90/d;
L_0x11bcba0/d .functor NOT 1, L_0x11bca90, C4<0>, C4<0>, C4<0>;
L_0x11bcba0 .delay (10,10,10) L_0x11bcba0/d;
v0x1087900_0 .alias "a", 0 0, v0x1088990_0;
v0x10879a0_0 .alias "b", 0 0, v0x106e8e0_0;
v0x1087a40_0 .net "nand_ab", 0 0, L_0x11bc710; 1 drivers
v0x1087ae0_0 .net "nor_ab", 0 0, L_0x11bc860; 1 drivers
v0x1087b60_0 .net "nxor_ab", 0 0, L_0x11bca90; 1 drivers
v0x1087c00_0 .net "or_ab", 0 0, L_0x11bc9d0; 1 drivers
v0x1087ce0_0 .alias "result", 0 0, v0x10899e0_0;
S_0x10871d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1083490;
 .timescale 0 0;
L_0x11bd400/d .functor NAND 1, L_0x11bb840, L_0x11bb8e0, C4<1>, C4<1>;
L_0x11bd400 .delay (20,20,20) L_0x11bd400/d;
L_0x11bd4c0/d .functor NOR 1, L_0x11bb840, L_0x11bb8e0, C4<0>, C4<0>;
L_0x11bd4c0 .delay (20,20,20) L_0x11bd4c0/d;
L_0x11bd650/d .functor NOT 1, L_0x11bd4c0, C4<0>, C4<0>, C4<0>;
L_0x11bd650 .delay (10,10,10) L_0x11bd650/d;
L_0x11bd740/d .functor NAND 1, L_0x11bd650, L_0x11bd400, C4<1>, C4<1>;
L_0x11bd740 .delay (20,20,20) L_0x11bd740/d;
L_0x11bd8a0/d .functor NOT 1, L_0x11bd740, C4<0>, C4<0>, C4<0>;
L_0x11bd8a0 .delay (10,10,10) L_0x11bd8a0/d;
v0x10872c0_0 .alias "a", 0 0, v0x1089680_0;
v0x1087340_0 .alias "b", 0 0, v0x1089700_0;
v0x1087410_0 .net "nand_ab", 0 0, L_0x11bd400; 1 drivers
v0x1087490_0 .net "nor_ab", 0 0, L_0x11bd4c0; 1 drivers
v0x1087510_0 .net "nxor_ab", 0 0, L_0x11bd740; 1 drivers
v0x1087590_0 .net "or_ab", 0 0, L_0x11bd650; 1 drivers
v0x1087650_0 .alias "result", 0 0, v0x1089d80_0;
S_0x10865e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1083490;
 .timescale 0 0;
L_0x11bd9f0/d .functor NAND 1, L_0x11bb840, L_0x11bb8e0, C4<1>, C4<1>;
L_0x11bd9f0 .delay (20,20,20) L_0x11bd9f0/d;
L_0x11bdb20/d .functor NOT 1, L_0x11bd9f0, C4<0>, C4<0>, C4<0>;
L_0x11bdb20 .delay (10,10,10) L_0x11bdb20/d;
v0x1086e50_0 .alias "a", 0 0, v0x1089680_0;
v0x1086ef0_0 .net "and_ab", 0 0, L_0x11bdb20; 1 drivers
v0x1086f70_0 .alias "b", 0 0, v0x1089700_0;
v0x1086ff0_0 .net "nand_ab", 0 0, L_0x11bd9f0; 1 drivers
v0x10870d0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1087150_0 .alias "result", 0 0, v0x1089af0_0;
S_0x10866d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10865e0;
 .timescale 0 0;
L_0x11bdc70/d .functor NAND 1, L_0x11bdb20, v0x10be850_0, C4<1>, C4<1>;
L_0x11bdc70 .delay (20,20,20) L_0x11bdc70/d;
L_0x11bdd30/d .functor NOT 1, L_0x11bdc70, C4<0>, C4<0>, C4<0>;
L_0x11bdd30 .delay (10,10,10) L_0x11bdd30/d;
L_0x11bde60/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11bde60 .delay (10,10,10) L_0x11bde60/d;
L_0x11bdf20/d .functor NAND 1, L_0x11bd9f0, L_0x11bde60, C4<1>, C4<1>;
L_0x11bdf20 .delay (20,20,20) L_0x11bdf20/d;
L_0x109aea0/d .functor NOT 1, L_0x11bdf20, C4<0>, C4<0>, C4<0>;
L_0x109aea0 .delay (10,10,10) L_0x109aea0/d;
L_0x11be050/d .functor NOR 1, L_0x109aea0, L_0x11bdd30, C4<0>, C4<0>;
L_0x11be050 .delay (20,20,20) L_0x11be050/d;
L_0x11be1d0/d .functor NOT 1, L_0x11be050, C4<0>, C4<0>, C4<0>;
L_0x11be1d0 .delay (10,10,10) L_0x11be1d0/d;
v0x10867c0_0 .net "and_in0ncom", 0 0, L_0x109aea0; 1 drivers
v0x1086840_0 .net "and_in1com", 0 0, L_0x11bdd30; 1 drivers
v0x10868c0_0 .alias "in0", 0 0, v0x1086ff0_0;
v0x1086960_0 .alias "in1", 0 0, v0x1086ef0_0;
v0x10869e0_0 .net "nand_in0ncom", 0 0, L_0x11bdf20; 1 drivers
v0x1086a80_0 .net "nand_in1com", 0 0, L_0x11bdc70; 1 drivers
v0x1086b60_0 .net "ncom", 0 0, L_0x11bde60; 1 drivers
v0x1086c00_0 .net "nor_wire", 0 0, L_0x11be050; 1 drivers
v0x1086ca0_0 .alias "result", 0 0, v0x1089af0_0;
v0x1086d70_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1085b40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1083490;
 .timescale 0 0;
L_0x11be2c0/d .functor NOR 1, L_0x11bb840, L_0x11bb8e0, C4<0>, C4<0>;
L_0x11be2c0 .delay (20,20,20) L_0x11be2c0/d;
L_0x11be3b0/d .functor NOT 1, L_0x11be2c0, C4<0>, C4<0>, C4<0>;
L_0x11be3b0 .delay (10,10,10) L_0x11be3b0/d;
v0x10862c0_0 .alias "a", 0 0, v0x1089680_0;
v0x1086340_0 .alias "b", 0 0, v0x1089700_0;
v0x10863e0_0 .net "nor_ab", 0 0, L_0x11be2c0; 1 drivers
v0x1086460_0 .net "or_ab", 0 0, L_0x11be3b0; 1 drivers
v0x10864e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1086560_0 .alias "result", 0 0, v0x1089c70_0;
S_0x1085c30 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1085b40;
 .timescale 0 0;
L_0x11be4a0/d .functor NAND 1, L_0x11be3b0, v0x10be850_0, C4<1>, C4<1>;
L_0x11be4a0 .delay (20,20,20) L_0x11be4a0/d;
L_0x11be540/d .functor NOT 1, L_0x11be4a0, C4<0>, C4<0>, C4<0>;
L_0x11be540 .delay (10,10,10) L_0x11be540/d;
L_0x11be630/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11be630 .delay (10,10,10) L_0x11be630/d;
L_0x11be6d0/d .functor NAND 1, L_0x11be2c0, L_0x11be630, C4<1>, C4<1>;
L_0x11be6d0 .delay (20,20,20) L_0x11be6d0/d;
L_0x11be800/d .functor NOT 1, L_0x11be6d0, C4<0>, C4<0>, C4<0>;
L_0x11be800 .delay (10,10,10) L_0x11be800/d;
L_0x11be8f0/d .functor NOR 1, L_0x11be800, L_0x11be540, C4<0>, C4<0>;
L_0x11be8f0 .delay (20,20,20) L_0x11be8f0/d;
L_0x11bea70/d .functor NOT 1, L_0x11be8f0, C4<0>, C4<0>, C4<0>;
L_0x11bea70 .delay (10,10,10) L_0x11bea70/d;
v0x1085d20_0 .net "and_in0ncom", 0 0, L_0x11be800; 1 drivers
v0x1085da0_0 .net "and_in1com", 0 0, L_0x11be540; 1 drivers
v0x1085e20_0 .alias "in0", 0 0, v0x10863e0_0;
v0x1085ea0_0 .alias "in1", 0 0, v0x1086460_0;
v0x1085f20_0 .net "nand_in0ncom", 0 0, L_0x11be6d0; 1 drivers
v0x1085fa0_0 .net "nand_in1com", 0 0, L_0x11be4a0; 1 drivers
v0x1086020_0 .net "ncom", 0 0, L_0x11be630; 1 drivers
v0x10860a0_0 .net "nor_wire", 0 0, L_0x11be8f0; 1 drivers
v0x1086170_0 .alias "result", 0 0, v0x1089c70_0;
v0x1086240_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1083580 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1083490;
 .timescale 0 0;
v0x1085390_0 .alias "in0", 0 0, v0x10899e0_0;
v0x1085440_0 .alias "in1", 0 0, v0x1089d80_0;
v0x10854f0_0 .alias "in2", 0 0, v0x1089af0_0;
v0x10855a0_0 .alias "in3", 0 0, v0x1089c70_0;
v0x1085680_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1085730_0 .alias "result", 0 0, v0x1089890_0;
v0x10857b0_0 .net "sel0", 0 0, L_0x11c0a10; 1 drivers
v0x1085830_0 .net "sel1", 0 0, L_0x11c0ab0; 1 drivers
v0x10858b0_0 .net "sel2", 0 0, L_0x11c0be0; 1 drivers
v0x1085960_0 .net "w0", 0 0, L_0x11bf130; 1 drivers
v0x1085a40_0 .net "w1", 0 0, L_0x11bf830; 1 drivers
v0x1085ac0_0 .net "w2", 0 0, L_0x11c0080; 1 drivers
S_0x1084c40 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1083580;
 .timescale 0 0;
L_0x11beb60/d .functor NAND 1, L_0x11bd8a0, L_0x11c0a10, C4<1>, C4<1>;
L_0x11beb60 .delay (20,20,20) L_0x11beb60/d;
L_0x11bec00/d .functor NOT 1, L_0x11beb60, C4<0>, C4<0>, C4<0>;
L_0x11bec00 .delay (10,10,10) L_0x11bec00/d;
L_0x11becf0/d .functor NOT 1, L_0x11c0a10, C4<0>, C4<0>, C4<0>;
L_0x11becf0 .delay (10,10,10) L_0x11becf0/d;
L_0x11bee20/d .functor NAND 1, L_0x11bcba0, L_0x11becf0, C4<1>, C4<1>;
L_0x11bee20 .delay (20,20,20) L_0x11bee20/d;
L_0x11beec0/d .functor NOT 1, L_0x11bee20, C4<0>, C4<0>, C4<0>;
L_0x11beec0 .delay (10,10,10) L_0x11beec0/d;
L_0x11befb0/d .functor NOR 1, L_0x11beec0, L_0x11bec00, C4<0>, C4<0>;
L_0x11befb0 .delay (20,20,20) L_0x11befb0/d;
L_0x11bf130/d .functor NOT 1, L_0x11befb0, C4<0>, C4<0>, C4<0>;
L_0x11bf130 .delay (10,10,10) L_0x11bf130/d;
v0x1084d30_0 .net "and_in0ncom", 0 0, L_0x11beec0; 1 drivers
v0x1084df0_0 .net "and_in1com", 0 0, L_0x11bec00; 1 drivers
v0x1084e90_0 .alias "in0", 0 0, v0x10899e0_0;
v0x1084f30_0 .alias "in1", 0 0, v0x1089d80_0;
v0x1084fb0_0 .net "nand_in0ncom", 0 0, L_0x11bee20; 1 drivers
v0x1085050_0 .net "nand_in1com", 0 0, L_0x11beb60; 1 drivers
v0x10850f0_0 .net "ncom", 0 0, L_0x11becf0; 1 drivers
v0x1085190_0 .net "nor_wire", 0 0, L_0x11befb0; 1 drivers
v0x1085230_0 .alias "result", 0 0, v0x1085960_0;
v0x10852b0_0 .alias "sel0", 0 0, v0x10857b0_0;
S_0x10844f0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1083580;
 .timescale 0 0;
L_0x11bf220/d .functor NAND 1, L_0x11bea70, L_0x11c0a10, C4<1>, C4<1>;
L_0x11bf220 .delay (20,20,20) L_0x11bf220/d;
L_0x11bf2c0/d .functor NOT 1, L_0x11bf220, C4<0>, C4<0>, C4<0>;
L_0x11bf2c0 .delay (10,10,10) L_0x11bf2c0/d;
L_0x11bf3d0/d .functor NOT 1, L_0x11c0a10, C4<0>, C4<0>, C4<0>;
L_0x11bf3d0 .delay (10,10,10) L_0x11bf3d0/d;
L_0x11bf490/d .functor NAND 1, L_0x11be1d0, L_0x11bf3d0, C4<1>, C4<1>;
L_0x11bf490 .delay (20,20,20) L_0x11bf490/d;
L_0x11bf5a0/d .functor NOT 1, L_0x11bf490, C4<0>, C4<0>, C4<0>;
L_0x11bf5a0 .delay (10,10,10) L_0x11bf5a0/d;
L_0x11bf690/d .functor NOR 1, L_0x11bf5a0, L_0x11bf2c0, C4<0>, C4<0>;
L_0x11bf690 .delay (20,20,20) L_0x11bf690/d;
L_0x11bf830/d .functor NOT 1, L_0x11bf690, C4<0>, C4<0>, C4<0>;
L_0x11bf830 .delay (10,10,10) L_0x11bf830/d;
v0x10845e0_0 .net "and_in0ncom", 0 0, L_0x11bf5a0; 1 drivers
v0x10846a0_0 .net "and_in1com", 0 0, L_0x11bf2c0; 1 drivers
v0x1084740_0 .alias "in0", 0 0, v0x1089af0_0;
v0x10847e0_0 .alias "in1", 0 0, v0x1089c70_0;
v0x1084860_0 .net "nand_in0ncom", 0 0, L_0x11bf490; 1 drivers
v0x1084900_0 .net "nand_in1com", 0 0, L_0x11bf220; 1 drivers
v0x10849a0_0 .net "ncom", 0 0, L_0x11bf3d0; 1 drivers
v0x1084a40_0 .net "nor_wire", 0 0, L_0x11bf690; 1 drivers
v0x1084ae0_0 .alias "result", 0 0, v0x1085a40_0;
v0x1084b60_0 .alias "sel0", 0 0, v0x10857b0_0;
S_0x1083da0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1083580;
 .timescale 0 0;
L_0x11bf960/d .functor NAND 1, L_0x11bf830, L_0x11c0ab0, C4<1>, C4<1>;
L_0x11bf960 .delay (20,20,20) L_0x11bf960/d;
L_0x11bfab0/d .functor NOT 1, L_0x11bf960, C4<0>, C4<0>, C4<0>;
L_0x11bfab0 .delay (10,10,10) L_0x11bfab0/d;
L_0x11bfbe0/d .functor NOT 1, L_0x11c0ab0, C4<0>, C4<0>, C4<0>;
L_0x11bfbe0 .delay (10,10,10) L_0x11bfbe0/d;
L_0x11bfca0/d .functor NAND 1, L_0x11bf130, L_0x11bfbe0, C4<1>, C4<1>;
L_0x11bfca0 .delay (20,20,20) L_0x11bfca0/d;
L_0x11bfdf0/d .functor NOT 1, L_0x11bfca0, C4<0>, C4<0>, C4<0>;
L_0x11bfdf0 .delay (10,10,10) L_0x11bfdf0/d;
L_0x11bfee0/d .functor NOR 1, L_0x11bfdf0, L_0x11bfab0, C4<0>, C4<0>;
L_0x11bfee0 .delay (20,20,20) L_0x11bfee0/d;
L_0x11c0080/d .functor NOT 1, L_0x11bfee0, C4<0>, C4<0>, C4<0>;
L_0x11c0080 .delay (10,10,10) L_0x11c0080/d;
v0x1083e90_0 .net "and_in0ncom", 0 0, L_0x11bfdf0; 1 drivers
v0x1083f50_0 .net "and_in1com", 0 0, L_0x11bfab0; 1 drivers
v0x1083ff0_0 .alias "in0", 0 0, v0x1085960_0;
v0x1084090_0 .alias "in1", 0 0, v0x1085a40_0;
v0x1084110_0 .net "nand_in0ncom", 0 0, L_0x11bfca0; 1 drivers
v0x10841b0_0 .net "nand_in1com", 0 0, L_0x11bf960; 1 drivers
v0x1084250_0 .net "ncom", 0 0, L_0x11bfbe0; 1 drivers
v0x10842f0_0 .net "nor_wire", 0 0, L_0x11bfee0; 1 drivers
v0x1084390_0 .alias "result", 0 0, v0x1085ac0_0;
v0x1084410_0 .alias "sel0", 0 0, v0x1085830_0;
S_0x1083670 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1083580;
 .timescale 0 0;
L_0x11c01b0/d .functor NAND 1, C4<0>, L_0x11c0be0, C4<1>, C4<1>;
L_0x11c01b0 .delay (20,20,20) L_0x11c01b0/d;
L_0x11c0310/d .functor NOT 1, L_0x11c01b0, C4<0>, C4<0>, C4<0>;
L_0x11c0310 .delay (10,10,10) L_0x11c0310/d;
L_0x11c0440/d .functor NOT 1, L_0x11c0be0, C4<0>, C4<0>, C4<0>;
L_0x11c0440 .delay (10,10,10) L_0x11c0440/d;
L_0x11c0500/d .functor NAND 1, L_0x11c0080, L_0x11c0440, C4<1>, C4<1>;
L_0x11c0500 .delay (20,20,20) L_0x11c0500/d;
L_0x11c0650/d .functor NOT 1, L_0x11c0500, C4<0>, C4<0>, C4<0>;
L_0x11c0650 .delay (10,10,10) L_0x11c0650/d;
L_0x11c0740/d .functor NOR 1, L_0x11c0650, L_0x11c0310, C4<0>, C4<0>;
L_0x11c0740 .delay (20,20,20) L_0x11c0740/d;
L_0x11c08e0/d .functor NOT 1, L_0x11c0740, C4<0>, C4<0>, C4<0>;
L_0x11c08e0 .delay (10,10,10) L_0x11c08e0/d;
v0x1083760_0 .net "and_in0ncom", 0 0, L_0x11c0650; 1 drivers
v0x10837e0_0 .net "and_in1com", 0 0, L_0x11c0310; 1 drivers
v0x1083880_0 .alias "in0", 0 0, v0x1085ac0_0;
v0x1083920_0 .alias "in1", 0 0, v0x1085680_0;
v0x10839a0_0 .net "nand_in0ncom", 0 0, L_0x11c0500; 1 drivers
v0x1083a40_0 .net "nand_in1com", 0 0, L_0x11c01b0; 1 drivers
v0x1083b20_0 .net "ncom", 0 0, L_0x11c0440; 1 drivers
v0x1083bc0_0 .net "nor_wire", 0 0, L_0x11c0740; 1 drivers
v0x1083c60_0 .alias "result", 0 0, v0x1089890_0;
v0x1083d00_0 .alias "sel0", 0 0, v0x10858b0_0;
S_0x107c9b0 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x107b3a8 .param/l "i" 2 105, +C4<010111>;
S_0x107cae0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x107c9b0;
 .timescale 0 0;
L_0x11bba20/d .functor NOT 1, L_0x11c0f60, C4<0>, C4<0>, C4<0>;
L_0x11bba20 .delay (10,10,10) L_0x11bba20/d;
v0x1082860_0 .net "carryin", 0 0, L_0x11c1000; 1 drivers
v0x1082900_0 .net "carryout", 0 0, L_0x11c2a10; 1 drivers
v0x1082980_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1082a00_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1082a80_0 .net "notB", 0 0, L_0x11bba20; 1 drivers
v0x1082b00_0 .net "operandA", 0 0, L_0x11c0ec0; 1 drivers
v0x1082b80_0 .net "operandB", 0 0, L_0x11c0f60; 1 drivers
v0x1082c90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1082d10_0 .net "result", 0 0, L_0x11c6500; 1 drivers
v0x1082de0_0 .net "trueB", 0 0, L_0x11c1850; 1 drivers
v0x1082ec0_0 .net "wAddSub", 0 0, L_0x11c2370; 1 drivers
v0x1082fd0_0 .net "wNandAnd", 0 0, L_0x11c3ad0; 1 drivers
v0x1083150_0 .net "wNorOr", 0 0, L_0x11c4510; 1 drivers
v0x1083260_0 .net "wXor", 0 0, L_0x11c3070; 1 drivers
L_0x11c6630 .part v0x1125020_0, 0, 1;
L_0x11c66d0 .part v0x1125020_0, 1, 1;
L_0x11c6800 .part v0x1125020_0, 2, 1;
S_0x1082090 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x107cae0;
 .timescale 0 0;
L_0x11c1280/d .functor NAND 1, L_0x11bba20, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11c1280 .delay (20,20,20) L_0x11c1280/d;
L_0x11c1360/d .functor NOT 1, L_0x11c1280, C4<0>, C4<0>, C4<0>;
L_0x11c1360 .delay (10,10,10) L_0x11c1360/d;
L_0x11c1440/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11c1440 .delay (10,10,10) L_0x11c1440/d;
L_0x11c1500/d .functor NAND 1, L_0x11c0f60, L_0x11c1440, C4<1>, C4<1>;
L_0x11c1500 .delay (20,20,20) L_0x11c1500/d;
L_0x11c15c0/d .functor NOT 1, L_0x11c1500, C4<0>, C4<0>, C4<0>;
L_0x11c15c0 .delay (10,10,10) L_0x11c15c0/d;
L_0x11c16b0/d .functor NOR 1, L_0x11c15c0, L_0x11c1360, C4<0>, C4<0>;
L_0x11c16b0 .delay (20,20,20) L_0x11c16b0/d;
L_0x11c1850/d .functor NOT 1, L_0x11c16b0, C4<0>, C4<0>, C4<0>;
L_0x11c1850 .delay (10,10,10) L_0x11c1850/d;
v0x1082180_0 .net "and_in0ncom", 0 0, L_0x11c15c0; 1 drivers
v0x1082240_0 .net "and_in1com", 0 0, L_0x11c1360; 1 drivers
v0x10822e0_0 .alias "in0", 0 0, v0x1082b80_0;
v0x1082360_0 .alias "in1", 0 0, v0x1082a80_0;
v0x10823e0_0 .net "nand_in0ncom", 0 0, L_0x11c1500; 1 drivers
v0x1082480_0 .net "nand_in1com", 0 0, L_0x11c1280; 1 drivers
v0x1082520_0 .net "ncom", 0 0, L_0x11c1440; 1 drivers
v0x10825c0_0 .net "nor_wire", 0 0, L_0x11c16b0; 1 drivers
v0x10826b0_0 .alias "result", 0 0, v0x1082de0_0;
v0x1082780_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1080da0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x107cae0;
 .timescale 0 0;
L_0x11c2480/d .functor NAND 1, L_0x11c0ec0, L_0x11c1850, C4<1>, C4<1>;
L_0x11c2480 .delay (20,20,20) L_0x11c2480/d;
L_0x11c25f0/d .functor NOT 1, L_0x11c2480, C4<0>, C4<0>, C4<0>;
L_0x11c25f0 .delay (10,10,10) L_0x11c25f0/d;
L_0x11c2700/d .functor NAND 1, L_0x11c1000, L_0x11c1dd0, C4<1>, C4<1>;
L_0x11c2700 .delay (20,20,20) L_0x11c2700/d;
L_0x11c27c0/d .functor NOT 1, L_0x11c2700, C4<0>, C4<0>, C4<0>;
L_0x11c27c0 .delay (10,10,10) L_0x11c27c0/d;
L_0x11c28d0/d .functor NOR 1, L_0x11c27c0, L_0x11c25f0, C4<0>, C4<0>;
L_0x11c28d0 .delay (20,20,20) L_0x11c28d0/d;
L_0x11c2a10/d .functor NOT 1, L_0x11c28d0, C4<0>, C4<0>, C4<0>;
L_0x11c2a10 .delay (10,10,10) L_0x11c2a10/d;
v0x1081980_0 .alias "a", 0 0, v0x1082b00_0;
v0x1081a90_0 .net "and_ab", 0 0, L_0x11c25f0; 1 drivers
v0x1081b30_0 .net "and_xor_ab_c", 0 0, L_0x11c27c0; 1 drivers
v0x1081bd0_0 .alias "b", 0 0, v0x1082de0_0;
v0x1081c50_0 .alias "carryin", 0 0, v0x1082860_0;
v0x1081cd0_0 .alias "carryout", 0 0, v0x1082900_0;
v0x1081d90_0 .net "nand_ab", 0 0, L_0x11c2480; 1 drivers
v0x1081e10_0 .net "nand_xor_ab_c", 0 0, L_0x11c2700; 1 drivers
v0x1081e90_0 .net "nco", 0 0, L_0x11c28d0; 1 drivers
v0x1081f30_0 .alias "sum", 0 0, v0x1082ec0_0;
v0x1082010_0 .net "xor_ab", 0 0, L_0x11c1dd0; 1 drivers
S_0x1081430 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1080da0;
 .timescale 0 0;
L_0x11c19c0/d .functor NAND 1, L_0x11c0ec0, L_0x11c1850, C4<1>, C4<1>;
L_0x11c19c0 .delay (20,20,20) L_0x11c19c0/d;
L_0x11c1a80/d .functor NOR 1, L_0x11c0ec0, L_0x11c1850, C4<0>, C4<0>;
L_0x11c1a80 .delay (20,20,20) L_0x11c1a80/d;
L_0x11c1b60/d .functor NOT 1, L_0x11c1a80, C4<0>, C4<0>, C4<0>;
L_0x11c1b60 .delay (10,10,10) L_0x11c1b60/d;
L_0x11c1c70/d .functor NAND 1, L_0x11c1b60, L_0x11c19c0, C4<1>, C4<1>;
L_0x11c1c70 .delay (20,20,20) L_0x11c1c70/d;
L_0x11c1dd0/d .functor NOT 1, L_0x11c1c70, C4<0>, C4<0>, C4<0>;
L_0x11c1dd0 .delay (10,10,10) L_0x11c1dd0/d;
v0x1081520_0 .alias "a", 0 0, v0x1082b00_0;
v0x10815c0_0 .alias "b", 0 0, v0x1082de0_0;
v0x1081660_0 .net "nand_ab", 0 0, L_0x11c19c0; 1 drivers
v0x1081700_0 .net "nor_ab", 0 0, L_0x11c1a80; 1 drivers
v0x1081780_0 .net "nxor_ab", 0 0, L_0x11c1c70; 1 drivers
v0x1081820_0 .net "or_ab", 0 0, L_0x11c1b60; 1 drivers
v0x1081900_0 .alias "result", 0 0, v0x1082010_0;
S_0x1080e90 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1080da0;
 .timescale 0 0;
L_0x11c1ee0/d .functor NAND 1, L_0x11c1dd0, L_0x11c1000, C4<1>, C4<1>;
L_0x11c1ee0 .delay (20,20,20) L_0x11c1ee0/d;
L_0x11c2030/d .functor NOR 1, L_0x11c1dd0, L_0x11c1000, C4<0>, C4<0>;
L_0x11c2030 .delay (20,20,20) L_0x11c2030/d;
L_0x11c21a0/d .functor NOT 1, L_0x11c2030, C4<0>, C4<0>, C4<0>;
L_0x11c21a0 .delay (10,10,10) L_0x11c21a0/d;
L_0x11c2260/d .functor NAND 1, L_0x11c21a0, L_0x11c1ee0, C4<1>, C4<1>;
L_0x11c2260 .delay (20,20,20) L_0x11c2260/d;
L_0x11c2370/d .functor NOT 1, L_0x11c2260, C4<0>, C4<0>, C4<0>;
L_0x11c2370 .delay (10,10,10) L_0x11c2370/d;
v0x1080f80_0 .alias "a", 0 0, v0x1082010_0;
v0x1081020_0 .alias "b", 0 0, v0x1082860_0;
v0x10810c0_0 .net "nand_ab", 0 0, L_0x11c1ee0; 1 drivers
v0x1081160_0 .net "nor_ab", 0 0, L_0x11c2030; 1 drivers
v0x10811e0_0 .net "nxor_ab", 0 0, L_0x11c2260; 1 drivers
v0x1081280_0 .net "or_ab", 0 0, L_0x11c21a0; 1 drivers
v0x1081360_0 .alias "result", 0 0, v0x1082ec0_0;
S_0x1080850 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x107cae0;
 .timescale 0 0;
L_0x11c2bd0/d .functor NAND 1, L_0x11c0ec0, L_0x11c0f60, C4<1>, C4<1>;
L_0x11c2bd0 .delay (20,20,20) L_0x11c2bd0/d;
L_0x11c2c90/d .functor NOR 1, L_0x11c0ec0, L_0x11c0f60, C4<0>, C4<0>;
L_0x11c2c90 .delay (20,20,20) L_0x11c2c90/d;
L_0x11c2e20/d .functor NOT 1, L_0x11c2c90, C4<0>, C4<0>, C4<0>;
L_0x11c2e20 .delay (10,10,10) L_0x11c2e20/d;
L_0x11c2f10/d .functor NAND 1, L_0x11c2e20, L_0x11c2bd0, C4<1>, C4<1>;
L_0x11c2f10 .delay (20,20,20) L_0x11c2f10/d;
L_0x11c3070/d .functor NOT 1, L_0x11c2f10, C4<0>, C4<0>, C4<0>;
L_0x11c3070 .delay (10,10,10) L_0x11c3070/d;
v0x1080940_0 .alias "a", 0 0, v0x1082b00_0;
v0x10809c0_0 .alias "b", 0 0, v0x1082b80_0;
v0x1080a90_0 .net "nand_ab", 0 0, L_0x11c2bd0; 1 drivers
v0x1080b10_0 .net "nor_ab", 0 0, L_0x11c2c90; 1 drivers
v0x1080b90_0 .net "nxor_ab", 0 0, L_0x11c2f10; 1 drivers
v0x1080c10_0 .net "or_ab", 0 0, L_0x11c2e20; 1 drivers
v0x1080cd0_0 .alias "result", 0 0, v0x1083260_0;
S_0x107fc60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x107cae0;
 .timescale 0 0;
L_0x11c31c0/d .functor NAND 1, L_0x11c0ec0, L_0x11c0f60, C4<1>, C4<1>;
L_0x11c31c0 .delay (20,20,20) L_0x11c31c0/d;
L_0x11c32f0/d .functor NOT 1, L_0x11c31c0, C4<0>, C4<0>, C4<0>;
L_0x11c32f0 .delay (10,10,10) L_0x11c32f0/d;
v0x10804d0_0 .alias "a", 0 0, v0x1082b00_0;
v0x1080570_0 .net "and_ab", 0 0, L_0x11c32f0; 1 drivers
v0x10805f0_0 .alias "b", 0 0, v0x1082b80_0;
v0x1080670_0 .net "nand_ab", 0 0, L_0x11c31c0; 1 drivers
v0x1080750_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10807d0_0 .alias "result", 0 0, v0x1082fd0_0;
S_0x107fd50 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x107fc60;
 .timescale 0 0;
L_0x11c3440/d .functor NAND 1, L_0x11c32f0, v0x10be850_0, C4<1>, C4<1>;
L_0x11c3440 .delay (20,20,20) L_0x11c3440/d;
L_0x11c3500/d .functor NOT 1, L_0x11c3440, C4<0>, C4<0>, C4<0>;
L_0x11c3500 .delay (10,10,10) L_0x11c3500/d;
L_0x11c3630/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11c3630 .delay (10,10,10) L_0x11c3630/d;
L_0x11c36f0/d .functor NAND 1, L_0x11c31c0, L_0x11c3630, C4<1>, C4<1>;
L_0x11c36f0 .delay (20,20,20) L_0x11c36f0/d;
L_0x11c3840/d .functor NOT 1, L_0x11c36f0, C4<0>, C4<0>, C4<0>;
L_0x11c3840 .delay (10,10,10) L_0x11c3840/d;
L_0x11c3930/d .functor NOR 1, L_0x11c3840, L_0x11c3500, C4<0>, C4<0>;
L_0x11c3930 .delay (20,20,20) L_0x11c3930/d;
L_0x11c3ad0/d .functor NOT 1, L_0x11c3930, C4<0>, C4<0>, C4<0>;
L_0x11c3ad0 .delay (10,10,10) L_0x11c3ad0/d;
v0x107fe40_0 .net "and_in0ncom", 0 0, L_0x11c3840; 1 drivers
v0x107fec0_0 .net "and_in1com", 0 0, L_0x11c3500; 1 drivers
v0x107ff40_0 .alias "in0", 0 0, v0x1080670_0;
v0x107ffe0_0 .alias "in1", 0 0, v0x1080570_0;
v0x1080060_0 .net "nand_in0ncom", 0 0, L_0x11c36f0; 1 drivers
v0x1080100_0 .net "nand_in1com", 0 0, L_0x11c3440; 1 drivers
v0x10801e0_0 .net "ncom", 0 0, L_0x11c3630; 1 drivers
v0x1080280_0 .net "nor_wire", 0 0, L_0x11c3930; 1 drivers
v0x1080320_0 .alias "result", 0 0, v0x1082fd0_0;
v0x10803f0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x107f1c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x107cae0;
 .timescale 0 0;
L_0x11c3c00/d .functor NOR 1, L_0x11c0ec0, L_0x11c0f60, C4<0>, C4<0>;
L_0x11c3c00 .delay (20,20,20) L_0x11c3c00/d;
L_0x11c3d30/d .functor NOT 1, L_0x11c3c00, C4<0>, C4<0>, C4<0>;
L_0x11c3d30 .delay (10,10,10) L_0x11c3d30/d;
v0x107f940_0 .alias "a", 0 0, v0x1082b00_0;
v0x107f9c0_0 .alias "b", 0 0, v0x1082b80_0;
v0x107fa60_0 .net "nor_ab", 0 0, L_0x11c3c00; 1 drivers
v0x107fae0_0 .net "or_ab", 0 0, L_0x11c3d30; 1 drivers
v0x107fb60_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x107fbe0_0 .alias "result", 0 0, v0x1083150_0;
S_0x107f2b0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x107f1c0;
 .timescale 0 0;
L_0x11c3e80/d .functor NAND 1, L_0x11c3d30, v0x10be850_0, C4<1>, C4<1>;
L_0x11c3e80 .delay (20,20,20) L_0x11c3e80/d;
L_0x11c3f40/d .functor NOT 1, L_0x11c3e80, C4<0>, C4<0>, C4<0>;
L_0x11c3f40 .delay (10,10,10) L_0x11c3f40/d;
L_0x11c4070/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11c4070 .delay (10,10,10) L_0x11c4070/d;
L_0x11c4130/d .functor NAND 1, L_0x11c3c00, L_0x11c4070, C4<1>, C4<1>;
L_0x11c4130 .delay (20,20,20) L_0x11c4130/d;
L_0x11c4280/d .functor NOT 1, L_0x11c4130, C4<0>, C4<0>, C4<0>;
L_0x11c4280 .delay (10,10,10) L_0x11c4280/d;
L_0x11c4370/d .functor NOR 1, L_0x11c4280, L_0x11c3f40, C4<0>, C4<0>;
L_0x11c4370 .delay (20,20,20) L_0x11c4370/d;
L_0x11c4510/d .functor NOT 1, L_0x11c4370, C4<0>, C4<0>, C4<0>;
L_0x11c4510 .delay (10,10,10) L_0x11c4510/d;
v0x107f3a0_0 .net "and_in0ncom", 0 0, L_0x11c4280; 1 drivers
v0x107f420_0 .net "and_in1com", 0 0, L_0x11c3f40; 1 drivers
v0x107f4a0_0 .alias "in0", 0 0, v0x107fa60_0;
v0x107f520_0 .alias "in1", 0 0, v0x107fae0_0;
v0x107f5a0_0 .net "nand_in0ncom", 0 0, L_0x11c4130; 1 drivers
v0x107f620_0 .net "nand_in1com", 0 0, L_0x11c3e80; 1 drivers
v0x107f6a0_0 .net "ncom", 0 0, L_0x11c4070; 1 drivers
v0x107f720_0 .net "nor_wire", 0 0, L_0x11c4370; 1 drivers
v0x107f7f0_0 .alias "result", 0 0, v0x1083150_0;
v0x107f8c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x107cbd0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x107cae0;
 .timescale 0 0;
v0x107ea10_0 .alias "in0", 0 0, v0x1082ec0_0;
v0x107eac0_0 .alias "in1", 0 0, v0x1083260_0;
v0x107eb70_0 .alias "in2", 0 0, v0x1082fd0_0;
v0x107ec20_0 .alias "in3", 0 0, v0x1083150_0;
v0x107ed00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x107edb0_0 .alias "result", 0 0, v0x1082d10_0;
v0x107ee30_0 .net "sel0", 0 0, L_0x11c6630; 1 drivers
v0x107eeb0_0 .net "sel1", 0 0, L_0x11c66d0; 1 drivers
v0x107ef30_0 .net "sel2", 0 0, L_0x11c6800; 1 drivers
v0x107efe0_0 .net "w0", 0 0, L_0x11c4cd0; 1 drivers
v0x107f0c0_0 .net "w1", 0 0, L_0x11c5450; 1 drivers
v0x107f140_0 .net "w2", 0 0, L_0x11c5ca0; 1 drivers
S_0x107e290 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x107cbd0;
 .timescale 0 0;
L_0x11c4640/d .functor NAND 1, L_0x11c3070, L_0x11c6630, C4<1>, C4<1>;
L_0x11c4640 .delay (20,20,20) L_0x11c4640/d;
L_0x11c4700/d .functor NOT 1, L_0x11c4640, C4<0>, C4<0>, C4<0>;
L_0x11c4700 .delay (10,10,10) L_0x11c4700/d;
L_0x11c4830/d .functor NOT 1, L_0x11c6630, C4<0>, C4<0>, C4<0>;
L_0x11c4830 .delay (10,10,10) L_0x11c4830/d;
L_0x11c4980/d .functor NAND 1, L_0x11c2370, L_0x11c4830, C4<1>, C4<1>;
L_0x11c4980 .delay (20,20,20) L_0x11c4980/d;
L_0x11c4a40/d .functor NOT 1, L_0x11c4980, C4<0>, C4<0>, C4<0>;
L_0x11c4a40 .delay (10,10,10) L_0x11c4a40/d;
L_0x11c4b30/d .functor NOR 1, L_0x11c4a40, L_0x11c4700, C4<0>, C4<0>;
L_0x11c4b30 .delay (20,20,20) L_0x11c4b30/d;
L_0x11c4cd0/d .functor NOT 1, L_0x11c4b30, C4<0>, C4<0>, C4<0>;
L_0x11c4cd0 .delay (10,10,10) L_0x11c4cd0/d;
v0x107e380_0 .net "and_in0ncom", 0 0, L_0x11c4a40; 1 drivers
v0x107e440_0 .net "and_in1com", 0 0, L_0x11c4700; 1 drivers
v0x107e4e0_0 .alias "in0", 0 0, v0x1082ec0_0;
v0x107e580_0 .alias "in1", 0 0, v0x1083260_0;
v0x107e600_0 .net "nand_in0ncom", 0 0, L_0x11c4980; 1 drivers
v0x107e6a0_0 .net "nand_in1com", 0 0, L_0x11c4640; 1 drivers
v0x107e740_0 .net "ncom", 0 0, L_0x11c4830; 1 drivers
v0x107e7e0_0 .net "nor_wire", 0 0, L_0x11c4b30; 1 drivers
v0x107e880_0 .alias "result", 0 0, v0x107efe0_0;
v0x107e900_0 .alias "sel0", 0 0, v0x107ee30_0;
S_0x107db40 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x107cbd0;
 .timescale 0 0;
L_0x11c4e00/d .functor NAND 1, L_0x11c4510, L_0x11c6630, C4<1>, C4<1>;
L_0x11c4e00 .delay (20,20,20) L_0x11c4e00/d;
L_0x11c4ec0/d .functor NOT 1, L_0x11c4e00, C4<0>, C4<0>, C4<0>;
L_0x11c4ec0 .delay (10,10,10) L_0x11c4ec0/d;
L_0x11c4ff0/d .functor NOT 1, L_0x11c6630, C4<0>, C4<0>, C4<0>;
L_0x11c4ff0 .delay (10,10,10) L_0x11c4ff0/d;
L_0x11c50b0/d .functor NAND 1, L_0x11c3ad0, L_0x11c4ff0, C4<1>, C4<1>;
L_0x11c50b0 .delay (20,20,20) L_0x11c50b0/d;
L_0x11c51c0/d .functor NOT 1, L_0x11c50b0, C4<0>, C4<0>, C4<0>;
L_0x11c51c0 .delay (10,10,10) L_0x11c51c0/d;
L_0x11c52b0/d .functor NOR 1, L_0x11c51c0, L_0x11c4ec0, C4<0>, C4<0>;
L_0x11c52b0 .delay (20,20,20) L_0x11c52b0/d;
L_0x11c5450/d .functor NOT 1, L_0x11c52b0, C4<0>, C4<0>, C4<0>;
L_0x11c5450 .delay (10,10,10) L_0x11c5450/d;
v0x107dc30_0 .net "and_in0ncom", 0 0, L_0x11c51c0; 1 drivers
v0x107dcf0_0 .net "and_in1com", 0 0, L_0x11c4ec0; 1 drivers
v0x107dd90_0 .alias "in0", 0 0, v0x1082fd0_0;
v0x107de30_0 .alias "in1", 0 0, v0x1083150_0;
v0x107deb0_0 .net "nand_in0ncom", 0 0, L_0x11c50b0; 1 drivers
v0x107df50_0 .net "nand_in1com", 0 0, L_0x11c4e00; 1 drivers
v0x107dff0_0 .net "ncom", 0 0, L_0x11c4ff0; 1 drivers
v0x107e090_0 .net "nor_wire", 0 0, L_0x11c52b0; 1 drivers
v0x107e130_0 .alias "result", 0 0, v0x107f0c0_0;
v0x107e1b0_0 .alias "sel0", 0 0, v0x107ee30_0;
S_0x107d3f0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x107cbd0;
 .timescale 0 0;
L_0x11c5580/d .functor NAND 1, L_0x11c5450, L_0x11c66d0, C4<1>, C4<1>;
L_0x11c5580 .delay (20,20,20) L_0x11c5580/d;
L_0x11c56d0/d .functor NOT 1, L_0x11c5580, C4<0>, C4<0>, C4<0>;
L_0x11c56d0 .delay (10,10,10) L_0x11c56d0/d;
L_0x11c5800/d .functor NOT 1, L_0x11c66d0, C4<0>, C4<0>, C4<0>;
L_0x11c5800 .delay (10,10,10) L_0x11c5800/d;
L_0x11c58c0/d .functor NAND 1, L_0x11c4cd0, L_0x11c5800, C4<1>, C4<1>;
L_0x11c58c0 .delay (20,20,20) L_0x11c58c0/d;
L_0x11c5a10/d .functor NOT 1, L_0x11c58c0, C4<0>, C4<0>, C4<0>;
L_0x11c5a10 .delay (10,10,10) L_0x11c5a10/d;
L_0x11c5b00/d .functor NOR 1, L_0x11c5a10, L_0x11c56d0, C4<0>, C4<0>;
L_0x11c5b00 .delay (20,20,20) L_0x11c5b00/d;
L_0x11c5ca0/d .functor NOT 1, L_0x11c5b00, C4<0>, C4<0>, C4<0>;
L_0x11c5ca0 .delay (10,10,10) L_0x11c5ca0/d;
v0x107d4e0_0 .net "and_in0ncom", 0 0, L_0x11c5a10; 1 drivers
v0x107d5a0_0 .net "and_in1com", 0 0, L_0x11c56d0; 1 drivers
v0x107d640_0 .alias "in0", 0 0, v0x107efe0_0;
v0x107d6e0_0 .alias "in1", 0 0, v0x107f0c0_0;
v0x107d760_0 .net "nand_in0ncom", 0 0, L_0x11c58c0; 1 drivers
v0x107d800_0 .net "nand_in1com", 0 0, L_0x11c5580; 1 drivers
v0x107d8a0_0 .net "ncom", 0 0, L_0x11c5800; 1 drivers
v0x107d940_0 .net "nor_wire", 0 0, L_0x11c5b00; 1 drivers
v0x107d9e0_0 .alias "result", 0 0, v0x107f140_0;
v0x107da60_0 .alias "sel0", 0 0, v0x107eeb0_0;
S_0x107ccc0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x107cbd0;
 .timescale 0 0;
L_0x11c5dd0/d .functor NAND 1, C4<0>, L_0x11c6800, C4<1>, C4<1>;
L_0x11c5dd0 .delay (20,20,20) L_0x11c5dd0/d;
L_0x11c5f30/d .functor NOT 1, L_0x11c5dd0, C4<0>, C4<0>, C4<0>;
L_0x11c5f30 .delay (10,10,10) L_0x11c5f30/d;
L_0x11c6060/d .functor NOT 1, L_0x11c6800, C4<0>, C4<0>, C4<0>;
L_0x11c6060 .delay (10,10,10) L_0x11c6060/d;
L_0x11c6120/d .functor NAND 1, L_0x11c5ca0, L_0x11c6060, C4<1>, C4<1>;
L_0x11c6120 .delay (20,20,20) L_0x11c6120/d;
L_0x11c6270/d .functor NOT 1, L_0x11c6120, C4<0>, C4<0>, C4<0>;
L_0x11c6270 .delay (10,10,10) L_0x11c6270/d;
L_0x11c6360/d .functor NOR 1, L_0x11c6270, L_0x11c5f30, C4<0>, C4<0>;
L_0x11c6360 .delay (20,20,20) L_0x11c6360/d;
L_0x11c6500/d .functor NOT 1, L_0x11c6360, C4<0>, C4<0>, C4<0>;
L_0x11c6500 .delay (10,10,10) L_0x11c6500/d;
v0x107cdb0_0 .net "and_in0ncom", 0 0, L_0x11c6270; 1 drivers
v0x107ce30_0 .net "and_in1com", 0 0, L_0x11c5f30; 1 drivers
v0x107ced0_0 .alias "in0", 0 0, v0x107f140_0;
v0x107cf70_0 .alias "in1", 0 0, v0x107ed00_0;
v0x107cff0_0 .net "nand_in0ncom", 0 0, L_0x11c6120; 1 drivers
v0x107d090_0 .net "nand_in1com", 0 0, L_0x11c5dd0; 1 drivers
v0x107d170_0 .net "ncom", 0 0, L_0x11c6060; 1 drivers
v0x107d210_0 .net "nor_wire", 0 0, L_0x11c6360; 1 drivers
v0x107d2b0_0 .alias "result", 0 0, v0x1082d10_0;
v0x107d350_0 .alias "sel0", 0 0, v0x107ef30_0;
S_0x1075e30 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1074808 .param/l "i" 2 105, +C4<011000>;
S_0x1075f60 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1075e30;
 .timescale 0 0;
L_0x11c10a0/d .functor NOT 1, L_0x11c6c80, C4<0>, C4<0>, C4<0>;
L_0x11c10a0 .delay (10,10,10) L_0x11c10a0/d;
v0x107beb0_0 .net "carryin", 0 0, L_0x11c6d20; 1 drivers
v0x107bf50_0 .net "carryout", 0 0, L_0x11c85d0; 1 drivers
v0x107bfd0_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x107c050_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x107c0d0_0 .net "notB", 0 0, L_0x11c10a0; 1 drivers
v0x107c150_0 .net "operandA", 0 0, L_0x11c6be0; 1 drivers
v0x107c1d0_0 .net "operandB", 0 0, L_0x11c6c80; 1 drivers
v0x107c2e0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x107c360_0 .net "result", 0 0, L_0x11cce40; 1 drivers
v0x107c430_0 .net "trueB", 0 0, L_0x11c7410; 1 drivers
v0x107c510_0 .net "wAddSub", 0 0, L_0x11c7f30; 1 drivers
v0x107c620_0 .net "wNandAnd", 0 0, L_0x11c9690; 1 drivers
v0x107c7a0_0 .net "wNorOr", 0 0, L_0x10f8120; 1 drivers
v0x107c8b0_0 .net "wXor", 0 0, L_0x11c8c30; 1 drivers
L_0x11ccf70 .part v0x1125020_0, 0, 1;
L_0x11cd010 .part v0x1125020_0, 1, 1;
L_0x11cd140 .part v0x1125020_0, 2, 1;
S_0x107b6e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1075f60;
 .timescale 0 0;
L_0x11c11a0/d .functor NAND 1, L_0x11c10a0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11c11a0 .delay (20,20,20) L_0x11c11a0/d;
L_0x11c6f20/d .functor NOT 1, L_0x11c11a0, C4<0>, C4<0>, C4<0>;
L_0x11c6f20 .delay (10,10,10) L_0x11c6f20/d;
L_0x11c7000/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11c7000 .delay (10,10,10) L_0x11c7000/d;
L_0x11c70c0/d .functor NAND 1, L_0x11c6c80, L_0x11c7000, C4<1>, C4<1>;
L_0x11c70c0 .delay (20,20,20) L_0x11c70c0/d;
L_0x11c7180/d .functor NOT 1, L_0x11c70c0, C4<0>, C4<0>, C4<0>;
L_0x11c7180 .delay (10,10,10) L_0x11c7180/d;
L_0x11c7270/d .functor NOR 1, L_0x11c7180, L_0x11c6f20, C4<0>, C4<0>;
L_0x11c7270 .delay (20,20,20) L_0x11c7270/d;
L_0x11c7410/d .functor NOT 1, L_0x11c7270, C4<0>, C4<0>, C4<0>;
L_0x11c7410 .delay (10,10,10) L_0x11c7410/d;
v0x107b7d0_0 .net "and_in0ncom", 0 0, L_0x11c7180; 1 drivers
v0x107b890_0 .net "and_in1com", 0 0, L_0x11c6f20; 1 drivers
v0x107b930_0 .alias "in0", 0 0, v0x107c1d0_0;
v0x107b9b0_0 .alias "in1", 0 0, v0x107c0d0_0;
v0x107ba30_0 .net "nand_in0ncom", 0 0, L_0x11c70c0; 1 drivers
v0x107bad0_0 .net "nand_in1com", 0 0, L_0x11c11a0; 1 drivers
v0x107bb70_0 .net "ncom", 0 0, L_0x11c7000; 1 drivers
v0x107bc10_0 .net "nor_wire", 0 0, L_0x11c7270; 1 drivers
v0x107bd00_0 .alias "result", 0 0, v0x107c430_0;
v0x107bdd0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x107a430 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1075f60;
 .timescale 0 0;
L_0x11c8040/d .functor NAND 1, L_0x11c6be0, L_0x11c7410, C4<1>, C4<1>;
L_0x11c8040 .delay (20,20,20) L_0x11c8040/d;
L_0x11c81b0/d .functor NOT 1, L_0x11c8040, C4<0>, C4<0>, C4<0>;
L_0x11c81b0 .delay (10,10,10) L_0x11c81b0/d;
L_0x11c82c0/d .functor NAND 1, L_0x11c6d20, L_0x11c7990, C4<1>, C4<1>;
L_0x11c82c0 .delay (20,20,20) L_0x11c82c0/d;
L_0x11c8380/d .functor NOT 1, L_0x11c82c0, C4<0>, C4<0>, C4<0>;
L_0x11c8380 .delay (10,10,10) L_0x11c8380/d;
L_0x11c8490/d .functor NOR 1, L_0x11c8380, L_0x11c81b0, C4<0>, C4<0>;
L_0x11c8490 .delay (20,20,20) L_0x11c8490/d;
L_0x11c85d0/d .functor NOT 1, L_0x11c8490, C4<0>, C4<0>, C4<0>;
L_0x11c85d0 .delay (10,10,10) L_0x11c85d0/d;
v0x107afd0_0 .alias "a", 0 0, v0x107c150_0;
v0x107b0e0_0 .net "and_ab", 0 0, L_0x11c81b0; 1 drivers
v0x107b180_0 .net "and_xor_ab_c", 0 0, L_0x11c8380; 1 drivers
v0x107b220_0 .alias "b", 0 0, v0x107c430_0;
v0x107b2a0_0 .alias "carryin", 0 0, v0x107beb0_0;
v0x107b320_0 .alias "carryout", 0 0, v0x107bf50_0;
v0x107b3e0_0 .net "nand_ab", 0 0, L_0x11c8040; 1 drivers
v0x107b460_0 .net "nand_xor_ab_c", 0 0, L_0x11c82c0; 1 drivers
v0x107b4e0_0 .net "nco", 0 0, L_0x11c8490; 1 drivers
v0x107b580_0 .alias "sum", 0 0, v0x107c510_0;
v0x107b660_0 .net "xor_ab", 0 0, L_0x11c7990; 1 drivers
S_0x107aa80 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x107a430;
 .timescale 0 0;
L_0x11c7580/d .functor NAND 1, L_0x11c6be0, L_0x11c7410, C4<1>, C4<1>;
L_0x11c7580 .delay (20,20,20) L_0x11c7580/d;
L_0x11c7640/d .functor NOR 1, L_0x11c6be0, L_0x11c7410, C4<0>, C4<0>;
L_0x11c7640 .delay (20,20,20) L_0x11c7640/d;
L_0x11c7720/d .functor NOT 1, L_0x11c7640, C4<0>, C4<0>, C4<0>;
L_0x11c7720 .delay (10,10,10) L_0x11c7720/d;
L_0x11c7830/d .functor NAND 1, L_0x11c7720, L_0x11c7580, C4<1>, C4<1>;
L_0x11c7830 .delay (20,20,20) L_0x11c7830/d;
L_0x11c7990/d .functor NOT 1, L_0x11c7830, C4<0>, C4<0>, C4<0>;
L_0x11c7990 .delay (10,10,10) L_0x11c7990/d;
v0x107ab70_0 .alias "a", 0 0, v0x107c150_0;
v0x107ac10_0 .alias "b", 0 0, v0x107c430_0;
v0x107acb0_0 .net "nand_ab", 0 0, L_0x11c7580; 1 drivers
v0x107ad50_0 .net "nor_ab", 0 0, L_0x11c7640; 1 drivers
v0x107add0_0 .net "nxor_ab", 0 0, L_0x11c7830; 1 drivers
v0x107ae70_0 .net "or_ab", 0 0, L_0x11c7720; 1 drivers
v0x107af50_0 .alias "result", 0 0, v0x107b660_0;
S_0x107a520 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x107a430;
 .timescale 0 0;
L_0x11c7aa0/d .functor NAND 1, L_0x11c7990, L_0x11c6d20, C4<1>, C4<1>;
L_0x11c7aa0 .delay (20,20,20) L_0x11c7aa0/d;
L_0x11c7bf0/d .functor NOR 1, L_0x11c7990, L_0x11c6d20, C4<0>, C4<0>;
L_0x11c7bf0 .delay (20,20,20) L_0x11c7bf0/d;
L_0x11c7d60/d .functor NOT 1, L_0x11c7bf0, C4<0>, C4<0>, C4<0>;
L_0x11c7d60 .delay (10,10,10) L_0x11c7d60/d;
L_0x11c7e20/d .functor NAND 1, L_0x11c7d60, L_0x11c7aa0, C4<1>, C4<1>;
L_0x11c7e20 .delay (20,20,20) L_0x11c7e20/d;
L_0x11c7f30/d .functor NOT 1, L_0x11c7e20, C4<0>, C4<0>, C4<0>;
L_0x11c7f30 .delay (10,10,10) L_0x11c7f30/d;
v0x107a610_0 .alias "a", 0 0, v0x107b660_0;
v0x107a690_0 .alias "b", 0 0, v0x107beb0_0;
v0x107a710_0 .net "nand_ab", 0 0, L_0x11c7aa0; 1 drivers
v0x107a7b0_0 .net "nor_ab", 0 0, L_0x11c7bf0; 1 drivers
v0x107a830_0 .net "nxor_ab", 0 0, L_0x11c7e20; 1 drivers
v0x107a8d0_0 .net "or_ab", 0 0, L_0x11c7d60; 1 drivers
v0x107a9b0_0 .alias "result", 0 0, v0x107c510_0;
S_0x1079ee0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1075f60;
 .timescale 0 0;
L_0x11c8790/d .functor NAND 1, L_0x11c6be0, L_0x11c6c80, C4<1>, C4<1>;
L_0x11c8790 .delay (20,20,20) L_0x11c8790/d;
L_0x11c8850/d .functor NOR 1, L_0x11c6be0, L_0x11c6c80, C4<0>, C4<0>;
L_0x11c8850 .delay (20,20,20) L_0x11c8850/d;
L_0x11c89e0/d .functor NOT 1, L_0x11c8850, C4<0>, C4<0>, C4<0>;
L_0x11c89e0 .delay (10,10,10) L_0x11c89e0/d;
L_0x11c8ad0/d .functor NAND 1, L_0x11c89e0, L_0x11c8790, C4<1>, C4<1>;
L_0x11c8ad0 .delay (20,20,20) L_0x11c8ad0/d;
L_0x11c8c30/d .functor NOT 1, L_0x11c8ad0, C4<0>, C4<0>, C4<0>;
L_0x11c8c30 .delay (10,10,10) L_0x11c8c30/d;
v0x1079fd0_0 .alias "a", 0 0, v0x107c150_0;
v0x107a050_0 .alias "b", 0 0, v0x107c1d0_0;
v0x107a120_0 .net "nand_ab", 0 0, L_0x11c8790; 1 drivers
v0x107a1a0_0 .net "nor_ab", 0 0, L_0x11c8850; 1 drivers
v0x107a220_0 .net "nxor_ab", 0 0, L_0x11c8ad0; 1 drivers
v0x107a2a0_0 .net "or_ab", 0 0, L_0x11c89e0; 1 drivers
v0x107a360_0 .alias "result", 0 0, v0x107c8b0_0;
S_0x10790e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1075f60;
 .timescale 0 0;
L_0x11c8d80/d .functor NAND 1, L_0x11c6be0, L_0x11c6c80, C4<1>, C4<1>;
L_0x11c8d80 .delay (20,20,20) L_0x11c8d80/d;
L_0x11c8eb0/d .functor NOT 1, L_0x11c8d80, C4<0>, C4<0>, C4<0>;
L_0x11c8eb0 .delay (10,10,10) L_0x11c8eb0/d;
v0x10651d0_0 .alias "a", 0 0, v0x107c150_0;
v0x1065270_0 .net "and_ab", 0 0, L_0x11c8eb0; 1 drivers
v0x10652f0_0 .alias "b", 0 0, v0x107c1d0_0;
v0x1079d60_0 .net "nand_ab", 0 0, L_0x11c8d80; 1 drivers
v0x1079de0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1079e60_0 .alias "result", 0 0, v0x107c620_0;
S_0x10791d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10790e0;
 .timescale 0 0;
L_0x11c9000/d .functor NAND 1, L_0x11c8eb0, v0x10be850_0, C4<1>, C4<1>;
L_0x11c9000 .delay (20,20,20) L_0x11c9000/d;
L_0x11c90c0/d .functor NOT 1, L_0x11c9000, C4<0>, C4<0>, C4<0>;
L_0x11c90c0 .delay (10,10,10) L_0x11c90c0/d;
L_0x11c91f0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11c91f0 .delay (10,10,10) L_0x11c91f0/d;
L_0x11c92b0/d .functor NAND 1, L_0x11c8d80, L_0x11c91f0, C4<1>, C4<1>;
L_0x11c92b0 .delay (20,20,20) L_0x11c92b0/d;
L_0x11c9400/d .functor NOT 1, L_0x11c92b0, C4<0>, C4<0>, C4<0>;
L_0x11c9400 .delay (10,10,10) L_0x11c9400/d;
L_0x11c94f0/d .functor NOR 1, L_0x11c9400, L_0x11c90c0, C4<0>, C4<0>;
L_0x11c94f0 .delay (20,20,20) L_0x11c94f0/d;
L_0x11c9690/d .functor NOT 1, L_0x11c94f0, C4<0>, C4<0>, C4<0>;
L_0x11c9690 .delay (10,10,10) L_0x11c9690/d;
v0x10792c0_0 .net "and_in0ncom", 0 0, L_0x11c9400; 1 drivers
v0x1079340_0 .net "and_in1com", 0 0, L_0x11c90c0; 1 drivers
v0x10793c0_0 .alias "in0", 0 0, v0x1079d60_0;
v0x1079460_0 .alias "in1", 0 0, v0x1065270_0;
v0x10794e0_0 .net "nand_in0ncom", 0 0, L_0x11c92b0; 1 drivers
v0x1079580_0 .net "nand_in1com", 0 0, L_0x11c9000; 1 drivers
v0x1079660_0 .net "ncom", 0 0, L_0x11c91f0; 1 drivers
v0x1079700_0 .net "nor_wire", 0 0, L_0x11c94f0; 1 drivers
v0x10797a0_0 .alias "result", 0 0, v0x107c620_0;
v0x1079870_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1078640 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1075f60;
 .timescale 0 0;
L_0x11c97c0/d .functor NOR 1, L_0x11c6be0, L_0x11c6c80, C4<0>, C4<0>;
L_0x11c97c0 .delay (20,20,20) L_0x11c97c0/d;
L_0x11c98f0/d .functor NOT 1, L_0x11c97c0, C4<0>, C4<0>, C4<0>;
L_0x11c98f0 .delay (10,10,10) L_0x11c98f0/d;
v0x1078dc0_0 .alias "a", 0 0, v0x107c150_0;
v0x1078e40_0 .alias "b", 0 0, v0x107c1d0_0;
v0x1078ee0_0 .net "nor_ab", 0 0, L_0x11c97c0; 1 drivers
v0x1078f60_0 .net "or_ab", 0 0, L_0x11c98f0; 1 drivers
v0x1078fe0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1079060_0 .alias "result", 0 0, v0x107c7a0_0;
S_0x1078730 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1078640;
 .timescale 0 0;
L_0x11c9a40/d .functor NAND 1, L_0x11c98f0, v0x10be850_0, C4<1>, C4<1>;
L_0x11c9a40 .delay (20,20,20) L_0x11c9a40/d;
L_0x10806f0/d .functor NOT 1, L_0x11c9a40, C4<0>, C4<0>, C4<0>;
L_0x10806f0 .delay (10,10,10) L_0x10806f0/d;
L_0x10f7c80/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x10f7c80 .delay (10,10,10) L_0x10f7c80/d;
L_0x10f7d40/d .functor NAND 1, L_0x11c97c0, L_0x10f7c80, C4<1>, C4<1>;
L_0x10f7d40 .delay (20,20,20) L_0x10f7d40/d;
L_0x10f7e90/d .functor NOT 1, L_0x10f7d40, C4<0>, C4<0>, C4<0>;
L_0x10f7e90 .delay (10,10,10) L_0x10f7e90/d;
L_0x10f7f80/d .functor NOR 1, L_0x10f7e90, L_0x10806f0, C4<0>, C4<0>;
L_0x10f7f80 .delay (20,20,20) L_0x10f7f80/d;
L_0x10f8120/d .functor NOT 1, L_0x10f7f80, C4<0>, C4<0>, C4<0>;
L_0x10f8120 .delay (10,10,10) L_0x10f8120/d;
v0x1078820_0 .net "and_in0ncom", 0 0, L_0x10f7e90; 1 drivers
v0x10788a0_0 .net "and_in1com", 0 0, L_0x10806f0; 1 drivers
v0x1078920_0 .alias "in0", 0 0, v0x1078ee0_0;
v0x10789a0_0 .alias "in1", 0 0, v0x1078f60_0;
v0x1078a20_0 .net "nand_in0ncom", 0 0, L_0x10f7d40; 1 drivers
v0x1078aa0_0 .net "nand_in1com", 0 0, L_0x11c9a40; 1 drivers
v0x1078b20_0 .net "ncom", 0 0, L_0x10f7c80; 1 drivers
v0x1078ba0_0 .net "nor_wire", 0 0, L_0x10f7f80; 1 drivers
v0x1078c70_0 .alias "result", 0 0, v0x107c7a0_0;
v0x1078d40_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1076050 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1075f60;
 .timescale 0 0;
v0x1077e90_0 .alias "in0", 0 0, v0x107c510_0;
v0x1077f40_0 .alias "in1", 0 0, v0x107c8b0_0;
v0x1077ff0_0 .alias "in2", 0 0, v0x107c620_0;
v0x10780a0_0 .alias "in3", 0 0, v0x107c7a0_0;
v0x1078180_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1078230_0 .alias "result", 0 0, v0x107c360_0;
v0x10782b0_0 .net "sel0", 0 0, L_0x11ccf70; 1 drivers
v0x1078330_0 .net "sel1", 0 0, L_0x11cd010; 1 drivers
v0x10783b0_0 .net "sel2", 0 0, L_0x11cd140; 1 drivers
v0x1078460_0 .net "w0", 0 0, L_0x10f88e0; 1 drivers
v0x1078540_0 .net "w1", 0 0, L_0x11cbeb0; 1 drivers
v0x10785c0_0 .net "w2", 0 0, L_0x11cc600; 1 drivers
S_0x1077710 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1076050;
 .timescale 0 0;
L_0x10f8250/d .functor NAND 1, L_0x11c8c30, L_0x11ccf70, C4<1>, C4<1>;
L_0x10f8250 .delay (20,20,20) L_0x10f8250/d;
L_0x10f8310/d .functor NOT 1, L_0x10f8250, C4<0>, C4<0>, C4<0>;
L_0x10f8310 .delay (10,10,10) L_0x10f8310/d;
L_0x10f8440/d .functor NOT 1, L_0x11ccf70, C4<0>, C4<0>, C4<0>;
L_0x10f8440 .delay (10,10,10) L_0x10f8440/d;
L_0x10f8590/d .functor NAND 1, L_0x11c7f30, L_0x10f8440, C4<1>, C4<1>;
L_0x10f8590 .delay (20,20,20) L_0x10f8590/d;
L_0x10f8650/d .functor NOT 1, L_0x10f8590, C4<0>, C4<0>, C4<0>;
L_0x10f8650 .delay (10,10,10) L_0x10f8650/d;
L_0x10f8740/d .functor NOR 1, L_0x10f8650, L_0x10f8310, C4<0>, C4<0>;
L_0x10f8740 .delay (20,20,20) L_0x10f8740/d;
L_0x10f88e0/d .functor NOT 1, L_0x10f8740, C4<0>, C4<0>, C4<0>;
L_0x10f88e0 .delay (10,10,10) L_0x10f88e0/d;
v0x1077800_0 .net "and_in0ncom", 0 0, L_0x10f8650; 1 drivers
v0x10778c0_0 .net "and_in1com", 0 0, L_0x10f8310; 1 drivers
v0x1077960_0 .alias "in0", 0 0, v0x107c510_0;
v0x1077a00_0 .alias "in1", 0 0, v0x107c8b0_0;
v0x1077a80_0 .net "nand_in0ncom", 0 0, L_0x10f8590; 1 drivers
v0x1077b20_0 .net "nand_in1com", 0 0, L_0x10f8250; 1 drivers
v0x1077bc0_0 .net "ncom", 0 0, L_0x10f8440; 1 drivers
v0x1077c60_0 .net "nor_wire", 0 0, L_0x10f8740; 1 drivers
v0x1077d00_0 .alias "result", 0 0, v0x1078460_0;
v0x1077d80_0 .alias "sel0", 0 0, v0x10782b0_0;
S_0x1076fc0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1076050;
 .timescale 0 0;
L_0x10f8a10/d .functor NAND 1, L_0x10f8120, L_0x11ccf70, C4<1>, C4<1>;
L_0x10f8a10 .delay (20,20,20) L_0x10f8a10/d;
L_0x10f8ad0/d .functor NOT 1, L_0x10f8a10, C4<0>, C4<0>, C4<0>;
L_0x10f8ad0 .delay (10,10,10) L_0x10f8ad0/d;
L_0x11cbab0/d .functor NOT 1, L_0x11ccf70, C4<0>, C4<0>, C4<0>;
L_0x11cbab0 .delay (10,10,10) L_0x11cbab0/d;
L_0x11cbb50/d .functor NAND 1, L_0x11c9690, L_0x11cbab0, C4<1>, C4<1>;
L_0x11cbb50 .delay (20,20,20) L_0x11cbb50/d;
L_0x11cbc40/d .functor NOT 1, L_0x11cbb50, C4<0>, C4<0>, C4<0>;
L_0x11cbc40 .delay (10,10,10) L_0x11cbc40/d;
L_0x11cbd30/d .functor NOR 1, L_0x11cbc40, L_0x10f8ad0, C4<0>, C4<0>;
L_0x11cbd30 .delay (20,20,20) L_0x11cbd30/d;
L_0x11cbeb0/d .functor NOT 1, L_0x11cbd30, C4<0>, C4<0>, C4<0>;
L_0x11cbeb0 .delay (10,10,10) L_0x11cbeb0/d;
v0x10770b0_0 .net "and_in0ncom", 0 0, L_0x11cbc40; 1 drivers
v0x1077170_0 .net "and_in1com", 0 0, L_0x10f8ad0; 1 drivers
v0x1077210_0 .alias "in0", 0 0, v0x107c620_0;
v0x10772b0_0 .alias "in1", 0 0, v0x107c7a0_0;
v0x1077330_0 .net "nand_in0ncom", 0 0, L_0x11cbb50; 1 drivers
v0x10773d0_0 .net "nand_in1com", 0 0, L_0x10f8a10; 1 drivers
v0x1077470_0 .net "ncom", 0 0, L_0x11cbab0; 1 drivers
v0x1077510_0 .net "nor_wire", 0 0, L_0x11cbd30; 1 drivers
v0x10775b0_0 .alias "result", 0 0, v0x1078540_0;
v0x1077630_0 .alias "sel0", 0 0, v0x10782b0_0;
S_0x1076870 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1076050;
 .timescale 0 0;
L_0x11cbfa0/d .functor NAND 1, L_0x11cbeb0, L_0x11cd010, C4<1>, C4<1>;
L_0x11cbfa0 .delay (20,20,20) L_0x11cbfa0/d;
L_0x11cc0d0/d .functor NOT 1, L_0x11cbfa0, C4<0>, C4<0>, C4<0>;
L_0x11cc0d0 .delay (10,10,10) L_0x11cc0d0/d;
L_0x11cc1c0/d .functor NOT 1, L_0x11cd010, C4<0>, C4<0>, C4<0>;
L_0x11cc1c0 .delay (10,10,10) L_0x11cc1c0/d;
L_0x11cc260/d .functor NAND 1, L_0x10f88e0, L_0x11cc1c0, C4<1>, C4<1>;
L_0x11cc260 .delay (20,20,20) L_0x11cc260/d;
L_0x11cc390/d .functor NOT 1, L_0x11cc260, C4<0>, C4<0>, C4<0>;
L_0x11cc390 .delay (10,10,10) L_0x11cc390/d;
L_0x11cc480/d .functor NOR 1, L_0x11cc390, L_0x11cc0d0, C4<0>, C4<0>;
L_0x11cc480 .delay (20,20,20) L_0x11cc480/d;
L_0x11cc600/d .functor NOT 1, L_0x11cc480, C4<0>, C4<0>, C4<0>;
L_0x11cc600 .delay (10,10,10) L_0x11cc600/d;
v0x1076960_0 .net "and_in0ncom", 0 0, L_0x11cc390; 1 drivers
v0x1076a20_0 .net "and_in1com", 0 0, L_0x11cc0d0; 1 drivers
v0x1076ac0_0 .alias "in0", 0 0, v0x1078460_0;
v0x1076b60_0 .alias "in1", 0 0, v0x1078540_0;
v0x1076be0_0 .net "nand_in0ncom", 0 0, L_0x11cc260; 1 drivers
v0x1076c80_0 .net "nand_in1com", 0 0, L_0x11cbfa0; 1 drivers
v0x1076d20_0 .net "ncom", 0 0, L_0x11cc1c0; 1 drivers
v0x1076dc0_0 .net "nor_wire", 0 0, L_0x11cc480; 1 drivers
v0x1076e60_0 .alias "result", 0 0, v0x10785c0_0;
v0x1076ee0_0 .alias "sel0", 0 0, v0x1078330_0;
S_0x1076140 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1076050;
 .timescale 0 0;
L_0x11cc6f0/d .functor NAND 1, C4<0>, L_0x11cd140, C4<1>, C4<1>;
L_0x11cc6f0 .delay (20,20,20) L_0x11cc6f0/d;
L_0x11cc870/d .functor NOT 1, L_0x11cc6f0, C4<0>, C4<0>, C4<0>;
L_0x11cc870 .delay (10,10,10) L_0x11cc870/d;
L_0x11cc9a0/d .functor NOT 1, L_0x11cd140, C4<0>, C4<0>, C4<0>;
L_0x11cc9a0 .delay (10,10,10) L_0x11cc9a0/d;
L_0x11cca60/d .functor NAND 1, L_0x11cc600, L_0x11cc9a0, C4<1>, C4<1>;
L_0x11cca60 .delay (20,20,20) L_0x11cca60/d;
L_0x11ccbb0/d .functor NOT 1, L_0x11cca60, C4<0>, C4<0>, C4<0>;
L_0x11ccbb0 .delay (10,10,10) L_0x11ccbb0/d;
L_0x11ccca0/d .functor NOR 1, L_0x11ccbb0, L_0x11cc870, C4<0>, C4<0>;
L_0x11ccca0 .delay (20,20,20) L_0x11ccca0/d;
L_0x11cce40/d .functor NOT 1, L_0x11ccca0, C4<0>, C4<0>, C4<0>;
L_0x11cce40 .delay (10,10,10) L_0x11cce40/d;
v0x1076230_0 .net "and_in0ncom", 0 0, L_0x11ccbb0; 1 drivers
v0x10762b0_0 .net "and_in1com", 0 0, L_0x11cc870; 1 drivers
v0x1076350_0 .alias "in0", 0 0, v0x10785c0_0;
v0x10763f0_0 .alias "in1", 0 0, v0x1078180_0;
v0x1076470_0 .net "nand_in0ncom", 0 0, L_0x11cca60; 1 drivers
v0x1076510_0 .net "nand_in1com", 0 0, L_0x11cc6f0; 1 drivers
v0x10765f0_0 .net "ncom", 0 0, L_0x11cc9a0; 1 drivers
v0x1076690_0 .net "nor_wire", 0 0, L_0x11ccca0; 1 drivers
v0x1076730_0 .alias "result", 0 0, v0x107c360_0;
v0x10767d0_0 .alias "sel0", 0 0, v0x10783b0_0;
S_0x106f4b0 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x106ddd8 .param/l "i" 2 105, +C4<011001>;
S_0x106f5e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x106f4b0;
 .timescale 0 0;
L_0x11c6dc0/d .functor NOT 1, L_0x11cd4d0, C4<0>, C4<0>, C4<0>;
L_0x11c6dc0 .delay (10,10,10) L_0x11c6dc0/d;
v0x1075330_0 .net "carryin", 0 0, L_0x11cd570; 1 drivers
v0x10753d0_0 .net "carryout", 0 0, L_0x11cef90; 1 drivers
v0x1075450_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10754d0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1075550_0 .net "notB", 0 0, L_0x11c6dc0; 1 drivers
v0x10755d0_0 .net "operandA", 0 0, L_0x11cd430; 1 drivers
v0x1075650_0 .net "operandB", 0 0, L_0x11cd4d0; 1 drivers
v0x1075760_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10757e0_0 .net "result", 0 0, L_0x11d2a80; 1 drivers
v0x10758b0_0 .net "trueB", 0 0, L_0x11cdd70; 1 drivers
v0x1075990_0 .net "wAddSub", 0 0, L_0x11ce8f0; 1 drivers
v0x1075aa0_0 .net "wNandAnd", 0 0, L_0x11d0050; 1 drivers
v0x1075c20_0 .net "wNorOr", 0 0, L_0x11d0a90; 1 drivers
v0x1075d30_0 .net "wXor", 0 0, L_0x11cf5f0; 1 drivers
L_0x11d2bb0 .part v0x1125020_0, 0, 1;
L_0x11d2c50 .part v0x1125020_0, 1, 1;
L_0x11d2d80 .part v0x1125020_0, 2, 1;
S_0x1074b60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x106f5e0;
 .timescale 0 0;
L_0x11c6e80/d .functor NAND 1, L_0x11c6dc0, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11c6e80 .delay (20,20,20) L_0x11c6e80/d;
L_0x11cd880/d .functor NOT 1, L_0x11c6e80, C4<0>, C4<0>, C4<0>;
L_0x11cd880 .delay (10,10,10) L_0x11cd880/d;
L_0x11cd960/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11cd960 .delay (10,10,10) L_0x11cd960/d;
L_0x11cda20/d .functor NAND 1, L_0x11cd4d0, L_0x11cd960, C4<1>, C4<1>;
L_0x11cda20 .delay (20,20,20) L_0x11cda20/d;
L_0x11cdae0/d .functor NOT 1, L_0x11cda20, C4<0>, C4<0>, C4<0>;
L_0x11cdae0 .delay (10,10,10) L_0x11cdae0/d;
L_0x11cdbd0/d .functor NOR 1, L_0x11cdae0, L_0x11cd880, C4<0>, C4<0>;
L_0x11cdbd0 .delay (20,20,20) L_0x11cdbd0/d;
L_0x11cdd70/d .functor NOT 1, L_0x11cdbd0, C4<0>, C4<0>, C4<0>;
L_0x11cdd70 .delay (10,10,10) L_0x11cdd70/d;
v0x1074c50_0 .net "and_in0ncom", 0 0, L_0x11cdae0; 1 drivers
v0x1074d10_0 .net "and_in1com", 0 0, L_0x11cd880; 1 drivers
v0x1074db0_0 .alias "in0", 0 0, v0x1075650_0;
v0x1074e30_0 .alias "in1", 0 0, v0x1075550_0;
v0x1074eb0_0 .net "nand_in0ncom", 0 0, L_0x11cda20; 1 drivers
v0x1074f50_0 .net "nand_in1com", 0 0, L_0x11c6e80; 1 drivers
v0x1074ff0_0 .net "ncom", 0 0, L_0x11cd960; 1 drivers
v0x1075090_0 .net "nor_wire", 0 0, L_0x11cdbd0; 1 drivers
v0x1075180_0 .alias "result", 0 0, v0x10758b0_0;
v0x1075250_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1073870 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x106f5e0;
 .timescale 0 0;
L_0x11cea00/d .functor NAND 1, L_0x11cd430, L_0x11cdd70, C4<1>, C4<1>;
L_0x11cea00 .delay (20,20,20) L_0x11cea00/d;
L_0x11ceb70/d .functor NOT 1, L_0x11cea00, C4<0>, C4<0>, C4<0>;
L_0x11ceb70 .delay (10,10,10) L_0x11ceb70/d;
L_0x11cec80/d .functor NAND 1, L_0x11cd570, L_0x11ce350, C4<1>, C4<1>;
L_0x11cec80 .delay (20,20,20) L_0x11cec80/d;
L_0x11ced40/d .functor NOT 1, L_0x11cec80, C4<0>, C4<0>, C4<0>;
L_0x11ced40 .delay (10,10,10) L_0x11ced40/d;
L_0x11cee50/d .functor NOR 1, L_0x11ced40, L_0x11ceb70, C4<0>, C4<0>;
L_0x11cee50 .delay (20,20,20) L_0x11cee50/d;
L_0x11cef90/d .functor NOT 1, L_0x11cee50, C4<0>, C4<0>, C4<0>;
L_0x11cef90 .delay (10,10,10) L_0x11cef90/d;
v0x10743d0_0 .alias "a", 0 0, v0x10755d0_0;
v0x10744e0_0 .net "and_ab", 0 0, L_0x11ceb70; 1 drivers
v0x1074580_0 .net "and_xor_ab_c", 0 0, L_0x11ced40; 1 drivers
v0x1074620_0 .alias "b", 0 0, v0x10758b0_0;
v0x1074700_0 .alias "carryin", 0 0, v0x1075330_0;
v0x1074780_0 .alias "carryout", 0 0, v0x10753d0_0;
v0x1074840_0 .net "nand_ab", 0 0, L_0x11cea00; 1 drivers
v0x10748c0_0 .net "nand_xor_ab_c", 0 0, L_0x11cec80; 1 drivers
v0x1074960_0 .net "nco", 0 0, L_0x11cee50; 1 drivers
v0x1074a00_0 .alias "sum", 0 0, v0x1075990_0;
v0x1074ae0_0 .net "xor_ab", 0 0, L_0x11ce350; 1 drivers
S_0x1073f00 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1073870;
 .timescale 0 0;
L_0x11cdee0/d .functor NAND 1, L_0x11cd430, L_0x11cdd70, C4<1>, C4<1>;
L_0x11cdee0 .delay (20,20,20) L_0x11cdee0/d;
L_0x11cdfc0/d .functor NOR 1, L_0x11cd430, L_0x11cdd70, C4<0>, C4<0>;
L_0x11cdfc0 .delay (20,20,20) L_0x11cdfc0/d;
L_0x11ce0c0/d .functor NOT 1, L_0x11cdfc0, C4<0>, C4<0>, C4<0>;
L_0x11ce0c0 .delay (10,10,10) L_0x11ce0c0/d;
L_0x11ce1d0/d .functor NAND 1, L_0x11ce0c0, L_0x11cdee0, C4<1>, C4<1>;
L_0x11ce1d0 .delay (20,20,20) L_0x11ce1d0/d;
L_0x11ce350/d .functor NOT 1, L_0x11ce1d0, C4<0>, C4<0>, C4<0>;
L_0x11ce350 .delay (10,10,10) L_0x11ce350/d;
v0x1073ff0_0 .alias "a", 0 0, v0x10755d0_0;
v0x1074070_0 .alias "b", 0 0, v0x10758b0_0;
v0x10740f0_0 .net "nand_ab", 0 0, L_0x11cdee0; 1 drivers
v0x1074170_0 .net "nor_ab", 0 0, L_0x11cdfc0; 1 drivers
v0x10741f0_0 .net "nxor_ab", 0 0, L_0x11ce1d0; 1 drivers
v0x1074270_0 .net "or_ab", 0 0, L_0x11ce0c0; 1 drivers
v0x1074350_0 .alias "result", 0 0, v0x1074ae0_0;
S_0x1073960 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1073870;
 .timescale 0 0;
L_0x11ce460/d .functor NAND 1, L_0x11ce350, L_0x11cd570, C4<1>, C4<1>;
L_0x11ce460 .delay (20,20,20) L_0x11ce460/d;
L_0x11ce5b0/d .functor NOR 1, L_0x11ce350, L_0x11cd570, C4<0>, C4<0>;
L_0x11ce5b0 .delay (20,20,20) L_0x11ce5b0/d;
L_0x11ce720/d .functor NOT 1, L_0x11ce5b0, C4<0>, C4<0>, C4<0>;
L_0x11ce720 .delay (10,10,10) L_0x11ce720/d;
L_0x11ce7e0/d .functor NAND 1, L_0x11ce720, L_0x11ce460, C4<1>, C4<1>;
L_0x11ce7e0 .delay (20,20,20) L_0x11ce7e0/d;
L_0x11ce8f0/d .functor NOT 1, L_0x11ce7e0, C4<0>, C4<0>, C4<0>;
L_0x11ce8f0 .delay (10,10,10) L_0x11ce8f0/d;
v0x1073a50_0 .alias "a", 0 0, v0x1074ae0_0;
v0x1073af0_0 .alias "b", 0 0, v0x1075330_0;
v0x1073b90_0 .net "nand_ab", 0 0, L_0x11ce460; 1 drivers
v0x1073c30_0 .net "nor_ab", 0 0, L_0x11ce5b0; 1 drivers
v0x1073cb0_0 .net "nxor_ab", 0 0, L_0x11ce7e0; 1 drivers
v0x1073d50_0 .net "or_ab", 0 0, L_0x11ce720; 1 drivers
v0x1073e30_0 .alias "result", 0 0, v0x1075990_0;
S_0x1073320 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x106f5e0;
 .timescale 0 0;
L_0x11cf150/d .functor NAND 1, L_0x11cd430, L_0x11cd4d0, C4<1>, C4<1>;
L_0x11cf150 .delay (20,20,20) L_0x11cf150/d;
L_0x11cf210/d .functor NOR 1, L_0x11cd430, L_0x11cd4d0, C4<0>, C4<0>;
L_0x11cf210 .delay (20,20,20) L_0x11cf210/d;
L_0x11cf3a0/d .functor NOT 1, L_0x11cf210, C4<0>, C4<0>, C4<0>;
L_0x11cf3a0 .delay (10,10,10) L_0x11cf3a0/d;
L_0x11cf490/d .functor NAND 1, L_0x11cf3a0, L_0x11cf150, C4<1>, C4<1>;
L_0x11cf490 .delay (20,20,20) L_0x11cf490/d;
L_0x11cf5f0/d .functor NOT 1, L_0x11cf490, C4<0>, C4<0>, C4<0>;
L_0x11cf5f0 .delay (10,10,10) L_0x11cf5f0/d;
v0x1073410_0 .alias "a", 0 0, v0x10755d0_0;
v0x1073490_0 .alias "b", 0 0, v0x1075650_0;
v0x1073560_0 .net "nand_ab", 0 0, L_0x11cf150; 1 drivers
v0x10735e0_0 .net "nor_ab", 0 0, L_0x11cf210; 1 drivers
v0x1073660_0 .net "nxor_ab", 0 0, L_0x11cf490; 1 drivers
v0x10736e0_0 .net "or_ab", 0 0, L_0x11cf3a0; 1 drivers
v0x10737a0_0 .alias "result", 0 0, v0x1075d30_0;
S_0x1072730 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x106f5e0;
 .timescale 0 0;
L_0x11cf740/d .functor NAND 1, L_0x11cd430, L_0x11cd4d0, C4<1>, C4<1>;
L_0x11cf740 .delay (20,20,20) L_0x11cf740/d;
L_0x11cf870/d .functor NOT 1, L_0x11cf740, C4<0>, C4<0>, C4<0>;
L_0x11cf870 .delay (10,10,10) L_0x11cf870/d;
v0x1072fa0_0 .alias "a", 0 0, v0x10755d0_0;
v0x1073040_0 .net "and_ab", 0 0, L_0x11cf870; 1 drivers
v0x10730c0_0 .alias "b", 0 0, v0x1075650_0;
v0x1073140_0 .net "nand_ab", 0 0, L_0x11cf740; 1 drivers
v0x1073220_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10732a0_0 .alias "result", 0 0, v0x1075aa0_0;
S_0x1072820 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1072730;
 .timescale 0 0;
L_0x11cf9c0/d .functor NAND 1, L_0x11cf870, v0x10be850_0, C4<1>, C4<1>;
L_0x11cf9c0 .delay (20,20,20) L_0x11cf9c0/d;
L_0x11cfa80/d .functor NOT 1, L_0x11cf9c0, C4<0>, C4<0>, C4<0>;
L_0x11cfa80 .delay (10,10,10) L_0x11cfa80/d;
L_0x11cfbb0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11cfbb0 .delay (10,10,10) L_0x11cfbb0/d;
L_0x11cfc70/d .functor NAND 1, L_0x11cf740, L_0x11cfbb0, C4<1>, C4<1>;
L_0x11cfc70 .delay (20,20,20) L_0x11cfc70/d;
L_0x11cfdc0/d .functor NOT 1, L_0x11cfc70, C4<0>, C4<0>, C4<0>;
L_0x11cfdc0 .delay (10,10,10) L_0x11cfdc0/d;
L_0x11cfeb0/d .functor NOR 1, L_0x11cfdc0, L_0x11cfa80, C4<0>, C4<0>;
L_0x11cfeb0 .delay (20,20,20) L_0x11cfeb0/d;
L_0x11d0050/d .functor NOT 1, L_0x11cfeb0, C4<0>, C4<0>, C4<0>;
L_0x11d0050 .delay (10,10,10) L_0x11d0050/d;
v0x1072910_0 .net "and_in0ncom", 0 0, L_0x11cfdc0; 1 drivers
v0x1072990_0 .net "and_in1com", 0 0, L_0x11cfa80; 1 drivers
v0x1072a10_0 .alias "in0", 0 0, v0x1073140_0;
v0x1072ab0_0 .alias "in1", 0 0, v0x1073040_0;
v0x1072b30_0 .net "nand_in0ncom", 0 0, L_0x11cfc70; 1 drivers
v0x1072bd0_0 .net "nand_in1com", 0 0, L_0x11cf9c0; 1 drivers
v0x1072cb0_0 .net "ncom", 0 0, L_0x11cfbb0; 1 drivers
v0x1072d50_0 .net "nor_wire", 0 0, L_0x11cfeb0; 1 drivers
v0x1072df0_0 .alias "result", 0 0, v0x1075aa0_0;
v0x1072ec0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1071c90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x106f5e0;
 .timescale 0 0;
L_0x11d0180/d .functor NOR 1, L_0x11cd430, L_0x11cd4d0, C4<0>, C4<0>;
L_0x11d0180 .delay (20,20,20) L_0x11d0180/d;
L_0x11d02b0/d .functor NOT 1, L_0x11d0180, C4<0>, C4<0>, C4<0>;
L_0x11d02b0 .delay (10,10,10) L_0x11d02b0/d;
v0x1072410_0 .alias "a", 0 0, v0x10755d0_0;
v0x1072490_0 .alias "b", 0 0, v0x1075650_0;
v0x1072530_0 .net "nor_ab", 0 0, L_0x11d0180; 1 drivers
v0x10725b0_0 .net "or_ab", 0 0, L_0x11d02b0; 1 drivers
v0x1072630_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10726b0_0 .alias "result", 0 0, v0x1075c20_0;
S_0x1071d80 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1071c90;
 .timescale 0 0;
L_0x11d0400/d .functor NAND 1, L_0x11d02b0, v0x10be850_0, C4<1>, C4<1>;
L_0x11d0400 .delay (20,20,20) L_0x11d0400/d;
L_0x11d04c0/d .functor NOT 1, L_0x11d0400, C4<0>, C4<0>, C4<0>;
L_0x11d04c0 .delay (10,10,10) L_0x11d04c0/d;
L_0x11d05f0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11d05f0 .delay (10,10,10) L_0x11d05f0/d;
L_0x11d06b0/d .functor NAND 1, L_0x11d0180, L_0x11d05f0, C4<1>, C4<1>;
L_0x11d06b0 .delay (20,20,20) L_0x11d06b0/d;
L_0x11d0800/d .functor NOT 1, L_0x11d06b0, C4<0>, C4<0>, C4<0>;
L_0x11d0800 .delay (10,10,10) L_0x11d0800/d;
L_0x11d08f0/d .functor NOR 1, L_0x11d0800, L_0x11d04c0, C4<0>, C4<0>;
L_0x11d08f0 .delay (20,20,20) L_0x11d08f0/d;
L_0x11d0a90/d .functor NOT 1, L_0x11d08f0, C4<0>, C4<0>, C4<0>;
L_0x11d0a90 .delay (10,10,10) L_0x11d0a90/d;
v0x1071e70_0 .net "and_in0ncom", 0 0, L_0x11d0800; 1 drivers
v0x1071ef0_0 .net "and_in1com", 0 0, L_0x11d04c0; 1 drivers
v0x1071f70_0 .alias "in0", 0 0, v0x1072530_0;
v0x1071ff0_0 .alias "in1", 0 0, v0x10725b0_0;
v0x1072070_0 .net "nand_in0ncom", 0 0, L_0x11d06b0; 1 drivers
v0x10720f0_0 .net "nand_in1com", 0 0, L_0x11d0400; 1 drivers
v0x1072170_0 .net "ncom", 0 0, L_0x11d05f0; 1 drivers
v0x10721f0_0 .net "nor_wire", 0 0, L_0x11d08f0; 1 drivers
v0x10722c0_0 .alias "result", 0 0, v0x1075c20_0;
v0x1072390_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x106f6d0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x106f5e0;
 .timescale 0 0;
v0x10714e0_0 .alias "in0", 0 0, v0x1075990_0;
v0x1071590_0 .alias "in1", 0 0, v0x1075d30_0;
v0x1071640_0 .alias "in2", 0 0, v0x1075aa0_0;
v0x10716f0_0 .alias "in3", 0 0, v0x1075c20_0;
v0x10717d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1071880_0 .alias "result", 0 0, v0x10757e0_0;
v0x1071900_0 .net "sel0", 0 0, L_0x11d2bb0; 1 drivers
v0x1071980_0 .net "sel1", 0 0, L_0x11d2c50; 1 drivers
v0x1071a00_0 .net "sel2", 0 0, L_0x11d2d80; 1 drivers
v0x1071ab0_0 .net "w0", 0 0, L_0x11d1250; 1 drivers
v0x1071b90_0 .net "w1", 0 0, L_0x11d19d0; 1 drivers
v0x1071c10_0 .net "w2", 0 0, L_0x11d2220; 1 drivers
S_0x1070d90 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x106f6d0;
 .timescale 0 0;
L_0x11d0bc0/d .functor NAND 1, L_0x11cf5f0, L_0x11d2bb0, C4<1>, C4<1>;
L_0x11d0bc0 .delay (20,20,20) L_0x11d0bc0/d;
L_0x11d0c80/d .functor NOT 1, L_0x11d0bc0, C4<0>, C4<0>, C4<0>;
L_0x11d0c80 .delay (10,10,10) L_0x11d0c80/d;
L_0x11d0db0/d .functor NOT 1, L_0x11d2bb0, C4<0>, C4<0>, C4<0>;
L_0x11d0db0 .delay (10,10,10) L_0x11d0db0/d;
L_0x11d0f00/d .functor NAND 1, L_0x11ce8f0, L_0x11d0db0, C4<1>, C4<1>;
L_0x11d0f00 .delay (20,20,20) L_0x11d0f00/d;
L_0x11d0fc0/d .functor NOT 1, L_0x11d0f00, C4<0>, C4<0>, C4<0>;
L_0x11d0fc0 .delay (10,10,10) L_0x11d0fc0/d;
L_0x11d10b0/d .functor NOR 1, L_0x11d0fc0, L_0x11d0c80, C4<0>, C4<0>;
L_0x11d10b0 .delay (20,20,20) L_0x11d10b0/d;
L_0x11d1250/d .functor NOT 1, L_0x11d10b0, C4<0>, C4<0>, C4<0>;
L_0x11d1250 .delay (10,10,10) L_0x11d1250/d;
v0x1070e80_0 .net "and_in0ncom", 0 0, L_0x11d0fc0; 1 drivers
v0x1070f40_0 .net "and_in1com", 0 0, L_0x11d0c80; 1 drivers
v0x1070fe0_0 .alias "in0", 0 0, v0x1075990_0;
v0x1071080_0 .alias "in1", 0 0, v0x1075d30_0;
v0x1071100_0 .net "nand_in0ncom", 0 0, L_0x11d0f00; 1 drivers
v0x10711a0_0 .net "nand_in1com", 0 0, L_0x11d0bc0; 1 drivers
v0x1071240_0 .net "ncom", 0 0, L_0x11d0db0; 1 drivers
v0x10712e0_0 .net "nor_wire", 0 0, L_0x11d10b0; 1 drivers
v0x1071380_0 .alias "result", 0 0, v0x1071ab0_0;
v0x1071400_0 .alias "sel0", 0 0, v0x1071900_0;
S_0x1070640 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x106f6d0;
 .timescale 0 0;
L_0x11d1380/d .functor NAND 1, L_0x11d0a90, L_0x11d2bb0, C4<1>, C4<1>;
L_0x11d1380 .delay (20,20,20) L_0x11d1380/d;
L_0x11d1440/d .functor NOT 1, L_0x11d1380, C4<0>, C4<0>, C4<0>;
L_0x11d1440 .delay (10,10,10) L_0x11d1440/d;
L_0x11d1570/d .functor NOT 1, L_0x11d2bb0, C4<0>, C4<0>, C4<0>;
L_0x11d1570 .delay (10,10,10) L_0x11d1570/d;
L_0x11d1630/d .functor NAND 1, L_0x11d0050, L_0x11d1570, C4<1>, C4<1>;
L_0x11d1630 .delay (20,20,20) L_0x11d1630/d;
L_0x11d1740/d .functor NOT 1, L_0x11d1630, C4<0>, C4<0>, C4<0>;
L_0x11d1740 .delay (10,10,10) L_0x11d1740/d;
L_0x11d1830/d .functor NOR 1, L_0x11d1740, L_0x11d1440, C4<0>, C4<0>;
L_0x11d1830 .delay (20,20,20) L_0x11d1830/d;
L_0x11d19d0/d .functor NOT 1, L_0x11d1830, C4<0>, C4<0>, C4<0>;
L_0x11d19d0 .delay (10,10,10) L_0x11d19d0/d;
v0x1070730_0 .net "and_in0ncom", 0 0, L_0x11d1740; 1 drivers
v0x10707f0_0 .net "and_in1com", 0 0, L_0x11d1440; 1 drivers
v0x1070890_0 .alias "in0", 0 0, v0x1075aa0_0;
v0x1070930_0 .alias "in1", 0 0, v0x1075c20_0;
v0x10709b0_0 .net "nand_in0ncom", 0 0, L_0x11d1630; 1 drivers
v0x1070a50_0 .net "nand_in1com", 0 0, L_0x11d1380; 1 drivers
v0x1070af0_0 .net "ncom", 0 0, L_0x11d1570; 1 drivers
v0x1070b90_0 .net "nor_wire", 0 0, L_0x11d1830; 1 drivers
v0x1070c30_0 .alias "result", 0 0, v0x1071b90_0;
v0x1070cb0_0 .alias "sel0", 0 0, v0x1071900_0;
S_0x106fef0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x106f6d0;
 .timescale 0 0;
L_0x11d1b00/d .functor NAND 1, L_0x11d19d0, L_0x11d2c50, C4<1>, C4<1>;
L_0x11d1b00 .delay (20,20,20) L_0x11d1b00/d;
L_0x11d1c50/d .functor NOT 1, L_0x11d1b00, C4<0>, C4<0>, C4<0>;
L_0x11d1c50 .delay (10,10,10) L_0x11d1c50/d;
L_0x11d1d80/d .functor NOT 1, L_0x11d2c50, C4<0>, C4<0>, C4<0>;
L_0x11d1d80 .delay (10,10,10) L_0x11d1d80/d;
L_0x11d1e40/d .functor NAND 1, L_0x11d1250, L_0x11d1d80, C4<1>, C4<1>;
L_0x11d1e40 .delay (20,20,20) L_0x11d1e40/d;
L_0x11d1f90/d .functor NOT 1, L_0x11d1e40, C4<0>, C4<0>, C4<0>;
L_0x11d1f90 .delay (10,10,10) L_0x11d1f90/d;
L_0x11d2080/d .functor NOR 1, L_0x11d1f90, L_0x11d1c50, C4<0>, C4<0>;
L_0x11d2080 .delay (20,20,20) L_0x11d2080/d;
L_0x11d2220/d .functor NOT 1, L_0x11d2080, C4<0>, C4<0>, C4<0>;
L_0x11d2220 .delay (10,10,10) L_0x11d2220/d;
v0x106ffe0_0 .net "and_in0ncom", 0 0, L_0x11d1f90; 1 drivers
v0x10700a0_0 .net "and_in1com", 0 0, L_0x11d1c50; 1 drivers
v0x1070140_0 .alias "in0", 0 0, v0x1071ab0_0;
v0x10701e0_0 .alias "in1", 0 0, v0x1071b90_0;
v0x1070260_0 .net "nand_in0ncom", 0 0, L_0x11d1e40; 1 drivers
v0x1070300_0 .net "nand_in1com", 0 0, L_0x11d1b00; 1 drivers
v0x10703a0_0 .net "ncom", 0 0, L_0x11d1d80; 1 drivers
v0x1070440_0 .net "nor_wire", 0 0, L_0x11d2080; 1 drivers
v0x10704e0_0 .alias "result", 0 0, v0x1071c10_0;
v0x1070560_0 .alias "sel0", 0 0, v0x1071980_0;
S_0x106f7c0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x106f6d0;
 .timescale 0 0;
L_0x11d2350/d .functor NAND 1, C4<0>, L_0x11d2d80, C4<1>, C4<1>;
L_0x11d2350 .delay (20,20,20) L_0x11d2350/d;
L_0x11d24b0/d .functor NOT 1, L_0x11d2350, C4<0>, C4<0>, C4<0>;
L_0x11d24b0 .delay (10,10,10) L_0x11d24b0/d;
L_0x11d25e0/d .functor NOT 1, L_0x11d2d80, C4<0>, C4<0>, C4<0>;
L_0x11d25e0 .delay (10,10,10) L_0x11d25e0/d;
L_0x11d26a0/d .functor NAND 1, L_0x11d2220, L_0x11d25e0, C4<1>, C4<1>;
L_0x11d26a0 .delay (20,20,20) L_0x11d26a0/d;
L_0x11d27f0/d .functor NOT 1, L_0x11d26a0, C4<0>, C4<0>, C4<0>;
L_0x11d27f0 .delay (10,10,10) L_0x11d27f0/d;
L_0x11d28e0/d .functor NOR 1, L_0x11d27f0, L_0x11d24b0, C4<0>, C4<0>;
L_0x11d28e0 .delay (20,20,20) L_0x11d28e0/d;
L_0x11d2a80/d .functor NOT 1, L_0x11d28e0, C4<0>, C4<0>, C4<0>;
L_0x11d2a80 .delay (10,10,10) L_0x11d2a80/d;
v0x106f8b0_0 .net "and_in0ncom", 0 0, L_0x11d27f0; 1 drivers
v0x106f930_0 .net "and_in1com", 0 0, L_0x11d24b0; 1 drivers
v0x106f9d0_0 .alias "in0", 0 0, v0x1071c10_0;
v0x106fa70_0 .alias "in1", 0 0, v0x10717d0_0;
v0x106faf0_0 .net "nand_in0ncom", 0 0, L_0x11d26a0; 1 drivers
v0x106fb90_0 .net "nand_in1com", 0 0, L_0x11d2350; 1 drivers
v0x106fc70_0 .net "ncom", 0 0, L_0x11d25e0; 1 drivers
v0x106fd10_0 .net "nor_wire", 0 0, L_0x11d28e0; 1 drivers
v0x106fdb0_0 .alias "result", 0 0, v0x10757e0_0;
v0x106fe50_0 .alias "sel0", 0 0, v0x1071a00_0;
S_0x1068a60 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1067458 .param/l "i" 2 105, +C4<011010>;
S_0x1068b90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1068a60;
 .timescale 0 0;
L_0x11cd610/d .functor NOT 1, L_0x11d3200, C4<0>, C4<0>, C4<0>;
L_0x11cd610 .delay (10,10,10) L_0x11cd610/d;
v0x1061470_0 .net "carryin", 0 0, L_0x11d32a0; 1 drivers
v0x106ea10_0 .net "carryout", 0 0, L_0x11d4b60; 1 drivers
v0x106ea90_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x106eb10_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x106ec20_0 .net "notB", 0 0, L_0x11cd610; 1 drivers
v0x106eca0_0 .net "operandA", 0 0, L_0x11d3160; 1 drivers
v0x106ed20_0 .net "operandB", 0 0, L_0x11d3200; 1 drivers
v0x106ee30_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x106eeb0_0 .net "result", 0 0, L_0x11d8650; 1 drivers
v0x106ef30_0 .net "trueB", 0 0, L_0x11d39a0; 1 drivers
v0x106f010_0 .net "wAddSub", 0 0, L_0x11d44c0; 1 drivers
v0x106f120_0 .net "wNandAnd", 0 0, L_0x11d5c20; 1 drivers
v0x106f2a0_0 .net "wNorOr", 0 0, L_0x11d6660; 1 drivers
v0x106f3b0_0 .net "wXor", 0 0, L_0x11d51c0; 1 drivers
L_0x11d8780 .part v0x1125020_0, 0, 1;
L_0x11d8820 .part v0x1125020_0, 1, 1;
L_0x11d8950 .part v0x1125020_0, 2, 1;
S_0x106e110 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1068b90;
 .timescale 0 0;
L_0x11cd710/d .functor NAND 1, L_0x11cd610, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11cd710 .delay (20,20,20) L_0x11cd710/d;
L_0x11d34b0/d .functor NOT 1, L_0x11cd710, C4<0>, C4<0>, C4<0>;
L_0x11d34b0 .delay (10,10,10) L_0x11d34b0/d;
L_0x11d3590/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11d3590 .delay (10,10,10) L_0x11d3590/d;
L_0x11d3650/d .functor NAND 1, L_0x11d3200, L_0x11d3590, C4<1>, C4<1>;
L_0x11d3650 .delay (20,20,20) L_0x11d3650/d;
L_0x11d3710/d .functor NOT 1, L_0x11d3650, C4<0>, C4<0>, C4<0>;
L_0x11d3710 .delay (10,10,10) L_0x11d3710/d;
L_0x11d3800/d .functor NOR 1, L_0x11d3710, L_0x11d34b0, C4<0>, C4<0>;
L_0x11d3800 .delay (20,20,20) L_0x11d3800/d;
L_0x11d39a0/d .functor NOT 1, L_0x11d3800, C4<0>, C4<0>, C4<0>;
L_0x11d39a0 .delay (10,10,10) L_0x11d39a0/d;
v0x106e200_0 .net "and_in0ncom", 0 0, L_0x11d3710; 1 drivers
v0x106e2c0_0 .net "and_in1com", 0 0, L_0x11d34b0; 1 drivers
v0x106e360_0 .alias "in0", 0 0, v0x106ed20_0;
v0x106e3e0_0 .alias "in1", 0 0, v0x106ec20_0;
v0x106e460_0 .net "nand_in0ncom", 0 0, L_0x11d3650; 1 drivers
v0x106e500_0 .net "nand_in1com", 0 0, L_0x11cd710; 1 drivers
v0x106e5a0_0 .net "ncom", 0 0, L_0x11d3590; 1 drivers
v0x106e640_0 .net "nor_wire", 0 0, L_0x11d3800; 1 drivers
v0x106e730_0 .alias "result", 0 0, v0x106ef30_0;
v0x106e800_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x106ce20 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1068b90;
 .timescale 0 0;
L_0x11d45d0/d .functor NAND 1, L_0x11d3160, L_0x11d39a0, C4<1>, C4<1>;
L_0x11d45d0 .delay (20,20,20) L_0x11d45d0/d;
L_0x11d4740/d .functor NOT 1, L_0x11d45d0, C4<0>, C4<0>, C4<0>;
L_0x11d4740 .delay (10,10,10) L_0x11d4740/d;
L_0x11d4850/d .functor NAND 1, L_0x11d32a0, L_0x11d3f20, C4<1>, C4<1>;
L_0x11d4850 .delay (20,20,20) L_0x11d4850/d;
L_0x11d4910/d .functor NOT 1, L_0x11d4850, C4<0>, C4<0>, C4<0>;
L_0x11d4910 .delay (10,10,10) L_0x11d4910/d;
L_0x11d4a20/d .functor NOR 1, L_0x11d4910, L_0x11d4740, C4<0>, C4<0>;
L_0x11d4a20 .delay (20,20,20) L_0x11d4a20/d;
L_0x11d4b60/d .functor NOT 1, L_0x11d4a20, C4<0>, C4<0>, C4<0>;
L_0x11d4b60 .delay (10,10,10) L_0x11d4b60/d;
v0x106da00_0 .alias "a", 0 0, v0x106eca0_0;
v0x106db10_0 .net "and_ab", 0 0, L_0x11d4740; 1 drivers
v0x106dbb0_0 .net "and_xor_ab_c", 0 0, L_0x11d4910; 1 drivers
v0x106dc50_0 .alias "b", 0 0, v0x106ef30_0;
v0x106dcd0_0 .alias "carryin", 0 0, v0x1061470_0;
v0x106dd50_0 .alias "carryout", 0 0, v0x106ea10_0;
v0x106de10_0 .net "nand_ab", 0 0, L_0x11d45d0; 1 drivers
v0x106de90_0 .net "nand_xor_ab_c", 0 0, L_0x11d4850; 1 drivers
v0x106df10_0 .net "nco", 0 0, L_0x11d4a20; 1 drivers
v0x106dfb0_0 .alias "sum", 0 0, v0x106f010_0;
v0x106e090_0 .net "xor_ab", 0 0, L_0x11d3f20; 1 drivers
S_0x106d4b0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x106ce20;
 .timescale 0 0;
L_0x11d3b10/d .functor NAND 1, L_0x11d3160, L_0x11d39a0, C4<1>, C4<1>;
L_0x11d3b10 .delay (20,20,20) L_0x11d3b10/d;
L_0x11d3bd0/d .functor NOR 1, L_0x11d3160, L_0x11d39a0, C4<0>, C4<0>;
L_0x11d3bd0 .delay (20,20,20) L_0x11d3bd0/d;
L_0x11d3cb0/d .functor NOT 1, L_0x11d3bd0, C4<0>, C4<0>, C4<0>;
L_0x11d3cb0 .delay (10,10,10) L_0x11d3cb0/d;
L_0x11d3dc0/d .functor NAND 1, L_0x11d3cb0, L_0x11d3b10, C4<1>, C4<1>;
L_0x11d3dc0 .delay (20,20,20) L_0x11d3dc0/d;
L_0x11d3f20/d .functor NOT 1, L_0x11d3dc0, C4<0>, C4<0>, C4<0>;
L_0x11d3f20 .delay (10,10,10) L_0x11d3f20/d;
v0x106d5a0_0 .alias "a", 0 0, v0x106eca0_0;
v0x106d640_0 .alias "b", 0 0, v0x106ef30_0;
v0x106d6e0_0 .net "nand_ab", 0 0, L_0x11d3b10; 1 drivers
v0x106d780_0 .net "nor_ab", 0 0, L_0x11d3bd0; 1 drivers
v0x106d800_0 .net "nxor_ab", 0 0, L_0x11d3dc0; 1 drivers
v0x106d8a0_0 .net "or_ab", 0 0, L_0x11d3cb0; 1 drivers
v0x106d980_0 .alias "result", 0 0, v0x106e090_0;
S_0x106cf10 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x106ce20;
 .timescale 0 0;
L_0x11d4030/d .functor NAND 1, L_0x11d3f20, L_0x11d32a0, C4<1>, C4<1>;
L_0x11d4030 .delay (20,20,20) L_0x11d4030/d;
L_0x11d4180/d .functor NOR 1, L_0x11d3f20, L_0x11d32a0, C4<0>, C4<0>;
L_0x11d4180 .delay (20,20,20) L_0x11d4180/d;
L_0x11d42f0/d .functor NOT 1, L_0x11d4180, C4<0>, C4<0>, C4<0>;
L_0x11d42f0 .delay (10,10,10) L_0x11d42f0/d;
L_0x11d43b0/d .functor NAND 1, L_0x11d42f0, L_0x11d4030, C4<1>, C4<1>;
L_0x11d43b0 .delay (20,20,20) L_0x11d43b0/d;
L_0x11d44c0/d .functor NOT 1, L_0x11d43b0, C4<0>, C4<0>, C4<0>;
L_0x11d44c0 .delay (10,10,10) L_0x11d44c0/d;
v0x106d000_0 .alias "a", 0 0, v0x106e090_0;
v0x106d0a0_0 .alias "b", 0 0, v0x1061470_0;
v0x106d140_0 .net "nand_ab", 0 0, L_0x11d4030; 1 drivers
v0x106d1e0_0 .net "nor_ab", 0 0, L_0x11d4180; 1 drivers
v0x106d260_0 .net "nxor_ab", 0 0, L_0x11d43b0; 1 drivers
v0x106d300_0 .net "or_ab", 0 0, L_0x11d42f0; 1 drivers
v0x106d3e0_0 .alias "result", 0 0, v0x106f010_0;
S_0x106c8d0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1068b90;
 .timescale 0 0;
L_0x11d4d20/d .functor NAND 1, L_0x11d3160, L_0x11d3200, C4<1>, C4<1>;
L_0x11d4d20 .delay (20,20,20) L_0x11d4d20/d;
L_0x11d4de0/d .functor NOR 1, L_0x11d3160, L_0x11d3200, C4<0>, C4<0>;
L_0x11d4de0 .delay (20,20,20) L_0x11d4de0/d;
L_0x11d4f70/d .functor NOT 1, L_0x11d4de0, C4<0>, C4<0>, C4<0>;
L_0x11d4f70 .delay (10,10,10) L_0x11d4f70/d;
L_0x11d5060/d .functor NAND 1, L_0x11d4f70, L_0x11d4d20, C4<1>, C4<1>;
L_0x11d5060 .delay (20,20,20) L_0x11d5060/d;
L_0x11d51c0/d .functor NOT 1, L_0x11d5060, C4<0>, C4<0>, C4<0>;
L_0x11d51c0 .delay (10,10,10) L_0x11d51c0/d;
v0x106c9c0_0 .alias "a", 0 0, v0x106eca0_0;
v0x106ca40_0 .alias "b", 0 0, v0x106ed20_0;
v0x106cb10_0 .net "nand_ab", 0 0, L_0x11d4d20; 1 drivers
v0x106cb90_0 .net "nor_ab", 0 0, L_0x11d4de0; 1 drivers
v0x106cc10_0 .net "nxor_ab", 0 0, L_0x11d5060; 1 drivers
v0x106cc90_0 .net "or_ab", 0 0, L_0x11d4f70; 1 drivers
v0x106cd50_0 .alias "result", 0 0, v0x106f3b0_0;
S_0x106bce0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1068b90;
 .timescale 0 0;
L_0x11d5310/d .functor NAND 1, L_0x11d3160, L_0x11d3200, C4<1>, C4<1>;
L_0x11d5310 .delay (20,20,20) L_0x11d5310/d;
L_0x11d5440/d .functor NOT 1, L_0x11d5310, C4<0>, C4<0>, C4<0>;
L_0x11d5440 .delay (10,10,10) L_0x11d5440/d;
v0x106c550_0 .alias "a", 0 0, v0x106eca0_0;
v0x106c5f0_0 .net "and_ab", 0 0, L_0x11d5440; 1 drivers
v0x106c670_0 .alias "b", 0 0, v0x106ed20_0;
v0x106c6f0_0 .net "nand_ab", 0 0, L_0x11d5310; 1 drivers
v0x106c7d0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x106c850_0 .alias "result", 0 0, v0x106f120_0;
S_0x106bdd0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x106bce0;
 .timescale 0 0;
L_0x11d5590/d .functor NAND 1, L_0x11d5440, v0x10be850_0, C4<1>, C4<1>;
L_0x11d5590 .delay (20,20,20) L_0x11d5590/d;
L_0x11d5650/d .functor NOT 1, L_0x11d5590, C4<0>, C4<0>, C4<0>;
L_0x11d5650 .delay (10,10,10) L_0x11d5650/d;
L_0x11d5780/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11d5780 .delay (10,10,10) L_0x11d5780/d;
L_0x11d5840/d .functor NAND 1, L_0x11d5310, L_0x11d5780, C4<1>, C4<1>;
L_0x11d5840 .delay (20,20,20) L_0x11d5840/d;
L_0x11d5990/d .functor NOT 1, L_0x11d5840, C4<0>, C4<0>, C4<0>;
L_0x11d5990 .delay (10,10,10) L_0x11d5990/d;
L_0x11d5a80/d .functor NOR 1, L_0x11d5990, L_0x11d5650, C4<0>, C4<0>;
L_0x11d5a80 .delay (20,20,20) L_0x11d5a80/d;
L_0x11d5c20/d .functor NOT 1, L_0x11d5a80, C4<0>, C4<0>, C4<0>;
L_0x11d5c20 .delay (10,10,10) L_0x11d5c20/d;
v0x106bec0_0 .net "and_in0ncom", 0 0, L_0x11d5990; 1 drivers
v0x106bf40_0 .net "and_in1com", 0 0, L_0x11d5650; 1 drivers
v0x106bfc0_0 .alias "in0", 0 0, v0x106c6f0_0;
v0x106c060_0 .alias "in1", 0 0, v0x106c5f0_0;
v0x106c0e0_0 .net "nand_in0ncom", 0 0, L_0x11d5840; 1 drivers
v0x106c180_0 .net "nand_in1com", 0 0, L_0x11d5590; 1 drivers
v0x106c260_0 .net "ncom", 0 0, L_0x11d5780; 1 drivers
v0x106c300_0 .net "nor_wire", 0 0, L_0x11d5a80; 1 drivers
v0x106c3a0_0 .alias "result", 0 0, v0x106f120_0;
v0x106c470_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x106b240 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1068b90;
 .timescale 0 0;
L_0x11d5d50/d .functor NOR 1, L_0x11d3160, L_0x11d3200, C4<0>, C4<0>;
L_0x11d5d50 .delay (20,20,20) L_0x11d5d50/d;
L_0x11d5e80/d .functor NOT 1, L_0x11d5d50, C4<0>, C4<0>, C4<0>;
L_0x11d5e80 .delay (10,10,10) L_0x11d5e80/d;
v0x106b9c0_0 .alias "a", 0 0, v0x106eca0_0;
v0x106ba40_0 .alias "b", 0 0, v0x106ed20_0;
v0x106bae0_0 .net "nor_ab", 0 0, L_0x11d5d50; 1 drivers
v0x106bb60_0 .net "or_ab", 0 0, L_0x11d5e80; 1 drivers
v0x106bbe0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x106bc60_0 .alias "result", 0 0, v0x106f2a0_0;
S_0x106b330 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x106b240;
 .timescale 0 0;
L_0x11d5fd0/d .functor NAND 1, L_0x11d5e80, v0x10be850_0, C4<1>, C4<1>;
L_0x11d5fd0 .delay (20,20,20) L_0x11d5fd0/d;
L_0x11d6090/d .functor NOT 1, L_0x11d5fd0, C4<0>, C4<0>, C4<0>;
L_0x11d6090 .delay (10,10,10) L_0x11d6090/d;
L_0x11d61c0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11d61c0 .delay (10,10,10) L_0x11d61c0/d;
L_0x11d6280/d .functor NAND 1, L_0x11d5d50, L_0x11d61c0, C4<1>, C4<1>;
L_0x11d6280 .delay (20,20,20) L_0x11d6280/d;
L_0x11d63d0/d .functor NOT 1, L_0x11d6280, C4<0>, C4<0>, C4<0>;
L_0x11d63d0 .delay (10,10,10) L_0x11d63d0/d;
L_0x11d64c0/d .functor NOR 1, L_0x11d63d0, L_0x11d6090, C4<0>, C4<0>;
L_0x11d64c0 .delay (20,20,20) L_0x11d64c0/d;
L_0x11d6660/d .functor NOT 1, L_0x11d64c0, C4<0>, C4<0>, C4<0>;
L_0x11d6660 .delay (10,10,10) L_0x11d6660/d;
v0x106b420_0 .net "and_in0ncom", 0 0, L_0x11d63d0; 1 drivers
v0x106b4a0_0 .net "and_in1com", 0 0, L_0x11d6090; 1 drivers
v0x106b520_0 .alias "in0", 0 0, v0x106bae0_0;
v0x106b5a0_0 .alias "in1", 0 0, v0x106bb60_0;
v0x106b620_0 .net "nand_in0ncom", 0 0, L_0x11d6280; 1 drivers
v0x106b6a0_0 .net "nand_in1com", 0 0, L_0x11d5fd0; 1 drivers
v0x106b720_0 .net "ncom", 0 0, L_0x11d61c0; 1 drivers
v0x106b7a0_0 .net "nor_wire", 0 0, L_0x11d64c0; 1 drivers
v0x106b870_0 .alias "result", 0 0, v0x106f2a0_0;
v0x106b940_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1068c80 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1068b90;
 .timescale 0 0;
v0x106aa90_0 .alias "in0", 0 0, v0x106f010_0;
v0x106ab40_0 .alias "in1", 0 0, v0x106f3b0_0;
v0x106abf0_0 .alias "in2", 0 0, v0x106f120_0;
v0x106aca0_0 .alias "in3", 0 0, v0x106f2a0_0;
v0x106ad80_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x106ae30_0 .alias "result", 0 0, v0x106eeb0_0;
v0x106aeb0_0 .net "sel0", 0 0, L_0x11d8780; 1 drivers
v0x106af30_0 .net "sel1", 0 0, L_0x11d8820; 1 drivers
v0x106afb0_0 .net "sel2", 0 0, L_0x11d8950; 1 drivers
v0x106b060_0 .net "w0", 0 0, L_0x11d6e20; 1 drivers
v0x106b140_0 .net "w1", 0 0, L_0x11d75a0; 1 drivers
v0x106b1c0_0 .net "w2", 0 0, L_0x11d7df0; 1 drivers
S_0x106a340 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1068c80;
 .timescale 0 0;
L_0x11d6790/d .functor NAND 1, L_0x11d51c0, L_0x11d8780, C4<1>, C4<1>;
L_0x11d6790 .delay (20,20,20) L_0x11d6790/d;
L_0x11d6850/d .functor NOT 1, L_0x11d6790, C4<0>, C4<0>, C4<0>;
L_0x11d6850 .delay (10,10,10) L_0x11d6850/d;
L_0x11d6980/d .functor NOT 1, L_0x11d8780, C4<0>, C4<0>, C4<0>;
L_0x11d6980 .delay (10,10,10) L_0x11d6980/d;
L_0x11d6ad0/d .functor NAND 1, L_0x11d44c0, L_0x11d6980, C4<1>, C4<1>;
L_0x11d6ad0 .delay (20,20,20) L_0x11d6ad0/d;
L_0x11d6b90/d .functor NOT 1, L_0x11d6ad0, C4<0>, C4<0>, C4<0>;
L_0x11d6b90 .delay (10,10,10) L_0x11d6b90/d;
L_0x11d6c80/d .functor NOR 1, L_0x11d6b90, L_0x11d6850, C4<0>, C4<0>;
L_0x11d6c80 .delay (20,20,20) L_0x11d6c80/d;
L_0x11d6e20/d .functor NOT 1, L_0x11d6c80, C4<0>, C4<0>, C4<0>;
L_0x11d6e20 .delay (10,10,10) L_0x11d6e20/d;
v0x106a430_0 .net "and_in0ncom", 0 0, L_0x11d6b90; 1 drivers
v0x106a4f0_0 .net "and_in1com", 0 0, L_0x11d6850; 1 drivers
v0x106a590_0 .alias "in0", 0 0, v0x106f010_0;
v0x106a630_0 .alias "in1", 0 0, v0x106f3b0_0;
v0x106a6b0_0 .net "nand_in0ncom", 0 0, L_0x11d6ad0; 1 drivers
v0x106a750_0 .net "nand_in1com", 0 0, L_0x11d6790; 1 drivers
v0x106a7f0_0 .net "ncom", 0 0, L_0x11d6980; 1 drivers
v0x106a890_0 .net "nor_wire", 0 0, L_0x11d6c80; 1 drivers
v0x106a930_0 .alias "result", 0 0, v0x106b060_0;
v0x106a9b0_0 .alias "sel0", 0 0, v0x106aeb0_0;
S_0x1069bf0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1068c80;
 .timescale 0 0;
L_0x11d6f50/d .functor NAND 1, L_0x11d6660, L_0x11d8780, C4<1>, C4<1>;
L_0x11d6f50 .delay (20,20,20) L_0x11d6f50/d;
L_0x11d7010/d .functor NOT 1, L_0x11d6f50, C4<0>, C4<0>, C4<0>;
L_0x11d7010 .delay (10,10,10) L_0x11d7010/d;
L_0x11d7140/d .functor NOT 1, L_0x11d8780, C4<0>, C4<0>, C4<0>;
L_0x11d7140 .delay (10,10,10) L_0x11d7140/d;
L_0x11d7200/d .functor NAND 1, L_0x11d5c20, L_0x11d7140, C4<1>, C4<1>;
L_0x11d7200 .delay (20,20,20) L_0x11d7200/d;
L_0x11d7310/d .functor NOT 1, L_0x11d7200, C4<0>, C4<0>, C4<0>;
L_0x11d7310 .delay (10,10,10) L_0x11d7310/d;
L_0x11d7400/d .functor NOR 1, L_0x11d7310, L_0x11d7010, C4<0>, C4<0>;
L_0x11d7400 .delay (20,20,20) L_0x11d7400/d;
L_0x11d75a0/d .functor NOT 1, L_0x11d7400, C4<0>, C4<0>, C4<0>;
L_0x11d75a0 .delay (10,10,10) L_0x11d75a0/d;
v0x1069ce0_0 .net "and_in0ncom", 0 0, L_0x11d7310; 1 drivers
v0x1069da0_0 .net "and_in1com", 0 0, L_0x11d7010; 1 drivers
v0x1069e40_0 .alias "in0", 0 0, v0x106f120_0;
v0x1069ee0_0 .alias "in1", 0 0, v0x106f2a0_0;
v0x1069f60_0 .net "nand_in0ncom", 0 0, L_0x11d7200; 1 drivers
v0x106a000_0 .net "nand_in1com", 0 0, L_0x11d6f50; 1 drivers
v0x106a0a0_0 .net "ncom", 0 0, L_0x11d7140; 1 drivers
v0x106a140_0 .net "nor_wire", 0 0, L_0x11d7400; 1 drivers
v0x106a1e0_0 .alias "result", 0 0, v0x106b140_0;
v0x106a260_0 .alias "sel0", 0 0, v0x106aeb0_0;
S_0x10694a0 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1068c80;
 .timescale 0 0;
L_0x11d76d0/d .functor NAND 1, L_0x11d75a0, L_0x11d8820, C4<1>, C4<1>;
L_0x11d76d0 .delay (20,20,20) L_0x11d76d0/d;
L_0x11d7820/d .functor NOT 1, L_0x11d76d0, C4<0>, C4<0>, C4<0>;
L_0x11d7820 .delay (10,10,10) L_0x11d7820/d;
L_0x11d7950/d .functor NOT 1, L_0x11d8820, C4<0>, C4<0>, C4<0>;
L_0x11d7950 .delay (10,10,10) L_0x11d7950/d;
L_0x11d7a10/d .functor NAND 1, L_0x11d6e20, L_0x11d7950, C4<1>, C4<1>;
L_0x11d7a10 .delay (20,20,20) L_0x11d7a10/d;
L_0x11d7b60/d .functor NOT 1, L_0x11d7a10, C4<0>, C4<0>, C4<0>;
L_0x11d7b60 .delay (10,10,10) L_0x11d7b60/d;
L_0x11d7c50/d .functor NOR 1, L_0x11d7b60, L_0x11d7820, C4<0>, C4<0>;
L_0x11d7c50 .delay (20,20,20) L_0x11d7c50/d;
L_0x11d7df0/d .functor NOT 1, L_0x11d7c50, C4<0>, C4<0>, C4<0>;
L_0x11d7df0 .delay (10,10,10) L_0x11d7df0/d;
v0x1069590_0 .net "and_in0ncom", 0 0, L_0x11d7b60; 1 drivers
v0x1069650_0 .net "and_in1com", 0 0, L_0x11d7820; 1 drivers
v0x10696f0_0 .alias "in0", 0 0, v0x106b060_0;
v0x1069790_0 .alias "in1", 0 0, v0x106b140_0;
v0x1069810_0 .net "nand_in0ncom", 0 0, L_0x11d7a10; 1 drivers
v0x10698b0_0 .net "nand_in1com", 0 0, L_0x11d76d0; 1 drivers
v0x1069950_0 .net "ncom", 0 0, L_0x11d7950; 1 drivers
v0x10699f0_0 .net "nor_wire", 0 0, L_0x11d7c50; 1 drivers
v0x1069a90_0 .alias "result", 0 0, v0x106b1c0_0;
v0x1069b10_0 .alias "sel0", 0 0, v0x106af30_0;
S_0x1068d70 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1068c80;
 .timescale 0 0;
L_0x11d7f20/d .functor NAND 1, C4<0>, L_0x11d8950, C4<1>, C4<1>;
L_0x11d7f20 .delay (20,20,20) L_0x11d7f20/d;
L_0x11d8080/d .functor NOT 1, L_0x11d7f20, C4<0>, C4<0>, C4<0>;
L_0x11d8080 .delay (10,10,10) L_0x11d8080/d;
L_0x11d81b0/d .functor NOT 1, L_0x11d8950, C4<0>, C4<0>, C4<0>;
L_0x11d81b0 .delay (10,10,10) L_0x11d81b0/d;
L_0x11d8270/d .functor NAND 1, L_0x11d7df0, L_0x11d81b0, C4<1>, C4<1>;
L_0x11d8270 .delay (20,20,20) L_0x11d8270/d;
L_0x11d83c0/d .functor NOT 1, L_0x11d8270, C4<0>, C4<0>, C4<0>;
L_0x11d83c0 .delay (10,10,10) L_0x11d83c0/d;
L_0x11d84b0/d .functor NOR 1, L_0x11d83c0, L_0x11d8080, C4<0>, C4<0>;
L_0x11d84b0 .delay (20,20,20) L_0x11d84b0/d;
L_0x11d8650/d .functor NOT 1, L_0x11d84b0, C4<0>, C4<0>, C4<0>;
L_0x11d8650 .delay (10,10,10) L_0x11d8650/d;
v0x1068e60_0 .net "and_in0ncom", 0 0, L_0x11d83c0; 1 drivers
v0x1068ee0_0 .net "and_in1com", 0 0, L_0x11d8080; 1 drivers
v0x1068f80_0 .alias "in0", 0 0, v0x106b1c0_0;
v0x1069020_0 .alias "in1", 0 0, v0x106ad80_0;
v0x10690a0_0 .net "nand_in0ncom", 0 0, L_0x11d8270; 1 drivers
v0x1069140_0 .net "nand_in1com", 0 0, L_0x11d7f20; 1 drivers
v0x1069220_0 .net "ncom", 0 0, L_0x11d81b0; 1 drivers
v0x10692c0_0 .net "nor_wire", 0 0, L_0x11d84b0; 1 drivers
v0x1069360_0 .alias "result", 0 0, v0x106eeb0_0;
v0x1069400_0 .alias "sel0", 0 0, v0x106afb0_0;
S_0x1062000 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1060968 .param/l "i" 2 105, +C4<011011>;
S_0x1062130 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1062000;
 .timescale 0 0;
L_0x106c770/d .functor NOT 1, L_0x11d8cf0, C4<0>, C4<0>, C4<0>;
L_0x106c770 .delay (10,10,10) L_0x106c770/d;
v0x1067f60_0 .net "carryin", 0 0, L_0x11d8d90; 1 drivers
v0x1068000_0 .net "carryout", 0 0, L_0x11da4c0; 1 drivers
v0x1068080_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x1068100_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1068180_0 .net "notB", 0 0, L_0x106c770; 1 drivers
v0x1068200_0 .net "operandA", 0 0, L_0x11d8c50; 1 drivers
v0x1068280_0 .net "operandB", 0 0, L_0x11d8cf0; 1 drivers
v0x1068390_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1068410_0 .net "result", 0 0, L_0x11ddfb0; 1 drivers
v0x10684e0_0 .net "trueB", 0 0, L_0x11d9430; 1 drivers
v0x10685c0_0 .net "wAddSub", 0 0, L_0x11d9df0; 1 drivers
v0x10686d0_0 .net "wNandAnd", 0 0, L_0x11db580; 1 drivers
v0x1068850_0 .net "wNorOr", 0 0, L_0x11dbfc0; 1 drivers
v0x1068960_0 .net "wXor", 0 0, L_0x11dab20; 1 drivers
L_0x11de0e0 .part v0x1125020_0, 0, 1;
L_0x11de180 .part v0x1125020_0, 1, 1;
L_0x11de2b0 .part v0x1125020_0, 2, 1;
S_0x1067790 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1062130;
 .timescale 0 0;
L_0x106ad20/d .functor NAND 1, L_0x106c770, v0x1124fa0_0, C4<1>, C4<1>;
L_0x106ad20 .delay (20,20,20) L_0x106ad20/d;
L_0x10731c0/d .functor NOT 1, L_0x106ad20, C4<0>, C4<0>, C4<0>;
L_0x10731c0 .delay (10,10,10) L_0x10731c0/d;
L_0x11d9070/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11d9070 .delay (10,10,10) L_0x11d9070/d;
L_0x11d90d0/d .functor NAND 1, L_0x11d8cf0, L_0x11d9070, C4<1>, C4<1>;
L_0x11d90d0 .delay (20,20,20) L_0x11d90d0/d;
L_0x11d91c0/d .functor NOT 1, L_0x11d90d0, C4<0>, C4<0>, C4<0>;
L_0x11d91c0 .delay (10,10,10) L_0x11d91c0/d;
L_0x11d92b0/d .functor NOR 1, L_0x11d91c0, L_0x10731c0, C4<0>, C4<0>;
L_0x11d92b0 .delay (20,20,20) L_0x11d92b0/d;
L_0x11d9430/d .functor NOT 1, L_0x11d92b0, C4<0>, C4<0>, C4<0>;
L_0x11d9430 .delay (10,10,10) L_0x11d9430/d;
v0x1067880_0 .net "and_in0ncom", 0 0, L_0x11d91c0; 1 drivers
v0x1067940_0 .net "and_in1com", 0 0, L_0x10731c0; 1 drivers
v0x10679e0_0 .alias "in0", 0 0, v0x1068280_0;
v0x1067a60_0 .alias "in1", 0 0, v0x1068180_0;
v0x1067ae0_0 .net "nand_in0ncom", 0 0, L_0x11d90d0; 1 drivers
v0x1067b80_0 .net "nand_in1com", 0 0, L_0x106ad20; 1 drivers
v0x1067c20_0 .net "ncom", 0 0, L_0x11d9070; 1 drivers
v0x1067cc0_0 .net "nor_wire", 0 0, L_0x11d92b0; 1 drivers
v0x1067db0_0 .alias "result", 0 0, v0x10684e0_0;
v0x1067e80_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x10664a0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1062130;
 .timescale 0 0;
L_0x11d9f00/d .functor NAND 1, L_0x11d8c50, L_0x11d9430, C4<1>, C4<1>;
L_0x11d9f00 .delay (20,20,20) L_0x11d9f00/d;
L_0x11da070/d .functor NOT 1, L_0x11d9f00, C4<0>, C4<0>, C4<0>;
L_0x11da070 .delay (10,10,10) L_0x11da070/d;
L_0x11da180/d .functor NAND 1, L_0x11d8d90, L_0x11d98d0, C4<1>, C4<1>;
L_0x11da180 .delay (20,20,20) L_0x11da180/d;
L_0x11da240/d .functor NOT 1, L_0x11da180, C4<0>, C4<0>, C4<0>;
L_0x11da240 .delay (10,10,10) L_0x11da240/d;
L_0x11da350/d .functor NOR 1, L_0x11da240, L_0x11da070, C4<0>, C4<0>;
L_0x11da350 .delay (20,20,20) L_0x11da350/d;
L_0x11da4c0/d .functor NOT 1, L_0x11da350, C4<0>, C4<0>, C4<0>;
L_0x11da4c0 .delay (10,10,10) L_0x11da4c0/d;
v0x1067080_0 .alias "a", 0 0, v0x1068200_0;
v0x1067190_0 .net "and_ab", 0 0, L_0x11da070; 1 drivers
v0x1067230_0 .net "and_xor_ab_c", 0 0, L_0x11da240; 1 drivers
v0x10672d0_0 .alias "b", 0 0, v0x10684e0_0;
v0x1067350_0 .alias "carryin", 0 0, v0x1067f60_0;
v0x10673d0_0 .alias "carryout", 0 0, v0x1068000_0;
v0x1067490_0 .net "nand_ab", 0 0, L_0x11d9f00; 1 drivers
v0x1067510_0 .net "nand_xor_ab_c", 0 0, L_0x11da180; 1 drivers
v0x1067590_0 .net "nco", 0 0, L_0x11da350; 1 drivers
v0x1067630_0 .alias "sum", 0 0, v0x10685c0_0;
v0x1067710_0 .net "xor_ab", 0 0, L_0x11d98d0; 1 drivers
S_0x1066b30 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x10664a0;
 .timescale 0 0;
L_0x11d9560/d .functor NAND 1, L_0x11d8c50, L_0x11d9430, C4<1>, C4<1>;
L_0x11d9560 .delay (20,20,20) L_0x11d9560/d;
L_0x11d9600/d .functor NOR 1, L_0x11d8c50, L_0x11d9430, C4<0>, C4<0>;
L_0x11d9600 .delay (20,20,20) L_0x11d9600/d;
L_0x11d96a0/d .functor NOT 1, L_0x11d9600, C4<0>, C4<0>, C4<0>;
L_0x11d96a0 .delay (10,10,10) L_0x11d96a0/d;
L_0x11d9790/d .functor NAND 1, L_0x11d96a0, L_0x11d9560, C4<1>, C4<1>;
L_0x11d9790 .delay (20,20,20) L_0x11d9790/d;
L_0x11d98d0/d .functor NOT 1, L_0x11d9790, C4<0>, C4<0>, C4<0>;
L_0x11d98d0 .delay (10,10,10) L_0x11d98d0/d;
v0x1066c20_0 .alias "a", 0 0, v0x1068200_0;
v0x1066cc0_0 .alias "b", 0 0, v0x10684e0_0;
v0x1066d60_0 .net "nand_ab", 0 0, L_0x11d9560; 1 drivers
v0x1066e00_0 .net "nor_ab", 0 0, L_0x11d9600; 1 drivers
v0x1066e80_0 .net "nxor_ab", 0 0, L_0x11d9790; 1 drivers
v0x1066f20_0 .net "or_ab", 0 0, L_0x11d96a0; 1 drivers
v0x1067000_0 .alias "result", 0 0, v0x1067710_0;
S_0x1066590 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x10664a0;
 .timescale 0 0;
L_0x11d99c0/d .functor NAND 1, L_0x11d98d0, L_0x11d8d90, C4<1>, C4<1>;
L_0x11d99c0 .delay (20,20,20) L_0x11d99c0/d;
L_0x11d9af0/d .functor NOR 1, L_0x11d98d0, L_0x11d8d90, C4<0>, C4<0>;
L_0x11d9af0 .delay (20,20,20) L_0x11d9af0/d;
L_0x11d9c20/d .functor NOT 1, L_0x11d9af0, C4<0>, C4<0>, C4<0>;
L_0x11d9c20 .delay (10,10,10) L_0x11d9c20/d;
L_0x11d9ce0/d .functor NAND 1, L_0x11d9c20, L_0x11d99c0, C4<1>, C4<1>;
L_0x11d9ce0 .delay (20,20,20) L_0x11d9ce0/d;
L_0x11d9df0/d .functor NOT 1, L_0x11d9ce0, C4<0>, C4<0>, C4<0>;
L_0x11d9df0 .delay (10,10,10) L_0x11d9df0/d;
v0x1066680_0 .alias "a", 0 0, v0x1067710_0;
v0x1066720_0 .alias "b", 0 0, v0x1067f60_0;
v0x10667c0_0 .net "nand_ab", 0 0, L_0x11d99c0; 1 drivers
v0x1066860_0 .net "nor_ab", 0 0, L_0x11d9af0; 1 drivers
v0x10668e0_0 .net "nxor_ab", 0 0, L_0x11d9ce0; 1 drivers
v0x1066980_0 .net "or_ab", 0 0, L_0x11d9c20; 1 drivers
v0x1066a60_0 .alias "result", 0 0, v0x10685c0_0;
S_0x1065f50 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1062130;
 .timescale 0 0;
L_0x11da680/d .functor NAND 1, L_0x11d8c50, L_0x11d8cf0, C4<1>, C4<1>;
L_0x11da680 .delay (20,20,20) L_0x11da680/d;
L_0x11da740/d .functor NOR 1, L_0x11d8c50, L_0x11d8cf0, C4<0>, C4<0>;
L_0x11da740 .delay (20,20,20) L_0x11da740/d;
L_0x11da8d0/d .functor NOT 1, L_0x11da740, C4<0>, C4<0>, C4<0>;
L_0x11da8d0 .delay (10,10,10) L_0x11da8d0/d;
L_0x11da9c0/d .functor NAND 1, L_0x11da8d0, L_0x11da680, C4<1>, C4<1>;
L_0x11da9c0 .delay (20,20,20) L_0x11da9c0/d;
L_0x11dab20/d .functor NOT 1, L_0x11da9c0, C4<0>, C4<0>, C4<0>;
L_0x11dab20 .delay (10,10,10) L_0x11dab20/d;
v0x1066040_0 .alias "a", 0 0, v0x1068200_0;
v0x10660c0_0 .alias "b", 0 0, v0x1068280_0;
v0x1066190_0 .net "nand_ab", 0 0, L_0x11da680; 1 drivers
v0x1066210_0 .net "nor_ab", 0 0, L_0x11da740; 1 drivers
v0x1066290_0 .net "nxor_ab", 0 0, L_0x11da9c0; 1 drivers
v0x1066310_0 .net "or_ab", 0 0, L_0x11da8d0; 1 drivers
v0x10663d0_0 .alias "result", 0 0, v0x1068960_0;
S_0x10653e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1062130;
 .timescale 0 0;
L_0x11dac70/d .functor NAND 1, L_0x11d8c50, L_0x11d8cf0, C4<1>, C4<1>;
L_0x11dac70 .delay (20,20,20) L_0x11dac70/d;
L_0x11dada0/d .functor NOT 1, L_0x11dac70, C4<0>, C4<0>, C4<0>;
L_0x11dada0 .delay (10,10,10) L_0x11dada0/d;
v0x1065bd0_0 .alias "a", 0 0, v0x1068200_0;
v0x1065c70_0 .net "and_ab", 0 0, L_0x11dada0; 1 drivers
v0x1065cf0_0 .alias "b", 0 0, v0x1068280_0;
v0x1065d70_0 .net "nand_ab", 0 0, L_0x11dac70; 1 drivers
v0x1065e50_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1065ed0_0 .alias "result", 0 0, v0x10686d0_0;
S_0x10654d0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10653e0;
 .timescale 0 0;
L_0x11daef0/d .functor NAND 1, L_0x11dada0, v0x10be850_0, C4<1>, C4<1>;
L_0x11daef0 .delay (20,20,20) L_0x11daef0/d;
L_0x11dafb0/d .functor NOT 1, L_0x11daef0, C4<0>, C4<0>, C4<0>;
L_0x11dafb0 .delay (10,10,10) L_0x11dafb0/d;
L_0x11db0e0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11db0e0 .delay (10,10,10) L_0x11db0e0/d;
L_0x11db1a0/d .functor NAND 1, L_0x11dac70, L_0x11db0e0, C4<1>, C4<1>;
L_0x11db1a0 .delay (20,20,20) L_0x11db1a0/d;
L_0x11db2f0/d .functor NOT 1, L_0x11db1a0, C4<0>, C4<0>, C4<0>;
L_0x11db2f0 .delay (10,10,10) L_0x11db2f0/d;
L_0x11db3e0/d .functor NOR 1, L_0x11db2f0, L_0x11dafb0, C4<0>, C4<0>;
L_0x11db3e0 .delay (20,20,20) L_0x11db3e0/d;
L_0x11db580/d .functor NOT 1, L_0x11db3e0, C4<0>, C4<0>, C4<0>;
L_0x11db580 .delay (10,10,10) L_0x11db580/d;
v0x1058a20_0 .net "and_in0ncom", 0 0, L_0x11db2f0; 1 drivers
v0x10655c0_0 .net "and_in1com", 0 0, L_0x11dafb0; 1 drivers
v0x1065640_0 .alias "in0", 0 0, v0x1065d70_0;
v0x10656e0_0 .alias "in1", 0 0, v0x1065c70_0;
v0x1065760_0 .net "nand_in0ncom", 0 0, L_0x11db1a0; 1 drivers
v0x1065800_0 .net "nand_in1com", 0 0, L_0x11daef0; 1 drivers
v0x10658e0_0 .net "ncom", 0 0, L_0x11db0e0; 1 drivers
v0x1065980_0 .net "nor_wire", 0 0, L_0x11db3e0; 1 drivers
v0x1065a20_0 .alias "result", 0 0, v0x10686d0_0;
v0x1065af0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x10647b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1062130;
 .timescale 0 0;
L_0x11db6b0/d .functor NOR 1, L_0x11d8c50, L_0x11d8cf0, C4<0>, C4<0>;
L_0x11db6b0 .delay (20,20,20) L_0x11db6b0/d;
L_0x11db7e0/d .functor NOT 1, L_0x11db6b0, C4<0>, C4<0>, C4<0>;
L_0x11db7e0 .delay (10,10,10) L_0x11db7e0/d;
v0x1064f30_0 .alias "a", 0 0, v0x1068200_0;
v0x1064fb0_0 .alias "b", 0 0, v0x1068280_0;
v0x1065050_0 .net "nor_ab", 0 0, L_0x11db6b0; 1 drivers
v0x10650d0_0 .net "or_ab", 0 0, L_0x11db7e0; 1 drivers
v0x1065150_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10589a0_0 .alias "result", 0 0, v0x1068850_0;
S_0x10648a0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x10647b0;
 .timescale 0 0;
L_0x11db930/d .functor NAND 1, L_0x11db7e0, v0x10be850_0, C4<1>, C4<1>;
L_0x11db930 .delay (20,20,20) L_0x11db930/d;
L_0x11db9f0/d .functor NOT 1, L_0x11db930, C4<0>, C4<0>, C4<0>;
L_0x11db9f0 .delay (10,10,10) L_0x11db9f0/d;
L_0x11dbb20/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11dbb20 .delay (10,10,10) L_0x11dbb20/d;
L_0x11dbbe0/d .functor NAND 1, L_0x11db6b0, L_0x11dbb20, C4<1>, C4<1>;
L_0x11dbbe0 .delay (20,20,20) L_0x11dbbe0/d;
L_0x11dbd30/d .functor NOT 1, L_0x11dbbe0, C4<0>, C4<0>, C4<0>;
L_0x11dbd30 .delay (10,10,10) L_0x11dbd30/d;
L_0x11dbe20/d .functor NOR 1, L_0x11dbd30, L_0x11db9f0, C4<0>, C4<0>;
L_0x11dbe20 .delay (20,20,20) L_0x11dbe20/d;
L_0x11dbfc0/d .functor NOT 1, L_0x11dbe20, C4<0>, C4<0>, C4<0>;
L_0x11dbfc0 .delay (10,10,10) L_0x11dbfc0/d;
v0x1064990_0 .net "and_in0ncom", 0 0, L_0x11dbd30; 1 drivers
v0x1064a10_0 .net "and_in1com", 0 0, L_0x11db9f0; 1 drivers
v0x1064a90_0 .alias "in0", 0 0, v0x1065050_0;
v0x1064b10_0 .alias "in1", 0 0, v0x10650d0_0;
v0x1064b90_0 .net "nand_in0ncom", 0 0, L_0x11dbbe0; 1 drivers
v0x1064c10_0 .net "nand_in1com", 0 0, L_0x11db930; 1 drivers
v0x1064c90_0 .net "ncom", 0 0, L_0x11dbb20; 1 drivers
v0x1064d10_0 .net "nor_wire", 0 0, L_0x11dbe20; 1 drivers
v0x1064de0_0 .alias "result", 0 0, v0x1068850_0;
v0x1064eb0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1062220 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1062130;
 .timescale 0 0;
v0x1064030_0 .alias "in0", 0 0, v0x10685c0_0;
v0x10640b0_0 .alias "in1", 0 0, v0x1068960_0;
v0x1064160_0 .alias "in2", 0 0, v0x10686d0_0;
v0x1064210_0 .alias "in3", 0 0, v0x1068850_0;
v0x10642f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10643a0_0 .alias "result", 0 0, v0x1068410_0;
v0x1064420_0 .net "sel0", 0 0, L_0x11de0e0; 1 drivers
v0x10644a0_0 .net "sel1", 0 0, L_0x11de180; 1 drivers
v0x1064520_0 .net "sel2", 0 0, L_0x11de2b0; 1 drivers
v0x10645d0_0 .net "w0", 0 0, L_0x11dc780; 1 drivers
v0x10646b0_0 .net "w1", 0 0, L_0x11dcf00; 1 drivers
v0x1064730_0 .net "w2", 0 0, L_0x11dd750; 1 drivers
S_0x10638e0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1062220;
 .timescale 0 0;
L_0x11dc0f0/d .functor NAND 1, L_0x11dab20, L_0x11de0e0, C4<1>, C4<1>;
L_0x11dc0f0 .delay (20,20,20) L_0x11dc0f0/d;
L_0x11dc1b0/d .functor NOT 1, L_0x11dc0f0, C4<0>, C4<0>, C4<0>;
L_0x11dc1b0 .delay (10,10,10) L_0x11dc1b0/d;
L_0x11dc2e0/d .functor NOT 1, L_0x11de0e0, C4<0>, C4<0>, C4<0>;
L_0x11dc2e0 .delay (10,10,10) L_0x11dc2e0/d;
L_0x11dc430/d .functor NAND 1, L_0x11d9df0, L_0x11dc2e0, C4<1>, C4<1>;
L_0x11dc430 .delay (20,20,20) L_0x11dc430/d;
L_0x11dc4f0/d .functor NOT 1, L_0x11dc430, C4<0>, C4<0>, C4<0>;
L_0x11dc4f0 .delay (10,10,10) L_0x11dc4f0/d;
L_0x11dc5e0/d .functor NOR 1, L_0x11dc4f0, L_0x11dc1b0, C4<0>, C4<0>;
L_0x11dc5e0 .delay (20,20,20) L_0x11dc5e0/d;
L_0x11dc780/d .functor NOT 1, L_0x11dc5e0, C4<0>, C4<0>, C4<0>;
L_0x11dc780 .delay (10,10,10) L_0x11dc780/d;
v0x10639d0_0 .net "and_in0ncom", 0 0, L_0x11dc4f0; 1 drivers
v0x1063a90_0 .net "and_in1com", 0 0, L_0x11dc1b0; 1 drivers
v0x1063b30_0 .alias "in0", 0 0, v0x10685c0_0;
v0x1063bd0_0 .alias "in1", 0 0, v0x1068960_0;
v0x1063c50_0 .net "nand_in0ncom", 0 0, L_0x11dc430; 1 drivers
v0x1063cf0_0 .net "nand_in1com", 0 0, L_0x11dc0f0; 1 drivers
v0x1063d90_0 .net "ncom", 0 0, L_0x11dc2e0; 1 drivers
v0x1063e30_0 .net "nor_wire", 0 0, L_0x11dc5e0; 1 drivers
v0x1063ed0_0 .alias "result", 0 0, v0x10645d0_0;
v0x1063f50_0 .alias "sel0", 0 0, v0x1064420_0;
S_0x1063190 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1062220;
 .timescale 0 0;
L_0x11dc8b0/d .functor NAND 1, L_0x11dbfc0, L_0x11de0e0, C4<1>, C4<1>;
L_0x11dc8b0 .delay (20,20,20) L_0x11dc8b0/d;
L_0x11dc970/d .functor NOT 1, L_0x11dc8b0, C4<0>, C4<0>, C4<0>;
L_0x11dc970 .delay (10,10,10) L_0x11dc970/d;
L_0x11dcaa0/d .functor NOT 1, L_0x11de0e0, C4<0>, C4<0>, C4<0>;
L_0x11dcaa0 .delay (10,10,10) L_0x11dcaa0/d;
L_0x11dcb60/d .functor NAND 1, L_0x11db580, L_0x11dcaa0, C4<1>, C4<1>;
L_0x11dcb60 .delay (20,20,20) L_0x11dcb60/d;
L_0x11dcc70/d .functor NOT 1, L_0x11dcb60, C4<0>, C4<0>, C4<0>;
L_0x11dcc70 .delay (10,10,10) L_0x11dcc70/d;
L_0x11dcd60/d .functor NOR 1, L_0x11dcc70, L_0x11dc970, C4<0>, C4<0>;
L_0x11dcd60 .delay (20,20,20) L_0x11dcd60/d;
L_0x11dcf00/d .functor NOT 1, L_0x11dcd60, C4<0>, C4<0>, C4<0>;
L_0x11dcf00 .delay (10,10,10) L_0x11dcf00/d;
v0x1063280_0 .net "and_in0ncom", 0 0, L_0x11dcc70; 1 drivers
v0x1063340_0 .net "and_in1com", 0 0, L_0x11dc970; 1 drivers
v0x10633e0_0 .alias "in0", 0 0, v0x10686d0_0;
v0x1063480_0 .alias "in1", 0 0, v0x1068850_0;
v0x1063500_0 .net "nand_in0ncom", 0 0, L_0x11dcb60; 1 drivers
v0x10635a0_0 .net "nand_in1com", 0 0, L_0x11dc8b0; 1 drivers
v0x1063640_0 .net "ncom", 0 0, L_0x11dcaa0; 1 drivers
v0x10636e0_0 .net "nor_wire", 0 0, L_0x11dcd60; 1 drivers
v0x1063780_0 .alias "result", 0 0, v0x10646b0_0;
v0x1063800_0 .alias "sel0", 0 0, v0x1064420_0;
S_0x1062a40 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1062220;
 .timescale 0 0;
L_0x11dd030/d .functor NAND 1, L_0x11dcf00, L_0x11de180, C4<1>, C4<1>;
L_0x11dd030 .delay (20,20,20) L_0x11dd030/d;
L_0x11dd180/d .functor NOT 1, L_0x11dd030, C4<0>, C4<0>, C4<0>;
L_0x11dd180 .delay (10,10,10) L_0x11dd180/d;
L_0x11dd2b0/d .functor NOT 1, L_0x11de180, C4<0>, C4<0>, C4<0>;
L_0x11dd2b0 .delay (10,10,10) L_0x11dd2b0/d;
L_0x11dd370/d .functor NAND 1, L_0x11dc780, L_0x11dd2b0, C4<1>, C4<1>;
L_0x11dd370 .delay (20,20,20) L_0x11dd370/d;
L_0x11dd4c0/d .functor NOT 1, L_0x11dd370, C4<0>, C4<0>, C4<0>;
L_0x11dd4c0 .delay (10,10,10) L_0x11dd4c0/d;
L_0x11dd5b0/d .functor NOR 1, L_0x11dd4c0, L_0x11dd180, C4<0>, C4<0>;
L_0x11dd5b0 .delay (20,20,20) L_0x11dd5b0/d;
L_0x11dd750/d .functor NOT 1, L_0x11dd5b0, C4<0>, C4<0>, C4<0>;
L_0x11dd750 .delay (10,10,10) L_0x11dd750/d;
v0x1062b30_0 .net "and_in0ncom", 0 0, L_0x11dd4c0; 1 drivers
v0x1062bf0_0 .net "and_in1com", 0 0, L_0x11dd180; 1 drivers
v0x1062c90_0 .alias "in0", 0 0, v0x10645d0_0;
v0x1062d30_0 .alias "in1", 0 0, v0x10646b0_0;
v0x1062db0_0 .net "nand_in0ncom", 0 0, L_0x11dd370; 1 drivers
v0x1062e50_0 .net "nand_in1com", 0 0, L_0x11dd030; 1 drivers
v0x1062ef0_0 .net "ncom", 0 0, L_0x11dd2b0; 1 drivers
v0x1062f90_0 .net "nor_wire", 0 0, L_0x11dd5b0; 1 drivers
v0x1063030_0 .alias "result", 0 0, v0x1064730_0;
v0x10630b0_0 .alias "sel0", 0 0, v0x10644a0_0;
S_0x1062310 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1062220;
 .timescale 0 0;
L_0x11dd880/d .functor NAND 1, C4<0>, L_0x11de2b0, C4<1>, C4<1>;
L_0x11dd880 .delay (20,20,20) L_0x11dd880/d;
L_0x11dd9e0/d .functor NOT 1, L_0x11dd880, C4<0>, C4<0>, C4<0>;
L_0x11dd9e0 .delay (10,10,10) L_0x11dd9e0/d;
L_0x11ddb10/d .functor NOT 1, L_0x11de2b0, C4<0>, C4<0>, C4<0>;
L_0x11ddb10 .delay (10,10,10) L_0x11ddb10/d;
L_0x11ddbd0/d .functor NAND 1, L_0x11dd750, L_0x11ddb10, C4<1>, C4<1>;
L_0x11ddbd0 .delay (20,20,20) L_0x11ddbd0/d;
L_0x11ddd20/d .functor NOT 1, L_0x11ddbd0, C4<0>, C4<0>, C4<0>;
L_0x11ddd20 .delay (10,10,10) L_0x11ddd20/d;
L_0x11dde10/d .functor NOR 1, L_0x11ddd20, L_0x11dd9e0, C4<0>, C4<0>;
L_0x11dde10 .delay (20,20,20) L_0x11dde10/d;
L_0x11ddfb0/d .functor NOT 1, L_0x11dde10, C4<0>, C4<0>, C4<0>;
L_0x11ddfb0 .delay (10,10,10) L_0x11ddfb0/d;
v0x1062400_0 .net "and_in0ncom", 0 0, L_0x11ddd20; 1 drivers
v0x1062480_0 .net "and_in1com", 0 0, L_0x11dd9e0; 1 drivers
v0x1062520_0 .alias "in0", 0 0, v0x1064730_0;
v0x10625c0_0 .alias "in1", 0 0, v0x10642f0_0;
v0x1062640_0 .net "nand_in0ncom", 0 0, L_0x11ddbd0; 1 drivers
v0x10626e0_0 .net "nand_in1com", 0 0, L_0x11dd880; 1 drivers
v0x10627c0_0 .net "ncom", 0 0, L_0x11ddb10; 1 drivers
v0x1062860_0 .net "nor_wire", 0 0, L_0x11dde10; 1 drivers
v0x1062900_0 .alias "result", 0 0, v0x1068410_0;
v0x10629a0_0 .alias "sel0", 0 0, v0x1064520_0;
S_0x105b610 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x1059fb8 .param/l "i" 2 105, +C4<011100>;
S_0x105b740 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x105b610;
 .timescale 0 0;
L_0x11d8e30/d .functor NOT 1, L_0x11de730, C4<0>, C4<0>, C4<0>;
L_0x11d8e30 .delay (10,10,10) L_0x11d8e30/d;
v0x1061500_0 .net "carryin", 0 0, L_0x11de7d0; 1 drivers
v0x10615a0_0 .net "carryout", 0 0, L_0x11e0010; 1 drivers
v0x1061620_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10616a0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1061720_0 .net "notB", 0 0, L_0x11d8e30; 1 drivers
v0x10617a0_0 .net "operandA", 0 0, L_0x11de690; 1 drivers
v0x1061820_0 .net "operandB", 0 0, L_0x11de730; 1 drivers
v0x1061930_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10619b0_0 .net "result", 0 0, L_0x11e3b00; 1 drivers
v0x1061a80_0 .net "trueB", 0 0, L_0x11dee30; 1 drivers
v0x1061b60_0 .net "wAddSub", 0 0, L_0x11df910; 1 drivers
v0x1061c70_0 .net "wNandAnd", 0 0, L_0x11e10d0; 1 drivers
v0x1061df0_0 .net "wNorOr", 0 0, L_0x11e1b10; 1 drivers
v0x1061f00_0 .net "wXor", 0 0, L_0x11e0670; 1 drivers
L_0x11e3c30 .part v0x1125020_0, 0, 1;
L_0x11e3cd0 .part v0x1125020_0, 1, 1;
L_0x11e3e00 .part v0x1125020_0, 2, 1;
S_0x1060ca0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x105b740;
 .timescale 0 0;
L_0x11d8f30/d .functor NAND 1, L_0x11d8e30, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11d8f30 .delay (20,20,20) L_0x11d8f30/d;
L_0x11d9010/d .functor NOT 1, L_0x11d8f30, C4<0>, C4<0>, C4<0>;
L_0x11d9010 .delay (10,10,10) L_0x11d9010/d;
L_0x11dea30/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11dea30 .delay (10,10,10) L_0x11dea30/d;
L_0x11dead0/d .functor NAND 1, L_0x11de730, L_0x11dea30, C4<1>, C4<1>;
L_0x11dead0 .delay (20,20,20) L_0x11dead0/d;
L_0x11debc0/d .functor NOT 1, L_0x11dead0, C4<0>, C4<0>, C4<0>;
L_0x11debc0 .delay (10,10,10) L_0x11debc0/d;
L_0x11decb0/d .functor NOR 1, L_0x11debc0, L_0x11d9010, C4<0>, C4<0>;
L_0x11decb0 .delay (20,20,20) L_0x11decb0/d;
L_0x11dee30/d .functor NOT 1, L_0x11decb0, C4<0>, C4<0>, C4<0>;
L_0x11dee30 .delay (10,10,10) L_0x11dee30/d;
v0x1060d90_0 .net "and_in0ncom", 0 0, L_0x11debc0; 1 drivers
v0x1060e50_0 .net "and_in1com", 0 0, L_0x11d9010; 1 drivers
v0x1060ef0_0 .alias "in0", 0 0, v0x1061820_0;
v0x1060f70_0 .alias "in1", 0 0, v0x1061720_0;
v0x1060ff0_0 .net "nand_in0ncom", 0 0, L_0x11dead0; 1 drivers
v0x1061090_0 .net "nand_in1com", 0 0, L_0x11d8f30; 1 drivers
v0x1061130_0 .net "ncom", 0 0, L_0x11dea30; 1 drivers
v0x10611d0_0 .net "nor_wire", 0 0, L_0x11decb0; 1 drivers
v0x10612c0_0 .alias "result", 0 0, v0x1061a80_0;
v0x1061390_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x105f9b0 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x105b740;
 .timescale 0 0;
L_0x11dfa20/d .functor NAND 1, L_0x11de690, L_0x11dee30, C4<1>, C4<1>;
L_0x11dfa20 .delay (20,20,20) L_0x11dfa20/d;
L_0x11dfb90/d .functor NOT 1, L_0x11dfa20, C4<0>, C4<0>, C4<0>;
L_0x11dfb90 .delay (10,10,10) L_0x11dfb90/d;
L_0x11dfca0/d .functor NAND 1, L_0x11de7d0, L_0x11df340, C4<1>, C4<1>;
L_0x11dfca0 .delay (20,20,20) L_0x11dfca0/d;
L_0x11dfd60/d .functor NOT 1, L_0x11dfca0, C4<0>, C4<0>, C4<0>;
L_0x11dfd60 .delay (10,10,10) L_0x11dfd60/d;
L_0x11dfea0/d .functor NOR 1, L_0x11dfd60, L_0x11dfb90, C4<0>, C4<0>;
L_0x11dfea0 .delay (20,20,20) L_0x11dfea0/d;
L_0x11e0010/d .functor NOT 1, L_0x11dfea0, C4<0>, C4<0>, C4<0>;
L_0x11e0010 .delay (10,10,10) L_0x11e0010/d;
v0x1060590_0 .alias "a", 0 0, v0x10617a0_0;
v0x10606a0_0 .net "and_ab", 0 0, L_0x11dfb90; 1 drivers
v0x1060740_0 .net "and_xor_ab_c", 0 0, L_0x11dfd60; 1 drivers
v0x10607e0_0 .alias "b", 0 0, v0x1061a80_0;
v0x1060860_0 .alias "carryin", 0 0, v0x1061500_0;
v0x10608e0_0 .alias "carryout", 0 0, v0x10615a0_0;
v0x10609a0_0 .net "nand_ab", 0 0, L_0x11dfa20; 1 drivers
v0x1060a20_0 .net "nand_xor_ab_c", 0 0, L_0x11dfca0; 1 drivers
v0x1060aa0_0 .net "nco", 0 0, L_0x11dfea0; 1 drivers
v0x1060b40_0 .alias "sum", 0 0, v0x1061b60_0;
v0x1060c20_0 .net "xor_ab", 0 0, L_0x11df340; 1 drivers
S_0x1060040 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x105f9b0;
 .timescale 0 0;
L_0x11def60/d .functor NAND 1, L_0x11de690, L_0x11dee30, C4<1>, C4<1>;
L_0x11def60 .delay (20,20,20) L_0x11def60/d;
L_0x11df000/d .functor NOR 1, L_0x11de690, L_0x11dee30, C4<0>, C4<0>;
L_0x11df000 .delay (20,20,20) L_0x11df000/d;
L_0x11df0a0/d .functor NOT 1, L_0x11df000, C4<0>, C4<0>, C4<0>;
L_0x11df0a0 .delay (10,10,10) L_0x11df0a0/d;
L_0x11df1e0/d .functor NAND 1, L_0x11df0a0, L_0x11def60, C4<1>, C4<1>;
L_0x11df1e0 .delay (20,20,20) L_0x11df1e0/d;
L_0x11df340/d .functor NOT 1, L_0x11df1e0, C4<0>, C4<0>, C4<0>;
L_0x11df340 .delay (10,10,10) L_0x11df340/d;
v0x1060130_0 .alias "a", 0 0, v0x10617a0_0;
v0x10601d0_0 .alias "b", 0 0, v0x1061a80_0;
v0x1060270_0 .net "nand_ab", 0 0, L_0x11def60; 1 drivers
v0x1060310_0 .net "nor_ab", 0 0, L_0x11df000; 1 drivers
v0x1060390_0 .net "nxor_ab", 0 0, L_0x11df1e0; 1 drivers
v0x1060430_0 .net "or_ab", 0 0, L_0x11df0a0; 1 drivers
v0x1060510_0 .alias "result", 0 0, v0x1060c20_0;
S_0x105faa0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x105f9b0;
 .timescale 0 0;
L_0x11df450/d .functor NAND 1, L_0x11df340, L_0x11de7d0, C4<1>, C4<1>;
L_0x11df450 .delay (20,20,20) L_0x11df450/d;
L_0x11df5a0/d .functor NOR 1, L_0x11df340, L_0x11de7d0, C4<0>, C4<0>;
L_0x11df5a0 .delay (20,20,20) L_0x11df5a0/d;
L_0x11df710/d .functor NOT 1, L_0x11df5a0, C4<0>, C4<0>, C4<0>;
L_0x11df710 .delay (10,10,10) L_0x11df710/d;
L_0x11df800/d .functor NAND 1, L_0x11df710, L_0x11df450, C4<1>, C4<1>;
L_0x11df800 .delay (20,20,20) L_0x11df800/d;
L_0x11df910/d .functor NOT 1, L_0x11df800, C4<0>, C4<0>, C4<0>;
L_0x11df910 .delay (10,10,10) L_0x11df910/d;
v0x105fb90_0 .alias "a", 0 0, v0x1060c20_0;
v0x105fc30_0 .alias "b", 0 0, v0x1061500_0;
v0x105fcd0_0 .net "nand_ab", 0 0, L_0x11df450; 1 drivers
v0x105fd70_0 .net "nor_ab", 0 0, L_0x11df5a0; 1 drivers
v0x105fdf0_0 .net "nxor_ab", 0 0, L_0x11df800; 1 drivers
v0x105fe90_0 .net "or_ab", 0 0, L_0x11df710; 1 drivers
v0x105ff70_0 .alias "result", 0 0, v0x1061b60_0;
S_0x105f460 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x105b740;
 .timescale 0 0;
L_0x11e01d0/d .functor NAND 1, L_0x11de690, L_0x11de730, C4<1>, C4<1>;
L_0x11e01d0 .delay (20,20,20) L_0x11e01d0/d;
L_0x11e0290/d .functor NOR 1, L_0x11de690, L_0x11de730, C4<0>, C4<0>;
L_0x11e0290 .delay (20,20,20) L_0x11e0290/d;
L_0x11e0420/d .functor NOT 1, L_0x11e0290, C4<0>, C4<0>, C4<0>;
L_0x11e0420 .delay (10,10,10) L_0x11e0420/d;
L_0x11e0510/d .functor NAND 1, L_0x11e0420, L_0x11e01d0, C4<1>, C4<1>;
L_0x11e0510 .delay (20,20,20) L_0x11e0510/d;
L_0x11e0670/d .functor NOT 1, L_0x11e0510, C4<0>, C4<0>, C4<0>;
L_0x11e0670 .delay (10,10,10) L_0x11e0670/d;
v0x105f550_0 .alias "a", 0 0, v0x10617a0_0;
v0x105f5d0_0 .alias "b", 0 0, v0x1061820_0;
v0x105f6a0_0 .net "nand_ab", 0 0, L_0x11e01d0; 1 drivers
v0x105f720_0 .net "nor_ab", 0 0, L_0x11e0290; 1 drivers
v0x105f7a0_0 .net "nxor_ab", 0 0, L_0x11e0510; 1 drivers
v0x105f820_0 .net "or_ab", 0 0, L_0x11e0420; 1 drivers
v0x105f8e0_0 .alias "result", 0 0, v0x1061f00_0;
S_0x105e870 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x105b740;
 .timescale 0 0;
L_0x11e07c0/d .functor NAND 1, L_0x11de690, L_0x11de730, C4<1>, C4<1>;
L_0x11e07c0 .delay (20,20,20) L_0x11e07c0/d;
L_0x11e08f0/d .functor NOT 1, L_0x11e07c0, C4<0>, C4<0>, C4<0>;
L_0x11e08f0 .delay (10,10,10) L_0x11e08f0/d;
v0x105f0e0_0 .alias "a", 0 0, v0x10617a0_0;
v0x105f180_0 .net "and_ab", 0 0, L_0x11e08f0; 1 drivers
v0x105f200_0 .alias "b", 0 0, v0x1061820_0;
v0x105f280_0 .net "nand_ab", 0 0, L_0x11e07c0; 1 drivers
v0x105f360_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x105f3e0_0 .alias "result", 0 0, v0x1061c70_0;
S_0x105e960 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x105e870;
 .timescale 0 0;
L_0x11e0a40/d .functor NAND 1, L_0x11e08f0, v0x10be850_0, C4<1>, C4<1>;
L_0x11e0a40 .delay (20,20,20) L_0x11e0a40/d;
L_0x11e0b00/d .functor NOT 1, L_0x11e0a40, C4<0>, C4<0>, C4<0>;
L_0x11e0b00 .delay (10,10,10) L_0x11e0b00/d;
L_0x11e0c30/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11e0c30 .delay (10,10,10) L_0x11e0c30/d;
L_0x11e0cf0/d .functor NAND 1, L_0x11e07c0, L_0x11e0c30, C4<1>, C4<1>;
L_0x11e0cf0 .delay (20,20,20) L_0x11e0cf0/d;
L_0x11e0e40/d .functor NOT 1, L_0x11e0cf0, C4<0>, C4<0>, C4<0>;
L_0x11e0e40 .delay (10,10,10) L_0x11e0e40/d;
L_0x11e0f30/d .functor NOR 1, L_0x11e0e40, L_0x11e0b00, C4<0>, C4<0>;
L_0x11e0f30 .delay (20,20,20) L_0x11e0f30/d;
L_0x11e10d0/d .functor NOT 1, L_0x11e0f30, C4<0>, C4<0>, C4<0>;
L_0x11e10d0 .delay (10,10,10) L_0x11e10d0/d;
v0x105ea50_0 .net "and_in0ncom", 0 0, L_0x11e0e40; 1 drivers
v0x105ead0_0 .net "and_in1com", 0 0, L_0x11e0b00; 1 drivers
v0x105eb50_0 .alias "in0", 0 0, v0x105f280_0;
v0x105ebf0_0 .alias "in1", 0 0, v0x105f180_0;
v0x105ec70_0 .net "nand_in0ncom", 0 0, L_0x11e0cf0; 1 drivers
v0x105ed10_0 .net "nand_in1com", 0 0, L_0x11e0a40; 1 drivers
v0x105edf0_0 .net "ncom", 0 0, L_0x11e0c30; 1 drivers
v0x105ee90_0 .net "nor_wire", 0 0, L_0x11e0f30; 1 drivers
v0x105ef30_0 .alias "result", 0 0, v0x1061c70_0;
v0x105f000_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x105ddd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x105b740;
 .timescale 0 0;
L_0x11e1200/d .functor NOR 1, L_0x11de690, L_0x11de730, C4<0>, C4<0>;
L_0x11e1200 .delay (20,20,20) L_0x11e1200/d;
L_0x11e1330/d .functor NOT 1, L_0x11e1200, C4<0>, C4<0>, C4<0>;
L_0x11e1330 .delay (10,10,10) L_0x11e1330/d;
v0x105e550_0 .alias "a", 0 0, v0x10617a0_0;
v0x105e5d0_0 .alias "b", 0 0, v0x1061820_0;
v0x105e670_0 .net "nor_ab", 0 0, L_0x11e1200; 1 drivers
v0x105e6f0_0 .net "or_ab", 0 0, L_0x11e1330; 1 drivers
v0x105e770_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x105e7f0_0 .alias "result", 0 0, v0x1061df0_0;
S_0x105dec0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x105ddd0;
 .timescale 0 0;
L_0x11e1480/d .functor NAND 1, L_0x11e1330, v0x10be850_0, C4<1>, C4<1>;
L_0x11e1480 .delay (20,20,20) L_0x11e1480/d;
L_0x11e1540/d .functor NOT 1, L_0x11e1480, C4<0>, C4<0>, C4<0>;
L_0x11e1540 .delay (10,10,10) L_0x11e1540/d;
L_0x11e1670/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11e1670 .delay (10,10,10) L_0x11e1670/d;
L_0x11e1730/d .functor NAND 1, L_0x11e1200, L_0x11e1670, C4<1>, C4<1>;
L_0x11e1730 .delay (20,20,20) L_0x11e1730/d;
L_0x11e1880/d .functor NOT 1, L_0x11e1730, C4<0>, C4<0>, C4<0>;
L_0x11e1880 .delay (10,10,10) L_0x11e1880/d;
L_0x11e1970/d .functor NOR 1, L_0x11e1880, L_0x11e1540, C4<0>, C4<0>;
L_0x11e1970 .delay (20,20,20) L_0x11e1970/d;
L_0x11e1b10/d .functor NOT 1, L_0x11e1970, C4<0>, C4<0>, C4<0>;
L_0x11e1b10 .delay (10,10,10) L_0x11e1b10/d;
v0x105dfb0_0 .net "and_in0ncom", 0 0, L_0x11e1880; 1 drivers
v0x105e030_0 .net "and_in1com", 0 0, L_0x11e1540; 1 drivers
v0x105e0b0_0 .alias "in0", 0 0, v0x105e670_0;
v0x105e130_0 .alias "in1", 0 0, v0x105e6f0_0;
v0x105e1b0_0 .net "nand_in0ncom", 0 0, L_0x11e1730; 1 drivers
v0x105e230_0 .net "nand_in1com", 0 0, L_0x11e1480; 1 drivers
v0x105e2b0_0 .net "ncom", 0 0, L_0x11e1670; 1 drivers
v0x105e330_0 .net "nor_wire", 0 0, L_0x11e1970; 1 drivers
v0x105e400_0 .alias "result", 0 0, v0x1061df0_0;
v0x105e4d0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x105b830 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x105b740;
 .timescale 0 0;
v0x105d620_0 .alias "in0", 0 0, v0x1061b60_0;
v0x105d6d0_0 .alias "in1", 0 0, v0x1061f00_0;
v0x105d780_0 .alias "in2", 0 0, v0x1061c70_0;
v0x105d830_0 .alias "in3", 0 0, v0x1061df0_0;
v0x105d910_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x105d9c0_0 .alias "result", 0 0, v0x10619b0_0;
v0x105da40_0 .net "sel0", 0 0, L_0x11e3c30; 1 drivers
v0x105dac0_0 .net "sel1", 0 0, L_0x11e3cd0; 1 drivers
v0x105db40_0 .net "sel2", 0 0, L_0x11e3e00; 1 drivers
v0x105dbf0_0 .net "w0", 0 0, L_0x11e22d0; 1 drivers
v0x105dcd0_0 .net "w1", 0 0, L_0x11e2a50; 1 drivers
v0x105dd50_0 .net "w2", 0 0, L_0x11e32a0; 1 drivers
S_0x105ced0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x105b830;
 .timescale 0 0;
L_0x11e1c40/d .functor NAND 1, L_0x11e0670, L_0x11e3c30, C4<1>, C4<1>;
L_0x11e1c40 .delay (20,20,20) L_0x11e1c40/d;
L_0x11e1d00/d .functor NOT 1, L_0x11e1c40, C4<0>, C4<0>, C4<0>;
L_0x11e1d00 .delay (10,10,10) L_0x11e1d00/d;
L_0x11e1e30/d .functor NOT 1, L_0x11e3c30, C4<0>, C4<0>, C4<0>;
L_0x11e1e30 .delay (10,10,10) L_0x11e1e30/d;
L_0x11e1f80/d .functor NAND 1, L_0x11df910, L_0x11e1e30, C4<1>, C4<1>;
L_0x11e1f80 .delay (20,20,20) L_0x11e1f80/d;
L_0x11e2040/d .functor NOT 1, L_0x11e1f80, C4<0>, C4<0>, C4<0>;
L_0x11e2040 .delay (10,10,10) L_0x11e2040/d;
L_0x11e2130/d .functor NOR 1, L_0x11e2040, L_0x11e1d00, C4<0>, C4<0>;
L_0x11e2130 .delay (20,20,20) L_0x11e2130/d;
L_0x11e22d0/d .functor NOT 1, L_0x11e2130, C4<0>, C4<0>, C4<0>;
L_0x11e22d0 .delay (10,10,10) L_0x11e22d0/d;
v0x105cfc0_0 .net "and_in0ncom", 0 0, L_0x11e2040; 1 drivers
v0x105d080_0 .net "and_in1com", 0 0, L_0x11e1d00; 1 drivers
v0x105d120_0 .alias "in0", 0 0, v0x1061b60_0;
v0x105d1c0_0 .alias "in1", 0 0, v0x1061f00_0;
v0x105d240_0 .net "nand_in0ncom", 0 0, L_0x11e1f80; 1 drivers
v0x105d2e0_0 .net "nand_in1com", 0 0, L_0x11e1c40; 1 drivers
v0x105d380_0 .net "ncom", 0 0, L_0x11e1e30; 1 drivers
v0x105d420_0 .net "nor_wire", 0 0, L_0x11e2130; 1 drivers
v0x105d4c0_0 .alias "result", 0 0, v0x105dbf0_0;
v0x105d540_0 .alias "sel0", 0 0, v0x105da40_0;
S_0x105c780 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x105b830;
 .timescale 0 0;
L_0x11e2400/d .functor NAND 1, L_0x11e1b10, L_0x11e3c30, C4<1>, C4<1>;
L_0x11e2400 .delay (20,20,20) L_0x11e2400/d;
L_0x11e24c0/d .functor NOT 1, L_0x11e2400, C4<0>, C4<0>, C4<0>;
L_0x11e24c0 .delay (10,10,10) L_0x11e24c0/d;
L_0x11e25f0/d .functor NOT 1, L_0x11e3c30, C4<0>, C4<0>, C4<0>;
L_0x11e25f0 .delay (10,10,10) L_0x11e25f0/d;
L_0x11e26b0/d .functor NAND 1, L_0x11e10d0, L_0x11e25f0, C4<1>, C4<1>;
L_0x11e26b0 .delay (20,20,20) L_0x11e26b0/d;
L_0x11e27c0/d .functor NOT 1, L_0x11e26b0, C4<0>, C4<0>, C4<0>;
L_0x11e27c0 .delay (10,10,10) L_0x11e27c0/d;
L_0x11e28b0/d .functor NOR 1, L_0x11e27c0, L_0x11e24c0, C4<0>, C4<0>;
L_0x11e28b0 .delay (20,20,20) L_0x11e28b0/d;
L_0x11e2a50/d .functor NOT 1, L_0x11e28b0, C4<0>, C4<0>, C4<0>;
L_0x11e2a50 .delay (10,10,10) L_0x11e2a50/d;
v0x105c870_0 .net "and_in0ncom", 0 0, L_0x11e27c0; 1 drivers
v0x105c930_0 .net "and_in1com", 0 0, L_0x11e24c0; 1 drivers
v0x105c9d0_0 .alias "in0", 0 0, v0x1061c70_0;
v0x105ca70_0 .alias "in1", 0 0, v0x1061df0_0;
v0x105caf0_0 .net "nand_in0ncom", 0 0, L_0x11e26b0; 1 drivers
v0x105cb90_0 .net "nand_in1com", 0 0, L_0x11e2400; 1 drivers
v0x105cc30_0 .net "ncom", 0 0, L_0x11e25f0; 1 drivers
v0x105ccd0_0 .net "nor_wire", 0 0, L_0x11e28b0; 1 drivers
v0x105cd70_0 .alias "result", 0 0, v0x105dcd0_0;
v0x105cdf0_0 .alias "sel0", 0 0, v0x105da40_0;
S_0x105c030 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x105b830;
 .timescale 0 0;
L_0x11e2b80/d .functor NAND 1, L_0x11e2a50, L_0x11e3cd0, C4<1>, C4<1>;
L_0x11e2b80 .delay (20,20,20) L_0x11e2b80/d;
L_0x11e2cd0/d .functor NOT 1, L_0x11e2b80, C4<0>, C4<0>, C4<0>;
L_0x11e2cd0 .delay (10,10,10) L_0x11e2cd0/d;
L_0x11e2e00/d .functor NOT 1, L_0x11e3cd0, C4<0>, C4<0>, C4<0>;
L_0x11e2e00 .delay (10,10,10) L_0x11e2e00/d;
L_0x11e2ec0/d .functor NAND 1, L_0x11e22d0, L_0x11e2e00, C4<1>, C4<1>;
L_0x11e2ec0 .delay (20,20,20) L_0x11e2ec0/d;
L_0x11e3010/d .functor NOT 1, L_0x11e2ec0, C4<0>, C4<0>, C4<0>;
L_0x11e3010 .delay (10,10,10) L_0x11e3010/d;
L_0x11e3100/d .functor NOR 1, L_0x11e3010, L_0x11e2cd0, C4<0>, C4<0>;
L_0x11e3100 .delay (20,20,20) L_0x11e3100/d;
L_0x11e32a0/d .functor NOT 1, L_0x11e3100, C4<0>, C4<0>, C4<0>;
L_0x11e32a0 .delay (10,10,10) L_0x11e32a0/d;
v0x105c120_0 .net "and_in0ncom", 0 0, L_0x11e3010; 1 drivers
v0x105c1e0_0 .net "and_in1com", 0 0, L_0x11e2cd0; 1 drivers
v0x105c280_0 .alias "in0", 0 0, v0x105dbf0_0;
v0x105c320_0 .alias "in1", 0 0, v0x105dcd0_0;
v0x105c3a0_0 .net "nand_in0ncom", 0 0, L_0x11e2ec0; 1 drivers
v0x105c440_0 .net "nand_in1com", 0 0, L_0x11e2b80; 1 drivers
v0x105c4e0_0 .net "ncom", 0 0, L_0x11e2e00; 1 drivers
v0x105c580_0 .net "nor_wire", 0 0, L_0x11e3100; 1 drivers
v0x105c620_0 .alias "result", 0 0, v0x105dd50_0;
v0x105c6a0_0 .alias "sel0", 0 0, v0x105dac0_0;
S_0x105b920 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x105b830;
 .timescale 0 0;
L_0x11e33d0/d .functor NAND 1, C4<0>, L_0x11e3e00, C4<1>, C4<1>;
L_0x11e33d0 .delay (20,20,20) L_0x11e33d0/d;
L_0x11e3530/d .functor NOT 1, L_0x11e33d0, C4<0>, C4<0>, C4<0>;
L_0x11e3530 .delay (10,10,10) L_0x11e3530/d;
L_0x11e3660/d .functor NOT 1, L_0x11e3e00, C4<0>, C4<0>, C4<0>;
L_0x11e3660 .delay (10,10,10) L_0x11e3660/d;
L_0x11e3720/d .functor NAND 1, L_0x11e32a0, L_0x11e3660, C4<1>, C4<1>;
L_0x11e3720 .delay (20,20,20) L_0x11e3720/d;
L_0x11e3870/d .functor NOT 1, L_0x11e3720, C4<0>, C4<0>, C4<0>;
L_0x11e3870 .delay (10,10,10) L_0x11e3870/d;
L_0x11e3960/d .functor NOR 1, L_0x11e3870, L_0x11e3530, C4<0>, C4<0>;
L_0x11e3960 .delay (20,20,20) L_0x11e3960/d;
L_0x11e3b00/d .functor NOT 1, L_0x11e3960, C4<0>, C4<0>, C4<0>;
L_0x11e3b00 .delay (10,10,10) L_0x11e3b00/d;
v0x105ba10_0 .net "and_in0ncom", 0 0, L_0x11e3870; 1 drivers
v0x105ba90_0 .net "and_in1com", 0 0, L_0x11e3530; 1 drivers
v0x105bb10_0 .alias "in0", 0 0, v0x105dd50_0;
v0x105bbb0_0 .alias "in1", 0 0, v0x105d910_0;
v0x105bc30_0 .net "nand_in0ncom", 0 0, L_0x11e3720; 1 drivers
v0x105bcd0_0 .net "nand_in1com", 0 0, L_0x11e33d0; 1 drivers
v0x105bdb0_0 .net "ncom", 0 0, L_0x11e3660; 1 drivers
v0x105be50_0 .net "nor_wire", 0 0, L_0x11e3960; 1 drivers
v0x105bef0_0 .alias "result", 0 0, v0x10619b0_0;
v0x105bf90_0 .alias "sel0", 0 0, v0x105db40_0;
S_0x1054b50 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10534e8 .param/l "i" 2 105, +C4<011101>;
S_0x1054c80 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1054b50;
 .timescale 0 0;
L_0x11d8b60/d .functor NOT 1, L_0x11e41b0, C4<0>, C4<0>, C4<0>;
L_0x11d8b60 .delay (10,10,10) L_0x11d8b60/d;
v0x105aac0_0 .net "carryin", 0 0, L_0x11e4250; 1 drivers
v0x105abb0_0 .net "carryout", 0 0, L_0x11e5b50; 1 drivers
v0x105ac30_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x105acb0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x105ad30_0 .net "notB", 0 0, L_0x11d8b60; 1 drivers
v0x105adb0_0 .net "operandA", 0 0, L_0x11e4110; 1 drivers
v0x105ae30_0 .net "operandB", 0 0, L_0x11e41b0; 1 drivers
v0x105af40_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x105afc0_0 .net "result", 0 0, L_0x11e9640; 1 drivers
v0x105b090_0 .net "trueB", 0 0, L_0x11e49a0; 1 drivers
v0x105b170_0 .net "wAddSub", 0 0, L_0x11e5480; 1 drivers
v0x105b280_0 .net "wNandAnd", 0 0, L_0x11e6c10; 1 drivers
v0x105b400_0 .net "wNorOr", 0 0, L_0x11e7650; 1 drivers
v0x105b510_0 .net "wXor", 0 0, L_0x11e61b0; 1 drivers
L_0x11e9770 .part v0x1125020_0, 0, 1;
L_0x11e9810 .part v0x1125020_0, 1, 1;
L_0x11e9940 .part v0x1125020_0, 2, 1;
S_0x105a2f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1054c80;
 .timescale 0 0;
L_0x11de910/d .functor NAND 1, L_0x11d8b60, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11de910 .delay (20,20,20) L_0x11de910/d;
L_0x11e4580/d .functor NOT 1, L_0x11de910, C4<0>, C4<0>, C4<0>;
L_0x11e4580 .delay (10,10,10) L_0x11e4580/d;
L_0x11e45e0/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11e45e0 .delay (10,10,10) L_0x11e45e0/d;
L_0x11e4640/d .functor NAND 1, L_0x11e41b0, L_0x11e45e0, C4<1>, C4<1>;
L_0x11e4640 .delay (20,20,20) L_0x11e4640/d;
L_0x11e4730/d .functor NOT 1, L_0x11e4640, C4<0>, C4<0>, C4<0>;
L_0x11e4730 .delay (10,10,10) L_0x11e4730/d;
L_0x11e4820/d .functor NOR 1, L_0x11e4730, L_0x11e4580, C4<0>, C4<0>;
L_0x11e4820 .delay (20,20,20) L_0x11e4820/d;
L_0x11e49a0/d .functor NOT 1, L_0x11e4820, C4<0>, C4<0>, C4<0>;
L_0x11e49a0 .delay (10,10,10) L_0x11e49a0/d;
v0x105a3e0_0 .net "and_in0ncom", 0 0, L_0x11e4730; 1 drivers
v0x105a4a0_0 .net "and_in1com", 0 0, L_0x11e4580; 1 drivers
v0x105a540_0 .alias "in0", 0 0, v0x105ae30_0;
v0x105a5c0_0 .alias "in1", 0 0, v0x105ad30_0;
v0x105a640_0 .net "nand_in0ncom", 0 0, L_0x11e4640; 1 drivers
v0x105a6e0_0 .net "nand_in1com", 0 0, L_0x11de910; 1 drivers
v0x105a780_0 .net "ncom", 0 0, L_0x11e45e0; 1 drivers
v0x105a820_0 .net "nor_wire", 0 0, L_0x11e4820; 1 drivers
v0x105a910_0 .alias "result", 0 0, v0x105b090_0;
v0x105a9e0_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1059000 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x1054c80;
 .timescale 0 0;
L_0x11e5590/d .functor NAND 1, L_0x11e4110, L_0x11e49a0, C4<1>, C4<1>;
L_0x11e5590 .delay (20,20,20) L_0x11e5590/d;
L_0x11e5700/d .functor NOT 1, L_0x11e5590, C4<0>, C4<0>, C4<0>;
L_0x11e5700 .delay (10,10,10) L_0x11e5700/d;
L_0x11e5810/d .functor NAND 1, L_0x11e4250, L_0x11e4ee0, C4<1>, C4<1>;
L_0x11e5810 .delay (20,20,20) L_0x11e5810/d;
L_0x11e58d0/d .functor NOT 1, L_0x11e5810, C4<0>, C4<0>, C4<0>;
L_0x11e58d0 .delay (10,10,10) L_0x11e58d0/d;
L_0x11e59e0/d .functor NOR 1, L_0x11e58d0, L_0x11e5700, C4<0>, C4<0>;
L_0x11e59e0 .delay (20,20,20) L_0x11e59e0/d;
L_0x11e5b50/d .functor NOT 1, L_0x11e59e0, C4<0>, C4<0>, C4<0>;
L_0x11e5b50 .delay (10,10,10) L_0x11e5b50/d;
v0x1059be0_0 .alias "a", 0 0, v0x105adb0_0;
v0x1059cf0_0 .net "and_ab", 0 0, L_0x11e5700; 1 drivers
v0x1059d90_0 .net "and_xor_ab_c", 0 0, L_0x11e58d0; 1 drivers
v0x1059e30_0 .alias "b", 0 0, v0x105b090_0;
v0x1059eb0_0 .alias "carryin", 0 0, v0x105aac0_0;
v0x1059f30_0 .alias "carryout", 0 0, v0x105abb0_0;
v0x1059ff0_0 .net "nand_ab", 0 0, L_0x11e5590; 1 drivers
v0x105a070_0 .net "nand_xor_ab_c", 0 0, L_0x11e5810; 1 drivers
v0x105a0f0_0 .net "nco", 0 0, L_0x11e59e0; 1 drivers
v0x105a190_0 .alias "sum", 0 0, v0x105b170_0;
v0x105a270_0 .net "xor_ab", 0 0, L_0x11e4ee0; 1 drivers
S_0x1059690 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1059000;
 .timescale 0 0;
L_0x11e4ad0/d .functor NAND 1, L_0x11e4110, L_0x11e49a0, C4<1>, C4<1>;
L_0x11e4ad0 .delay (20,20,20) L_0x11e4ad0/d;
L_0x11e4b90/d .functor NOR 1, L_0x11e4110, L_0x11e49a0, C4<0>, C4<0>;
L_0x11e4b90 .delay (20,20,20) L_0x11e4b90/d;
L_0x11e4c70/d .functor NOT 1, L_0x11e4b90, C4<0>, C4<0>, C4<0>;
L_0x11e4c70 .delay (10,10,10) L_0x11e4c70/d;
L_0x11e4d80/d .functor NAND 1, L_0x11e4c70, L_0x11e4ad0, C4<1>, C4<1>;
L_0x11e4d80 .delay (20,20,20) L_0x11e4d80/d;
L_0x11e4ee0/d .functor NOT 1, L_0x11e4d80, C4<0>, C4<0>, C4<0>;
L_0x11e4ee0 .delay (10,10,10) L_0x11e4ee0/d;
v0x1059780_0 .alias "a", 0 0, v0x105adb0_0;
v0x1059820_0 .alias "b", 0 0, v0x105b090_0;
v0x10598c0_0 .net "nand_ab", 0 0, L_0x11e4ad0; 1 drivers
v0x1059960_0 .net "nor_ab", 0 0, L_0x11e4b90; 1 drivers
v0x10599e0_0 .net "nxor_ab", 0 0, L_0x11e4d80; 1 drivers
v0x1059a80_0 .net "or_ab", 0 0, L_0x11e4c70; 1 drivers
v0x1059b60_0 .alias "result", 0 0, v0x105a270_0;
S_0x10590f0 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1059000;
 .timescale 0 0;
L_0x11e4ff0/d .functor NAND 1, L_0x11e4ee0, L_0x11e4250, C4<1>, C4<1>;
L_0x11e4ff0 .delay (20,20,20) L_0x11e4ff0/d;
L_0x11e5140/d .functor NOR 1, L_0x11e4ee0, L_0x11e4250, C4<0>, C4<0>;
L_0x11e5140 .delay (20,20,20) L_0x11e5140/d;
L_0x11e52b0/d .functor NOT 1, L_0x11e5140, C4<0>, C4<0>, C4<0>;
L_0x11e52b0 .delay (10,10,10) L_0x11e52b0/d;
L_0x11e5370/d .functor NAND 1, L_0x11e52b0, L_0x11e4ff0, C4<1>, C4<1>;
L_0x11e5370 .delay (20,20,20) L_0x11e5370/d;
L_0x11e5480/d .functor NOT 1, L_0x11e5370, C4<0>, C4<0>, C4<0>;
L_0x11e5480 .delay (10,10,10) L_0x11e5480/d;
v0x10591e0_0 .alias "a", 0 0, v0x105a270_0;
v0x1059280_0 .alias "b", 0 0, v0x105aac0_0;
v0x1059320_0 .net "nand_ab", 0 0, L_0x11e4ff0; 1 drivers
v0x10593c0_0 .net "nor_ab", 0 0, L_0x11e5140; 1 drivers
v0x1059440_0 .net "nxor_ab", 0 0, L_0x11e5370; 1 drivers
v0x10594e0_0 .net "or_ab", 0 0, L_0x11e52b0; 1 drivers
v0x10595c0_0 .alias "result", 0 0, v0x105b170_0;
S_0x1058ab0 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x1054c80;
 .timescale 0 0;
L_0x11e5d10/d .functor NAND 1, L_0x11e4110, L_0x11e41b0, C4<1>, C4<1>;
L_0x11e5d10 .delay (20,20,20) L_0x11e5d10/d;
L_0x11e5dd0/d .functor NOR 1, L_0x11e4110, L_0x11e41b0, C4<0>, C4<0>;
L_0x11e5dd0 .delay (20,20,20) L_0x11e5dd0/d;
L_0x11e5f60/d .functor NOT 1, L_0x11e5dd0, C4<0>, C4<0>, C4<0>;
L_0x11e5f60 .delay (10,10,10) L_0x11e5f60/d;
L_0x11e6050/d .functor NAND 1, L_0x11e5f60, L_0x11e5d10, C4<1>, C4<1>;
L_0x11e6050 .delay (20,20,20) L_0x11e6050/d;
L_0x11e61b0/d .functor NOT 1, L_0x11e6050, C4<0>, C4<0>, C4<0>;
L_0x11e61b0 .delay (10,10,10) L_0x11e61b0/d;
v0x1058ba0_0 .alias "a", 0 0, v0x105adb0_0;
v0x1058c20_0 .alias "b", 0 0, v0x105ae30_0;
v0x1058cf0_0 .net "nand_ab", 0 0, L_0x11e5d10; 1 drivers
v0x1058d70_0 .net "nor_ab", 0 0, L_0x11e5dd0; 1 drivers
v0x1058df0_0 .net "nxor_ab", 0 0, L_0x11e6050; 1 drivers
v0x1058e70_0 .net "or_ab", 0 0, L_0x11e5f60; 1 drivers
v0x1058f30_0 .alias "result", 0 0, v0x105b510_0;
S_0x1057e30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x1054c80;
 .timescale 0 0;
L_0x11e6300/d .functor NAND 1, L_0x11e4110, L_0x11e41b0, C4<1>, C4<1>;
L_0x11e6300 .delay (20,20,20) L_0x11e6300/d;
L_0x11e6430/d .functor NOT 1, L_0x11e6300, C4<0>, C4<0>, C4<0>;
L_0x11e6430 .delay (10,10,10) L_0x11e6430/d;
v0x10586a0_0 .alias "a", 0 0, v0x105adb0_0;
v0x1058740_0 .net "and_ab", 0 0, L_0x11e6430; 1 drivers
v0x10587c0_0 .alias "b", 0 0, v0x105ae30_0;
v0x1058840_0 .net "nand_ab", 0 0, L_0x11e6300; 1 drivers
v0x1058920_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x10544c0_0 .alias "result", 0 0, v0x105b280_0;
S_0x1057f20 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x1057e30;
 .timescale 0 0;
L_0x11e6580/d .functor NAND 1, L_0x11e6430, v0x10be850_0, C4<1>, C4<1>;
L_0x11e6580 .delay (20,20,20) L_0x11e6580/d;
L_0x11e6640/d .functor NOT 1, L_0x11e6580, C4<0>, C4<0>, C4<0>;
L_0x11e6640 .delay (10,10,10) L_0x11e6640/d;
L_0x11e6770/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11e6770 .delay (10,10,10) L_0x11e6770/d;
L_0x11e6830/d .functor NAND 1, L_0x11e6300, L_0x11e6770, C4<1>, C4<1>;
L_0x11e6830 .delay (20,20,20) L_0x11e6830/d;
L_0x11e6980/d .functor NOT 1, L_0x11e6830, C4<0>, C4<0>, C4<0>;
L_0x11e6980 .delay (10,10,10) L_0x11e6980/d;
L_0x11e6a70/d .functor NOR 1, L_0x11e6980, L_0x11e6640, C4<0>, C4<0>;
L_0x11e6a70 .delay (20,20,20) L_0x11e6a70/d;
L_0x11e6c10/d .functor NOT 1, L_0x11e6a70, C4<0>, C4<0>, C4<0>;
L_0x11e6c10 .delay (10,10,10) L_0x11e6c10/d;
v0x1058010_0 .net "and_in0ncom", 0 0, L_0x11e6980; 1 drivers
v0x1058090_0 .net "and_in1com", 0 0, L_0x11e6640; 1 drivers
v0x1058110_0 .alias "in0", 0 0, v0x1058840_0;
v0x10581b0_0 .alias "in1", 0 0, v0x1058740_0;
v0x1058230_0 .net "nand_in0ncom", 0 0, L_0x11e6830; 1 drivers
v0x10582d0_0 .net "nand_in1com", 0 0, L_0x11e6580; 1 drivers
v0x10583b0_0 .net "ncom", 0 0, L_0x11e6770; 1 drivers
v0x1058450_0 .net "nor_wire", 0 0, L_0x11e6a70; 1 drivers
v0x10584f0_0 .alias "result", 0 0, v0x105b280_0;
v0x10585c0_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1057390 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x1054c80;
 .timescale 0 0;
L_0x11e6d40/d .functor NOR 1, L_0x11e4110, L_0x11e41b0, C4<0>, C4<0>;
L_0x11e6d40 .delay (20,20,20) L_0x11e6d40/d;
L_0x11e6e70/d .functor NOT 1, L_0x11e6d40, C4<0>, C4<0>, C4<0>;
L_0x11e6e70 .delay (10,10,10) L_0x11e6e70/d;
v0x1057b10_0 .alias "a", 0 0, v0x105adb0_0;
v0x1057b90_0 .alias "b", 0 0, v0x105ae30_0;
v0x1057c30_0 .net "nor_ab", 0 0, L_0x11e6d40; 1 drivers
v0x1057cb0_0 .net "or_ab", 0 0, L_0x11e6e70; 1 drivers
v0x1057d30_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1057db0_0 .alias "result", 0 0, v0x105b400_0;
S_0x1057480 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1057390;
 .timescale 0 0;
L_0x11e6fc0/d .functor NAND 1, L_0x11e6e70, v0x10be850_0, C4<1>, C4<1>;
L_0x11e6fc0 .delay (20,20,20) L_0x11e6fc0/d;
L_0x11e7080/d .functor NOT 1, L_0x11e6fc0, C4<0>, C4<0>, C4<0>;
L_0x11e7080 .delay (10,10,10) L_0x11e7080/d;
L_0x11e71b0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11e71b0 .delay (10,10,10) L_0x11e71b0/d;
L_0x11e7270/d .functor NAND 1, L_0x11e6d40, L_0x11e71b0, C4<1>, C4<1>;
L_0x11e7270 .delay (20,20,20) L_0x11e7270/d;
L_0x11e73c0/d .functor NOT 1, L_0x11e7270, C4<0>, C4<0>, C4<0>;
L_0x11e73c0 .delay (10,10,10) L_0x11e73c0/d;
L_0x11e74b0/d .functor NOR 1, L_0x11e73c0, L_0x11e7080, C4<0>, C4<0>;
L_0x11e74b0 .delay (20,20,20) L_0x11e74b0/d;
L_0x11e7650/d .functor NOT 1, L_0x11e74b0, C4<0>, C4<0>, C4<0>;
L_0x11e7650 .delay (10,10,10) L_0x11e7650/d;
v0x1057570_0 .net "and_in0ncom", 0 0, L_0x11e73c0; 1 drivers
v0x10575f0_0 .net "and_in1com", 0 0, L_0x11e7080; 1 drivers
v0x1057670_0 .alias "in0", 0 0, v0x1057c30_0;
v0x10576f0_0 .alias "in1", 0 0, v0x1057cb0_0;
v0x1057770_0 .net "nand_in0ncom", 0 0, L_0x11e7270; 1 drivers
v0x10577f0_0 .net "nand_in1com", 0 0, L_0x11e6fc0; 1 drivers
v0x1057870_0 .net "ncom", 0 0, L_0x11e71b0; 1 drivers
v0x10578f0_0 .net "nor_wire", 0 0, L_0x11e74b0; 1 drivers
v0x10579c0_0 .alias "result", 0 0, v0x105b400_0;
v0x1057a90_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1054d70 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x1054c80;
 .timescale 0 0;
v0x1056be0_0 .alias "in0", 0 0, v0x105b170_0;
v0x1056c90_0 .alias "in1", 0 0, v0x105b510_0;
v0x1056d40_0 .alias "in2", 0 0, v0x105b280_0;
v0x1056df0_0 .alias "in3", 0 0, v0x105b400_0;
v0x1056ed0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1056f80_0 .alias "result", 0 0, v0x105afc0_0;
v0x1057000_0 .net "sel0", 0 0, L_0x11e9770; 1 drivers
v0x1057080_0 .net "sel1", 0 0, L_0x11e9810; 1 drivers
v0x1057100_0 .net "sel2", 0 0, L_0x11e9940; 1 drivers
v0x10571b0_0 .net "w0", 0 0, L_0x11e7e10; 1 drivers
v0x1057290_0 .net "w1", 0 0, L_0x11e8590; 1 drivers
v0x1057310_0 .net "w2", 0 0, L_0x11e8de0; 1 drivers
S_0x1056430 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x1054d70;
 .timescale 0 0;
L_0x11e7780/d .functor NAND 1, L_0x11e61b0, L_0x11e9770, C4<1>, C4<1>;
L_0x11e7780 .delay (20,20,20) L_0x11e7780/d;
L_0x11e7840/d .functor NOT 1, L_0x11e7780, C4<0>, C4<0>, C4<0>;
L_0x11e7840 .delay (10,10,10) L_0x11e7840/d;
L_0x11e7970/d .functor NOT 1, L_0x11e9770, C4<0>, C4<0>, C4<0>;
L_0x11e7970 .delay (10,10,10) L_0x11e7970/d;
L_0x11e7ac0/d .functor NAND 1, L_0x11e5480, L_0x11e7970, C4<1>, C4<1>;
L_0x11e7ac0 .delay (20,20,20) L_0x11e7ac0/d;
L_0x11e7b80/d .functor NOT 1, L_0x11e7ac0, C4<0>, C4<0>, C4<0>;
L_0x11e7b80 .delay (10,10,10) L_0x11e7b80/d;
L_0x11e7c70/d .functor NOR 1, L_0x11e7b80, L_0x11e7840, C4<0>, C4<0>;
L_0x11e7c70 .delay (20,20,20) L_0x11e7c70/d;
L_0x11e7e10/d .functor NOT 1, L_0x11e7c70, C4<0>, C4<0>, C4<0>;
L_0x11e7e10 .delay (10,10,10) L_0x11e7e10/d;
v0x1056520_0 .net "and_in0ncom", 0 0, L_0x11e7b80; 1 drivers
v0x10565e0_0 .net "and_in1com", 0 0, L_0x11e7840; 1 drivers
v0x1056680_0 .alias "in0", 0 0, v0x105b170_0;
v0x1056720_0 .alias "in1", 0 0, v0x105b510_0;
v0x10567d0_0 .net "nand_in0ncom", 0 0, L_0x11e7ac0; 1 drivers
v0x1056870_0 .net "nand_in1com", 0 0, L_0x11e7780; 1 drivers
v0x1056910_0 .net "ncom", 0 0, L_0x11e7970; 1 drivers
v0x10569b0_0 .net "nor_wire", 0 0, L_0x11e7c70; 1 drivers
v0x1056a50_0 .alias "result", 0 0, v0x10571b0_0;
v0x1056ad0_0 .alias "sel0", 0 0, v0x1057000_0;
S_0x1055ce0 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x1054d70;
 .timescale 0 0;
L_0x11e7f40/d .functor NAND 1, L_0x11e7650, L_0x11e9770, C4<1>, C4<1>;
L_0x11e7f40 .delay (20,20,20) L_0x11e7f40/d;
L_0x11e8000/d .functor NOT 1, L_0x11e7f40, C4<0>, C4<0>, C4<0>;
L_0x11e8000 .delay (10,10,10) L_0x11e8000/d;
L_0x11e8130/d .functor NOT 1, L_0x11e9770, C4<0>, C4<0>, C4<0>;
L_0x11e8130 .delay (10,10,10) L_0x11e8130/d;
L_0x11e81f0/d .functor NAND 1, L_0x11e6c10, L_0x11e8130, C4<1>, C4<1>;
L_0x11e81f0 .delay (20,20,20) L_0x11e81f0/d;
L_0x11e8300/d .functor NOT 1, L_0x11e81f0, C4<0>, C4<0>, C4<0>;
L_0x11e8300 .delay (10,10,10) L_0x11e8300/d;
L_0x11e83f0/d .functor NOR 1, L_0x11e8300, L_0x11e8000, C4<0>, C4<0>;
L_0x11e83f0 .delay (20,20,20) L_0x11e83f0/d;
L_0x11e8590/d .functor NOT 1, L_0x11e83f0, C4<0>, C4<0>, C4<0>;
L_0x11e8590 .delay (10,10,10) L_0x11e8590/d;
v0x1055dd0_0 .net "and_in0ncom", 0 0, L_0x11e8300; 1 drivers
v0x1055e90_0 .net "and_in1com", 0 0, L_0x11e8000; 1 drivers
v0x1055f30_0 .alias "in0", 0 0, v0x105b280_0;
v0x1055fd0_0 .alias "in1", 0 0, v0x105b400_0;
v0x1056050_0 .net "nand_in0ncom", 0 0, L_0x11e81f0; 1 drivers
v0x10560f0_0 .net "nand_in1com", 0 0, L_0x11e7f40; 1 drivers
v0x1056190_0 .net "ncom", 0 0, L_0x11e8130; 1 drivers
v0x1056230_0 .net "nor_wire", 0 0, L_0x11e83f0; 1 drivers
v0x10562d0_0 .alias "result", 0 0, v0x1057290_0;
v0x1056350_0 .alias "sel0", 0 0, v0x1057000_0;
S_0x1055590 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x1054d70;
 .timescale 0 0;
L_0x11e86c0/d .functor NAND 1, L_0x11e8590, L_0x11e9810, C4<1>, C4<1>;
L_0x11e86c0 .delay (20,20,20) L_0x11e86c0/d;
L_0x11e8810/d .functor NOT 1, L_0x11e86c0, C4<0>, C4<0>, C4<0>;
L_0x11e8810 .delay (10,10,10) L_0x11e8810/d;
L_0x11e8940/d .functor NOT 1, L_0x11e9810, C4<0>, C4<0>, C4<0>;
L_0x11e8940 .delay (10,10,10) L_0x11e8940/d;
L_0x11e8a00/d .functor NAND 1, L_0x11e7e10, L_0x11e8940, C4<1>, C4<1>;
L_0x11e8a00 .delay (20,20,20) L_0x11e8a00/d;
L_0x11e8b50/d .functor NOT 1, L_0x11e8a00, C4<0>, C4<0>, C4<0>;
L_0x11e8b50 .delay (10,10,10) L_0x11e8b50/d;
L_0x11e8c40/d .functor NOR 1, L_0x11e8b50, L_0x11e8810, C4<0>, C4<0>;
L_0x11e8c40 .delay (20,20,20) L_0x11e8c40/d;
L_0x11e8de0/d .functor NOT 1, L_0x11e8c40, C4<0>, C4<0>, C4<0>;
L_0x11e8de0 .delay (10,10,10) L_0x11e8de0/d;
v0x1055680_0 .net "and_in0ncom", 0 0, L_0x11e8b50; 1 drivers
v0x1055740_0 .net "and_in1com", 0 0, L_0x11e8810; 1 drivers
v0x10557e0_0 .alias "in0", 0 0, v0x10571b0_0;
v0x1055880_0 .alias "in1", 0 0, v0x1057290_0;
v0x1055900_0 .net "nand_in0ncom", 0 0, L_0x11e8a00; 1 drivers
v0x10559a0_0 .net "nand_in1com", 0 0, L_0x11e86c0; 1 drivers
v0x1055a40_0 .net "ncom", 0 0, L_0x11e8940; 1 drivers
v0x1055ae0_0 .net "nor_wire", 0 0, L_0x11e8c40; 1 drivers
v0x1055b80_0 .alias "result", 0 0, v0x1057310_0;
v0x1055c00_0 .alias "sel0", 0 0, v0x1057080_0;
S_0x1054e60 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x1054d70;
 .timescale 0 0;
L_0x11e8f10/d .functor NAND 1, C4<0>, L_0x11e9940, C4<1>, C4<1>;
L_0x11e8f10 .delay (20,20,20) L_0x11e8f10/d;
L_0x11e9070/d .functor NOT 1, L_0x11e8f10, C4<0>, C4<0>, C4<0>;
L_0x11e9070 .delay (10,10,10) L_0x11e9070/d;
L_0x11e91a0/d .functor NOT 1, L_0x11e9940, C4<0>, C4<0>, C4<0>;
L_0x11e91a0 .delay (10,10,10) L_0x11e91a0/d;
L_0x11e9260/d .functor NAND 1, L_0x11e8de0, L_0x11e91a0, C4<1>, C4<1>;
L_0x11e9260 .delay (20,20,20) L_0x11e9260/d;
L_0x11e93b0/d .functor NOT 1, L_0x11e9260, C4<0>, C4<0>, C4<0>;
L_0x11e93b0 .delay (10,10,10) L_0x11e93b0/d;
L_0x11e94a0/d .functor NOR 1, L_0x11e93b0, L_0x11e9070, C4<0>, C4<0>;
L_0x11e94a0 .delay (20,20,20) L_0x11e94a0/d;
L_0x11e9640/d .functor NOT 1, L_0x11e94a0, C4<0>, C4<0>, C4<0>;
L_0x11e9640 .delay (10,10,10) L_0x11e9640/d;
v0x1054f50_0 .net "and_in0ncom", 0 0, L_0x11e93b0; 1 drivers
v0x1054fd0_0 .net "and_in1com", 0 0, L_0x11e9070; 1 drivers
v0x1055070_0 .alias "in0", 0 0, v0x1057310_0;
v0x1055110_0 .alias "in1", 0 0, v0x1056ed0_0;
v0x1055190_0 .net "nand_in0ncom", 0 0, L_0x11e9260; 1 drivers
v0x1055230_0 .net "nand_in1com", 0 0, L_0x11e8f10; 1 drivers
v0x1055310_0 .net "ncom", 0 0, L_0x11e91a0; 1 drivers
v0x10553b0_0 .net "nor_wire", 0 0, L_0x11e94a0; 1 drivers
v0x1055450_0 .alias "result", 0 0, v0x105afc0_0;
v0x10554f0_0 .alias "sel0", 0 0, v0x1057100_0;
S_0x104e060 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x104d980;
 .timescale 0 0;
P_0x10499b8 .param/l "i" 2 105, +C4<011110>;
S_0x104e1d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x104e060;
 .timescale 0 0;
L_0x1056e70/d .functor NOT 1, L_0x11e9dc0, C4<0>, C4<0>, C4<0>;
L_0x1056e70 .delay (10,10,10) L_0x1056e70/d;
v0x1054010_0 .net "carryin", 0 0, L_0x11e9e60; 1 drivers
v0x10540b0_0 .net "carryout", 0 0, L_0x11ebe80; 1 drivers
v0x1054130_0 .alias "invertB", 0 0, v0x11269f0_0;
v0x10541b0_0 .alias "muxIndex", 2 0, v0x1126a70_0;
v0x1054230_0 .net "notB", 0 0, L_0x1056e70; 1 drivers
v0x10542b0_0 .net "operandA", 0 0, L_0x11e9d20; 1 drivers
v0x1054330_0 .net "operandB", 0 0, L_0x11e9dc0; 1 drivers
v0x1054440_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1054550_0 .net "result", 0 0, L_0x11ef970; 1 drivers
v0x10545d0_0 .net "trueB", 0 0, L_0x1124380; 1 drivers
v0x10546b0_0 .net "wAddSub", 0 0, L_0x11eb7a0; 1 drivers
v0x10547c0_0 .net "wNandAnd", 0 0, L_0x11ecf40; 1 drivers
v0x1054940_0 .net "wNorOr", 0 0, L_0x11ed980; 1 drivers
v0x1054a50_0 .net "wXor", 0 0, L_0x11ec4e0; 1 drivers
L_0x11efaa0 .part v0x1125020_0, 0, 1;
L_0x11efb40 .part v0x1125020_0, 1, 1;
L_0x11efc70 .part v0x1125020_0, 2, 1;
S_0x1053820 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x104e1d0;
 .timescale 0 0;
L_0x11e4390/d .functor NAND 1, L_0x1056e70, v0x1124fa0_0, C4<1>, C4<1>;
L_0x11e4390 .delay (20,20,20) L_0x11e4390/d;
L_0x11e4470/d .functor NOT 1, L_0x11e4390, C4<0>, C4<0>, C4<0>;
L_0x11e4470 .delay (10,10,10) L_0x11e4470/d;
L_0x11ea110/d .functor NOT 1, v0x1124fa0_0, C4<0>, C4<0>, C4<0>;
L_0x11ea110 .delay (10,10,10) L_0x11ea110/d;
L_0x1123fe0/d .functor NAND 1, L_0x11e9dc0, L_0x11ea110, C4<1>, C4<1>;
L_0x1123fe0 .delay (20,20,20) L_0x1123fe0/d;
L_0x11240f0/d .functor NOT 1, L_0x1123fe0, C4<0>, C4<0>, C4<0>;
L_0x11240f0 .delay (10,10,10) L_0x11240f0/d;
L_0x11241e0/d .functor NOR 1, L_0x11240f0, L_0x11e4470, C4<0>, C4<0>;
L_0x11241e0 .delay (20,20,20) L_0x11241e0/d;
L_0x1124380/d .functor NOT 1, L_0x11241e0, C4<0>, C4<0>, C4<0>;
L_0x1124380 .delay (10,10,10) L_0x1124380/d;
v0x1053910_0 .net "and_in0ncom", 0 0, L_0x11240f0; 1 drivers
v0x10539d0_0 .net "and_in1com", 0 0, L_0x11e4470; 1 drivers
v0x1053a70_0 .alias "in0", 0 0, v0x1054330_0;
v0x1053af0_0 .alias "in1", 0 0, v0x1054230_0;
v0x1053b70_0 .net "nand_in0ncom", 0 0, L_0x1123fe0; 1 drivers
v0x1053c10_0 .net "nand_in1com", 0 0, L_0x11e4390; 1 drivers
v0x1053cb0_0 .net "ncom", 0 0, L_0x11ea110; 1 drivers
v0x1053d50_0 .net "nor_wire", 0 0, L_0x11241e0; 1 drivers
v0x1053e40_0 .alias "result", 0 0, v0x10545d0_0;
v0x1053f10_0 .alias "sel0", 0 0, v0x11269f0_0;
S_0x1052530 .scope module, "adder" "adder_1bit" 2 22, 4 1, S_0x104e1d0;
 .timescale 0 0;
L_0x11eb8b0/d .functor NAND 1, L_0x11e9d20, L_0x1124380, C4<1>, C4<1>;
L_0x11eb8b0 .delay (20,20,20) L_0x11eb8b0/d;
L_0x11eba20/d .functor NOT 1, L_0x11eb8b0, C4<0>, C4<0>, C4<0>;
L_0x11eba20 .delay (10,10,10) L_0x11eba20/d;
L_0x11ebb50/d .functor NAND 1, L_0x11e9e60, L_0x11eb2c0, C4<1>, C4<1>;
L_0x11ebb50 .delay (20,20,20) L_0x11ebb50/d;
L_0x11ebc10/d .functor NOT 1, L_0x11ebb50, C4<0>, C4<0>, C4<0>;
L_0x11ebc10 .delay (10,10,10) L_0x11ebc10/d;
L_0x11ebd40/d .functor NOR 1, L_0x11ebc10, L_0x11eba20, C4<0>, C4<0>;
L_0x11ebd40 .delay (20,20,20) L_0x11ebd40/d;
L_0x11ebe80/d .functor NOT 1, L_0x11ebd40, C4<0>, C4<0>, C4<0>;
L_0x11ebe80 .delay (10,10,10) L_0x11ebe80/d;
v0x10530f0_0 .alias "a", 0 0, v0x10542b0_0;
v0x1053200_0 .net "and_ab", 0 0, L_0x11eba20; 1 drivers
v0x1053280_0 .net "and_xor_ab_c", 0 0, L_0x11ebc10; 1 drivers
v0x1053300_0 .alias "b", 0 0, v0x10545d0_0;
v0x10533b0_0 .alias "carryin", 0 0, v0x1054010_0;
v0x1053460_0 .alias "carryout", 0 0, v0x10540b0_0;
v0x1053520_0 .net "nand_ab", 0 0, L_0x11eb8b0; 1 drivers
v0x10535a0_0 .net "nand_xor_ab_c", 0 0, L_0x11ebb50; 1 drivers
v0x1053620_0 .net "nco", 0 0, L_0x11ebd40; 1 drivers
v0x10536c0_0 .alias "sum", 0 0, v0x10546b0_0;
v0x10537a0_0 .net "xor_ab", 0 0, L_0x11eb2c0; 1 drivers
S_0x1052bc0 .scope module, "xor_1" "xor_1bit" 4 13, 5 35, S_0x1052530;
 .timescale 0 0;
L_0x11244f0/d .functor NAND 1, L_0x11e9d20, L_0x1124380, C4<1>, C4<1>;
L_0x11244f0 .delay (20,20,20) L_0x11244f0/d;
L_0x11245b0/d .functor NOR 1, L_0x11e9d20, L_0x1124380, C4<0>, C4<0>;
L_0x11245b0 .delay (20,20,20) L_0x11245b0/d;
L_0x1124690/d .functor NOT 1, L_0x11245b0, C4<0>, C4<0>, C4<0>;
L_0x1124690 .delay (10,10,10) L_0x1124690/d;
L_0x11eb180/d .functor NAND 1, L_0x1124690, L_0x11244f0, C4<1>, C4<1>;
L_0x11eb180 .delay (20,20,20) L_0x11eb180/d;
L_0x11eb2c0/d .functor NOT 1, L_0x11eb180, C4<0>, C4<0>, C4<0>;
L_0x11eb2c0 .delay (10,10,10) L_0x11eb2c0/d;
v0x1052cb0_0 .alias "a", 0 0, v0x10542b0_0;
v0x1052d50_0 .alias "b", 0 0, v0x10545d0_0;
v0x1052df0_0 .net "nand_ab", 0 0, L_0x11244f0; 1 drivers
v0x1052e90_0 .net "nor_ab", 0 0, L_0x11245b0; 1 drivers
v0x1052f10_0 .net "nxor_ab", 0 0, L_0x11eb180; 1 drivers
v0x1052fb0_0 .net "or_ab", 0 0, L_0x1124690; 1 drivers
v0x1053070_0 .alias "result", 0 0, v0x10537a0_0;
S_0x1052620 .scope module, "xor_2" "xor_1bit" 4 14, 5 35, S_0x1052530;
 .timescale 0 0;
L_0x11eb3b0/d .functor NAND 1, L_0x11eb2c0, L_0x11e9e60, C4<1>, C4<1>;
L_0x11eb3b0 .delay (20,20,20) L_0x11eb3b0/d;
L_0x11eb4e0/d .functor NOR 1, L_0x11eb2c0, L_0x11e9e60, C4<0>, C4<0>;
L_0x11eb4e0 .delay (20,20,20) L_0x11eb4e0/d;
L_0x11eb610/d .functor NOT 1, L_0x11eb4e0, C4<0>, C4<0>, C4<0>;
L_0x11eb610 .delay (10,10,10) L_0x11eb610/d;
L_0x11eb6b0/d .functor NAND 1, L_0x11eb610, L_0x11eb3b0, C4<1>, C4<1>;
L_0x11eb6b0 .delay (20,20,20) L_0x11eb6b0/d;
L_0x11eb7a0/d .functor NOT 1, L_0x11eb6b0, C4<0>, C4<0>, C4<0>;
L_0x11eb7a0 .delay (10,10,10) L_0x11eb7a0/d;
v0x1052710_0 .alias "a", 0 0, v0x10537a0_0;
v0x10527b0_0 .alias "b", 0 0, v0x1054010_0;
v0x1052850_0 .net "nand_ab", 0 0, L_0x11eb3b0; 1 drivers
v0x10528f0_0 .net "nor_ab", 0 0, L_0x11eb4e0; 1 drivers
v0x1052970_0 .net "nxor_ab", 0 0, L_0x11eb6b0; 1 drivers
v0x1052a10_0 .net "or_ab", 0 0, L_0x11eb610; 1 drivers
v0x1052af0_0 .alias "result", 0 0, v0x10546b0_0;
S_0x1051f90 .scope module, "xor_gate" "xor_1bit" 2 23, 5 35, S_0x104e1d0;
 .timescale 0 0;
L_0x11ec040/d .functor NAND 1, L_0x11e9d20, L_0x11e9dc0, C4<1>, C4<1>;
L_0x11ec040 .delay (20,20,20) L_0x11ec040/d;
L_0x11ec100/d .functor NOR 1, L_0x11e9d20, L_0x11e9dc0, C4<0>, C4<0>;
L_0x11ec100 .delay (20,20,20) L_0x11ec100/d;
L_0x11ec290/d .functor NOT 1, L_0x11ec100, C4<0>, C4<0>, C4<0>;
L_0x11ec290 .delay (10,10,10) L_0x11ec290/d;
L_0x11ec380/d .functor NAND 1, L_0x11ec290, L_0x11ec040, C4<1>, C4<1>;
L_0x11ec380 .delay (20,20,20) L_0x11ec380/d;
L_0x11ec4e0/d .functor NOT 1, L_0x11ec380, C4<0>, C4<0>, C4<0>;
L_0x11ec4e0 .delay (10,10,10) L_0x11ec4e0/d;
v0x1052080_0 .alias "a", 0 0, v0x10542b0_0;
v0x1052150_0 .alias "b", 0 0, v0x1054330_0;
v0x1052220_0 .net "nand_ab", 0 0, L_0x11ec040; 1 drivers
v0x10522a0_0 .net "nor_ab", 0 0, L_0x11ec100; 1 drivers
v0x1052320_0 .net "nxor_ab", 0 0, L_0x11ec380; 1 drivers
v0x10523a0_0 .net "or_ab", 0 0, L_0x11ec290; 1 drivers
v0x1052460_0 .alias "result", 0 0, v0x1054a50_0;
S_0x10513c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 5 19, S_0x104e1d0;
 .timescale 0 0;
L_0x11ec630/d .functor NAND 1, L_0x11e9d20, L_0x11e9dc0, C4<1>, C4<1>;
L_0x11ec630 .delay (20,20,20) L_0x11ec630/d;
L_0x11ec760/d .functor NOT 1, L_0x11ec630, C4<0>, C4<0>, C4<0>;
L_0x11ec760 .delay (10,10,10) L_0x11ec760/d;
v0x1051c10_0 .alias "a", 0 0, v0x10542b0_0;
v0x1051cb0_0 .net "and_ab", 0 0, L_0x11ec760; 1 drivers
v0x1051d30_0 .alias "b", 0 0, v0x1054330_0;
v0x1051db0_0 .net "nand_ab", 0 0, L_0x11ec630; 1 drivers
v0x1051e90_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1051f10_0 .alias "result", 0 0, v0x10547c0_0;
S_0x10514b0 .scope module, "mux0" "mux_1bit" 5 32, 3 2, S_0x10513c0;
 .timescale 0 0;
L_0x11ec8b0/d .functor NAND 1, L_0x11ec760, v0x10be850_0, C4<1>, C4<1>;
L_0x11ec8b0 .delay (20,20,20) L_0x11ec8b0/d;
L_0x11ec970/d .functor NOT 1, L_0x11ec8b0, C4<0>, C4<0>, C4<0>;
L_0x11ec970 .delay (10,10,10) L_0x11ec970/d;
L_0x11ecaa0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11ecaa0 .delay (10,10,10) L_0x11ecaa0/d;
L_0x11ecb60/d .functor NAND 1, L_0x11ec630, L_0x11ecaa0, C4<1>, C4<1>;
L_0x11ecb60 .delay (20,20,20) L_0x11ecb60/d;
L_0x11eccb0/d .functor NOT 1, L_0x11ecb60, C4<0>, C4<0>, C4<0>;
L_0x11eccb0 .delay (10,10,10) L_0x11eccb0/d;
L_0x11ecda0/d .functor NOR 1, L_0x11eccb0, L_0x11ec970, C4<0>, C4<0>;
L_0x11ecda0 .delay (20,20,20) L_0x11ecda0/d;
L_0x11ecf40/d .functor NOT 1, L_0x11ecda0, C4<0>, C4<0>, C4<0>;
L_0x11ecf40 .delay (10,10,10) L_0x11ecf40/d;
v0x10515a0_0 .net "and_in0ncom", 0 0, L_0x11eccb0; 1 drivers
v0x1051620_0 .net "and_in1com", 0 0, L_0x11ec970; 1 drivers
v0x10516a0_0 .alias "in0", 0 0, v0x1051db0_0;
v0x1051720_0 .alias "in1", 0 0, v0x1051cb0_0;
v0x10517a0_0 .net "nand_in0ncom", 0 0, L_0x11ecb60; 1 drivers
v0x1051840_0 .net "nand_in1com", 0 0, L_0x11ec8b0; 1 drivers
v0x1051920_0 .net "ncom", 0 0, L_0x11ecaa0; 1 drivers
v0x10519c0_0 .net "nor_wire", 0 0, L_0x11ecda0; 1 drivers
v0x1051a60_0 .alias "result", 0 0, v0x10547c0_0;
v0x1051b30_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x1050900 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 5 3, S_0x104e1d0;
 .timescale 0 0;
L_0x11ed070/d .functor NOR 1, L_0x11e9d20, L_0x11e9dc0, C4<0>, C4<0>;
L_0x11ed070 .delay (20,20,20) L_0x11ed070/d;
L_0x11ed1a0/d .functor NOT 1, L_0x11ed070, C4<0>, C4<0>, C4<0>;
L_0x11ed1a0 .delay (10,10,10) L_0x11ed1a0/d;
v0x1051080_0 .alias "a", 0 0, v0x10542b0_0;
v0x1051120_0 .alias "b", 0 0, v0x1054330_0;
v0x10511c0_0 .net "nor_ab", 0 0, L_0x11ed070; 1 drivers
v0x1051240_0 .net "or_ab", 0 0, L_0x11ed1a0; 1 drivers
v0x10512c0_0 .alias "othercontrolsignal", 0 0, v0x1126c40_0;
v0x1051340_0 .alias "result", 0 0, v0x1054940_0;
S_0x10509f0 .scope module, "mux0" "mux_1bit" 5 16, 3 2, S_0x1050900;
 .timescale 0 0;
L_0x11ed2f0/d .functor NAND 1, L_0x11ed1a0, v0x10be850_0, C4<1>, C4<1>;
L_0x11ed2f0 .delay (20,20,20) L_0x11ed2f0/d;
L_0x11ed3b0/d .functor NOT 1, L_0x11ed2f0, C4<0>, C4<0>, C4<0>;
L_0x11ed3b0 .delay (10,10,10) L_0x11ed3b0/d;
L_0x11ed4e0/d .functor NOT 1, v0x10be850_0, C4<0>, C4<0>, C4<0>;
L_0x11ed4e0 .delay (10,10,10) L_0x11ed4e0/d;
L_0x11ed5a0/d .functor NAND 1, L_0x11ed070, L_0x11ed4e0, C4<1>, C4<1>;
L_0x11ed5a0 .delay (20,20,20) L_0x11ed5a0/d;
L_0x11ed6f0/d .functor NOT 1, L_0x11ed5a0, C4<0>, C4<0>, C4<0>;
L_0x11ed6f0 .delay (10,10,10) L_0x11ed6f0/d;
L_0x11ed7e0/d .functor NOR 1, L_0x11ed6f0, L_0x11ed3b0, C4<0>, C4<0>;
L_0x11ed7e0 .delay (20,20,20) L_0x11ed7e0/d;
L_0x11ed980/d .functor NOT 1, L_0x11ed7e0, C4<0>, C4<0>, C4<0>;
L_0x11ed980 .delay (10,10,10) L_0x11ed980/d;
v0x1050ae0_0 .net "and_in0ncom", 0 0, L_0x11ed6f0; 1 drivers
v0x1050b60_0 .net "and_in1com", 0 0, L_0x11ed3b0; 1 drivers
v0x1050be0_0 .alias "in0", 0 0, v0x10511c0_0;
v0x1050c60_0 .alias "in1", 0 0, v0x1051240_0;
v0x1050ce0_0 .net "nand_in0ncom", 0 0, L_0x11ed5a0; 1 drivers
v0x1050d60_0 .net "nand_in1com", 0 0, L_0x11ed2f0; 1 drivers
v0x1050de0_0 .net "ncom", 0 0, L_0x11ed4e0; 1 drivers
v0x1050e60_0 .net "nor_wire", 0 0, L_0x11ed7e0; 1 drivers
v0x1050f30_0 .alias "result", 0 0, v0x1054940_0;
v0x1051000_0 .alias "sel0", 0 0, v0x1126c40_0;
S_0x104e2c0 .scope module, "mainMux" "mux_alu" 2 28, 3 22, S_0x104e1d0;
 .timescale 0 0;
v0x1050150_0 .alias "in0", 0 0, v0x10546b0_0;
v0x1050200_0 .alias "in1", 0 0, v0x1054a50_0;
v0x10502b0_0 .alias "in2", 0 0, v0x10547c0_0;
v0x1050360_0 .alias "in3", 0 0, v0x1054940_0;
v0x1050440_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x10504f0_0 .alias "result", 0 0, v0x1054550_0;
v0x1050570_0 .net "sel0", 0 0, L_0x11efaa0; 1 drivers
v0x10505f0_0 .net "sel1", 0 0, L_0x11efb40; 1 drivers
v0x1050670_0 .net "sel2", 0 0, L_0x11efc70; 1 drivers
v0x1050720_0 .net "w0", 0 0, L_0x11ee140; 1 drivers
v0x1050800_0 .net "w1", 0 0, L_0x11ee8c0; 1 drivers
v0x1050880_0 .net "w2", 0 0, L_0x11ef110; 1 drivers
S_0x104f9a0 .scope module, "mux00" "mux_1bit" 3 37, 3 2, S_0x104e2c0;
 .timescale 0 0;
L_0x11edab0/d .functor NAND 1, L_0x11ec4e0, L_0x11efaa0, C4<1>, C4<1>;
L_0x11edab0 .delay (20,20,20) L_0x11edab0/d;
L_0x11edb70/d .functor NOT 1, L_0x11edab0, C4<0>, C4<0>, C4<0>;
L_0x11edb70 .delay (10,10,10) L_0x11edb70/d;
L_0x11edca0/d .functor NOT 1, L_0x11efaa0, C4<0>, C4<0>, C4<0>;
L_0x11edca0 .delay (10,10,10) L_0x11edca0/d;
L_0x11eddf0/d .functor NAND 1, L_0x11eb7a0, L_0x11edca0, C4<1>, C4<1>;
L_0x11eddf0 .delay (20,20,20) L_0x11eddf0/d;
L_0x11edeb0/d .functor NOT 1, L_0x11eddf0, C4<0>, C4<0>, C4<0>;
L_0x11edeb0 .delay (10,10,10) L_0x11edeb0/d;
L_0x11edfa0/d .functor NOR 1, L_0x11edeb0, L_0x11edb70, C4<0>, C4<0>;
L_0x11edfa0 .delay (20,20,20) L_0x11edfa0/d;
L_0x11ee140/d .functor NOT 1, L_0x11edfa0, C4<0>, C4<0>, C4<0>;
L_0x11ee140 .delay (10,10,10) L_0x11ee140/d;
v0x104fa90_0 .net "and_in0ncom", 0 0, L_0x11edeb0; 1 drivers
v0x104fb50_0 .net "and_in1com", 0 0, L_0x11edb70; 1 drivers
v0x104fbf0_0 .alias "in0", 0 0, v0x10546b0_0;
v0x104fc90_0 .alias "in1", 0 0, v0x1054a50_0;
v0x104fd40_0 .net "nand_in0ncom", 0 0, L_0x11eddf0; 1 drivers
v0x104fde0_0 .net "nand_in1com", 0 0, L_0x11edab0; 1 drivers
v0x104fe80_0 .net "ncom", 0 0, L_0x11edca0; 1 drivers
v0x104ff20_0 .net "nor_wire", 0 0, L_0x11edfa0; 1 drivers
v0x104ffc0_0 .alias "result", 0 0, v0x1050720_0;
v0x1050040_0 .alias "sel0", 0 0, v0x1050570_0;
S_0x104f250 .scope module, "mux01" "mux_1bit" 3 38, 3 2, S_0x104e2c0;
 .timescale 0 0;
L_0x11ee270/d .functor NAND 1, L_0x11ed980, L_0x11efaa0, C4<1>, C4<1>;
L_0x11ee270 .delay (20,20,20) L_0x11ee270/d;
L_0x11ee330/d .functor NOT 1, L_0x11ee270, C4<0>, C4<0>, C4<0>;
L_0x11ee330 .delay (10,10,10) L_0x11ee330/d;
L_0x11ee460/d .functor NOT 1, L_0x11efaa0, C4<0>, C4<0>, C4<0>;
L_0x11ee460 .delay (10,10,10) L_0x11ee460/d;
L_0x11ee520/d .functor NAND 1, L_0x11ecf40, L_0x11ee460, C4<1>, C4<1>;
L_0x11ee520 .delay (20,20,20) L_0x11ee520/d;
L_0x11ee630/d .functor NOT 1, L_0x11ee520, C4<0>, C4<0>, C4<0>;
L_0x11ee630 .delay (10,10,10) L_0x11ee630/d;
L_0x11ee720/d .functor NOR 1, L_0x11ee630, L_0x11ee330, C4<0>, C4<0>;
L_0x11ee720 .delay (20,20,20) L_0x11ee720/d;
L_0x11ee8c0/d .functor NOT 1, L_0x11ee720, C4<0>, C4<0>, C4<0>;
L_0x11ee8c0 .delay (10,10,10) L_0x11ee8c0/d;
v0x104f340_0 .net "and_in0ncom", 0 0, L_0x11ee630; 1 drivers
v0x104f400_0 .net "and_in1com", 0 0, L_0x11ee330; 1 drivers
v0x104f4a0_0 .alias "in0", 0 0, v0x10547c0_0;
v0x104f540_0 .alias "in1", 0 0, v0x1054940_0;
v0x104f5c0_0 .net "nand_in0ncom", 0 0, L_0x11ee520; 1 drivers
v0x104f660_0 .net "nand_in1com", 0 0, L_0x11ee270; 1 drivers
v0x104f700_0 .net "ncom", 0 0, L_0x11ee460; 1 drivers
v0x104f7a0_0 .net "nor_wire", 0 0, L_0x11ee720; 1 drivers
v0x104f840_0 .alias "result", 0 0, v0x1050800_0;
v0x104f8c0_0 .alias "sel0", 0 0, v0x1050570_0;
S_0x104eb00 .scope module, "mux1" "mux_1bit" 3 39, 3 2, S_0x104e2c0;
 .timescale 0 0;
L_0x11ee9f0/d .functor NAND 1, L_0x11ee8c0, L_0x11efb40, C4<1>, C4<1>;
L_0x11ee9f0 .delay (20,20,20) L_0x11ee9f0/d;
L_0x11eeb40/d .functor NOT 1, L_0x11ee9f0, C4<0>, C4<0>, C4<0>;
L_0x11eeb40 .delay (10,10,10) L_0x11eeb40/d;
L_0x11eec70/d .functor NOT 1, L_0x11efb40, C4<0>, C4<0>, C4<0>;
L_0x11eec70 .delay (10,10,10) L_0x11eec70/d;
L_0x11eed30/d .functor NAND 1, L_0x11ee140, L_0x11eec70, C4<1>, C4<1>;
L_0x11eed30 .delay (20,20,20) L_0x11eed30/d;
L_0x11eee80/d .functor NOT 1, L_0x11eed30, C4<0>, C4<0>, C4<0>;
L_0x11eee80 .delay (10,10,10) L_0x11eee80/d;
L_0x11eef70/d .functor NOR 1, L_0x11eee80, L_0x11eeb40, C4<0>, C4<0>;
L_0x11eef70 .delay (20,20,20) L_0x11eef70/d;
L_0x11ef110/d .functor NOT 1, L_0x11eef70, C4<0>, C4<0>, C4<0>;
L_0x11ef110 .delay (10,10,10) L_0x11ef110/d;
v0x104ebf0_0 .net "and_in0ncom", 0 0, L_0x11eee80; 1 drivers
v0x104ecb0_0 .net "and_in1com", 0 0, L_0x11eeb40; 1 drivers
v0x104ed50_0 .alias "in0", 0 0, v0x1050720_0;
v0x104edf0_0 .alias "in1", 0 0, v0x1050800_0;
v0x104ee70_0 .net "nand_in0ncom", 0 0, L_0x11eed30; 1 drivers
v0x104ef10_0 .net "nand_in1com", 0 0, L_0x11ee9f0; 1 drivers
v0x104efb0_0 .net "ncom", 0 0, L_0x11eec70; 1 drivers
v0x104f050_0 .net "nor_wire", 0 0, L_0x11eef70; 1 drivers
v0x104f0f0_0 .alias "result", 0 0, v0x1050880_0;
v0x104f170_0 .alias "sel0", 0 0, v0x10505f0_0;
S_0x104e3b0 .scope module, "mux2" "mux_1bit" 3 40, 3 2, S_0x104e2c0;
 .timescale 0 0;
L_0x11ef240/d .functor NAND 1, C4<0>, L_0x11efc70, C4<1>, C4<1>;
L_0x11ef240 .delay (20,20,20) L_0x11ef240/d;
L_0x11ef3a0/d .functor NOT 1, L_0x11ef240, C4<0>, C4<0>, C4<0>;
L_0x11ef3a0 .delay (10,10,10) L_0x11ef3a0/d;
L_0x11ef4d0/d .functor NOT 1, L_0x11efc70, C4<0>, C4<0>, C4<0>;
L_0x11ef4d0 .delay (10,10,10) L_0x11ef4d0/d;
L_0x11ef590/d .functor NAND 1, L_0x11ef110, L_0x11ef4d0, C4<1>, C4<1>;
L_0x11ef590 .delay (20,20,20) L_0x11ef590/d;
L_0x11ef6e0/d .functor NOT 1, L_0x11ef590, C4<0>, C4<0>, C4<0>;
L_0x11ef6e0 .delay (10,10,10) L_0x11ef6e0/d;
L_0x11ef7d0/d .functor NOR 1, L_0x11ef6e0, L_0x11ef3a0, C4<0>, C4<0>;
L_0x11ef7d0 .delay (20,20,20) L_0x11ef7d0/d;
L_0x11ef970/d .functor NOT 1, L_0x11ef7d0, C4<0>, C4<0>, C4<0>;
L_0x11ef970 .delay (10,10,10) L_0x11ef970/d;
v0x104e4a0_0 .net "and_in0ncom", 0 0, L_0x11ef6e0; 1 drivers
v0x104e540_0 .net "and_in1com", 0 0, L_0x11ef3a0; 1 drivers
v0x104e5e0_0 .alias "in0", 0 0, v0x1050880_0;
v0x104e680_0 .alias "in1", 0 0, v0x1050440_0;
v0x104e700_0 .net "nand_in0ncom", 0 0, L_0x11ef590; 1 drivers
v0x104e7a0_0 .net "nand_in1com", 0 0, L_0x11ef240; 1 drivers
v0x104e880_0 .net "ncom", 0 0, L_0x11ef4d0; 1 drivers
v0x104e920_0 .net "nor_wire", 0 0, L_0x11ef7d0; 1 drivers
v0x104e9c0_0 .alias "result", 0 0, v0x1054550_0;
v0x104ea60_0 .alias "sel0", 0 0, v0x1050670_0;
    .scope S_0x104b020;
T_0 ;
    %wait E_0x1041a10;
    %load/v 8, v0x104b110_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x104b230_0, 0, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x104b230_0, 0, 3;
    %set/v v0x104b1b0_0, 1, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 0, 1;
    %set/v v0x104b340_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x104b230_0, 8, 3;
    %set/v v0x104b1b0_0, 1, 1;
    %set/v v0x104b340_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1124e30;
T_1 ;
    %wait E_0x1120200;
    %load/v 8, v0x1124f20_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %set/v v0x1125020_0, 0, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %set/v v0x1125020_0, 0, 3;
    %set/v v0x1124fa0_0, 1, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %movi 8, 2, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %movi 8, 2, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %movi 8, 3, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %movi 8, 3, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 0, 1;
    %set/v v0x10be850_0, 1, 1;
    %jmp T_1.8;
T_1.7 ;
    %movi 8, 4, 3;
    %set/v v0x1125020_0, 8, 3;
    %set/v v0x1124fa0_0, 1, 1;
    %set/v v0x10be850_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x100bd10;
T_2 ;
    %movi 8, 2863311530, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 5, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2004318071, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.0, 4;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 27 "$display", "Test Case 1 Failed: NAND implementation failed";
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 6 30 "$display", "Test Case 1 Passed";
T_2.1 ;
    %movi 8, 2863311530, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 4, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2290649224, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.2, 4;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 36 "$display", "Test Case 2 Failed: AND implementation failed";
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 6 39 "$display", "Test Case 2 Passed";
T_2.3 ;
    %movi 8, 2863311530, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 6, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 286331153, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.4, 4;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 45 "$display", "Test Case 3 Failed: NOR implementation failed";
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 6 48 "$display", "Test Case 3 Passed";
T_2.5 ;
    %movi 8, 2863311530, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 1, 3;
    %delay 1000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 4008636142, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.6, 4;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 54 "$display", "Test Case 4 Failed: OR implementation failed";
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 6 57 "$display", "Test Case 4 Passed";
T_2.7 ;
    %movi 8, 2863311530, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3435973836, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 2, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 1000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 1717986918, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_2.8, 4;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 63 "$display", "Test Case 5 Failed: XOR implementation failed";
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 6 66 "$display", "Test Case 5 Passed";
T_2.9 ;
    %movi 8, 268435456, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 73 "$display", "Test Case 6 Failed: ADD 1 implementation failed";
T_2.10 ;
    %movi 8, 3758096384, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3221225472, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.12, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 79 "$display", "Test Case 6 Failed: ADD 2 implementation failed";
T_2.12 ;
    %movi 8, 1879048192, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 536870912, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.14, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 85 "$display", "Test Case 6 Failed: ADD 3 implementation failed";
T_2.14 ;
    %movi 8, 4026531840, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.16, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 91 "$display", "Test Case 6 Failed: ADD 4 implementation failed";
T_2.16 ;
    %movi 8, 268435456, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x11274e0_0, 8, 32;
    %set/v v0x1127360_0, 0, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.18, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 97 "$display", "Test Case 6 Failed: ADD 5 implementation failed";
    %jmp T_2.19;
T_2.18 ;
    %vpi_call 6 100 "$display", "Last of Test Case 6 Passed";
T_2.19 ;
    %movi 8, 268435456, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 805306368, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.20, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 109 "$display", "Test Case 7 Failed: SUB 1 implementation failed";
T_2.20 ;
    %movi 8, 3758096384, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 1073741824, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2684354560, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.22, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 115 "$display", "Test Case 7 Failed: SUB 2 implementation failed";
T_2.22 ;
    %movi 8, 1879048192, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 3758096384, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 2415919104, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.24, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 121 "$display", "Test Case 7 Failed: SUB 3 implementation failed";
T_2.24 ;
    %movi 8, 4026531840, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 1879048192, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.26, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 127 "$display", "Test Case 7 Failed: SUB 4 implementation failed";
T_2.26 ;
    %movi 8, 1879048192, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 1342177280, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 536870912, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.28, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 133 "$display", "Test Case 7 Failed: SUB 5 implementation failed";
T_2.28 ;
    %set/v v0x1127460_0, 1, 32;
    %set/v v0x11274e0_0, 1, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.30, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 139 "$display", "Test Case 7 Failed: SUB 6 implementation failed";
    %jmp T_2.31;
T_2.30 ;
    %vpi_call 6 142 "$display", "Last of Test Case 7 Passed";
T_2.31 ;
    %movi 8, 2147483648, 32;
    %set/v v0x1127460_0, 8, 32;
    %set/v v0x11274e0_0, 1, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.32, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 149 "$display", "Test Case 8 Failed: SLT 1 implementation failed";
T_2.32 ;
    %set/v v0x1127460_0, 1, 32;
    %movi 8, 2147483648, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.34, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 155 "$display", "Test Case 8 Failed: SLT 2 implementation failed";
T_2.34 ;
    %movi 8, 17895697, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.36, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 161 "$display", "Test Case 8 Failed: SLT 3 implementation failed";
T_2.36 ;
    %movi 8, 268435455, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 17895697, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.38, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 167 "$display", "Test Case 8 Failed: SLT 4 implementation failed";
T_2.38 ;
    %movi 8, 4026531840, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 268435455, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 1, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.40, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 173 "$display", "Test Case 8 Failed: SLT 5 implementation failed";
T_2.40 ;
    %movi 8, 268435455, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 4026531840, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 3, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1127250_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1127560_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.42, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 179 "$display", "Test Case 8 Failed: SLT 6 implementation failed";
    %jmp T_2.43;
T_2.42 ;
    %vpi_call 6 182 "$display", "Last of Test Case 8 Passed";
T_2.43 ;
    %movi 8, 305441741, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 305441741, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x11276a0_0, 1;
    %cmpi/u 9, 1, 1;
    %inv 4, 1;
    %or 8, 4, 1;
    %jmp/0xz  T_2.44, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 189 "$display", "Test Case 9 Failed: Zero 1 implementation failed";
T_2.44 ;
    %movi 8, 305441741, 32;
    %set/v v0x1127460_0, 8, 32;
    %movi 8, 2882343476, 32;
    %set/v v0x11274e0_0, 8, 32;
    %movi 8, 1, 3;
    %set/v v0x1127360_0, 8, 3;
    %delay 5000, 0;
    %load/v 8, v0x1127620_0, 32;
    %movi 40, 1718065561, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x11276a0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.46, 8;
    %set/v v0x11273e0_0, 0, 1;
    %vpi_call 6 195 "$display", "Test Case 9 Failed: Zero 2 implementation failed";
    %jmp T_2.47;
T_2.46 ;
    %vpi_call 6 198 "$display", "Last of Test Case 9 Passed";
T_2.47 ;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./multiplexers.v";
    "./adder.v";
    "./gates.v";
    "alu_32bit.t.v";
